// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/27/2016 17:04:54"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project2 (
	SW,
	KEY,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	CLOCK_50,
	FPGA_RESET_N);
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
input 	CLOCK_50;
input 	FPGA_RESET_N;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_RESET_N	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \procAlu|Add0~13_sumout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a2 ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a4 ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a10 ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a9 ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \brOffsetAdder|Add0~65_sumout ;
wire \brOffsetAdder|Add0~69_sumout ;
wire \brOffsetAdder|Add0~77_sumout ;
wire \brOffsetAdder|Add0~86 ;
wire \brOffsetAdder|Add0~125_sumout ;
wire \SW0|Add0~1_sumout ;
wire \SW0|Add0~2 ;
wire \SW0|Add0~5_sumout ;
wire \SW0|Add0~6 ;
wire \SW0|Add0~9_sumout ;
wire \SW0|Add0~10 ;
wire \SW0|Add0~13_sumout ;
wire \SW0|Add0~14 ;
wire \SW0|Add0~17_sumout ;
wire \SW0|Add0~18 ;
wire \SW0|Add0~21_sumout ;
wire \SW0|Add0~22 ;
wire \SW0|Add0~25_sumout ;
wire \SW0|Add0~29_sumout ;
wire \SW0|Add0~30 ;
wire \SW0|Add0~33_sumout ;
wire \SW0|Add0~34 ;
wire \SW0|Add0~37_sumout ;
wire \SW0|Add0~38 ;
wire \SW0|Add0~41_sumout ;
wire \SW0|Add0~42 ;
wire \SW0|Add0~45_sumout ;
wire \SW0|Add0~46 ;
wire \SW0|Add0~49_sumout ;
wire \SW0|Add0~50 ;
wire \SW0|Add0~53_sumout ;
wire \SW0|Add0~54 ;
wire \SW0|Add0~57_sumout ;
wire \SW0|Add0~58 ;
wire \SW0|Add0~61_sumout ;
wire \SW0|Add0~62 ;
wire \SW1|Add0~42 ;
wire \SW1|Add0~49_sumout ;
wire \SW1|Add0~50 ;
wire \SW1|Add0~53_sumout ;
wire \SW1|Add0~54 ;
wire \SW1|Add0~57_sumout ;
wire \SW1|Add0~61_sumout ;
wire \SW1|Add0~62 ;
wire \SW4|Add0~1_sumout ;
wire \SW4|Add0~2 ;
wire \SW4|Add0~5_sumout ;
wire \SW4|Add0~6 ;
wire \SW4|Add0~9_sumout ;
wire \SW4|Add0~10 ;
wire \SW4|Add0~13_sumout ;
wire \SW4|Add0~14 ;
wire \SW4|Add0~17_sumout ;
wire \SW4|Add0~18 ;
wire \SW4|Add0~21_sumout ;
wire \SW4|Add0~22 ;
wire \SW4|Add0~25_sumout ;
wire \SW4|Add0~26 ;
wire \SW4|Add0~29_sumout ;
wire \SW4|Add0~30 ;
wire \SW4|Add0~33_sumout ;
wire \SW4|Add0~34 ;
wire \SW4|Add0~37_sumout ;
wire \SW4|Add0~41_sumout ;
wire \SW4|Add0~42 ;
wire \SW4|Add0~45_sumout ;
wire \SW4|Add0~46 ;
wire \SW4|Add0~49_sumout ;
wire \SW4|Add0~50 ;
wire \SW4|Add0~53_sumout ;
wire \SW4|Add0~54 ;
wire \SW4|Add0~57_sumout ;
wire \SW4|Add0~58 ;
wire \SW4|Add0~61_sumout ;
wire \SW4|Add0~62 ;
wire \SW5|Add0~2 ;
wire \SW5|Add0~25_sumout ;
wire \SW5|Add0~26 ;
wire \SW5|Add0~29_sumout ;
wire \SW5|Add0~30 ;
wire \SW5|Add0~33_sumout ;
wire \SW5|Add0~34 ;
wire \SW5|Add0~37_sumout ;
wire \SW5|Add0~38 ;
wire \SW5|Add0~53_sumout ;
wire \SW5|Add0~54 ;
wire \SW5|Add0~57_sumout ;
wire \SW5|Add0~58 ;
wire \SW5|Add0~61_sumout ;
wire \SW7|Add0~1_sumout ;
wire \SW7|Add0~2 ;
wire \SW7|Add0~5_sumout ;
wire \SW7|Add0~6 ;
wire \SW7|Add0~9_sumout ;
wire \SW7|Add0~10 ;
wire \SW7|Add0~13_sumout ;
wire \SW7|Add0~14 ;
wire \SW7|Add0~17_sumout ;
wire \SW7|Add0~18 ;
wire \SW7|Add0~21_sumout ;
wire \SW7|Add0~22 ;
wire \SW7|Add0~25_sumout ;
wire \SW7|Add0~26 ;
wire \SW7|Add0~29_sumout ;
wire \SW7|Add0~30 ;
wire \SW7|Add0~33_sumout ;
wire \SW7|Add0~34 ;
wire \SW7|Add0~37_sumout ;
wire \SW7|Add0~38 ;
wire \SW7|Add0~41_sumout ;
wire \SW7|Add0~42 ;
wire \SW7|Add0~45_sumout ;
wire \SW7|Add0~46 ;
wire \SW7|Add0~49_sumout ;
wire \SW7|Add0~50 ;
wire \SW7|Add0~53_sumout ;
wire \SW7|Add0~54 ;
wire \SW7|Add0~57_sumout ;
wire \SW7|Add0~58 ;
wire \SW7|Add0~61_sumout ;
wire \SW8|Add0~30 ;
wire \SW8|Add0~33_sumout ;
wire \SW9|Add0~2 ;
wire \SW9|Add0~37_sumout ;
wire \SW9|Add0~57_sumout ;
wire \SW9|Add0~58 ;
wire \instMem|data~4_combout ;
wire \instMem|data~45_combout ;
wire \instMem|data~46_combout ;
wire \instMem|data~47_combout ;
wire \instMem|data~48_combout ;
wire \instMem|data~49_combout ;
wire \clk_divider|clk_out~q ;
wire \controller|WideOr6~4_combout ;
wire \controller|WideOr6~7_combout ;
wire \regFile|Mux50~3_combout ;
wire \regFile|Mux2~0_combout ;
wire \regFile|Mux59~3_combout ;
wire \regFile|Mux54~2_combout ;
wire \regFile|Mux28~3_combout ;
wire \regFile|Mux53~1_combout ;
wire \regFile|Mux52~2_combout ;
wire \regFile|Mux31~2_combout ;
wire \procAlu|Mux6~0_combout ;
wire \procAlu|Mux6~1_combout ;
wire \regFile|Mux39~0_combout ;
wire \regFile|Mux17~0_combout ;
wire \regFile|Mux26~3_combout ;
wire \instMem|data~94_combout ;
wire \regFile|Mux8~0_combout ;
wire \regFile|Mux41~0_combout ;
wire \regFile|Mux18~0_combout ;
wire \regFile|Mux36~1_combout ;
wire \regFile|Mux4~1_combout ;
wire \regFile|Mux46~2_combout ;
wire \procAlu|Mux15~0_combout ;
wire \regFile|Mux25~3_combout ;
wire \regFile|Mux3~3_combout ;
wire \regFile|Mux13~0_combout ;
wire \regFile|Mux32~0_combout ;
wire \regFile|Mux0~0_combout ;
wire \controller|WideOr11~0_combout ;
wire \controller|WideOr10~1_combout ;
wire \controller|WideOr10~2_combout ;
wire \controller|WideOr9~0_combout ;
wire \datamem|dOut[0]~0_combout ;
wire \controller|WideOr12~0_combout ;
wire \controller|WideOr0~0_combout ;
wire \clk_divider|clk_out~0_combout ;
wire \pc|dataOut~1_combout ;
wire \procAlu|Mux1~2_combout ;
wire \datamem|key_reg[0]~0_combout ;
wire \SW0|out~q ;
wire \SW4|out~q ;
wire \SW7|out~q ;
wire \SW0|out~0_combout ;
wire \SW0|gate_1~q ;
wire \SW0|out~1_combout ;
wire \SW0|out~2_combout ;
wire \SW0|out~3_combout ;
wire \SW0|out~4_combout ;
wire \SW2|out~2_combout ;
wire \SW1|out~2_combout ;
wire \SW3|out~2_combout ;
wire \SW4|out~0_combout ;
wire \SW4|gate_1~q ;
wire \SW4|out~1_combout ;
wire \SW4|out~2_combout ;
wire \SW4|out~3_combout ;
wire \SW4|out~4_combout ;
wire \SW5|out~1_combout ;
wire \SW5|out~2_combout ;
wire \SW5|out~3_combout ;
wire \SW6|out~1_combout ;
wire \SW6|out~2_combout ;
wire \SW6|out~3_combout ;
wire \SW7|out~0_combout ;
wire \SW7|gate_1~q ;
wire \SW7|out~1_combout ;
wire \SW7|out~2_combout ;
wire \SW7|out~3_combout ;
wire \SW7|out~4_combout ;
wire \SW8|out~2_combout ;
wire \SW9|out~1_combout ;
wire \SW9|out~2_combout ;
wire \SW9|out~3_combout ;
wire \SW0|always2~0_combout ;
wire \SW0|gate_0~q ;
wire \SW4|always2~0_combout ;
wire \SW4|gate_0~q ;
wire \SW5|gate_0~q ;
wire \SW7|always2~0_combout ;
wire \SW7|gate_0~q ;
wire \SW9|gate_0~q ;
wire \brBaseMux|out[31]~29_combout ;
wire \procAlu|Mux32~1_combout ;
wire \instMem|data~117_combout ;
wire \instMem|data~126_combout ;
wire \instMem|data~131_combout ;
wire \instMem|data~132_combout ;
wire \instMem|data~133_combout ;
wire \datamem|key_reg[0]~2_combout ;
wire \clk_divider|counter[0]~0_combout ;
wire \datamem|key_reg[2]~3_combout ;
wire \CLOCK_50~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[7]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \pc|dataOut[15]~feeder_combout ;
wire \pc|dataOut[25]~feeder_combout ;
wire \pc|dataOut[23]~feeder_combout ;
wire \pc|dataOut[31]~feeder_combout ;
wire \regFile|R2|dataOut[22]~feeder_combout ;
wire \regFile|R2|dataOut[18]~feeder_combout ;
wire \regFile|R9|dataOut[19]~feeder_combout ;
wire \regFile|R15|dataOut[28]~feeder_combout ;
wire \regFile|R4|dataOut[17]~feeder_combout ;
wire \regFile|R10|dataOut[17]~feeder_combout ;
wire \regFile|R4|dataOut[27]~feeder_combout ;
wire \regFile|R2|dataOut[27]~feeder_combout ;
wire \regFile|R12|dataOut[31]~feeder_combout ;
wire \regFile|R4|dataOut[31]~feeder_combout ;
wire \regFile|R10|dataOut[14]~feeder_combout ;
wire \regFile|R2|dataOut[9]~feeder_combout ;
wire \regFile|R1|dataOut[7]~feeder_combout ;
wire \regFile|R15|dataOut[6]~feeder_combout ;
wire \regFile|R9|dataOut[5]~feeder_combout ;
wire \regFile|R1|dataOut[29]~feeder_combout ;
wire \regFile|R10|dataOut[13]~feeder_combout ;
wire \regFile|R3|dataOut[13]~feeder_combout ;
wire \clk_divider|clk_out~feeder_combout ;
wire \regFile|R7|dataOut[3]~feeder_combout ;
wire \regFile|R6|dataOut[11]~feeder_combout ;
wire \datamem|sw_reg[7]~feeder_combout ;
wire \SW0|gate_1~feeder_combout ;
wire \SW4|gate_1~feeder_combout ;
wire \SW7|gate_1~feeder_combout ;
wire \clk_divider|counter[0]~feeder_combout ;
wire \SW0|gate_0~feeder_combout ;
wire \SW4|gate_0~feeder_combout ;
wire \SW7|gate_0~feeder_combout ;
wire \clk_divider|clk_out~CLKENA0_outclk ;
wire \instMem|data~6_combout ;
wire \instMem|data~73_combout ;
wire \instMem|data~74_combout ;
wire \instMem|data~72_combout ;
wire \instMem|data~70_combout ;
wire \instMem|data~71_combout ;
wire \instMem|data~138_combout ;
wire \instMem|data~111_combout ;
wire \instMem|data~112_combout ;
wire \instMem|data~36_combout ;
wire \instMem|data~24_combout ;
wire \instMem|data~22_combout ;
wire \instMem|data~25_combout ;
wire \instMem|data~23_combout ;
wire \instMem|data~26_combout ;
wire \controller|WideOr1~1_combout ;
wire \instMem|data~110_combout ;
wire \instMem|data~109_combout ;
wire \instMem|data~153_combout ;
wire \instMem|data~40_combout ;
wire \instMem|data~38_combout ;
wire \instMem|data~14_combout ;
wire \instMem|data~13_combout ;
wire \instMem|data~12_combout ;
wire \instMem|data~15_combout ;
wire \instMem|data~16_combout ;
wire \instMem|data~37_combout ;
wire \instMem|data~20_combout ;
wire \instMem|data~18_combout ;
wire \instMem|data~17_combout ;
wire \instMem|data~19_combout ;
wire \instMem|data~21_combout ;
wire \instMem|data~39_combout ;
wire \controller|WideOr1~0_combout ;
wire \rs1Mux|out[3]~3_combout ;
wire \KEY[3]~input_o ;
wire \datamem|key_reg[3]~5_combout ;
wire \instMem|data~33_combout ;
wire \instMem|data~34_combout ;
wire \instMem|data~31_combout ;
wire \instMem|data~35_combout ;
wire \controller|Decoder0~1_combout ;
wire \instMem|data~27_combout ;
wire \controller|Decoder0~2_combout ;
wire \controller|WideOr4~0_combout ;
wire \controller|WideOr5~0_combout ;
wire \controller|WideOr6~0_combout ;
wire \controller|WideOr5~1_combout ;
wire \controller|WideOr5~2_combout ;
wire \controller|WideOr5~3_combout ;
wire \instMem|data~75_combout ;
wire \controller|WideOr4~1_combout ;
wire \controller|WideOr4~2_combout ;
wire \controller|WideOr6~3_combout ;
wire \controller|WideOr6~5_combout ;
wire \controller|WideOr6~6_combout ;
wire \controller|WideOr6~8_combout ;
wire \controller|WideOr6~9_combout ;
wire \controller|WideOr6~1_combout ;
wire \controller|WideOr6~2_combout ;
wire \controller|WideOr6~10_combout ;
wire \procAlu|Mux8~1_combout ;
wire \controller|WideOr7~0_combout ;
wire \controller|WideOr7~1_combout ;
wire \controller|WideOr7~2_combout ;
wire \controller|WideOr5~4_combout ;
wire \procAlu|Mux8~0_combout ;
wire \controller|WideOr2~0_combout ;
wire \controller|WideOr2~1_combout ;
wire \controller|WideOr6~11_combout ;
wire \controller|WideOr13~0_combout ;
wire \SW2|Add0~1_sumout ;
wire \SW[2]~input_o ;
wire \SW2|gate_0~feeder_combout ;
wire \SW2|gate_0~q ;
wire \SW2|gate_1~feeder_combout ;
wire \SW2|gate_1~q ;
wire \SW2|always2~0_combout ;
wire \SW2|Add0~2 ;
wire \SW2|Add0~17_sumout ;
wire \SW2|Add0~18 ;
wire \SW2|Add0~21_sumout ;
wire \SW2|Add0~22 ;
wire \SW2|Add0~13_sumout ;
wire \SW2|Add0~14 ;
wire \SW2|Add0~41_sumout ;
wire \SW2|Add0~42 ;
wire \SW2|Add0~9_sumout ;
wire \SW2|Add0~10 ;
wire \SW2|Add0~45_sumout ;
wire \SW2|Add0~46 ;
wire \SW2|Add0~33_sumout ;
wire \SW2|Add0~34 ;
wire \SW2|Add0~37_sumout ;
wire \SW2|Add0~38 ;
wire \SW2|Add0~5_sumout ;
wire \SW2|Add0~6 ;
wire \SW2|Add0~49_sumout ;
wire \SW2|Add0~50 ;
wire \SW2|Add0~53_sumout ;
wire \SW2|Add0~54 ;
wire \SW2|Add0~57_sumout ;
wire \SW2|Add0~58 ;
wire \SW2|Add0~29_sumout ;
wire \SW2|out~1_combout ;
wire \SW2|Add0~30 ;
wire \SW2|Add0~61_sumout ;
wire \SW2|Add0~62 ;
wire \SW2|Add0~25_sumout ;
wire \SW2|out~3_combout ;
wire \SW2|out~0_combout ;
wire \SW2|out~4_combout ;
wire \SW2|out~q ;
wire \procAlu|Mux2~0_combout ;
wire \controller|WideOr2~2_combout ;
wire \instMem|data~67_combout ;
wire \instMem|data~68_combout ;
wire \instMem|data~69_combout ;
wire \controller|WideOr3~4_combout ;
wire \controller|WideOr3~2_combout ;
wire \controller|WideOr3~1_combout ;
wire \controller|WideOr3~3_combout ;
wire \instMem|data~76_combout ;
wire \controller|WideOr3~0_combout ;
wire \controller|WideOr3~5_combout ;
wire \rs2Mux|Mux0~0_combout ;
wire \rs2Mux|Mux0~1_combout ;
wire \FPGA_RESET_N~input_o ;
wire \instMem|data~51_combout ;
wire \instMem|data~106_combout ;
wire \instMem|data~146_combout ;
wire \instMem|data~147_combout ;
wire \instMem|data~148_combout ;
wire \instMem|data~44_combout ;
wire \instMem|data~65_combout ;
wire \instMem|data~64_combout ;
wire \instMem|data~107_combout ;
wire \regFile|Equal0~3_combout ;
wire \regFile|R6|dataOut[24]~0_combout ;
wire \regFile|Equal0~2_combout ;
wire \controller|WideOr12~1_combout ;
wire \controller|WideOr12~2_combout ;
wire \controller|WideOr12~3_combout ;
wire \regFile|R4|dataOut[4]~0_combout ;
wire \instMem|data~1_combout ;
wire \instMem|data~2_combout ;
wire \instMem|data~3_combout ;
wire \instMem|data~5_combout ;
wire \instMem|data~43_combout ;
wire \instMem|data~42_combout ;
wire \instMem|data~41_combout ;
wire \instMem|data~149_combout ;
wire \rs2Mux|Mux3~0_combout ;
wire \rs2Mux|Mux3~1_combout ;
wire \regFile|R7|dataOut[4]~0_combout ;
wire \instMem|data~55_combout ;
wire \instMem|data~54_combout ;
wire \instMem|data~56_combout ;
wire \instMem|data~53_combout ;
wire \instMem|data~142_combout ;
wire \instMem|data~50_combout ;
wire \instMem|data~52_combout ;
wire \rs2Mux|Mux2~0_combout ;
wire \rs2Mux|Mux2~1_combout ;
wire \regFile|Mux34~1_combout ;
wire \regFile|R13|dataOut[29]~feeder_combout ;
wire \regFile|Equal0~5_combout ;
wire \regFile|R13|dataOut[0]~0_combout ;
wire \regFile|R12|dataOut[21]~0_combout ;
wire \regFile|Mux34~3_combout ;
wire \regFile|Equal0~1_combout ;
wire \regFile|R3|dataOut[2]~0_combout ;
wire \regFile|Equal0~0_combout ;
wire \regFile|R0|dataOut[26]~0_combout ;
wire \regFile|R2|dataOut[24]~0_combout ;
wire \regFile|Mux34~0_combout ;
wire \regFile|Equal0~4_combout ;
wire \regFile|R11|dataOut[15]~0_combout ;
wire \regFile|R10|dataOut[23]~0_combout ;
wire \regFile|R8|dataOut[9]~0_combout ;
wire \regFile|Mux34~2_combout ;
wire \regFile|Mux34~4_combout ;
wire \alu2Mux|Mux2~0_combout ;
wire \rs1Mux|out[1]~1_combout ;
wire \rs1Mux|out[0]~0_combout ;
wire \controller|WideOr5~5_combout ;
wire \regFile|R1|dataOut[26]~0_combout ;
wire \regFile|R9|dataOut[15]~0_combout ;
wire \instMem|data~66_combout ;
wire \rs2Mux|Mux1~0_combout ;
wire \rs2Mux|Mux1~1_combout ;
wire \regFile|Mux60~1_combout ;
wire \regFile|Mux60~0_combout ;
wire \regFile|R14|dataOut[3]~feeder_combout ;
wire \regFile|R14|dataOut[16]~0_combout ;
wire \regFile|Mux60~2_combout ;
wire \regFile|R15|dataOut[30]~0_combout ;
wire \regFile|R3|dataOut[3]~feeder_combout ;
wire \regFile|Mux60~3_combout ;
wire \regFile|Mux60~4_combout ;
wire \alu2Mux|Mux28~0_combout ;
wire \procAlu|Mux28~0_combout ;
wire \procAlu|Mux24~0_combout ;
wire \instMem|data~81_combout ;
wire \instMem|data~80_combout ;
wire \instMem|data~79_combout ;
wire \instMem|data~82_combout ;
wire \alu2Mux|Mux28~1_combout ;
wire \instMem|data~78_combout ;
wire \instMem|data~77_combout ;
wire \instMem|data~134_combout ;
wire \regFile|Mux61~2_combout ;
wire \regFile|Mux61~3_combout ;
wire \regFile|Mux61~0_combout ;
wire \regFile|R5|dataOut[2]~feeder_combout ;
wire \regFile|R5|dataOut[1]~0_combout ;
wire \regFile|Mux61~1_combout ;
wire \regFile|Mux61~4_combout ;
wire \alu2Mux|Mux29~1_combout ;
wire \KEY[1]~input_o ;
wire \datamem|key_reg[1]~4_combout ;
wire \dstRegMux|Mux29~2_combout ;
wire \dstRegMux|Mux29~3_combout ;
wire \regFile|Mux30~2_combout ;
wire \regFile|R12|dataOut[1]~feeder_combout ;
wire \regFile|Mux30~3_combout ;
wire \regFile|R5|dataOut[1]~feeder_combout ;
wire \regFile|Mux30~1_combout ;
wire \regFile|R0|dataOut[1]~feeder_combout ;
wire \regFile|R2|dataOut[1]~feeder_combout ;
wire \regFile|Mux30~0_combout ;
wire \regFile|Mux30~4_combout ;
wire \instMem|data~104_combout ;
wire \alu2Mux|Mux30~0_combout ;
wire \procAlu|Mux30~0_combout ;
wire \controller|WideOr7~3_combout ;
wire \instMem|data~84_combout ;
wire \instMem|data~83_combout ;
wire \instMem|data~85_combout ;
wire \alu2Mux|Mux31~0_combout ;
wire \regFile|R13|dataOut[0]~feeder_combout ;
wire \regFile|Mux31~1_combout ;
wire \regFile|R8|dataOut[0]~feeder_combout ;
wire \regFile|Mux31~0_combout ;
wire \regFile|Mux31~3_combout ;
wire \regFile|Mux31~4_combout ;
wire \instMem|data~32_combout ;
wire \instMem|data~108_combout ;
wire \procAlu|Add0~130_cout ;
wire \procAlu|Add0~14 ;
wire \procAlu|Add0~77_sumout ;
wire \procAlu|Mux30~1_combout ;
wire \procAlu|Mux2~3_combout ;
wire \SW1|Add0~29_sumout ;
wire \SW[1]~input_o ;
wire \SW1|gate_0~feeder_combout ;
wire \SW1|gate_0~q ;
wire \SW1|gate_1~feeder_combout ;
wire \SW1|gate_1~q ;
wire \SW1|always2~0_combout ;
wire \SW1|Add0~30 ;
wire \SW1|Add0~17_sumout ;
wire \SW1|Add0~18 ;
wire \SW1|Add0~21_sumout ;
wire \SW1|Add0~22 ;
wire \SW1|Add0~13_sumout ;
wire \SW1|Add0~14 ;
wire \SW1|Add0~9_sumout ;
wire \SW1|Add0~10 ;
wire \SW1|Add0~5_sumout ;
wire \SW1|out~0_combout ;
wire \SW1|Add0~6 ;
wire \SW1|Add0~1_sumout ;
wire \SW1|Add0~2 ;
wire \SW1|Add0~25_sumout ;
wire \SW1|Add0~26 ;
wire \SW1|Add0~37_sumout ;
wire \SW1|Add0~38 ;
wire \SW1|Add0~33_sumout ;
wire \SW1|Add0~34 ;
wire \SW1|Add0~45_sumout ;
wire \SW1|Add0~46 ;
wire \SW1|Add0~41_sumout ;
wire \SW1|out~1_combout ;
wire \SW1|out~3_combout ;
wire \SW1|out~4_combout ;
wire \SW1|out~q ;
wire \instMem|data~97_combout ;
wire \instMem|data~96_combout ;
wire \instMem|data~113_combout ;
wire \datamem|sw_reg[4]~feeder_combout ;
wire \dstRegMux|Mux27~0_combout ;
wire \dstRegMux|Mux27~1_combout ;
wire \regFile|R11|dataOut[4]~feeder_combout ;
wire \regFile|R9|dataOut[4]~feeder_combout ;
wire \regFile|Mux59~2_combout ;
wire \regFile|R4|dataOut[4]~feeder_combout ;
wire \regFile|R5|dataOut[4]~feeder_combout ;
wire \regFile|Mux59~1_combout ;
wire \regFile|R1|dataOut[4]~feeder_combout ;
wire \regFile|R0|dataOut[4]~feeder_combout ;
wire \regFile|Mux59~0_combout ;
wire \regFile|Mux59~4_combout ;
wire \alu2Mux|Mux27~0_combout ;
wire \regFile|Mux27~0_combout ;
wire \regFile|R2|dataOut[4]~feeder_combout ;
wire \regFile|Mux27~2_combout ;
wire \regFile|R7|dataOut[4]~feeder_combout ;
wire \regFile|Mux27~3_combout ;
wire \regFile|R13|dataOut[4]~feeder_combout ;
wire \regFile|Mux27~1_combout ;
wire \regFile|Mux27~4_combout ;
wire \procAlu|Mux27~0_combout ;
wire \alu2Mux|Mux27~1_combout ;
wire \procAlu|Add0~10 ;
wire \procAlu|Add0~37_sumout ;
wire \procAlu|Mux27~1_combout ;
wire \SW5|Add0~49_sumout ;
wire \SW5|gate_1~feeder_combout ;
wire \SW5|gate_1~q ;
wire \SW5|always2~0_combout ;
wire \SW5|Add0~50 ;
wire \SW5|Add0~45_sumout ;
wire \SW5|Add0~46 ;
wire \SW5|Add0~41_sumout ;
wire \SW5|Add0~42 ;
wire \SW5|Add0~17_sumout ;
wire \SW5|Add0~18 ;
wire \SW5|Add0~21_sumout ;
wire \SW5|Add0~22 ;
wire \SW5|Add0~13_sumout ;
wire \SW5|Add0~14 ;
wire \SW5|Add0~9_sumout ;
wire \SW5|Add0~10 ;
wire \SW5|Add0~5_sumout ;
wire \SW5|Add0~6 ;
wire \SW5|Add0~1_sumout ;
wire \SW5|out~0_combout ;
wire \SW5|out~4_combout ;
wire \SW5|out~q ;
wire \instMem|data~127_combout ;
wire \instMem|data~129_combout ;
wire \instMem|data~128_combout ;
wire \instMem|data~130_combout ;
wire \SW6|Add0~45_sumout ;
wire \SW[6]~input_o ;
wire \SW6|gate_0~q ;
wire \SW6|gate_1~feeder_combout ;
wire \SW6|gate_1~q ;
wire \SW6|always2~0_combout ;
wire \SW6|Add0~46 ;
wire \SW6|Add0~49_sumout ;
wire \SW6|Add0~50 ;
wire \SW6|Add0~53_sumout ;
wire \SW6|Add0~54 ;
wire \SW6|Add0~61_sumout ;
wire \SW6|Add0~62 ;
wire \SW6|Add0~57_sumout ;
wire \SW6|Add0~58 ;
wire \SW6|Add0~25_sumout ;
wire \SW6|Add0~26 ;
wire \SW6|Add0~29_sumout ;
wire \SW6|Add0~30 ;
wire \SW6|Add0~33_sumout ;
wire \SW6|Add0~34 ;
wire \SW6|Add0~37_sumout ;
wire \SW6|Add0~38 ;
wire \SW6|Add0~1_sumout ;
wire \SW6|Add0~2 ;
wire \SW6|Add0~5_sumout ;
wire \SW6|Add0~6 ;
wire \SW6|Add0~41_sumout ;
wire \SW6|Add0~42 ;
wire \SW6|Add0~17_sumout ;
wire \SW6|Add0~18 ;
wire \SW6|Add0~21_sumout ;
wire \SW6|Add0~22 ;
wire \SW6|Add0~13_sumout ;
wire \SW6|Add0~14 ;
wire \SW6|Add0~9_sumout ;
wire \SW6|out~0_combout ;
wire \SW6|out~4_combout ;
wire \SW6|out~q ;
wire \datamem|sw_reg[6]~feeder_combout ;
wire \SW8|Add0~45_sumout ;
wire \SW[8]~input_o ;
wire \SW8|gate_0~feeder_combout ;
wire \SW8|gate_0~q ;
wire \SW8|gate_1~feeder_combout ;
wire \SW8|gate_1~q ;
wire \SW8|always2~0_combout ;
wire \SW8|Add0~46 ;
wire \SW8|Add0~49_sumout ;
wire \SW8|Add0~50 ;
wire \SW8|Add0~41_sumout ;
wire \SW8|Add0~42 ;
wire \SW8|Add0~17_sumout ;
wire \SW8|Add0~18 ;
wire \SW8|Add0~21_sumout ;
wire \SW8|Add0~22 ;
wire \SW8|Add0~13_sumout ;
wire \SW8|Add0~14 ;
wire \SW8|Add0~9_sumout ;
wire \SW8|Add0~10 ;
wire \SW8|Add0~5_sumout ;
wire \SW8|Add0~6 ;
wire \SW8|Add0~1_sumout ;
wire \SW8|Add0~2 ;
wire \SW8|Add0~37_sumout ;
wire \SW8|Add0~38 ;
wire \SW8|Add0~53_sumout ;
wire \SW8|Add0~54 ;
wire \SW8|Add0~61_sumout ;
wire \SW8|Add0~62 ;
wire \SW8|Add0~57_sumout ;
wire \SW8|Add0~58 ;
wire \SW8|Add0~25_sumout ;
wire \SW8|Add0~26 ;
wire \SW8|Add0~29_sumout ;
wire \SW8|out~1_combout ;
wire \SW8|out~3_combout ;
wire \SW8|out~0_combout ;
wire \SW8|out~4_combout ;
wire \SW8|out~q ;
wire \datamem|sw_reg[8]~feeder_combout ;
wire \regFile|Mux55~0_combout ;
wire \regFile|R15|dataOut[8]~feeder_combout ;
wire \regFile|Mux55~3_combout ;
wire \regFile|Mux55~2_combout ;
wire \regFile|Mux55~1_combout ;
wire \regFile|Mux55~4_combout ;
wire \SW9|Add0~21_sumout ;
wire \SW9|gate_1~feeder_combout ;
wire \SW9|gate_1~q ;
wire \SW9|always2~0_combout ;
wire \SW9|Add0~22 ;
wire \SW9|Add0~45_sumout ;
wire \SW9|Add0~46 ;
wire \SW9|Add0~17_sumout ;
wire \SW9|Add0~18 ;
wire \SW9|Add0~49_sumout ;
wire \SW9|Add0~50 ;
wire \SW9|Add0~53_sumout ;
wire \SW9|Add0~54 ;
wire \SW9|Add0~61_sumout ;
wire \SW9|Add0~62 ;
wire \SW9|Add0~25_sumout ;
wire \SW9|Add0~26 ;
wire \SW9|Add0~29_sumout ;
wire \SW9|Add0~30 ;
wire \SW9|Add0~33_sumout ;
wire \SW9|Add0~34 ;
wire \SW9|Add0~41_sumout ;
wire \SW9|Add0~42 ;
wire \SW9|Add0~13_sumout ;
wire \SW9|Add0~14 ;
wire \SW9|Add0~9_sumout ;
wire \SW9|Add0~10 ;
wire \SW9|Add0~5_sumout ;
wire \SW9|Add0~6 ;
wire \SW9|Add0~1_sumout ;
wire \SW9|out~0_combout ;
wire \SW9|out~4_combout ;
wire \SW9|out~q ;
wire \datamem|sw_reg[9]~feeder_combout ;
wire \dstRegMux|Mux22~0_combout ;
wire \pcIncrementer|Add0~13_sumout ;
wire \dstRegMux|Mux22~1_combout ;
wire \regFile|R15|dataOut[9]~feeder_combout ;
wire \regFile|Mux54~3_combout ;
wire \regFile|R0|dataOut[9]~feeder_combout ;
wire \regFile|Mux54~0_combout ;
wire \regFile|R1|dataOut[9]~feeder_combout ;
wire \regFile|R9|dataOut[9]~feeder_combout ;
wire \regFile|Mux54~1_combout ;
wire \regFile|Mux54~4_combout ;
wire \alu2Mux|Mux22~1_combout ;
wire \instMem|data~92_combout ;
wire \instMem|data~91_combout ;
wire \instMem|data~90_combout ;
wire \instMem|data~89_combout ;
wire \instMem|data~122_combout ;
wire \alu2Mux|Mux23~1_combout ;
wire \instMem|data~99_combout ;
wire \instMem|data~98_combout ;
wire \instMem|data~100_combout ;
wire \regFile|Mux56~2_combout ;
wire \regFile|R7|dataOut[7]~feeder_combout ;
wire \regFile|Mux56~3_combout ;
wire \regFile|R5|dataOut[7]~feeder_combout ;
wire \regFile|Mux56~1_combout ;
wire \regFile|Mux56~0_combout ;
wire \regFile|Mux56~4_combout ;
wire \alu2Mux|Mux24~1_combout ;
wire \alu2Mux|Mux25~1_combout ;
wire \regFile|Mux25~2_combout ;
wire \regFile|Mux25~1_combout ;
wire \regFile|Mux25~0_combout ;
wire \regFile|Mux25~4_combout ;
wire \regFile|Mux26~1_combout ;
wire \regFile|Mux26~2_combout ;
wire \regFile|Mux26~0_combout ;
wire \regFile|Mux26~4_combout ;
wire \procAlu|Add0~38 ;
wire \procAlu|Add0~34 ;
wire \procAlu|Add0~98 ;
wire \procAlu|Add0~102 ;
wire \procAlu|Add0~118 ;
wire \procAlu|Add0~121_sumout ;
wire \instMem|data~87_combout ;
wire \instMem|data~86_combout ;
wire \instMem|data~88_combout ;
wire \alu2Mux|Mux22~0_combout ;
wire \procAlu|Mux22~0_combout ;
wire \procAlu|Mux22~1_combout ;
wire \instMem|data~101_combout ;
wire \instMem|data~102_combout ;
wire \instMem|data~103_combout ;
wire \regFile|R10|dataOut[10]~feeder_combout ;
wire \regFile|Mux53~2_combout ;
wire \regFile|Mux53~3_combout ;
wire \regFile|Mux53~0_combout ;
wire \regFile|Mux53~4_combout ;
wire \alu2Mux|Mux21~1_combout ;
wire \procAlu|Add0~122 ;
wire \procAlu|Add0~73_sumout ;
wire \alu2Mux|Mux21~0_combout ;
wire \procAlu|Mux21~0_combout ;
wire \procAlu|Mux21~1_combout ;
wire \pcIncrementer|Add0~6 ;
wire \pcIncrementer|Add0~9_sumout ;
wire \regFile|R9|dataOut[11]~feeder_combout ;
wire \regFile|R5|dataOut[11]~feeder_combout ;
wire \regFile|Mux52~1_combout ;
wire \regFile|Mux52~0_combout ;
wire \regFile|R7|dataOut[11]~feeder_combout ;
wire \regFile|Mux52~3_combout ;
wire \regFile|Mux52~4_combout ;
wire \regFile|R13|dataOut[12]~feeder_combout ;
wire \regFile|Mux51~3_combout ;
wire \regFile|R1|dataOut[12]~feeder_combout ;
wire \regFile|Mux51~0_combout ;
wire \regFile|Mux51~1_combout ;
wire \regFile|R9|dataOut[12]~feeder_combout ;
wire \regFile|Mux51~2_combout ;
wire \regFile|Mux51~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a12 ;
wire \dstRegMux|Mux11~0_combout ;
wire \dstRegMux|Mux19~0_combout ;
wire \regFile|Mux19~3_combout ;
wire \regFile|Mux19~0_combout ;
wire \regFile|Mux19~1_combout ;
wire \regFile|Mux19~2_combout ;
wire \regFile|Mux19~4_combout ;
wire \alu2Mux|Mux19~0_combout ;
wire \procAlu|Mux19~0_combout ;
wire \alu2Mux|Mux19~1_combout ;
wire \alu2Mux|Mux20~1_combout ;
wire \procAlu|Add0~74 ;
wire \procAlu|Add0~70 ;
wire \procAlu|Add0~53_sumout ;
wire \procAlu|Mux19~1_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a11 ;
wire \dstRegMux|Mux20~0_combout ;
wire \regFile|Mux20~2_combout ;
wire \regFile|R15|dataOut[11]~feeder_combout ;
wire \regFile|Mux20~3_combout ;
wire \regFile|Mux20~0_combout ;
wire \regFile|Mux20~1_combout ;
wire \regFile|Mux20~4_combout ;
wire \alu2Mux|Mux20~0_combout ;
wire \procAlu|Mux20~0_combout ;
wire \procAlu|Add0~69_sumout ;
wire \procAlu|Mux20~1_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \dstRegMux|Mux23~0_combout ;
wire \dstRegMux|Mux23~1_combout ;
wire \regFile|R12|dataOut[8]~feeder_combout ;
wire \regFile|Mux23~0_combout ;
wire \regFile|Mux23~3_combout ;
wire \regFile|R5|dataOut[8]~feeder_combout ;
wire \regFile|Mux23~1_combout ;
wire \regFile|Mux23~2_combout ;
wire \regFile|Mux23~4_combout ;
wire \alu2Mux|Mux23~0_combout ;
wire \procAlu|Mux23~0_combout ;
wire \procAlu|Add0~117_sumout ;
wire \procAlu|Mux23~1_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a7 ;
wire \dstRegMux|Mux24~0_combout ;
wire \pcIncrementer|Add0~34 ;
wire \pcIncrementer|Add0~38 ;
wire \pcIncrementer|Add0~41_sumout ;
wire \dstRegMux|Mux24~1_combout ;
wire \regFile|Mux24~1_combout ;
wire \regFile|Mux24~0_combout ;
wire \regFile|R15|dataOut[7]~feeder_combout ;
wire \regFile|Mux24~3_combout ;
wire \regFile|Mux24~2_combout ;
wire \regFile|Mux24~4_combout ;
wire \alu2Mux|Mux24~0_combout ;
wire \procAlu|Mux24~1_combout ;
wire \procAlu|Add0~101_sumout ;
wire \procAlu|Mux24~2_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a6 ;
wire \dstRegMux|Mux25~0_combout ;
wire \pcIncrementer|Add0~37_sumout ;
wire \dstRegMux|Mux25~1_combout ;
wire \regFile|Mux57~3_combout ;
wire \regFile|Mux57~1_combout ;
wire \regFile|Mux57~0_combout ;
wire \regFile|Mux57~2_combout ;
wire \regFile|Mux57~4_combout ;
wire \alu2Mux|Mux25~0_combout ;
wire \procAlu|Mux25~0_combout ;
wire \procAlu|Add0~97_sumout ;
wire \procAlu|Mux25~1_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a5 ;
wire \dstRegMux|Mux26~0_combout ;
wire \dstRegMux|Mux26~1_combout ;
wire \regFile|Mux58~3_combout ;
wire \regFile|Mux58~2_combout ;
wire \regFile|R13|dataOut[5]~feeder_combout ;
wire \regFile|Mux58~1_combout ;
wire \regFile|Mux58~0_combout ;
wire \regFile|Mux58~4_combout ;
wire \alu2Mux|Mux26~1_combout ;
wire \procAlu|Add0~33_sumout ;
wire \alu2Mux|Mux26~0_combout ;
wire \procAlu|Mux26~0_combout ;
wire \procAlu|Mux26~1_combout ;
wire \alu2Mux|Mux18~1_combout ;
wire \regFile|Mux18~1_combout ;
wire \regFile|R8|dataOut[13]~feeder_combout ;
wire \regFile|Mux18~2_combout ;
wire \regFile|R13|dataOut[13]~feeder_combout ;
wire \regFile|Mux18~3_combout ;
wire \regFile|Mux18~4_combout ;
wire \procAlu|Add0~54 ;
wire \procAlu|Add0~49_sumout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a13 ;
wire \brBaseMux|out[13]~11_combout ;
wire \pcIncrementer|Add0~10 ;
wire \pcIncrementer|Add0~1_sumout ;
wire \brBaseMux|out[12]~0_combout ;
wire \brBaseMux|out[7]~10_combout ;
wire \brBaseMux|out[6]~9_combout ;
wire \pcIncrementer|Add0~21_sumout ;
wire \brBaseMux|out[2]~5_combout ;
wire \pc|dataOut~3_combout ;
wire \controller|WideOr9~1_combout ;
wire \controller|WideOr9~2_combout ;
wire \regFile|R13|dataOut[23]~feeder_combout ;
wire \regFile|Mux40~3_combout ;
wire \regFile|Mux40~2_combout ;
wire \regFile|R5|dataOut[23]~feeder_combout ;
wire \regFile|Mux40~1_combout ;
wire \regFile|Mux40~0_combout ;
wire \regFile|Mux40~4_combout ;
wire \regFile|R6|dataOut[25]~feeder_combout ;
wire \regFile|Mux6~1_combout ;
wire \regFile|R9|dataOut[25]~feeder_combout ;
wire \regFile|R10|dataOut[25]~feeder_combout ;
wire \regFile|Mux6~2_combout ;
wire \regFile|R1|dataOut[25]~feeder_combout ;
wire \regFile|Mux6~0_combout ;
wire \regFile|R14|dataOut[25]~feeder_combout ;
wire \regFile|Mux6~3_combout ;
wire \regFile|Mux6~4_combout ;
wire \alu2Mux|Mux6~0_combout ;
wire \alu2Mux|Mux7~0_combout ;
wire \regFile|R15|dataOut[24]~feeder_combout ;
wire \regFile|Mux7~3_combout ;
wire \regFile|R4|dataOut[24]~feeder_combout ;
wire \regFile|Mux7~0_combout ;
wire \regFile|R6|dataOut[24]~feeder_combout ;
wire \regFile|Mux7~2_combout ;
wire \regFile|R13|dataOut[24]~feeder_combout ;
wire \regFile|Mux7~1_combout ;
wire \regFile|Mux7~4_combout ;
wire \alu2Mux|Mux8~0_combout ;
wire \regFile|R10|dataOut[22]~feeder_combout ;
wire \regFile|Mux41~2_combout ;
wire \regFile|R5|dataOut[22]~feeder_combout ;
wire \regFile|R1|dataOut[22]~feeder_combout ;
wire \regFile|R13|dataOut[22]~feeder_combout ;
wire \regFile|Mux41~1_combout ;
wire \regFile|R3|dataOut[22]~feeder_combout ;
wire \regFile|Mux41~3_combout ;
wire \regFile|Mux41~4_combout ;
wire \alu2Mux|Mux9~0_combout ;
wire \alu2Mux|Mux11~0_combout ;
wire \regFile|Mux11~0_combout ;
wire \regFile|R11|dataOut[20]~feeder_combout ;
wire \regFile|Mux11~3_combout ;
wire \regFile|R6|dataOut[20]~feeder_combout ;
wire \regFile|R14|dataOut[20]~feeder_combout ;
wire \regFile|R10|dataOut[20]~feeder_combout ;
wire \regFile|Mux11~2_combout ;
wire \regFile|R5|dataOut[20]~feeder_combout ;
wire \regFile|R1|dataOut[20]~feeder_combout ;
wire \regFile|Mux11~1_combout ;
wire \regFile|Mux11~4_combout ;
wire \regFile|R14|dataOut[19]~feeder_combout ;
wire \regFile|Mux12~3_combout ;
wire \regFile|R10|dataOut[19]~feeder_combout ;
wire \regFile|Mux12~2_combout ;
wire \regFile|R6|dataOut[19]~feeder_combout ;
wire \regFile|Mux12~1_combout ;
wire \regFile|R0|dataOut[19]~feeder_combout ;
wire \regFile|R1|dataOut[19]~feeder_combout ;
wire \regFile|Mux12~0_combout ;
wire \regFile|Mux12~4_combout ;
wire \regFile|Mux45~3_combout ;
wire \regFile|Mux45~0_combout ;
wire \regFile|R14|dataOut[18]~feeder_combout ;
wire \regFile|Mux45~2_combout ;
wire \regFile|R1|dataOut[18]~feeder_combout ;
wire \regFile|R5|dataOut[18]~feeder_combout ;
wire \regFile|Mux45~1_combout ;
wire \regFile|Mux45~4_combout ;
wire \alu2Mux|Mux13~0_combout ;
wire \procAlu|Mux13~0_combout ;
wire \procAlu|Mux13~1_combout ;
wire \regFile|R14|dataOut[17]~feeder_combout ;
wire \regFile|Mux46~3_combout ;
wire \regFile|R0|dataOut[17]~feeder_combout ;
wire \regFile|R1|dataOut[17]~feeder_combout ;
wire \regFile|Mux46~0_combout ;
wire \regFile|R5|dataOut[17]~feeder_combout ;
wire \regFile|Mux46~1_combout ;
wire \regFile|Mux46~4_combout ;
wire \regFile|Mux5~0_combout ;
wire \regFile|Mux5~1_combout ;
wire \regFile|R15|dataOut[26]~feeder_combout ;
wire \regFile|Mux5~3_combout ;
wire \regFile|R6|dataOut[26]~feeder_combout ;
wire \regFile|R14|dataOut[26]~feeder_combout ;
wire \regFile|Mux5~2_combout ;
wire \regFile|Mux5~4_combout ;
wire \alu2Mux|Mux5~0_combout ;
wire \procAlu|Mux5~0_combout ;
wire \procAlu|Mux5~1_combout ;
wire \regFile|R7|dataOut[28]~feeder_combout ;
wire \regFile|R3|dataOut[28]~feeder_combout ;
wire \regFile|Mux35~3_combout ;
wire \regFile|R0|dataOut[28]~feeder_combout ;
wire \regFile|R12|dataOut[28]~feeder_combout ;
wire \regFile|R8|dataOut[28]~feeder_combout ;
wire \regFile|Mux35~0_combout ;
wire \regFile|R5|dataOut[28]~feeder_combout ;
wire \regFile|Mux35~1_combout ;
wire \regFile|R10|dataOut[28]~feeder_combout ;
wire \regFile|R6|dataOut[28]~feeder_combout ;
wire \regFile|Mux35~2_combout ;
wire \regFile|Mux35~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a26 ;
wire \brBaseMux|out[26]~23_combout ;
wire \brBaseMux|out[18]~28_combout ;
wire \regFile|R1|dataOut[16]~feeder_combout ;
wire \regFile|Mux15~1_combout ;
wire \regFile|R2|dataOut[16]~feeder_combout ;
wire \regFile|Mux15~2_combout ;
wire \regFile|R3|dataOut[16]~feeder_combout ;
wire \regFile|Mux15~3_combout ;
wire \regFile|R0|dataOut[16]~feeder_combout ;
wire \regFile|Mux15~0_combout ;
wire \regFile|Mux15~4_combout ;
wire \instMem|data~57_combout ;
wire \instMem|data~58_combout ;
wire \instMem|data~59_combout ;
wire \regFile|R15|dataOut[15]~feeder_combout ;
wire \regFile|Mux16~3_combout ;
wire \regFile|Mux16~2_combout ;
wire \regFile|R3|dataOut[15]~feeder_combout ;
wire \regFile|R1|dataOut[15]~feeder_combout ;
wire \regFile|Mux16~0_combout ;
wire \regFile|R4|dataOut[15]~feeder_combout ;
wire \regFile|Mux16~1_combout ;
wire \regFile|Mux16~4_combout ;
wire \pcIncrementer|Add0~2 ;
wire \pcIncrementer|Add0~46 ;
wire \pcIncrementer|Add0~53_sumout ;
wire \regFile|R5|dataOut[14]~feeder_combout ;
wire \regFile|R1|dataOut[14]~feeder_combout ;
wire \regFile|Mux17~1_combout ;
wire \regFile|R6|dataOut[14]~feeder_combout ;
wire \regFile|Mux17~2_combout ;
wire \regFile|R15|dataOut[14]~feeder_combout ;
wire \regFile|Mux17~3_combout ;
wire \regFile|Mux17~4_combout ;
wire \brBaseMux|out[14]~13_combout ;
wire \brOffsetAdder|Add0~54 ;
wire \brOffsetAdder|Add0~61_sumout ;
wire \pc|dataOut[14]~feeder_combout ;
wire \takeBr~combout ;
wire \pcIncrementer|Add0~54 ;
wire \pcIncrementer|Add0~57_sumout ;
wire \brBaseMux|out[15]~14_combout ;
wire \brOffsetAdder|Add0~62 ;
wire \brOffsetAdder|Add0~66 ;
wire \brOffsetAdder|Add0~109_sumout ;
wire \pc|dataOut[16]~feeder_combout ;
wire \pcIncrementer|Add0~58 ;
wire \pcIncrementer|Add0~101_sumout ;
wire \brBaseMux|out[16]~25_combout ;
wire \brOffsetAdder|Add0~110 ;
wire \brOffsetAdder|Add0~105_sumout ;
wire \pc|dataOut[17]~feeder_combout ;
wire \pcIncrementer|Add0~102 ;
wire \pcIncrementer|Add0~97_sumout ;
wire \brBaseMux|out[17]~24_combout ;
wire \brOffsetAdder|Add0~106 ;
wire \brOffsetAdder|Add0~121_sumout ;
wire \pc|dataOut[18]~feeder_combout ;
wire \pcIncrementer|Add0~98 ;
wire \pcIncrementer|Add0~113_sumout ;
wire \pcIncrementer|Add0~114 ;
wire \pcIncrementer|Add0~109_sumout ;
wire \brBaseMux|out[19]~27_combout ;
wire \brOffsetAdder|Add0~122 ;
wire \brOffsetAdder|Add0~117_sumout ;
wire \pc|dataOut[19]~feeder_combout ;
wire \pcIncrementer|Add0~110 ;
wire \pcIncrementer|Add0~85_sumout ;
wire \brBaseMux|out[20]~21_combout ;
wire \brOffsetAdder|Add0~118 ;
wire \brOffsetAdder|Add0~93_sumout ;
wire \pc|dataOut[20]~feeder_combout ;
wire \pcIncrementer|Add0~86 ;
wire \pcIncrementer|Add0~81_sumout ;
wire \brBaseMux|out[21]~20_combout ;
wire \brOffsetAdder|Add0~94 ;
wire \brOffsetAdder|Add0~89_sumout ;
wire \pc|dataOut[21]~feeder_combout ;
wire \pcIncrementer|Add0~82 ;
wire \pcIncrementer|Add0~73_sumout ;
wire \brBaseMux|out[22]~18_combout ;
wire \brOffsetAdder|Add0~90 ;
wire \brOffsetAdder|Add0~81_sumout ;
wire \pc|dataOut[22]~feeder_combout ;
wire \pcIncrementer|Add0~74 ;
wire \pcIncrementer|Add0~70 ;
wire \pcIncrementer|Add0~65_sumout ;
wire \brBaseMux|out[24]~16_combout ;
wire \pcIncrementer|Add0~69_sumout ;
wire \brBaseMux|out[23]~17_combout ;
wire \brOffsetAdder|Add0~82 ;
wire \brOffsetAdder|Add0~78 ;
wire \brOffsetAdder|Add0~73_sumout ;
wire \pc|dataOut[24]~feeder_combout ;
wire \pcIncrementer|Add0~66 ;
wire \pcIncrementer|Add0~61_sumout ;
wire \brBaseMux|out[25]~15_combout ;
wire \brOffsetAdder|Add0~74 ;
wire \brOffsetAdder|Add0~70 ;
wire \brOffsetAdder|Add0~101_sumout ;
wire \pc|dataOut[26]~feeder_combout ;
wire \pcIncrementer|Add0~62 ;
wire \pcIncrementer|Add0~93_sumout ;
wire \dstRegMux|Mux5~0_combout ;
wire \regFile|R7|dataOut[26]~feeder_combout ;
wire \regFile|Mux37~3_combout ;
wire \regFile|R2|dataOut[26]~feeder_combout ;
wire \regFile|Mux37~2_combout ;
wire \regFile|R8|dataOut[26]~feeder_combout ;
wire \regFile|Mux37~0_combout ;
wire \regFile|Mux37~1_combout ;
wire \regFile|Mux37~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a17 ;
wire \alu2Mux|Mux14~0_combout ;
wire \alu2Mux|Mux15~0_combout ;
wire \alu2Mux|Mux16~1_combout ;
wire \alu2Mux|Mux17~1_combout ;
wire \procAlu|Add0~50 ;
wire \procAlu|Add0~30 ;
wire \procAlu|Add0~26 ;
wire \procAlu|Add0~94 ;
wire \procAlu|Add0~89_sumout ;
wire \dstRegMux|Mux14~0_combout ;
wire \regFile|Mux14~1_combout ;
wire \regFile|Mux14~3_combout ;
wire \regFile|Mux14~0_combout ;
wire \regFile|R8|dataOut[17]~feeder_combout ;
wire \regFile|R11|dataOut[17]~feeder_combout ;
wire \regFile|R9|dataOut[17]~feeder_combout ;
wire \regFile|Mux14~2_combout ;
wire \regFile|Mux14~4_combout ;
wire \procAlu|Add0~90 ;
wire \procAlu|Add0~113_sumout ;
wire \dstRegMux|Mux13~0_combout ;
wire \regFile|Mux13~3_combout ;
wire \regFile|Mux13~1_combout ;
wire \regFile|Mux13~2_combout ;
wire \regFile|Mux13~4_combout ;
wire \procAlu|Add0~114 ;
wire \procAlu|Add0~109_sumout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a19 ;
wire \dstRegMux|Mux12~0_combout ;
wire \regFile|Mux44~2_combout ;
wire \regFile|Mux44~0_combout ;
wire \regFile|Mux44~3_combout ;
wire \regFile|Mux44~1_combout ;
wire \regFile|Mux44~4_combout ;
wire \alu2Mux|Mux12~0_combout ;
wire \procAlu|Add0~110 ;
wire \procAlu|Add0~65_sumout ;
wire \regFile|R2|dataOut[21]~feeder_combout ;
wire \regFile|Mux42~0_combout ;
wire \regFile|R13|dataOut[21]~feeder_combout ;
wire \regFile|Mux42~3_combout ;
wire \regFile|Mux42~2_combout ;
wire \regFile|Mux42~1_combout ;
wire \regFile|Mux42~4_combout ;
wire \regFile|Mux4~3_combout ;
wire \regFile|R3|dataOut[27]~feeder_combout ;
wire \regFile|R1|dataOut[27]~feeder_combout ;
wire \regFile|Mux4~0_combout ;
wire \regFile|R8|dataOut[27]~feeder_combout ;
wire \regFile|Mux4~2_combout ;
wire \regFile|Mux4~4_combout ;
wire \alu2Mux|Mux4~0_combout ;
wire \procAlu|Add0~18 ;
wire \procAlu|Add0~86 ;
wire \procAlu|Add0~81_sumout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a30 ;
wire \alu2Mux|Mux1~0_combout ;
wire \regFile|R4|dataOut[30]~feeder_combout ;
wire \regFile|Mux1~1_combout ;
wire \regFile|R8|dataOut[30]~feeder_combout ;
wire \regFile|R10|dataOut[30]~feeder_combout ;
wire \regFile|Mux1~2_combout ;
wire \regFile|R14|dataOut[30]~feeder_combout ;
wire \regFile|R13|dataOut[30]~feeder_combout ;
wire \regFile|Mux1~3_combout ;
wire \regFile|R2|dataOut[30]~feeder_combout ;
wire \regFile|R1|dataOut[30]~feeder_combout ;
wire \regFile|Mux1~0_combout ;
wire \regFile|Mux1~4_combout ;
wire \procAlu|Add0~2 ;
wire \procAlu|Add0~57_sumout ;
wire \brBaseMux|out[30]~19_combout ;
wire \brOffsetAdder|Add0~102 ;
wire \brOffsetAdder|Add0~97_sumout ;
wire \pc|dataOut[27]~feeder_combout ;
wire \pcIncrementer|Add0~94 ;
wire \pcIncrementer|Add0~89_sumout ;
wire \brBaseMux|out[27]~22_combout ;
wire \brOffsetAdder|Add0~98 ;
wire \brOffsetAdder|Add0~113_sumout ;
wire \pc|dataOut[28]~feeder_combout ;
wire \pcIncrementer|Add0~90 ;
wire \pcIncrementer|Add0~105_sumout ;
wire \brBaseMux|out[28]~26_combout ;
wire \brOffsetAdder|Add0~114 ;
wire \brOffsetAdder|Add0~57_sumout ;
wire \pc|dataOut[29]~feeder_combout ;
wire \pcIncrementer|Add0~106 ;
wire \pcIncrementer|Add0~49_sumout ;
wire \brBaseMux|out[29]~12_combout ;
wire \brOffsetAdder|Add0~58 ;
wire \brOffsetAdder|Add0~85_sumout ;
wire \pc|dataOut[30]~feeder_combout ;
wire \pcIncrementer|Add0~50 ;
wire \pcIncrementer|Add0~77_sumout ;
wire \dstRegMux|Mux1~0_combout ;
wire \regFile|R0|dataOut[30]~feeder_combout ;
wire \regFile|Mux33~0_combout ;
wire \regFile|Mux33~3_combout ;
wire \regFile|R9|dataOut[30]~feeder_combout ;
wire \regFile|Mux33~2_combout ;
wire \regFile|Mux33~1_combout ;
wire \regFile|Mux33~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a27 ;
wire \dstRegMux|Mux4~0_combout ;
wire \regFile|R15|dataOut[27]~feeder_combout ;
wire \regFile|Mux36~3_combout ;
wire \regFile|R9|dataOut[27]~feeder_combout ;
wire \regFile|Mux36~2_combout ;
wire \regFile|Mux36~0_combout ;
wire \regFile|Mux36~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \dstRegMux|Mux11~1_combout ;
wire \regFile|Mux43~0_combout ;
wire \regFile|Mux43~3_combout ;
wire \regFile|R2|dataOut[20]~feeder_combout ;
wire \regFile|Mux43~2_combout ;
wire \regFile|R9|dataOut[20]~feeder_combout ;
wire \regFile|Mux43~1_combout ;
wire \regFile|Mux43~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a21 ;
wire \alu2Mux|Mux10~0_combout ;
wire \procAlu|Mux10~0_combout ;
wire \procAlu|Mux10~1_combout ;
wire \dstRegMux|Mux10~0_combout ;
wire \regFile|R15|dataOut[21]~feeder_combout ;
wire \regFile|R14|dataOut[21]~feeder_combout ;
wire \regFile|Mux10~3_combout ;
wire \regFile|R11|dataOut[21]~feeder_combout ;
wire \regFile|Mux10~2_combout ;
wire \regFile|Mux10~1_combout ;
wire \regFile|Mux10~0_combout ;
wire \regFile|Mux10~4_combout ;
wire \procAlu|Add0~66 ;
wire \procAlu|Add0~62 ;
wire \procAlu|Add0~45_sumout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a22 ;
wire \dstRegMux|Mux9~0_combout ;
wire \regFile|Mux9~0_combout ;
wire \regFile|Mux9~1_combout ;
wire \regFile|Mux9~2_combout ;
wire \regFile|R15|dataOut[22]~feeder_combout ;
wire \regFile|Mux9~3_combout ;
wire \regFile|Mux9~4_combout ;
wire \procAlu|Add0~46 ;
wire \procAlu|Add0~42 ;
wire \procAlu|Add0~22 ;
wire \procAlu|Add0~17_sumout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a25 ;
wire \dstRegMux|Mux6~0_combout ;
wire \regFile|R7|dataOut[25]~feeder_combout ;
wire \regFile|Mux38~1_combout ;
wire \regFile|R3|dataOut[25]~feeder_combout ;
wire \regFile|Mux38~0_combout ;
wire \regFile|Mux38~3_combout ;
wire \regFile|Mux38~2_combout ;
wire \regFile|Mux38~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a24 ;
wire \procAlu|Mux7~0_combout ;
wire \procAlu|Mux7~1_combout ;
wire \dstRegMux|Mux7~0_combout ;
wire \regFile|R1|dataOut[24]~feeder_combout ;
wire \regFile|Mux39~1_combout ;
wire \regFile|Mux39~2_combout ;
wire \regFile|Mux39~3_combout ;
wire \regFile|Mux39~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a15 ;
wire \procAlu|Add0~25_sumout ;
wire \dstRegMux|Mux16~0_combout ;
wire \regFile|Mux48~2_combout ;
wire \regFile|Mux48~3_combout ;
wire \regFile|Mux48~0_combout ;
wire \regFile|R6|dataOut[15]~feeder_combout ;
wire \regFile|Mux48~1_combout ;
wire \regFile|Mux48~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \alu2Mux|Mux17~0_combout ;
wire \procAlu|Mux17~0_combout ;
wire \dstRegMux|Mux17~0_combout ;
wire \regFile|Mux49~2_combout ;
wire \regFile|R3|dataOut[14]~feeder_combout ;
wire \regFile|Mux49~3_combout ;
wire \regFile|Mux49~0_combout ;
wire \regFile|Mux49~1_combout ;
wire \regFile|Mux49~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a23 ;
wire \procAlu|Mux8~2_combout ;
wire \procAlu|Mux8~3_combout ;
wire \dstRegMux|Mux8~0_combout ;
wire \regFile|R7|dataOut[23]~feeder_combout ;
wire \regFile|Mux8~1_combout ;
wire \regFile|R15|dataOut[23]~feeder_combout ;
wire \regFile|Mux8~3_combout ;
wire \regFile|Mux8~2_combout ;
wire \regFile|Mux8~4_combout ;
wire \procAlu|Add0~41_sumout ;
wire \procAlu|Mux9~0_combout ;
wire \procAlu|Mux9~1_combout ;
wire \alu2Mux|Mux18~0_combout ;
wire \procAlu|Mux18~0_combout ;
wire \procAlu|Equal0~8_combout ;
wire \procAlu|Equal0~2_combout ;
wire \procAlu|Equal0~3_combout ;
wire \procAlu|Mux1~0_combout ;
wire \procAlu|Mux1~1_combout ;
wire \alu2Mux|Mux16~0_combout ;
wire \procAlu|Mux16~0_combout ;
wire \procAlu|Equal0~9_combout ;
wire \procAlu|Add0~29_sumout ;
wire \procAlu|Equal0~0_combout ;
wire \procAlu|Add0~21_sumout ;
wire \procAlu|Equal0~1_combout ;
wire \procAlu|Mux11~0_combout ;
wire \procAlu|Mux11~1_combout ;
wire \procAlu|Equal0~14_combout ;
wire \procAlu|Equal0~4_combout ;
wire \procAlu|Add0~61_sumout ;
wire \procAlu|Equal0~5_combout ;
wire \procAlu|Mux32~3_combout ;
wire \regFile|R5|dataOut[31]~feeder_combout ;
wire \regFile|R1|dataOut[31]~feeder_combout ;
wire \regFile|Mux32~1_combout ;
wire \regFile|R15|dataOut[31]~feeder_combout ;
wire \regFile|Mux32~3_combout ;
wire \regFile|R14|dataOut[31]~feeder_combout ;
wire \regFile|R2|dataOut[31]~feeder_combout ;
wire \regFile|Mux32~2_combout ;
wire \regFile|Mux32~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a31 ;
wire \alu2Mux|Mux0~0_combout ;
wire \procAlu|Mux0~0_combout ;
wire \procAlu|Mux0~2_combout ;
wire \pcIncrementer|Add0~78 ;
wire \pcIncrementer|Add0~117_sumout ;
wire \dstRegMux|Mux0~0_combout ;
wire \regFile|R3|dataOut[31]~feeder_combout ;
wire \regFile|R7|dataOut[31]~feeder_combout ;
wire \regFile|Mux0~3_combout ;
wire \regFile|Mux0~1_combout ;
wire \regFile|Mux0~2_combout ;
wire \regFile|Mux0~4_combout ;
wire \procAlu|Add0~58 ;
wire \procAlu|Add0~125_sumout ;
wire \procAlu|Mux0~1_combout ;
wire \procAlu|Add0~85_sumout ;
wire \procAlu|Add0~93_sumout ;
wire \procAlu|Mux15~1_combout ;
wire \procAlu|Mux14~0_combout ;
wire \procAlu|Mux14~1_combout ;
wire \procAlu|Mux4~0_combout ;
wire \procAlu|Mux4~1_combout ;
wire \procAlu|Equal0~10_combout ;
wire \procAlu|Equal0~11_combout ;
wire \procAlu|Equal0~6_combout ;
wire \procAlu|Mux12~0_combout ;
wire \procAlu|Mux12~1_combout ;
wire \alu2Mux|Mux3~0_combout ;
wire \procAlu|Mux3~0_combout ;
wire \procAlu|Mux3~1_combout ;
wire \procAlu|Equal0~12_combout ;
wire \procAlu|Equal0~13_combout ;
wire \procAlu|Equal0~7_combout ;
wire \controller|WideOr10~0_combout ;
wire \controller|WideOr11~1_combout ;
wire \controller|WideOr11~2_combout ;
wire \controller|WideOr8~0_combout ;
wire \instMem|data~28_combout ;
wire \instMem|data~29_combout ;
wire \instMem|data~105_combout ;
wire \controller|WideOr8~1_combout ;
wire \controller|WideOr8~2_combout ;
wire \procAlu|Mux32~2_combout ;
wire \procAlu|Mux32~0_combout ;
wire \pc|dataOut[0]~2_combout ;
wire \brOffsetAdder|Add0~50_cout ;
wire \brOffsetAdder|Add0~46_cout ;
wire \brOffsetAdder|Add0~22 ;
wire \brOffsetAdder|Add0~26 ;
wire \brOffsetAdder|Add0~30 ;
wire \brOffsetAdder|Add0~34 ;
wire \brOffsetAdder|Add0~38 ;
wire \brOffsetAdder|Add0~42 ;
wire \brOffsetAdder|Add0~18 ;
wire \brOffsetAdder|Add0~14 ;
wire \brOffsetAdder|Add0~6 ;
wire \brOffsetAdder|Add0~10 ;
wire \brOffsetAdder|Add0~2 ;
wire \brOffsetAdder|Add0~53_sumout ;
wire \pc|dataOut[13]~feeder_combout ;
wire \pcIncrementer|Add0~45_sumout ;
wire \dstRegMux|Mux18~0_combout ;
wire \regFile|R5|dataOut[13]~feeder_combout ;
wire \regFile|R1|dataOut[13]~feeder_combout ;
wire \regFile|Mux50~1_combout ;
wire \regFile|Mux50~0_combout ;
wire \regFile|R6|dataOut[13]~feeder_combout ;
wire \regFile|Mux50~2_combout ;
wire \regFile|Mux50~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a1 ;
wire \dstRegMux|Mux30~0_combout ;
wire \dstRegMux|Mux30~1_combout ;
wire \regFile|R1|dataOut[1]~feeder_combout ;
wire \regFile|Mux62~1_combout ;
wire \regFile|Mux62~3_combout ;
wire \regFile|Mux62~2_combout ;
wire \regFile|Mux62~0_combout ;
wire \regFile|Mux62~4_combout ;
wire \alu2Mux|Mux30~1_combout ;
wire \procAlu|Add0~78 ;
wire \procAlu|Add0~6 ;
wire \procAlu|Add0~9_sumout ;
wire \procAlu|Mux28~1_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \dstRegMux|Mux15~0_combout ;
wire \regFile|R6|dataOut[16]~feeder_combout ;
wire \regFile|Mux47~2_combout ;
wire \regFile|Mux47~1_combout ;
wire \regFile|Mux47~3_combout ;
wire \regFile|Mux47~0_combout ;
wire \regFile|Mux47~4_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a28 ;
wire \procAlu|Add0~82 ;
wire \procAlu|Add0~105_sumout ;
wire \dstRegMux|Mux3~0_combout ;
wire \regFile|R1|dataOut[28]~feeder_combout ;
wire \regFile|Mux3~1_combout ;
wire \regFile|R2|dataOut[28]~feeder_combout ;
wire \regFile|Mux3~2_combout ;
wire \regFile|R4|dataOut[28]~feeder_combout ;
wire \regFile|Mux3~0_combout ;
wire \regFile|Mux3~4_combout ;
wire \procAlu|Add0~106 ;
wire \procAlu|Add0~1_sumout ;
wire \datamem|sw_reg[0]~0_combout ;
wire \dstRegMux|Mux29~0_combout ;
wire \dstRegMux|Mux29~1_combout ;
wire \dstRegMux|Mux29~4_combout ;
wire \regFile|Mux29~2_combout ;
wire \regFile|R1|dataOut[2]~feeder_combout ;
wire \regFile|Mux29~1_combout ;
wire \regFile|Mux29~3_combout ;
wire \regFile|Mux29~0_combout ;
wire \regFile|Mux29~4_combout ;
wire \alu2Mux|Mux29~0_combout ;
wire \procAlu|Mux29~0_combout ;
wire \procAlu|Add0~5_sumout ;
wire \procAlu|Mux29~1_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a29 ;
wire \dstRegMux|Mux2~0_combout ;
wire \regFile|R14|dataOut[29]~feeder_combout ;
wire \regFile|Mux2~3_combout ;
wire \regFile|R5|dataOut[29]~feeder_combout ;
wire \regFile|Mux2~1_combout ;
wire \regFile|Mux2~2_combout ;
wire \regFile|Mux2~4_combout ;
wire \procAlu|Mux2~1_combout ;
wire \procAlu|Mux2~2_combout ;
wire \datamem|key_reg[0]~1_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \SW3|Add0~9_sumout ;
wire \SW[3]~input_o ;
wire \SW3|gate_0~feeder_combout ;
wire \SW3|gate_0~q ;
wire \SW3|gate_1~q ;
wire \SW3|always2~0_combout ;
wire \SW3|Add0~10 ;
wire \SW3|Add0~45_sumout ;
wire \SW3|Add0~46 ;
wire \SW3|Add0~37_sumout ;
wire \SW3|Add0~38 ;
wire \SW3|Add0~1_sumout ;
wire \SW3|Add0~2 ;
wire \SW3|Add0~33_sumout ;
wire \SW3|Add0~34 ;
wire \SW3|Add0~25_sumout ;
wire \SW3|Add0~26 ;
wire \SW3|Add0~61_sumout ;
wire \SW3|Add0~62 ;
wire \SW3|Add0~53_sumout ;
wire \SW3|Add0~54 ;
wire \SW3|Add0~41_sumout ;
wire \SW3|Add0~42 ;
wire \SW3|Add0~21_sumout ;
wire \SW3|Add0~22 ;
wire \SW3|Add0~13_sumout ;
wire \SW3|Add0~14 ;
wire \SW3|Add0~49_sumout ;
wire \SW3|Add0~50 ;
wire \SW3|Add0~17_sumout ;
wire \SW3|out~0_combout ;
wire \SW3|Add0~18 ;
wire \SW3|Add0~57_sumout ;
wire \SW3|Add0~58 ;
wire \SW3|Add0~29_sumout ;
wire \SW3|Add0~30 ;
wire \SW3|Add0~5_sumout ;
wire \SW3|out~1_combout ;
wire \SW3|out~3_combout ;
wire \SW3|out~4_combout ;
wire \SW3|out~q ;
wire \dstRegMux|Mux28~0_combout ;
wire \dstRegMux|Mux28~1_combout ;
wire \regFile|Mux28~2_combout ;
wire \regFile|R6|dataOut[3]~feeder_combout ;
wire \regFile|Mux28~1_combout ;
wire \regFile|Mux28~0_combout ;
wire \regFile|Mux28~4_combout ;
wire \pcIncrementer|Add0~22 ;
wire \pcIncrementer|Add0~25_sumout ;
wire \brBaseMux|out[3]~6_combout ;
wire \brOffsetAdder|Add0~25_sumout ;
wire \pc|dataOut[3]~feeder_combout ;
wire \pcIncrementer|Add0~26 ;
wire \pcIncrementer|Add0~29_sumout ;
wire \brBaseMux|out[4]~7_combout ;
wire \brOffsetAdder|Add0~29_sumout ;
wire \pc|dataOut[4]~feeder_combout ;
wire \pcIncrementer|Add0~30 ;
wire \pcIncrementer|Add0~33_sumout ;
wire \brBaseMux|out[5]~8_combout ;
wire \brOffsetAdder|Add0~33_sumout ;
wire \pc|dataOut[5]~feeder_combout ;
wire \instMem|data~60_combout ;
wire \instMem|data~62_combout ;
wire \instMem|data~61_combout ;
wire \instMem|data~63_combout ;
wire \rs1Mux|out[2]~2_combout ;
wire \regFile|Mux22~2_combout ;
wire \regFile|Mux22~3_combout ;
wire \regFile|R3|dataOut[9]~feeder_combout ;
wire \regFile|Mux22~0_combout ;
wire \regFile|R6|dataOut[9]~feeder_combout ;
wire \regFile|Mux22~1_combout ;
wire \regFile|Mux22~4_combout ;
wire \brBaseMux|out[9]~3_combout ;
wire \brOffsetAdder|Add0~13_sumout ;
wire \pc|dataOut[9]~feeder_combout ;
wire \instMem|data~7_combout ;
wire \instMem|data~8_combout ;
wire \instMem|data~9_combout ;
wire \instMem|data~10_combout ;
wire \instMem|data~11_combout ;
wire \controller|Decoder0~0_combout ;
wire \controller|Decoder0~4_combout ;
wire \brBaseMux|out[11]~2_combout ;
wire \brOffsetAdder|Add0~9_sumout ;
wire \pc|dataOut[11]~feeder_combout ;
wire \instMem|data~0_combout ;
wire \controller|Decoder0~3_combout ;
wire \takeBr~0_combout ;
wire \brOffsetAdder|Add0~37_sumout ;
wire \pc|dataOut~0_combout ;
wire \instMem|data~95_combout ;
wire \instMem|data~93_combout ;
wire \instMem|data~118_combout ;
wire \brOffsetAdder|Add0~41_sumout ;
wire \pc|dataOut[7]~feeder_combout ;
wire \pcIncrementer|Add0~42 ;
wire \pcIncrementer|Add0~17_sumout ;
wire \brBaseMux|out[8]~4_combout ;
wire \brOffsetAdder|Add0~17_sumout ;
wire \pc|dataOut[8]~feeder_combout ;
wire \pcIncrementer|Add0~18 ;
wire \pcIncrementer|Add0~14 ;
wire \pcIncrementer|Add0~5_sumout ;
wire \dstRegMux|Mux21~0_combout ;
wire \regFile|Mux21~2_combout ;
wire \regFile|Mux21~3_combout ;
wire \regFile|Mux21~0_combout ;
wire \regFile|Mux21~1_combout ;
wire \regFile|Mux21~4_combout ;
wire \brBaseMux|out[10]~1_combout ;
wire \brOffsetAdder|Add0~5_sumout ;
wire \pc|dataOut[10]~feeder_combout ;
wire \brOffsetAdder|Add0~1_sumout ;
wire \pc|dataOut[12]~feeder_combout ;
wire \brOffsetAdder|Add0~21_sumout ;
wire \pc|dataOut[2]~feeder_combout ;
wire \instMem|data~30_combout ;
wire \controller|WideOr14~0_combout ;
wire \procAlu|Mux31~0_combout ;
wire \procAlu|Mux31~1_combout ;
wire \datamem|data_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \datamem|dOut[0]~1_combout ;
wire \dstRegMux|Mux31~0_combout ;
wire \regFile|Mux63~2_combout ;
wire \regFile|Mux63~1_combout ;
wire \regFile|Mux63~3_combout ;
wire \regFile|R3|dataOut[0]~feeder_combout ;
wire \regFile|Mux63~0_combout ;
wire \regFile|Mux63~4_combout ;
wire \datamem|ledr[0]~feeder_combout ;
wire \datamem|ledr[0]~0_combout ;
wire \datamem|ledr[1]~feeder_combout ;
wire \datamem|ledr[2]~feeder_combout ;
wire \datamem|ledr[3]~feeder_combout ;
wire \datamem|ledr[4]~feeder_combout ;
wire \datamem|ledr[7]~feeder_combout ;
wire \datamem|ledr[9]~feeder_combout ;
wire \datamem|hex[3]~0_combout ;
wire \hex0Disp|dOut[0]~0_combout ;
wire \hex0Disp|dOut[1]~1_combout ;
wire \hex0Disp|dOut[2]~2_combout ;
wire \hex0Disp|dOut[3]~3_combout ;
wire \hex0Disp|dOut[4]~4_combout ;
wire \hex0Disp|dOut[5]~5_combout ;
wire \hex0Disp|dOut[6]~6_combout ;
wire \hex1Disp|dOut[0]~0_combout ;
wire \hex1Disp|dOut[1]~1_combout ;
wire \hex1Disp|dOut[2]~2_combout ;
wire \hex1Disp|dOut[3]~3_combout ;
wire \hex1Disp|dOut[4]~4_combout ;
wire \hex1Disp|dOut[5]~5_combout ;
wire \hex1Disp|dOut[6]~6_combout ;
wire \datamem|hex[8]~feeder_combout ;
wire \datamem|hex[9]~feeder_combout ;
wire \hex2Disp|dOut[0]~0_combout ;
wire \hex2Disp|dOut[1]~1_combout ;
wire \hex2Disp|dOut[2]~2_combout ;
wire \hex2Disp|dOut[3]~3_combout ;
wire \hex2Disp|dOut[4]~4_combout ;
wire \hex2Disp|dOut[5]~5_combout ;
wire \hex2Disp|dOut[6]~6_combout ;
wire \datamem|hex[15]~DUPLICATE_q ;
wire \hex3Disp|dOut[0]~0_combout ;
wire \hex3Disp|dOut[1]~1_combout ;
wire \hex3Disp|dOut[2]~2_combout ;
wire \hex3Disp|dOut[3]~3_combout ;
wire \hex3Disp|dOut[4]~4_combout ;
wire \hex3Disp|dOut[5]~5_combout ;
wire \hex3Disp|dOut[6]~6_combout ;
wire [31:0] \datamem|key_reg ;
wire [31:0] \datamem|sw_reg ;
wire [9:0] \datamem|ledr ;
wire [15:0] \datamem|hex ;
wire [15:0] \SW1|cnt ;
wire [15:0] \SW2|cnt ;
wire [15:0] \SW3|cnt ;
wire [15:0] \SW4|cnt ;
wire [15:0] \SW5|cnt ;
wire [15:0] \SW6|cnt ;
wire [15:0] \SW7|cnt ;
wire [15:0] \SW8|cnt ;
wire [15:0] \SW9|cnt ;
wire [31:0] \regFile|R1|dataOut ;
wire [31:0] \regFile|R2|dataOut ;
wire [31:0] \regFile|R3|dataOut ;
wire [31:0] \regFile|R4|dataOut ;
wire [31:0] \regFile|R5|dataOut ;
wire [31:0] \regFile|R6|dataOut ;
wire [31:0] \regFile|R7|dataOut ;
wire [31:0] \regFile|R8|dataOut ;
wire [31:0] \regFile|R9|dataOut ;
wire [31:0] \regFile|R10|dataOut ;
wire [31:0] \regFile|R11|dataOut ;
wire [31:0] \regFile|R12|dataOut ;
wire [31:0] \regFile|R13|dataOut ;
wire [31:0] \regFile|R14|dataOut ;
wire [31:0] \regFile|R15|dataOut ;
wire [0:0] \clk_divider|counter ;
wire [15:0] \SW0|cnt ;
wire [31:0] \pc|dataOut ;
wire [31:0] \regFile|R0|dataOut ;

wire [4:0] \datamem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \datamem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [4:0] \datamem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [4:0] \datamem|data_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [4:0] \datamem|data_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [4:0] \datamem|data_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [4:0] \datamem|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;

assign \datamem|data_rtl_0|auto_generated|ram_block1a0~portadataout  = \datamem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \datamem|data_rtl_0|auto_generated|ram_block1a1  = \datamem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \datamem|data_rtl_0|auto_generated|ram_block1a2  = \datamem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \datamem|data_rtl_0|auto_generated|ram_block1a13  = \datamem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \datamem|data_rtl_0|auto_generated|ram_block1a29  = \datamem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \datamem|data_rtl_0|auto_generated|ram_block1a3~portadataout  = \datamem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \datamem|data_rtl_0|auto_generated|ram_block1a4  = \datamem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \datamem|data_rtl_0|auto_generated|ram_block1a5  = \datamem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \datamem|data_rtl_0|auto_generated|ram_block1a6  = \datamem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \datamem|data_rtl_0|auto_generated|ram_block1a7  = \datamem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];

assign \datamem|data_rtl_0|auto_generated|ram_block1a8~portadataout  = \datamem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \datamem|data_rtl_0|auto_generated|ram_block1a9  = \datamem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \datamem|data_rtl_0|auto_generated|ram_block1a10  = \datamem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \datamem|data_rtl_0|auto_generated|ram_block1a11  = \datamem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \datamem|data_rtl_0|auto_generated|ram_block1a12  = \datamem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];

assign \datamem|data_rtl_0|auto_generated|ram_block1a14~portadataout  = \datamem|data_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \datamem|data_rtl_0|auto_generated|ram_block1a15  = \datamem|data_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \datamem|data_rtl_0|auto_generated|ram_block1a23  = \datamem|data_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \datamem|data_rtl_0|auto_generated|ram_block1a24  = \datamem|data_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \datamem|data_rtl_0|auto_generated|ram_block1a25  = \datamem|data_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];

assign \datamem|data_rtl_0|auto_generated|ram_block1a20~portadataout  = \datamem|data_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \datamem|data_rtl_0|auto_generated|ram_block1a21  = \datamem|data_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];
assign \datamem|data_rtl_0|auto_generated|ram_block1a22  = \datamem|data_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [2];
assign \datamem|data_rtl_0|auto_generated|ram_block1a27  = \datamem|data_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [3];
assign \datamem|data_rtl_0|auto_generated|ram_block1a30  = \datamem|data_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [4];

assign \datamem|data_rtl_0|auto_generated|ram_block1a16~portadataout  = \datamem|data_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \datamem|data_rtl_0|auto_generated|ram_block1a17  = \datamem|data_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \datamem|data_rtl_0|auto_generated|ram_block1a19  = \datamem|data_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \datamem|data_rtl_0|auto_generated|ram_block1a26  = \datamem|data_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \datamem|data_rtl_0|auto_generated|ram_block1a28  = \datamem|data_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];

assign \datamem|data_rtl_0|auto_generated|ram_block1a18~portadataout  = \datamem|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \datamem|data_rtl_0|auto_generated|ram_block1a31  = \datamem|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

// Location: FF_X26_Y22_N5
dffeas \regFile|R2|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N20
dffeas \regFile|R9|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N38
dffeas \regFile|R12|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N26
dffeas \regFile|R10|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R10|dataOut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N38
dffeas \regFile|R3|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R3|dataOut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N26
dffeas \regFile|R1|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N53
dffeas \regFile|R9|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N8
dffeas \regFile|R15|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N2
dffeas \regFile|R11|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N26
dffeas \regFile|R7|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R7|dataOut[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \regFile|R9|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R9|dataOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N26
dffeas \regFile|R3|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N2
dffeas \regFile|R7|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N26
dffeas \regFile|R15|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N41
dffeas \regFile|R1|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N2
dffeas \regFile|R13|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N38
dffeas \regFile|R2|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \regFile|R4|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \regFile|R5|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N8
dffeas \regFile|R6|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N5
dffeas \regFile|R13|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N44
dffeas \regFile|R6|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N32
dffeas \regFile|R10|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N38
dffeas \regFile|R12|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N38
dffeas \regFile|R0|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N35
dffeas \regFile|R9|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N38
dffeas \regFile|R10|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R10|dataOut[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N33
cyclonev_lcell_comb \procAlu|Add0~13 (
// Equation(s):
// \procAlu|Add0~13_sumout  = SUM(( !\alu2Mux|Mux31~0_combout  $ (((!\instMem|data~35_combout  & ((\controller|WideOr7~3_combout ))) # (\instMem|data~35_combout  & (\controller|WideOr7~0_combout )))) ) + ( \regFile|Mux31~4_combout  ) + ( 
// \procAlu|Add0~130_cout  ))
// \procAlu|Add0~14  = CARRY(( !\alu2Mux|Mux31~0_combout  $ (((!\instMem|data~35_combout  & ((\controller|WideOr7~3_combout ))) # (\instMem|data~35_combout  & (\controller|WideOr7~0_combout )))) ) + ( \regFile|Mux31~4_combout  ) + ( \procAlu|Add0~130_cout  
// ))

	.dataa(!\controller|WideOr7~0_combout ),
	.datab(!\controller|WideOr7~3_combout ),
	.datac(!\instMem|data~35_combout ),
	.datad(!\alu2Mux|Mux31~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux31~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~13_sumout ),
	.cout(\procAlu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~13 .extended_lut = "off";
defparam \procAlu|Add0~13 .lut_mask = 64'h0000FF000000CA35;
defparam \procAlu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \regFile|R8|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N53
dffeas \regFile|R12|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N20
dffeas \regFile|R12|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N50
dffeas \regFile|R7|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N38
dffeas \regFile|R3|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N38
dffeas \regFile|R6|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N32
dffeas \regFile|R0|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \regFile|R2|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N41
dffeas \regFile|R12|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \regFile|R2|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N8
dffeas \regFile|R4|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R4|dataOut[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N47
dffeas \regFile|R5|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N2
dffeas \regFile|R6|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \regFile|R7|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N41
dffeas \regFile|R13|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N2
dffeas \regFile|R5|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N50
dffeas \regFile|R11|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N14
dffeas \regFile|R4|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R4|dataOut[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N32
dffeas \regFile|R10|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R10|dataOut[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N20
dffeas \regFile|R4|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N14
dffeas \regFile|R9|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N8
dffeas \regFile|R15|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N2
dffeas \regFile|R9|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R9|dataOut[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N56
dffeas \regFile|R12|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N32
dffeas \regFile|R4|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N26
dffeas \regFile|R2|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N41
dffeas \regFile|R7|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \regFile|R0|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N53
dffeas \regFile|R4|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R4|dataOut[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \regFile|R8|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N47
dffeas \regFile|R12|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R12|dataOut[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N35
dffeas \regFile|R10|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \datamem|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\datamem|key_reg[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|clk_out~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\regFile|Mux34~4_combout ,\regFile|Mux50~4_combout ,\regFile|Mux61~4_combout ,\regFile|Mux62~4_combout ,\regFile|Mux63~4_combout }),
	.portaaddr({\procAlu|Mux19~1_combout ,\procAlu|Mux20~1_combout ,\procAlu|Mux21~1_combout ,\procAlu|Mux22~1_combout ,\procAlu|Mux23~1_combout ,\procAlu|Mux24~2_combout ,\procAlu|Mux25~1_combout ,\procAlu|Mux26~1_combout ,\procAlu|Mux27~1_combout ,\procAlu|Mux28~1_combout ,
\procAlu|Mux29~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .init_file = "test/programs/Test2.mif";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory:datamem|altsyncram:data_rtl_0|altsyncram_g2e1:auto_generated|ALTSYNCRAM";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A529";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "4A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A52";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "94A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A529790A03B087610A0790A0211B40003D03C85014E4A04A40013D03C8501488281A828188281A828188281A828188281A828188281A828188281A828188281A828188281A828188281A810218681E4280A20084010802000094033D03C850140044FA0681020072C0B4401010842108430";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \datamem|data_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\datamem|key_reg[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|clk_out~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\regFile|Mux56~4_combout ,\regFile|Mux57~4_combout ,\regFile|Mux58~4_combout ,\regFile|Mux59~4_combout ,\regFile|Mux60~4_combout }),
	.portaaddr({\procAlu|Mux19~1_combout ,\procAlu|Mux20~1_combout ,\procAlu|Mux21~1_combout ,\procAlu|Mux22~1_combout ,\procAlu|Mux23~1_combout ,\procAlu|Mux24~2_combout ,\procAlu|Mux25~1_combout ,\procAlu|Mux26~1_combout ,\procAlu|Mux27~1_combout ,\procAlu|Mux28~1_combout ,
\procAlu|Mux29~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .init_file = "test/programs/Test2.mif";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "DataMemory:datamem|altsyncram:data_rtl_0|altsyncram_g2e1:auto_generated|ALTSYNCRAM";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .mem_init4 = "AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5A";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "D6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD7E0003E017C02003E000000050009801F00000F80000001C3001F000000000000000080000800010000100001800018000200002000028000280003000030000380003800040000402C448000F800007C000000000000D10000001F000000001F000000001DA82A0000000000000001";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \datamem|data_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\datamem|key_reg[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|clk_out~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\regFile|Mux51~4_combout ,\regFile|Mux52~4_combout ,\regFile|Mux53~4_combout ,\regFile|Mux54~4_combout ,\regFile|Mux55~4_combout }),
	.portaaddr({\procAlu|Mux19~1_combout ,\procAlu|Mux20~1_combout ,\procAlu|Mux21~1_combout ,\procAlu|Mux22~1_combout ,\procAlu|Mux23~1_combout ,\procAlu|Mux24~2_combout ,\procAlu|Mux25~1_combout ,\procAlu|Mux26~1_combout ,\procAlu|Mux27~1_combout ,\procAlu|Mux28~1_combout ,
\procAlu|Mux29~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .init_file = "test/programs/Test2.mif";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "DataMemory:datamem|altsyncram:data_rtl_0|altsyncram_g2e1:auto_generated|ALTSYNCRAM";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .mem_init4 = "F7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BD";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "EF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7B";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "DEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BE0043E007C00003E004000002100001F00200F8000000800001F000000000000000000000000000000000000400004000040000400004000040000400004000040000400004000043E000000F801007C008000080010002000001F002008001F000000420BF0160002000000000000";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \datamem|data_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\datamem|key_reg[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|clk_out~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,\regFile|Mux32~4_combout ,\regFile|Mux45~4_combout }),
	.portaaddr({\procAlu|Mux19~1_combout ,\procAlu|Mux20~1_combout ,\procAlu|Mux21~1_combout ,\procAlu|Mux22~1_combout ,\procAlu|Mux23~1_combout ,\procAlu|Mux24~2_combout ,\procAlu|Mux25~1_combout ,\procAlu|Mux26~1_combout ,\procAlu|Mux27~1_combout ,\procAlu|Mux28~1_combout ,
\procAlu|Mux29~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamem|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .init_file = "test/programs/Test2.mif";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "DataMemory:datamem|altsyncram:data_rtl_0|altsyncram_g2e1:auto_generated|ALTSYNCRAM";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 2047;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 2048;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002108C21084210842108C210846308421084610040000021084210846108821088210082108821008210082100C2108C2108C2100C2108C2100C2100C2100C2100C2108C2108C2108C210842108423084421084310C4200061084210846018421084210006100421184010842108421";
// synopsys translate_on

// Location: FF_X16_Y19_N28
dffeas \pc|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[15]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[15] .is_wysiwyg = "true";
defparam \pc|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N50
dffeas \pc|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[25]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[25] .is_wysiwyg = "true";
defparam \pc|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N38
dffeas \pc|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[23]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[23] .is_wysiwyg = "true";
defparam \pc|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N35
dffeas \pc|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[31]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[31] .is_wysiwyg = "true";
defparam \pc|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \SW0|cnt[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[10] .is_wysiwyg = "true";
defparam \SW0|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N10
dffeas \SW0|cnt[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[3] .is_wysiwyg = "true";
defparam \SW0|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N20
dffeas \SW0|cnt[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[6] .is_wysiwyg = "true";
defparam \SW0|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N8
dffeas \SW0|cnt[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[2] .is_wysiwyg = "true";
defparam \SW0|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N41
dffeas \SW0|cnt[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[13] .is_wysiwyg = "true";
defparam \SW0|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N43
dffeas \SW0|cnt[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[14] .is_wysiwyg = "true";
defparam \SW0|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N46
dffeas \SW0|cnt[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[15] .is_wysiwyg = "true";
defparam \SW0|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \SW0|cnt[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[4] .is_wysiwyg = "true";
defparam \SW0|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N28
dffeas \SW0|cnt[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[9] .is_wysiwyg = "true";
defparam \SW0|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N4
dffeas \SW0|cnt[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[1] .is_wysiwyg = "true";
defparam \SW0|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N37
dffeas \SW0|cnt[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[12] .is_wysiwyg = "true";
defparam \SW0|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \SW0|cnt[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[0] .is_wysiwyg = "true";
defparam \SW0|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \SW0|cnt[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[7] .is_wysiwyg = "true";
defparam \SW0|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \SW0|cnt[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[5] .is_wysiwyg = "true";
defparam \SW0|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N35
dffeas \SW0|cnt[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[11] .is_wysiwyg = "true";
defparam \SW0|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N26
dffeas \SW0|cnt[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|cnt[8] .is_wysiwyg = "true";
defparam \SW0|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N41
dffeas \SW1|cnt[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[13] .is_wysiwyg = "true";
defparam \SW1|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N44
dffeas \SW1|cnt[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[14] .is_wysiwyg = "true";
defparam \SW1|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N47
dffeas \SW1|cnt[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[15] .is_wysiwyg = "true";
defparam \SW1|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N38
dffeas \SW1|cnt[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[12] .is_wysiwyg = "true";
defparam \SW1|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N34
dffeas \SW4|cnt[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[11] .is_wysiwyg = "true";
defparam \SW4|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N43
dffeas \SW4|cnt[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[14] .is_wysiwyg = "true";
defparam \SW4|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N28
dffeas \SW4|cnt[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[9] .is_wysiwyg = "true";
defparam \SW4|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N26
dffeas \SW4|cnt[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[8] .is_wysiwyg = "true";
defparam \SW4|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N20
dffeas \SW4|cnt[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[6] .is_wysiwyg = "true";
defparam \SW4|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N23
dffeas \SW4|cnt[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[7] .is_wysiwyg = "true";
defparam \SW4|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \SW4|cnt[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[10] .is_wysiwyg = "true";
defparam \SW4|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N37
dffeas \SW4|cnt[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[12] .is_wysiwyg = "true";
defparam \SW4|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N40
dffeas \SW4|cnt[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[13] .is_wysiwyg = "true";
defparam \SW4|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N46
dffeas \SW4|cnt[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[15] .is_wysiwyg = "true";
defparam \SW4|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \SW4|cnt[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[5] .is_wysiwyg = "true";
defparam \SW4|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N14
dffeas \SW4|cnt[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[4] .is_wysiwyg = "true";
defparam \SW4|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N11
dffeas \SW4|cnt[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[3] .is_wysiwyg = "true";
defparam \SW4|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N8
dffeas \SW4|cnt[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[2] .is_wysiwyg = "true";
defparam \SW4|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N2
dffeas \SW4|cnt[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[0] .is_wysiwyg = "true";
defparam \SW4|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \SW4|cnt[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW4|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|cnt[1] .is_wysiwyg = "true";
defparam \SW4|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N38
dffeas \SW5|cnt[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[12] .is_wysiwyg = "true";
defparam \SW5|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N40
dffeas \SW5|cnt[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[13] .is_wysiwyg = "true";
defparam \SW5|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N43
dffeas \SW5|cnt[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[14] .is_wysiwyg = "true";
defparam \SW5|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N28
dffeas \SW5|cnt[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[9] .is_wysiwyg = "true";
defparam \SW5|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N32
dffeas \SW5|cnt[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[10] .is_wysiwyg = "true";
defparam \SW5|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N35
dffeas \SW5|cnt[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[11] .is_wysiwyg = "true";
defparam \SW5|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N47
dffeas \SW5|cnt[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[15] .is_wysiwyg = "true";
defparam \SW5|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N32
dffeas \SW7|cnt[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[10] .is_wysiwyg = "true";
defparam \SW7|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N5
dffeas \SW7|cnt[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[1] .is_wysiwyg = "true";
defparam \SW7|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N8
dffeas \SW7|cnt[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[2] .is_wysiwyg = "true";
defparam \SW7|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N10
dffeas \SW7|cnt[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[3] .is_wysiwyg = "true";
defparam \SW7|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N2
dffeas \SW7|cnt[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[0] .is_wysiwyg = "true";
defparam \SW7|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N14
dffeas \SW7|cnt[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[4] .is_wysiwyg = "true";
defparam \SW7|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N38
dffeas \SW7|cnt[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[12] .is_wysiwyg = "true";
defparam \SW7|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N35
dffeas \SW7|cnt[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[11] .is_wysiwyg = "true";
defparam \SW7|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N17
dffeas \SW7|cnt[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[5] .is_wysiwyg = "true";
defparam \SW7|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N23
dffeas \SW7|cnt[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[7] .is_wysiwyg = "true";
defparam \SW7|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N20
dffeas \SW7|cnt[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[6] .is_wysiwyg = "true";
defparam \SW7|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N28
dffeas \SW7|cnt[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[9] .is_wysiwyg = "true";
defparam \SW7|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N40
dffeas \SW7|cnt[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[13] .is_wysiwyg = "true";
defparam \SW7|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N26
dffeas \SW7|cnt[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[8] .is_wysiwyg = "true";
defparam \SW7|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N44
dffeas \SW7|cnt[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[14] .is_wysiwyg = "true";
defparam \SW7|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N47
dffeas \SW7|cnt[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW7|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|cnt[15] .is_wysiwyg = "true";
defparam \SW7|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N47
dffeas \SW8|cnt[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[15] .is_wysiwyg = "true";
defparam \SW8|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N46
dffeas \SW9|cnt[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[15] .is_wysiwyg = "true";
defparam \SW9|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N43
dffeas \SW9|cnt[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[14] .is_wysiwyg = "true";
defparam \SW9|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N57
cyclonev_lcell_comb \brOffsetAdder|Add0~65 (
// Equation(s):
// \brOffsetAdder|Add0~65_sumout  = SUM(( \brBaseMux|out[15]~14_combout  ) + ( (!\pc|dataOut [11] & (!\pc|dataOut [12] & (!\pc|dataOut [10] & \instMem|data~142_combout ))) ) + ( \brOffsetAdder|Add0~62  ))
// \brOffsetAdder|Add0~66  = CARRY(( \brBaseMux|out[15]~14_combout  ) + ( (!\pc|dataOut [11] & (!\pc|dataOut [12] & (!\pc|dataOut [10] & \instMem|data~142_combout ))) ) + ( \brOffsetAdder|Add0~62  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\brBaseMux|out[15]~14_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~142_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~65_sumout ),
	.cout(\brOffsetAdder|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~65 .extended_lut = "off";
defparam \brOffsetAdder|Add0~65 .lut_mask = 64'h0000FF7F000000FF;
defparam \brOffsetAdder|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N27
cyclonev_lcell_comb \brOffsetAdder|Add0~69 (
// Equation(s):
// \brOffsetAdder|Add0~69_sumout  = SUM(( \brBaseMux|out[25]~15_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~74  ))
// \brOffsetAdder|Add0~70  = CARRY(( \brBaseMux|out[25]~15_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~74  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[25]~15_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~69_sumout ),
	.cout(\brOffsetAdder|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~69 .extended_lut = "off";
defparam \brOffsetAdder|Add0~69 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N21
cyclonev_lcell_comb \brOffsetAdder|Add0~77 (
// Equation(s):
// \brOffsetAdder|Add0~77_sumout  = SUM(( \brBaseMux|out[23]~17_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~82  ))
// \brOffsetAdder|Add0~78  = CARRY(( \brBaseMux|out[23]~17_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~82  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[23]~17_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~77_sumout ),
	.cout(\brOffsetAdder|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~77 .extended_lut = "off";
defparam \brOffsetAdder|Add0~77 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N42
cyclonev_lcell_comb \brOffsetAdder|Add0~85 (
// Equation(s):
// \brOffsetAdder|Add0~85_sumout  = SUM(( \brBaseMux|out[30]~19_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~58  ))
// \brOffsetAdder|Add0~86  = CARRY(( \brBaseMux|out[30]~19_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~58  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[30]~19_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~85_sumout ),
	.cout(\brOffsetAdder|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~85 .extended_lut = "off";
defparam \brOffsetAdder|Add0~85 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N45
cyclonev_lcell_comb \brOffsetAdder|Add0~125 (
// Equation(s):
// \brOffsetAdder|Add0~125_sumout  = SUM(( \brBaseMux|out[31]~29_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~86  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[31]~29_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~125 .extended_lut = "off";
defparam \brOffsetAdder|Add0~125 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N30
cyclonev_lcell_comb \SW0|Add0~1 (
// Equation(s):
// \SW0|Add0~1_sumout  = SUM(( \SW0|cnt [10] ) + ( GND ) + ( \SW0|Add0~34  ))
// \SW0|Add0~2  = CARRY(( \SW0|cnt [10] ) + ( GND ) + ( \SW0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~1_sumout ),
	.cout(\SW0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~1 .extended_lut = "off";
defparam \SW0|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N9
cyclonev_lcell_comb \SW0|Add0~5 (
// Equation(s):
// \SW0|Add0~5_sumout  = SUM(( \SW0|cnt [3] ) + ( GND ) + ( \SW0|Add0~14  ))
// \SW0|Add0~6  = CARRY(( \SW0|cnt [3] ) + ( GND ) + ( \SW0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~5_sumout ),
	.cout(\SW0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~5 .extended_lut = "off";
defparam \SW0|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N18
cyclonev_lcell_comb \SW0|Add0~9 (
// Equation(s):
// \SW0|Add0~9_sumout  = SUM(( \SW0|cnt [6] ) + ( GND ) + ( \SW0|Add0~54  ))
// \SW0|Add0~10  = CARRY(( \SW0|cnt [6] ) + ( GND ) + ( \SW0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~9_sumout ),
	.cout(\SW0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~9 .extended_lut = "off";
defparam \SW0|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N6
cyclonev_lcell_comb \SW0|Add0~13 (
// Equation(s):
// \SW0|Add0~13_sumout  = SUM(( \SW0|cnt [2] ) + ( GND ) + ( \SW0|Add0~38  ))
// \SW0|Add0~14  = CARRY(( \SW0|cnt [2] ) + ( GND ) + ( \SW0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~13_sumout ),
	.cout(\SW0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~13 .extended_lut = "off";
defparam \SW0|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N39
cyclonev_lcell_comb \SW0|Add0~17 (
// Equation(s):
// \SW0|Add0~17_sumout  = SUM(( \SW0|cnt [13] ) + ( GND ) + ( \SW0|Add0~42  ))
// \SW0|Add0~18  = CARRY(( \SW0|cnt [13] ) + ( GND ) + ( \SW0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~17_sumout ),
	.cout(\SW0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~17 .extended_lut = "off";
defparam \SW0|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N42
cyclonev_lcell_comb \SW0|Add0~21 (
// Equation(s):
// \SW0|Add0~21_sumout  = SUM(( \SW0|cnt [14] ) + ( GND ) + ( \SW0|Add0~18  ))
// \SW0|Add0~22  = CARRY(( \SW0|cnt [14] ) + ( GND ) + ( \SW0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~21_sumout ),
	.cout(\SW0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~21 .extended_lut = "off";
defparam \SW0|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N45
cyclonev_lcell_comb \SW0|Add0~25 (
// Equation(s):
// \SW0|Add0~25_sumout  = SUM(( \SW0|cnt [15] ) + ( GND ) + ( \SW0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~25 .extended_lut = "off";
defparam \SW0|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N12
cyclonev_lcell_comb \SW0|Add0~29 (
// Equation(s):
// \SW0|Add0~29_sumout  = SUM(( \SW0|cnt [4] ) + ( GND ) + ( \SW0|Add0~6  ))
// \SW0|Add0~30  = CARRY(( \SW0|cnt [4] ) + ( GND ) + ( \SW0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~29_sumout ),
	.cout(\SW0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~29 .extended_lut = "off";
defparam \SW0|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N27
cyclonev_lcell_comb \SW0|Add0~33 (
// Equation(s):
// \SW0|Add0~33_sumout  = SUM(( \SW0|cnt [9] ) + ( GND ) + ( \SW0|Add0~62  ))
// \SW0|Add0~34  = CARRY(( \SW0|cnt [9] ) + ( GND ) + ( \SW0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~33_sumout ),
	.cout(\SW0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~33 .extended_lut = "off";
defparam \SW0|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N3
cyclonev_lcell_comb \SW0|Add0~37 (
// Equation(s):
// \SW0|Add0~37_sumout  = SUM(( \SW0|cnt [1] ) + ( GND ) + ( \SW0|Add0~46  ))
// \SW0|Add0~38  = CARRY(( \SW0|cnt [1] ) + ( GND ) + ( \SW0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~37_sumout ),
	.cout(\SW0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~37 .extended_lut = "off";
defparam \SW0|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N36
cyclonev_lcell_comb \SW0|Add0~41 (
// Equation(s):
// \SW0|Add0~41_sumout  = SUM(( \SW0|cnt [12] ) + ( GND ) + ( \SW0|Add0~58  ))
// \SW0|Add0~42  = CARRY(( \SW0|cnt [12] ) + ( GND ) + ( \SW0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~41_sumout ),
	.cout(\SW0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~41 .extended_lut = "off";
defparam \SW0|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N0
cyclonev_lcell_comb \SW0|Add0~45 (
// Equation(s):
// \SW0|Add0~45_sumout  = SUM(( \SW0|cnt [0] ) + ( VCC ) + ( !VCC ))
// \SW0|Add0~46  = CARRY(( \SW0|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~45_sumout ),
	.cout(\SW0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~45 .extended_lut = "off";
defparam \SW0|Add0~45 .lut_mask = 64'h00000000000000FF;
defparam \SW0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N21
cyclonev_lcell_comb \SW0|Add0~49 (
// Equation(s):
// \SW0|Add0~49_sumout  = SUM(( \SW0|cnt [7] ) + ( GND ) + ( \SW0|Add0~10  ))
// \SW0|Add0~50  = CARRY(( \SW0|cnt [7] ) + ( GND ) + ( \SW0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~49_sumout ),
	.cout(\SW0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~49 .extended_lut = "off";
defparam \SW0|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N15
cyclonev_lcell_comb \SW0|Add0~53 (
// Equation(s):
// \SW0|Add0~53_sumout  = SUM(( \SW0|cnt [5] ) + ( GND ) + ( \SW0|Add0~30  ))
// \SW0|Add0~54  = CARRY(( \SW0|cnt [5] ) + ( GND ) + ( \SW0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~53_sumout ),
	.cout(\SW0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~53 .extended_lut = "off";
defparam \SW0|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N33
cyclonev_lcell_comb \SW0|Add0~57 (
// Equation(s):
// \SW0|Add0~57_sumout  = SUM(( \SW0|cnt [11] ) + ( GND ) + ( \SW0|Add0~2  ))
// \SW0|Add0~58  = CARRY(( \SW0|cnt [11] ) + ( GND ) + ( \SW0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~57_sumout ),
	.cout(\SW0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~57 .extended_lut = "off";
defparam \SW0|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N24
cyclonev_lcell_comb \SW0|Add0~61 (
// Equation(s):
// \SW0|Add0~61_sumout  = SUM(( \SW0|cnt [8] ) + ( GND ) + ( \SW0|Add0~50  ))
// \SW0|Add0~62  = CARRY(( \SW0|cnt [8] ) + ( GND ) + ( \SW0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW0|Add0~61_sumout ),
	.cout(\SW0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \SW0|Add0~61 .extended_lut = "off";
defparam \SW0|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N33
cyclonev_lcell_comb \SW1|Add0~41 (
// Equation(s):
// \SW1|Add0~41_sumout  = SUM(( \SW1|cnt [11] ) + ( GND ) + ( \SW1|Add0~46  ))
// \SW1|Add0~42  = CARRY(( \SW1|cnt [11] ) + ( GND ) + ( \SW1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~41_sumout ),
	.cout(\SW1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~41 .extended_lut = "off";
defparam \SW1|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N39
cyclonev_lcell_comb \SW1|Add0~49 (
// Equation(s):
// \SW1|Add0~49_sumout  = SUM(( \SW1|cnt [13] ) + ( GND ) + ( \SW1|Add0~62  ))
// \SW1|Add0~50  = CARRY(( \SW1|cnt [13] ) + ( GND ) + ( \SW1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~49_sumout ),
	.cout(\SW1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~49 .extended_lut = "off";
defparam \SW1|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N42
cyclonev_lcell_comb \SW1|Add0~53 (
// Equation(s):
// \SW1|Add0~53_sumout  = SUM(( \SW1|cnt [14] ) + ( GND ) + ( \SW1|Add0~50  ))
// \SW1|Add0~54  = CARRY(( \SW1|cnt [14] ) + ( GND ) + ( \SW1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~53_sumout ),
	.cout(\SW1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~53 .extended_lut = "off";
defparam \SW1|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N45
cyclonev_lcell_comb \SW1|Add0~57 (
// Equation(s):
// \SW1|Add0~57_sumout  = SUM(( \SW1|cnt [15] ) + ( GND ) + ( \SW1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~57 .extended_lut = "off";
defparam \SW1|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \SW1|Add0~61 (
// Equation(s):
// \SW1|Add0~61_sumout  = SUM(( \SW1|cnt [12] ) + ( GND ) + ( \SW1|Add0~42  ))
// \SW1|Add0~62  = CARRY(( \SW1|cnt [12] ) + ( GND ) + ( \SW1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~61_sumout ),
	.cout(\SW1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~61 .extended_lut = "off";
defparam \SW1|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \SW4|Add0~1 (
// Equation(s):
// \SW4|Add0~1_sumout  = SUM(( \SW4|cnt [11] ) + ( GND ) + ( \SW4|Add0~26  ))
// \SW4|Add0~2  = CARRY(( \SW4|cnt [11] ) + ( GND ) + ( \SW4|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~1_sumout ),
	.cout(\SW4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~1 .extended_lut = "off";
defparam \SW4|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \SW4|Add0~5 (
// Equation(s):
// \SW4|Add0~5_sumout  = SUM(( \SW4|cnt [14] ) + ( GND ) + ( \SW4|Add0~34  ))
// \SW4|Add0~6  = CARRY(( \SW4|cnt [14] ) + ( GND ) + ( \SW4|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~5_sumout ),
	.cout(\SW4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~5 .extended_lut = "off";
defparam \SW4|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N27
cyclonev_lcell_comb \SW4|Add0~9 (
// Equation(s):
// \SW4|Add0~9_sumout  = SUM(( \SW4|cnt [9] ) + ( GND ) + ( \SW4|Add0~14  ))
// \SW4|Add0~10  = CARRY(( \SW4|cnt [9] ) + ( GND ) + ( \SW4|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~9_sumout ),
	.cout(\SW4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~9 .extended_lut = "off";
defparam \SW4|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \SW4|Add0~13 (
// Equation(s):
// \SW4|Add0~13_sumout  = SUM(( \SW4|cnt [8] ) + ( GND ) + ( \SW4|Add0~22  ))
// \SW4|Add0~14  = CARRY(( \SW4|cnt [8] ) + ( GND ) + ( \SW4|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~13_sumout ),
	.cout(\SW4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~13 .extended_lut = "off";
defparam \SW4|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \SW4|Add0~17 (
// Equation(s):
// \SW4|Add0~17_sumout  = SUM(( \SW4|cnt [6] ) + ( GND ) + ( \SW4|Add0~42  ))
// \SW4|Add0~18  = CARRY(( \SW4|cnt [6] ) + ( GND ) + ( \SW4|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~17_sumout ),
	.cout(\SW4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~17 .extended_lut = "off";
defparam \SW4|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N21
cyclonev_lcell_comb \SW4|Add0~21 (
// Equation(s):
// \SW4|Add0~21_sumout  = SUM(( \SW4|cnt [7] ) + ( GND ) + ( \SW4|Add0~18  ))
// \SW4|Add0~22  = CARRY(( \SW4|cnt [7] ) + ( GND ) + ( \SW4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~21_sumout ),
	.cout(\SW4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~21 .extended_lut = "off";
defparam \SW4|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \SW4|Add0~25 (
// Equation(s):
// \SW4|Add0~25_sumout  = SUM(( \SW4|cnt [10] ) + ( GND ) + ( \SW4|Add0~10  ))
// \SW4|Add0~26  = CARRY(( \SW4|cnt [10] ) + ( GND ) + ( \SW4|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~25_sumout ),
	.cout(\SW4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~25 .extended_lut = "off";
defparam \SW4|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \SW4|Add0~29 (
// Equation(s):
// \SW4|Add0~29_sumout  = SUM(( \SW4|cnt [12] ) + ( GND ) + ( \SW4|Add0~2  ))
// \SW4|Add0~30  = CARRY(( \SW4|cnt [12] ) + ( GND ) + ( \SW4|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~29_sumout ),
	.cout(\SW4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~29 .extended_lut = "off";
defparam \SW4|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \SW4|Add0~33 (
// Equation(s):
// \SW4|Add0~33_sumout  = SUM(( \SW4|cnt [13] ) + ( GND ) + ( \SW4|Add0~30  ))
// \SW4|Add0~34  = CARRY(( \SW4|cnt [13] ) + ( GND ) + ( \SW4|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~33_sumout ),
	.cout(\SW4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~33 .extended_lut = "off";
defparam \SW4|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N45
cyclonev_lcell_comb \SW4|Add0~37 (
// Equation(s):
// \SW4|Add0~37_sumout  = SUM(( \SW4|cnt [15] ) + ( GND ) + ( \SW4|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~37 .extended_lut = "off";
defparam \SW4|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N15
cyclonev_lcell_comb \SW4|Add0~41 (
// Equation(s):
// \SW4|Add0~41_sumout  = SUM(( \SW4|cnt [5] ) + ( GND ) + ( \SW4|Add0~46  ))
// \SW4|Add0~42  = CARRY(( \SW4|cnt [5] ) + ( GND ) + ( \SW4|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~41_sumout ),
	.cout(\SW4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~41 .extended_lut = "off";
defparam \SW4|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \SW4|Add0~45 (
// Equation(s):
// \SW4|Add0~45_sumout  = SUM(( \SW4|cnt [4] ) + ( GND ) + ( \SW4|Add0~50  ))
// \SW4|Add0~46  = CARRY(( \SW4|cnt [4] ) + ( GND ) + ( \SW4|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~45_sumout ),
	.cout(\SW4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~45 .extended_lut = "off";
defparam \SW4|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N9
cyclonev_lcell_comb \SW4|Add0~49 (
// Equation(s):
// \SW4|Add0~49_sumout  = SUM(( \SW4|cnt [3] ) + ( GND ) + ( \SW4|Add0~54  ))
// \SW4|Add0~50  = CARRY(( \SW4|cnt [3] ) + ( GND ) + ( \SW4|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~49_sumout ),
	.cout(\SW4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~49 .extended_lut = "off";
defparam \SW4|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \SW4|Add0~53 (
// Equation(s):
// \SW4|Add0~53_sumout  = SUM(( \SW4|cnt [2] ) + ( GND ) + ( \SW4|Add0~62  ))
// \SW4|Add0~54  = CARRY(( \SW4|cnt [2] ) + ( GND ) + ( \SW4|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~53_sumout ),
	.cout(\SW4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~53 .extended_lut = "off";
defparam \SW4|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \SW4|Add0~57 (
// Equation(s):
// \SW4|Add0~57_sumout  = SUM(( \SW4|cnt [0] ) + ( VCC ) + ( !VCC ))
// \SW4|Add0~58  = CARRY(( \SW4|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~57_sumout ),
	.cout(\SW4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~57 .extended_lut = "off";
defparam \SW4|Add0~57 .lut_mask = 64'h00000000000000FF;
defparam \SW4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \SW4|Add0~61 (
// Equation(s):
// \SW4|Add0~61_sumout  = SUM(( \SW4|cnt [1] ) + ( GND ) + ( \SW4|Add0~58  ))
// \SW4|Add0~62  = CARRY(( \SW4|cnt [1] ) + ( GND ) + ( \SW4|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW4|Add0~61_sumout ),
	.cout(\SW4|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \SW4|Add0~61 .extended_lut = "off";
defparam \SW4|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW4|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N24
cyclonev_lcell_comb \SW5|Add0~1 (
// Equation(s):
// \SW5|Add0~1_sumout  = SUM(( \SW5|cnt [8] ) + ( GND ) + ( \SW5|Add0~6  ))
// \SW5|Add0~2  = CARRY(( \SW5|cnt [8] ) + ( GND ) + ( \SW5|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~1_sumout ),
	.cout(\SW5|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~1 .extended_lut = "off";
defparam \SW5|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N36
cyclonev_lcell_comb \SW5|Add0~25 (
// Equation(s):
// \SW5|Add0~25_sumout  = SUM(( \SW5|cnt [12] ) + ( GND ) + ( \SW5|Add0~58  ))
// \SW5|Add0~26  = CARRY(( \SW5|cnt [12] ) + ( GND ) + ( \SW5|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~25_sumout ),
	.cout(\SW5|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~25 .extended_lut = "off";
defparam \SW5|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N39
cyclonev_lcell_comb \SW5|Add0~29 (
// Equation(s):
// \SW5|Add0~29_sumout  = SUM(( \SW5|cnt [13] ) + ( GND ) + ( \SW5|Add0~26  ))
// \SW5|Add0~30  = CARRY(( \SW5|cnt [13] ) + ( GND ) + ( \SW5|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~29_sumout ),
	.cout(\SW5|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~29 .extended_lut = "off";
defparam \SW5|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N42
cyclonev_lcell_comb \SW5|Add0~33 (
// Equation(s):
// \SW5|Add0~33_sumout  = SUM(( \SW5|cnt [14] ) + ( GND ) + ( \SW5|Add0~30  ))
// \SW5|Add0~34  = CARRY(( \SW5|cnt [14] ) + ( GND ) + ( \SW5|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~33_sumout ),
	.cout(\SW5|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~33 .extended_lut = "off";
defparam \SW5|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N27
cyclonev_lcell_comb \SW5|Add0~37 (
// Equation(s):
// \SW5|Add0~37_sumout  = SUM(( \SW5|cnt [9] ) + ( GND ) + ( \SW5|Add0~2  ))
// \SW5|Add0~38  = CARRY(( \SW5|cnt [9] ) + ( GND ) + ( \SW5|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~37_sumout ),
	.cout(\SW5|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~37 .extended_lut = "off";
defparam \SW5|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N30
cyclonev_lcell_comb \SW5|Add0~53 (
// Equation(s):
// \SW5|Add0~53_sumout  = SUM(( \SW5|cnt [10] ) + ( GND ) + ( \SW5|Add0~38  ))
// \SW5|Add0~54  = CARRY(( \SW5|cnt [10] ) + ( GND ) + ( \SW5|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~53_sumout ),
	.cout(\SW5|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~53 .extended_lut = "off";
defparam \SW5|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N33
cyclonev_lcell_comb \SW5|Add0~57 (
// Equation(s):
// \SW5|Add0~57_sumout  = SUM(( \SW5|cnt [11] ) + ( GND ) + ( \SW5|Add0~54  ))
// \SW5|Add0~58  = CARRY(( \SW5|cnt [11] ) + ( GND ) + ( \SW5|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~57_sumout ),
	.cout(\SW5|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~57 .extended_lut = "off";
defparam \SW5|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N45
cyclonev_lcell_comb \SW5|Add0~61 (
// Equation(s):
// \SW5|Add0~61_sumout  = SUM(( \SW5|cnt [15] ) + ( GND ) + ( \SW5|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~61 .extended_lut = "off";
defparam \SW5|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N30
cyclonev_lcell_comb \SW7|Add0~1 (
// Equation(s):
// \SW7|Add0~1_sumout  = SUM(( \SW7|cnt [10] ) + ( GND ) + ( \SW7|Add0~46  ))
// \SW7|Add0~2  = CARRY(( \SW7|cnt [10] ) + ( GND ) + ( \SW7|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~1_sumout ),
	.cout(\SW7|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~1 .extended_lut = "off";
defparam \SW7|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N3
cyclonev_lcell_comb \SW7|Add0~5 (
// Equation(s):
// \SW7|Add0~5_sumout  = SUM(( \SW7|cnt [1] ) + ( GND ) + ( \SW7|Add0~18  ))
// \SW7|Add0~6  = CARRY(( \SW7|cnt [1] ) + ( GND ) + ( \SW7|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~5_sumout ),
	.cout(\SW7|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~5 .extended_lut = "off";
defparam \SW7|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N6
cyclonev_lcell_comb \SW7|Add0~9 (
// Equation(s):
// \SW7|Add0~9_sumout  = SUM(( \SW7|cnt [2] ) + ( GND ) + ( \SW7|Add0~6  ))
// \SW7|Add0~10  = CARRY(( \SW7|cnt [2] ) + ( GND ) + ( \SW7|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~9_sumout ),
	.cout(\SW7|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~9 .extended_lut = "off";
defparam \SW7|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N9
cyclonev_lcell_comb \SW7|Add0~13 (
// Equation(s):
// \SW7|Add0~13_sumout  = SUM(( \SW7|cnt [3] ) + ( GND ) + ( \SW7|Add0~10  ))
// \SW7|Add0~14  = CARRY(( \SW7|cnt [3] ) + ( GND ) + ( \SW7|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~13_sumout ),
	.cout(\SW7|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~13 .extended_lut = "off";
defparam \SW7|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N0
cyclonev_lcell_comb \SW7|Add0~17 (
// Equation(s):
// \SW7|Add0~17_sumout  = SUM(( \SW7|cnt [0] ) + ( VCC ) + ( !VCC ))
// \SW7|Add0~18  = CARRY(( \SW7|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~17_sumout ),
	.cout(\SW7|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~17 .extended_lut = "off";
defparam \SW7|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \SW7|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N12
cyclonev_lcell_comb \SW7|Add0~21 (
// Equation(s):
// \SW7|Add0~21_sumout  = SUM(( \SW7|cnt [4] ) + ( GND ) + ( \SW7|Add0~14  ))
// \SW7|Add0~22  = CARRY(( \SW7|cnt [4] ) + ( GND ) + ( \SW7|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~21_sumout ),
	.cout(\SW7|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~21 .extended_lut = "off";
defparam \SW7|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N36
cyclonev_lcell_comb \SW7|Add0~25 (
// Equation(s):
// \SW7|Add0~25_sumout  = SUM(( \SW7|cnt [12] ) + ( GND ) + ( \SW7|Add0~30  ))
// \SW7|Add0~26  = CARRY(( \SW7|cnt [12] ) + ( GND ) + ( \SW7|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~25_sumout ),
	.cout(\SW7|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~25 .extended_lut = "off";
defparam \SW7|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N33
cyclonev_lcell_comb \SW7|Add0~29 (
// Equation(s):
// \SW7|Add0~29_sumout  = SUM(( \SW7|cnt [11] ) + ( GND ) + ( \SW7|Add0~2  ))
// \SW7|Add0~30  = CARRY(( \SW7|cnt [11] ) + ( GND ) + ( \SW7|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~29_sumout ),
	.cout(\SW7|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~29 .extended_lut = "off";
defparam \SW7|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N15
cyclonev_lcell_comb \SW7|Add0~33 (
// Equation(s):
// \SW7|Add0~33_sumout  = SUM(( \SW7|cnt [5] ) + ( GND ) + ( \SW7|Add0~22  ))
// \SW7|Add0~34  = CARRY(( \SW7|cnt [5] ) + ( GND ) + ( \SW7|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~33_sumout ),
	.cout(\SW7|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~33 .extended_lut = "off";
defparam \SW7|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N21
cyclonev_lcell_comb \SW7|Add0~37 (
// Equation(s):
// \SW7|Add0~37_sumout  = SUM(( \SW7|cnt [7] ) + ( GND ) + ( \SW7|Add0~42  ))
// \SW7|Add0~38  = CARRY(( \SW7|cnt [7] ) + ( GND ) + ( \SW7|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~37_sumout ),
	.cout(\SW7|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~37 .extended_lut = "off";
defparam \SW7|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N18
cyclonev_lcell_comb \SW7|Add0~41 (
// Equation(s):
// \SW7|Add0~41_sumout  = SUM(( \SW7|cnt [6] ) + ( GND ) + ( \SW7|Add0~34  ))
// \SW7|Add0~42  = CARRY(( \SW7|cnt [6] ) + ( GND ) + ( \SW7|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~41_sumout ),
	.cout(\SW7|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~41 .extended_lut = "off";
defparam \SW7|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N27
cyclonev_lcell_comb \SW7|Add0~45 (
// Equation(s):
// \SW7|Add0~45_sumout  = SUM(( \SW7|cnt [9] ) + ( GND ) + ( \SW7|Add0~54  ))
// \SW7|Add0~46  = CARRY(( \SW7|cnt [9] ) + ( GND ) + ( \SW7|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~45_sumout ),
	.cout(\SW7|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~45 .extended_lut = "off";
defparam \SW7|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N39
cyclonev_lcell_comb \SW7|Add0~49 (
// Equation(s):
// \SW7|Add0~49_sumout  = SUM(( \SW7|cnt [13] ) + ( GND ) + ( \SW7|Add0~26  ))
// \SW7|Add0~50  = CARRY(( \SW7|cnt [13] ) + ( GND ) + ( \SW7|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~49_sumout ),
	.cout(\SW7|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~49 .extended_lut = "off";
defparam \SW7|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N24
cyclonev_lcell_comb \SW7|Add0~53 (
// Equation(s):
// \SW7|Add0~53_sumout  = SUM(( \SW7|cnt [8] ) + ( GND ) + ( \SW7|Add0~38  ))
// \SW7|Add0~54  = CARRY(( \SW7|cnt [8] ) + ( GND ) + ( \SW7|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~53_sumout ),
	.cout(\SW7|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~53 .extended_lut = "off";
defparam \SW7|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N42
cyclonev_lcell_comb \SW7|Add0~57 (
// Equation(s):
// \SW7|Add0~57_sumout  = SUM(( \SW7|cnt [14] ) + ( GND ) + ( \SW7|Add0~50  ))
// \SW7|Add0~58  = CARRY(( \SW7|cnt [14] ) + ( GND ) + ( \SW7|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~57_sumout ),
	.cout(\SW7|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~57 .extended_lut = "off";
defparam \SW7|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N45
cyclonev_lcell_comb \SW7|Add0~61 (
// Equation(s):
// \SW7|Add0~61_sumout  = SUM(( \SW7|cnt [15] ) + ( GND ) + ( \SW7|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW7|cnt [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW7|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW7|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW7|Add0~61 .extended_lut = "off";
defparam \SW7|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW7|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \SW8|Add0~29 (
// Equation(s):
// \SW8|Add0~29_sumout  = SUM(( \SW8|cnt [14] ) + ( GND ) + ( \SW8|Add0~26  ))
// \SW8|Add0~30  = CARRY(( \SW8|cnt [14] ) + ( GND ) + ( \SW8|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~29_sumout ),
	.cout(\SW8|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~29 .extended_lut = "off";
defparam \SW8|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N45
cyclonev_lcell_comb \SW8|Add0~33 (
// Equation(s):
// \SW8|Add0~33_sumout  = SUM(( \SW8|cnt [15] ) + ( GND ) + ( \SW8|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~33 .extended_lut = "off";
defparam \SW8|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N39
cyclonev_lcell_comb \SW9|Add0~1 (
// Equation(s):
// \SW9|Add0~1_sumout  = SUM(( \SW9|cnt [13] ) + ( GND ) + ( \SW9|Add0~6  ))
// \SW9|Add0~2  = CARRY(( \SW9|cnt [13] ) + ( GND ) + ( \SW9|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~1_sumout ),
	.cout(\SW9|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~1 .extended_lut = "off";
defparam \SW9|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N45
cyclonev_lcell_comb \SW9|Add0~37 (
// Equation(s):
// \SW9|Add0~37_sumout  = SUM(( \SW9|cnt [15] ) + ( GND ) + ( \SW9|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~37 .extended_lut = "off";
defparam \SW9|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \SW9|Add0~57 (
// Equation(s):
// \SW9|Add0~57_sumout  = SUM(( \SW9|cnt [14] ) + ( GND ) + ( \SW9|Add0~2  ))
// \SW9|Add0~58  = CARRY(( \SW9|cnt [14] ) + ( GND ) + ( \SW9|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~57_sumout ),
	.cout(\SW9|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~57 .extended_lut = "off";
defparam \SW9|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N48
cyclonev_lcell_comb \instMem|data~4 (
// Equation(s):
// \instMem|data~4_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [6] & ( (\pc|dataOut [2] & ((!\pc|dataOut [3] & (\pc|dataOut [7] & !\pc|dataOut [5])) # (\pc|dataOut [3] & ((\pc|dataOut [5]))))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [6] & ( (!\pc|dataOut 
// [2] & (\pc|dataOut [7] & (!\pc|dataOut [3]))) # (\pc|dataOut [2] & (\pc|dataOut [5] & (!\pc|dataOut [7] $ (\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & (!\pc|dataOut [3] & (\pc|dataOut [2] & \pc|dataOut [5]))) 
// # (\pc|dataOut [7] & (!\pc|dataOut [3] $ (!\pc|dataOut [2] $ (!\pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & (!\pc|dataOut [3] $ (!\pc|dataOut [2] $ (\pc|dataOut [5])))) # (\pc|dataOut [7] & (\pc|dataOut [3] & 
// (!\pc|dataOut [2] & !\pc|dataOut [5]))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~4 .extended_lut = "off";
defparam \instMem|data~4 .lut_mask = 64'h3882411C40490403;
defparam \instMem|data~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N9
cyclonev_lcell_comb \instMem|data~45 (
// Equation(s):
// \instMem|data~45_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [5] & ( (!\pc|dataOut [3] & ((!\pc|dataOut [8] & (\pc|dataOut [6] & \pc|dataOut [2])) # (\pc|dataOut [8] & ((!\pc|dataOut [2]))))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [5] & ( 
// (!\pc|dataOut [3] & (!\pc|dataOut [2] & ((\pc|dataOut [6]) # (\pc|dataOut [8])))) # (\pc|dataOut [3] & (!\pc|dataOut [8] & (\pc|dataOut [6]))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [8] & (((!\pc|dataOut [2]) # (\pc|dataOut 
// [6])))) # (\pc|dataOut [8] & (!\pc|dataOut [3] & ((!\pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [3] & (!\pc|dataOut [2] $ (((!\pc|dataOut [8] & \pc|dataOut [6]))))) # (\pc|dataOut [3] & (!\pc|dataOut [8] & 
// (\pc|dataOut [6]))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~45 .extended_lut = "off";
defparam \instMem|data~45 .lut_mask = 64'hA60CEE0C2E042208;
defparam \instMem|data~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N24
cyclonev_lcell_comb \instMem|data~46 (
// Equation(s):
// \instMem|data~46_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [5] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [3] & ((!\pc|dataOut [4]))) # (\pc|dataOut [3] & (\pc|dataOut [6] & \pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [2] & ( \pc|dataOut [5] & ( 
// (\pc|dataOut [3] & (\pc|dataOut [6] & (!\pc|dataOut [8] & \pc|dataOut [4]))) ) ) ) # ( \pc|dataOut [2] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [6] & (!\pc|dataOut [8] & !\pc|dataOut [4])) ) ) ) # ( !\pc|dataOut [2] & ( !\pc|dataOut [5] & ( (!\pc|dataOut 
// [3] & (!\pc|dataOut [8] & !\pc|dataOut [4])) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~46 .extended_lut = "off";
defparam \instMem|data~46 .lut_mask = 64'hA000C0000010A010;
defparam \instMem|data~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N54
cyclonev_lcell_comb \instMem|data~47 (
// Equation(s):
// \instMem|data~47_combout  = ( \pc|dataOut [8] & ( \pc|dataOut [5] & ( (!\pc|dataOut [2] & !\pc|dataOut [3]) ) ) ) # ( !\pc|dataOut [8] & ( \pc|dataOut [5] & ( (!\pc|dataOut [2] & (!\pc|dataOut [6] & (!\pc|dataOut [3] & !\pc|dataOut [4]))) # (\pc|dataOut 
// [2] & (\pc|dataOut [6] & (\pc|dataOut [3]))) ) ) ) # ( \pc|dataOut [8] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [2] & !\pc|dataOut [3]) ) ) ) # ( !\pc|dataOut [8] & ( !\pc|dataOut [5] & ( (\pc|dataOut [2] & (\pc|dataOut [6] & (!\pc|dataOut [3] & 
// !\pc|dataOut [4]))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [8]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~47 .extended_lut = "off";
defparam \instMem|data~47 .lut_mask = 64'h1000A0A08101A0A0;
defparam \instMem|data~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N45
cyclonev_lcell_comb \instMem|data~48 (
// Equation(s):
// \instMem|data~48_combout  = ( \pc|dataOut [4] & ( !\pc|dataOut [5] & ( (\pc|dataOut [3] & (!\pc|dataOut [2] & (\pc|dataOut [6] & !\pc|dataOut [8]))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~48 .extended_lut = "off";
defparam \instMem|data~48 .lut_mask = 64'h0000040000000000;
defparam \instMem|data~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N30
cyclonev_lcell_comb \instMem|data~49 (
// Equation(s):
// \instMem|data~49_combout  = ( \instMem|data~47_combout  & ( \instMem|data~46_combout  & ( (!\pc|dataOut [9] & (((\pc|dataOut [7]) # (\instMem|data~45_combout )))) # (\pc|dataOut [9] & (((!\pc|dataOut [7])) # (\instMem|data~48_combout ))) ) ) ) # ( 
// !\instMem|data~47_combout  & ( \instMem|data~46_combout  & ( (!\pc|dataOut [9] & (((\instMem|data~45_combout  & !\pc|dataOut [7])))) # (\pc|dataOut [9] & (((!\pc|dataOut [7])) # (\instMem|data~48_combout ))) ) ) ) # ( \instMem|data~47_combout  & ( 
// !\instMem|data~46_combout  & ( (!\pc|dataOut [9] & (((\pc|dataOut [7]) # (\instMem|data~45_combout )))) # (\pc|dataOut [9] & (\instMem|data~48_combout  & ((\pc|dataOut [7])))) ) ) ) # ( !\instMem|data~47_combout  & ( !\instMem|data~46_combout  & ( 
// (!\pc|dataOut [9] & (((\instMem|data~45_combout  & !\pc|dataOut [7])))) # (\pc|dataOut [9] & (\instMem|data~48_combout  & ((\pc|dataOut [7])))) ) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\instMem|data~48_combout ),
	.datac(!\instMem|data~45_combout ),
	.datad(!\pc|dataOut [7]),
	.datae(!\instMem|data~47_combout ),
	.dataf(!\instMem|data~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~49 .extended_lut = "off";
defparam \instMem|data~49 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \instMem|data~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N20
dffeas \clk_divider|clk_out (
	.clk(\CLOCK_50~input_o ),
	.d(\clk_divider|clk_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|clk_out .is_wysiwyg = "true";
defparam \clk_divider|clk_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N0
cyclonev_lcell_comb \controller|WideOr6~4 (
// Equation(s):
// \controller|WideOr6~4_combout  = ( \instMem|data~30_combout  & ( (!\instMem|data~0_combout ) # (!\instMem|data~36_combout ) ) )

	.dataa(gnd),
	.datab(!\instMem|data~0_combout ),
	.datac(!\instMem|data~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~4 .extended_lut = "off";
defparam \controller|WideOr6~4 .lut_mask = 64'h00000000FCFCFCFC;
defparam \controller|WideOr6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N33
cyclonev_lcell_comb \controller|WideOr6~7 (
// Equation(s):
// \controller|WideOr6~7_combout  = ( \instMem|data~21_combout  & ( (!\instMem|data~153_combout  & (!\instMem|data~0_combout  $ (((\instMem|data~76_combout ))))) # (\instMem|data~153_combout  & (\instMem|data~0_combout  & ((!\instMem|data~76_combout ) # 
// (\pc|dataOut [12])))) ) ) # ( !\instMem|data~21_combout  & ( (!\instMem|data~153_combout  & (((!\instMem|data~76_combout )))) # (\instMem|data~153_combout  & (\instMem|data~0_combout  & (!\pc|dataOut [12] & \instMem|data~76_combout ))) ) )

	.dataa(!\instMem|data~153_combout ),
	.datab(!\instMem|data~0_combout ),
	.datac(!\pc|dataOut [12]),
	.datad(!\instMem|data~76_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~7 .extended_lut = "off";
defparam \controller|WideOr6~7 .lut_mask = 64'hAA10AA1099239923;
defparam \controller|WideOr6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N45
cyclonev_lcell_comb \regFile|Mux50~3 (
// Equation(s):
// \regFile|Mux50~3_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R3|dataOut [13] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R7|dataOut [13] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R11|dataOut [13] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R15|dataOut [13] ) ) )

	.dataa(!\regFile|R15|dataOut [13]),
	.datab(!\regFile|R11|dataOut [13]),
	.datac(!\regFile|R3|dataOut [13]),
	.datad(!\regFile|R7|dataOut [13]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux50~3 .extended_lut = "off";
defparam \regFile|Mux50~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \regFile|Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N48
cyclonev_lcell_comb \regFile|Mux2~0 (
// Equation(s):
// \regFile|Mux2~0_combout  = ( \regFile|R3|dataOut [29] & ( \rs1Mux|out[0]~0_combout  & ( (\rs1Mux|out[1]~1_combout ) # (\regFile|R1|dataOut [29]) ) ) ) # ( !\regFile|R3|dataOut [29] & ( \rs1Mux|out[0]~0_combout  & ( (\regFile|R1|dataOut [29] & 
// !\rs1Mux|out[1]~1_combout ) ) ) ) # ( \regFile|R3|dataOut [29] & ( !\rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (\regFile|R0|dataOut [29])) # (\rs1Mux|out[1]~1_combout  & ((\regFile|R2|dataOut [29]))) ) ) ) # ( !\regFile|R3|dataOut [29] & 
// ( !\rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (\regFile|R0|dataOut [29])) # (\rs1Mux|out[1]~1_combout  & ((\regFile|R2|dataOut [29]))) ) ) )

	.dataa(!\regFile|R1|dataOut [29]),
	.datab(!\regFile|R0|dataOut [29]),
	.datac(!\rs1Mux|out[1]~1_combout ),
	.datad(!\regFile|R2|dataOut [29]),
	.datae(!\regFile|R3|dataOut [29]),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux2~0 .extended_lut = "off";
defparam \regFile|Mux2~0 .lut_mask = 64'h303F303F50505F5F;
defparam \regFile|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N24
cyclonev_lcell_comb \regFile|Mux59~3 (
// Equation(s):
// \regFile|Mux59~3_combout  = ( \regFile|R14|dataOut [4] & ( \rs2Mux|Mux3~1_combout  & ( (\rs2Mux|Mux2~1_combout ) # (\regFile|R12|dataOut [4]) ) ) ) # ( !\regFile|R14|dataOut [4] & ( \rs2Mux|Mux3~1_combout  & ( (\regFile|R12|dataOut [4] & 
// !\rs2Mux|Mux2~1_combout ) ) ) ) # ( \regFile|R14|dataOut [4] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R13|dataOut [4]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R15|dataOut [4])) ) ) ) # ( !\regFile|R14|dataOut [4] & ( 
// !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R13|dataOut [4]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R15|dataOut [4])) ) ) )

	.dataa(!\regFile|R12|dataOut [4]),
	.datab(!\regFile|R15|dataOut [4]),
	.datac(!\regFile|R13|dataOut [4]),
	.datad(!\rs2Mux|Mux2~1_combout ),
	.datae(!\regFile|R14|dataOut [4]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux59~3 .extended_lut = "off";
defparam \regFile|Mux59~3 .lut_mask = 64'h0F330F33550055FF;
defparam \regFile|Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N54
cyclonev_lcell_comb \regFile|Mux54~2 (
// Equation(s):
// \regFile|Mux54~2_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R2|dataOut [9] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R6|dataOut [9] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R10|dataOut [9] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R14|dataOut [9] ) ) )

	.dataa(!\regFile|R2|dataOut [9]),
	.datab(!\regFile|R14|dataOut [9]),
	.datac(!\regFile|R10|dataOut [9]),
	.datad(!\regFile|R6|dataOut [9]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux54~2 .extended_lut = "off";
defparam \regFile|Mux54~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \regFile|Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N27
cyclonev_lcell_comb \regFile|Mux28~3 (
// Equation(s):
// \regFile|Mux28~3_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R15|dataOut [3] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R13|dataOut [3] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R14|dataOut [3] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R12|dataOut [3] ) ) )

	.dataa(!\regFile|R12|dataOut [3]),
	.datab(!\regFile|R15|dataOut [3]),
	.datac(!\regFile|R13|dataOut [3]),
	.datad(!\regFile|R14|dataOut [3]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux28~3 .extended_lut = "off";
defparam \regFile|Mux28~3 .lut_mask = 64'h555500FF0F0F3333;
defparam \regFile|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N3
cyclonev_lcell_comb \regFile|Mux53~1 (
// Equation(s):
// \regFile|Mux53~1_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R6|dataOut [10] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R4|dataOut [10] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R7|dataOut [10] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R5|dataOut [10] ) ) )

	.dataa(!\regFile|R5|dataOut [10]),
	.datab(!\regFile|R4|dataOut [10]),
	.datac(!\regFile|R6|dataOut [10]),
	.datad(!\regFile|R7|dataOut [10]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux53~1 .extended_lut = "off";
defparam \regFile|Mux53~1 .lut_mask = 64'h555500FF33330F0F;
defparam \regFile|Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N33
cyclonev_lcell_comb \regFile|Mux52~2 (
// Equation(s):
// \regFile|Mux52~2_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R2|dataOut [11] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R6|dataOut [11] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R10|dataOut [11] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R14|dataOut [11] ) ) )

	.dataa(!\regFile|R2|dataOut [11]),
	.datab(!\regFile|R10|dataOut [11]),
	.datac(!\regFile|R14|dataOut [11]),
	.datad(!\regFile|R6|dataOut [11]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux52~2 .extended_lut = "off";
defparam \regFile|Mux52~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \regFile|Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N40
dffeas \pc|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|dataOut[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[0] .is_wysiwyg = "true";
defparam \pc|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N3
cyclonev_lcell_comb \regFile|Mux31~2 (
// Equation(s):
// \regFile|Mux31~2_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R14|dataOut [0] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R6|dataOut [0] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R10|dataOut [0] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R2|dataOut [0] ) ) )

	.dataa(!\regFile|R6|dataOut [0]),
	.datab(!\regFile|R2|dataOut [0]),
	.datac(!\regFile|R14|dataOut [0]),
	.datad(!\regFile|R10|dataOut [0]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux31~2 .extended_lut = "off";
defparam \regFile|Mux31~2 .lut_mask = 64'h333300FF55550F0F;
defparam \regFile|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N15
cyclonev_lcell_comb \procAlu|Mux6~0 (
// Equation(s):
// \procAlu|Mux6~0_combout  = ( \regFile|Mux6~4_combout  & ( \alu2Mux|Mux6~0_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ (!\controller|WideOr6~11_combout  $ (!\controller|WideOr2~1_combout )))) # 
// (\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout ))) ) ) ) # ( !\regFile|Mux6~4_combout  & ( \alu2Mux|Mux6~0_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ 
// (((!\controller|WideOr6~11_combout ) # (\controller|WideOr2~1_combout ))))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout  $ (\controller|WideOr2~1_combout )))) ) ) ) # ( \regFile|Mux6~4_combout  & 
// ( !\alu2Mux|Mux6~0_combout  & ( (!\controller|WideOr4~2_combout  & (!\controller|WideOr7~2_combout  $ (!\controller|WideOr6~11_combout ))) # (\controller|WideOr4~2_combout  & (!\controller|WideOr7~2_combout  & !\controller|WideOr6~11_combout )) ) ) ) # ( 
// !\regFile|Mux6~4_combout  & ( !\alu2Mux|Mux6~0_combout  & ( (\controller|WideOr4~2_combout  & ((!\controller|WideOr7~2_combout ) # (!\controller|WideOr6~11_combout ))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr7~2_combout ),
	.datac(!\controller|WideOr6~11_combout ),
	.datad(!\controller|WideOr2~1_combout ),
	.datae(!\regFile|Mux6~4_combout ),
	.dataf(!\alu2Mux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux6~0 .extended_lut = "off";
defparam \procAlu|Mux6~0 .lut_mask = 64'h545468686854A468;
defparam \procAlu|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N0
cyclonev_lcell_comb \procAlu|Mux6~1 (
// Equation(s):
// \procAlu|Mux6~1_combout  = ( \alu2Mux|Mux22~0_combout  & ( (\procAlu|Mux8~0_combout  & ((!\procAlu|Mux8~1_combout ) # (\procAlu|Mux6~0_combout ))) ) ) # ( !\alu2Mux|Mux22~0_combout  & ( (\procAlu|Mux8~1_combout  & (\procAlu|Mux8~0_combout  & 
// \procAlu|Mux6~0_combout )) ) )

	.dataa(!\procAlu|Mux8~1_combout ),
	.datab(!\procAlu|Mux8~0_combout ),
	.datac(gnd),
	.datad(!\procAlu|Mux6~0_combout ),
	.datae(!\alu2Mux|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux6~1 .extended_lut = "off";
defparam \procAlu|Mux6~1 .lut_mask = 64'h0011223300112233;
defparam \procAlu|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N48
cyclonev_lcell_comb \regFile|Mux39~0 (
// Equation(s):
// \regFile|Mux39~0_combout  = ( \regFile|R8|dataOut [24] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R4|dataOut [24])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R0|dataOut [24]))) ) ) ) # ( !\regFile|R8|dataOut [24] & ( 
// \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R4|dataOut [24])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R0|dataOut [24]))) ) ) ) # ( \regFile|R8|dataOut [24] & ( !\rs2Mux|Mux0~1_combout  & ( (\rs2Mux|Mux1~1_combout ) # 
// (\regFile|R12|dataOut [24]) ) ) ) # ( !\regFile|R8|dataOut [24] & ( !\rs2Mux|Mux0~1_combout  & ( (\regFile|R12|dataOut [24] & !\rs2Mux|Mux1~1_combout ) ) ) )

	.dataa(!\regFile|R4|dataOut [24]),
	.datab(!\regFile|R0|dataOut [24]),
	.datac(!\regFile|R12|dataOut [24]),
	.datad(!\rs2Mux|Mux1~1_combout ),
	.datae(!\regFile|R8|dataOut [24]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux39~0 .extended_lut = "off";
defparam \regFile|Mux39~0 .lut_mask = 64'h0F000FFF55335533;
defparam \regFile|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N24
cyclonev_lcell_comb \regFile|Mux17~0 (
// Equation(s):
// \regFile|Mux17~0_combout  = ( \regFile|R8|dataOut [14] & ( \rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & (\regFile|R4|dataOut [14])) # (\rs1Mux|out[3]~3_combout  & ((\regFile|R12|dataOut [14]))) ) ) ) # ( !\regFile|R8|dataOut [14] & ( 
// \rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & (\regFile|R4|dataOut [14])) # (\rs1Mux|out[3]~3_combout  & ((\regFile|R12|dataOut [14]))) ) ) ) # ( \regFile|R8|dataOut [14] & ( !\rs1Mux|out[2]~2_combout  & ( (\rs1Mux|out[3]~3_combout ) # 
// (\regFile|R0|dataOut [14]) ) ) ) # ( !\regFile|R8|dataOut [14] & ( !\rs1Mux|out[2]~2_combout  & ( (\regFile|R0|dataOut [14] & !\rs1Mux|out[3]~3_combout ) ) ) )

	.dataa(!\regFile|R0|dataOut [14]),
	.datab(!\regFile|R4|dataOut [14]),
	.datac(!\rs1Mux|out[3]~3_combout ),
	.datad(!\regFile|R12|dataOut [14]),
	.datae(!\regFile|R8|dataOut [14]),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux17~0 .extended_lut = "off";
defparam \regFile|Mux17~0 .lut_mask = 64'h50505F5F303F303F;
defparam \regFile|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N3
cyclonev_lcell_comb \regFile|Mux26~3 (
// Equation(s):
// \regFile|Mux26~3_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R15|dataOut [5] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R13|dataOut [5] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R14|dataOut [5] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R12|dataOut [5] ) ) )

	.dataa(!\regFile|R15|dataOut [5]),
	.datab(!\regFile|R14|dataOut [5]),
	.datac(!\regFile|R12|dataOut [5]),
	.datad(!\regFile|R13|dataOut [5]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux26~3 .extended_lut = "off";
defparam \regFile|Mux26~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \regFile|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N3
cyclonev_lcell_comb \instMem|data~94 (
// Equation(s):
// \instMem|data~94_combout  = ( \pc|dataOut [4] & ( !\pc|dataOut [7] ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [7] $ (((!\pc|dataOut [5] & \pc|dataOut [6]))) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(gnd),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [6]),
	.datae(gnd),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~94 .extended_lut = "off";
defparam \instMem|data~94 .lut_mask = 64'hF05AF05AF0F0F0F0;
defparam \instMem|data~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N21
cyclonev_lcell_comb \regFile|Mux8~0 (
// Equation(s):
// \regFile|Mux8~0_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R3|dataOut [23] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R2|dataOut [23] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R1|dataOut [23] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R0|dataOut [23] ) ) )

	.dataa(!\regFile|R0|dataOut [23]),
	.datab(!\regFile|R1|dataOut [23]),
	.datac(!\regFile|R2|dataOut [23]),
	.datad(!\regFile|R3|dataOut [23]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux8~0 .extended_lut = "off";
defparam \regFile|Mux8~0 .lut_mask = 64'h555533330F0F00FF;
defparam \regFile|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N3
cyclonev_lcell_comb \regFile|Mux41~0 (
// Equation(s):
// \regFile|Mux41~0_combout  = ( \regFile|R12|dataOut [22] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R4|dataOut [22])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R0|dataOut [22]))) ) ) ) # ( !\regFile|R12|dataOut [22] & ( 
// \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R4|dataOut [22])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R0|dataOut [22]))) ) ) ) # ( \regFile|R12|dataOut [22] & ( !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout ) # 
// (\regFile|R8|dataOut [22]) ) ) ) # ( !\regFile|R12|dataOut [22] & ( !\rs2Mux|Mux0~1_combout  & ( (\regFile|R8|dataOut [22] & \rs2Mux|Mux1~1_combout ) ) ) )

	.dataa(!\regFile|R8|dataOut [22]),
	.datab(!\regFile|R4|dataOut [22]),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|R0|dataOut [22]),
	.datae(!\regFile|R12|dataOut [22]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux41~0 .extended_lut = "off";
defparam \regFile|Mux41~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \regFile|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N3
cyclonev_lcell_comb \regFile|Mux18~0 (
// Equation(s):
// \regFile|Mux18~0_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R3|dataOut [13] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R2|dataOut [13] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R1|dataOut [13] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R0|dataOut [13] ) ) )

	.dataa(!\regFile|R2|dataOut [13]),
	.datab(!\regFile|R3|dataOut [13]),
	.datac(!\regFile|R0|dataOut [13]),
	.datad(!\regFile|R1|dataOut [13]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux18~0 .extended_lut = "off";
defparam \regFile|Mux18~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N48
cyclonev_lcell_comb \regFile|Mux36~1 (
// Equation(s):
// \regFile|Mux36~1_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R6|dataOut [27] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R7|dataOut [27] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R4|dataOut [27] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R5|dataOut [27] ) ) )

	.dataa(!\regFile|R6|dataOut [27]),
	.datab(!\regFile|R4|dataOut [27]),
	.datac(!\regFile|R5|dataOut [27]),
	.datad(!\regFile|R7|dataOut [27]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux36~1 .extended_lut = "off";
defparam \regFile|Mux36~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \regFile|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N3
cyclonev_lcell_comb \regFile|Mux4~1 (
// Equation(s):
// \regFile|Mux4~1_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R7|dataOut [27] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R6|dataOut [27] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R5|dataOut [27] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R4|dataOut [27] ) ) )

	.dataa(!\regFile|R4|dataOut [27]),
	.datab(!\regFile|R7|dataOut [27]),
	.datac(!\regFile|R5|dataOut [27]),
	.datad(!\regFile|R6|dataOut [27]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux4~1 .extended_lut = "off";
defparam \regFile|Mux4~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N21
cyclonev_lcell_comb \regFile|Mux46~2 (
// Equation(s):
// \regFile|Mux46~2_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R10|dataOut [17] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R8|dataOut [17] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R11|dataOut [17] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R9|dataOut [17] ) ) )

	.dataa(!\regFile|R9|dataOut [17]),
	.datab(!\regFile|R11|dataOut [17]),
	.datac(!\regFile|R8|dataOut [17]),
	.datad(!\regFile|R10|dataOut [17]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux46~2 .extended_lut = "off";
defparam \regFile|Mux46~2 .lut_mask = 64'h555533330F0F00FF;
defparam \regFile|Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N48
cyclonev_lcell_comb \procAlu|Mux15~0 (
// Equation(s):
// \procAlu|Mux15~0_combout  = ( \controller|WideOr7~2_combout  & ( \regFile|Mux15~4_combout  & ( (!\controller|WideOr4~2_combout  & !\controller|WideOr6~11_combout ) ) ) ) # ( !\controller|WideOr7~2_combout  & ( \regFile|Mux15~4_combout  & ( 
// !\controller|WideOr4~2_combout  $ (!\controller|WideOr6~11_combout  $ (((!\controller|WideOr2~1_combout  & \alu2Mux|Mux15~0_combout )))) ) ) ) # ( \controller|WideOr7~2_combout  & ( !\regFile|Mux15~4_combout  & ( (!\controller|WideOr6~11_combout  & 
// (!\controller|WideOr4~2_combout  $ (((!\alu2Mux|Mux15~0_combout ) # (\controller|WideOr2~1_combout ))))) ) ) ) # ( !\controller|WideOr7~2_combout  & ( !\regFile|Mux15~4_combout  & ( !\controller|WideOr4~2_combout  $ ((((!\controller|WideOr6~11_combout ) # 
// (!\alu2Mux|Mux15~0_combout )) # (\controller|WideOr2~1_combout ))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr2~1_combout ),
	.datac(!\controller|WideOr6~11_combout ),
	.datad(!\alu2Mux|Mux15~0_combout ),
	.datae(!\controller|WideOr7~2_combout ),
	.dataf(!\regFile|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux15~0 .extended_lut = "off";
defparam \procAlu|Mux15~0 .lut_mask = 64'h555950905A96A0A0;
defparam \procAlu|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N51
cyclonev_lcell_comb \regFile|Mux25~3 (
// Equation(s):
// \regFile|Mux25~3_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R15|dataOut [6] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R7|dataOut [6] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R11|dataOut [6] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R3|dataOut [6] ) ) )

	.dataa(!\regFile|R7|dataOut [6]),
	.datab(!\regFile|R3|dataOut [6]),
	.datac(!\regFile|R11|dataOut [6]),
	.datad(!\regFile|R15|dataOut [6]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux25~3 .extended_lut = "off";
defparam \regFile|Mux25~3 .lut_mask = 64'h33330F0F555500FF;
defparam \regFile|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N27
cyclonev_lcell_comb \regFile|Mux3~3 (
// Equation(s):
// \regFile|Mux3~3_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R15|dataOut [28] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R7|dataOut [28] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R11|dataOut [28] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R3|dataOut [28] ) ) )

	.dataa(!\regFile|R15|dataOut [28]),
	.datab(!\regFile|R7|dataOut [28]),
	.datac(!\regFile|R11|dataOut [28]),
	.datad(!\regFile|R3|dataOut [28]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux3~3 .extended_lut = "off";
defparam \regFile|Mux3~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \regFile|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N27
cyclonev_lcell_comb \regFile|Mux13~0 (
// Equation(s):
// \regFile|Mux13~0_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R12|dataOut [18] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R4|dataOut [18] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R8|dataOut [18] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R0|dataOut [18] ) ) )

	.dataa(!\regFile|R4|dataOut [18]),
	.datab(!\regFile|R8|dataOut [18]),
	.datac(!\regFile|R0|dataOut [18]),
	.datad(!\regFile|R12|dataOut [18]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux13~0 .extended_lut = "off";
defparam \regFile|Mux13~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \regFile|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N51
cyclonev_lcell_comb \regFile|Mux32~0 (
// Equation(s):
// \regFile|Mux32~0_combout  = ( \regFile|R8|dataOut [31] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R4|dataOut [31])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R0|dataOut [31]))) ) ) ) # ( !\regFile|R8|dataOut [31] & ( 
// \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R4|dataOut [31])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R0|dataOut [31]))) ) ) ) # ( \regFile|R8|dataOut [31] & ( !\rs2Mux|Mux0~1_combout  & ( (\rs2Mux|Mux1~1_combout ) # 
// (\regFile|R12|dataOut [31]) ) ) ) # ( !\regFile|R8|dataOut [31] & ( !\rs2Mux|Mux0~1_combout  & ( (\regFile|R12|dataOut [31] & !\rs2Mux|Mux1~1_combout ) ) ) )

	.dataa(!\regFile|R12|dataOut [31]),
	.datab(!\regFile|R4|dataOut [31]),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|R0|dataOut [31]),
	.datae(!\regFile|R8|dataOut [31]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux32~0 .extended_lut = "off";
defparam \regFile|Mux32~0 .lut_mask = 64'h50505F5F303F303F;
defparam \regFile|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N36
cyclonev_lcell_comb \regFile|Mux0~0 (
// Equation(s):
// \regFile|Mux0~0_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R12|dataOut [31] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R4|dataOut [31] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R8|dataOut [31] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R0|dataOut [31] ) ) )

	.dataa(!\regFile|R0|dataOut [31]),
	.datab(!\regFile|R8|dataOut [31]),
	.datac(!\regFile|R12|dataOut [31]),
	.datad(!\regFile|R4|dataOut [31]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux0~0 .extended_lut = "off";
defparam \regFile|Mux0~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \regFile|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N3
cyclonev_lcell_comb \controller|WideOr11~0 (
// Equation(s):
// \controller|WideOr11~0_combout  = (!\instMem|data~30_combout  & ((!\instMem|data~38_combout ) # ((!\instMem|data~39_combout ) # (\instMem|data~40_combout ))))

	.dataa(!\instMem|data~38_combout ),
	.datab(!\instMem|data~40_combout ),
	.datac(!\instMem|data~39_combout ),
	.datad(!\instMem|data~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr11~0 .extended_lut = "off";
defparam \controller|WideOr11~0 .lut_mask = 64'hFB00FB00FB00FB00;
defparam \controller|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N48
cyclonev_lcell_comb \controller|WideOr10~1 (
// Equation(s):
// \controller|WideOr10~1_combout  = ( \instMem|data~39_combout  & ( (!\instMem|data~30_combout  & ((!\instMem|data~37_combout ) # (\instMem|data~40_combout ))) ) ) # ( !\instMem|data~39_combout  & ( !\instMem|data~30_combout  ) )

	.dataa(!\instMem|data~30_combout ),
	.datab(!\instMem|data~40_combout ),
	.datac(!\instMem|data~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr10~1 .extended_lut = "off";
defparam \controller|WideOr10~1 .lut_mask = 64'hAAAAAAAAA2A2A2A2;
defparam \controller|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N51
cyclonev_lcell_comb \controller|WideOr10~2 (
// Equation(s):
// \controller|WideOr10~2_combout  = ( \instMem|data~39_combout  & ( (\instMem|data~30_combout  & (!\instMem|data~40_combout  $ (\instMem|data~37_combout ))) ) ) # ( !\instMem|data~39_combout  & ( (\instMem|data~30_combout  & (!\instMem|data~40_combout  $ 
// (!\instMem|data~37_combout ))) ) )

	.dataa(!\instMem|data~30_combout ),
	.datab(gnd),
	.datac(!\instMem|data~40_combout ),
	.datad(!\instMem|data~37_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr10~2 .extended_lut = "off";
defparam \controller|WideOr10~2 .lut_mask = 64'h0550055050055005;
defparam \controller|WideOr10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N33
cyclonev_lcell_comb \controller|WideOr9~0 (
// Equation(s):
// \controller|WideOr9~0_combout  = ( !\instMem|data~30_combout  & ( !\instMem|data~38_combout  $ (!\instMem|data~40_combout  $ (\instMem|data~37_combout )) ) )

	.dataa(!\instMem|data~38_combout ),
	.datab(!\instMem|data~40_combout ),
	.datac(gnd),
	.datad(!\instMem|data~37_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr9~0 .extended_lut = "off";
defparam \controller|WideOr9~0 .lut_mask = 64'h6699669900000000;
defparam \controller|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N44
dffeas \datamem|sw_reg[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW0|out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|sw_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|sw_reg[0] .is_wysiwyg = "true";
defparam \datamem|sw_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N49
dffeas \datamem|key_reg[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|key_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|key_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|key_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|key_reg[0] .is_wysiwyg = "true";
defparam \datamem|key_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N42
cyclonev_lcell_comb \datamem|dOut[0]~0 (
// Equation(s):
// \datamem|dOut[0]~0_combout  = ( \datamem|sw_reg [0] & ( \procAlu|Add0~5_sumout  & ( ((\procAlu|Mux29~0_combout ) # (\procAlu|Mux24~0_combout )) # (\datamem|key_reg [0]) ) ) ) # ( !\datamem|sw_reg [0] & ( \procAlu|Add0~5_sumout  & ( (\datamem|key_reg [0] & 
// (!\procAlu|Mux24~0_combout  & !\procAlu|Mux29~0_combout )) ) ) ) # ( \datamem|sw_reg [0] & ( !\procAlu|Add0~5_sumout  & ( (\procAlu|Mux29~0_combout ) # (\datamem|key_reg [0]) ) ) ) # ( !\datamem|sw_reg [0] & ( !\procAlu|Add0~5_sumout  & ( 
// (\datamem|key_reg [0] & !\procAlu|Mux29~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\datamem|key_reg [0]),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(!\procAlu|Mux29~0_combout ),
	.datae(!\datamem|sw_reg [0]),
	.dataf(!\procAlu|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|dOut[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|dOut[0]~0 .extended_lut = "off";
defparam \datamem|dOut[0]~0 .lut_mask = 64'h330033FF30003FFF;
defparam \datamem|dOut[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N24
cyclonev_lcell_comb \controller|WideOr12~0 (
// Equation(s):
// \controller|WideOr12~0_combout  = ( \instMem|data~76_combout  & ( \instMem|data~75_combout  & ( (!\instMem|data~40_combout  & ((!\instMem|data~38_combout  $ (!\instMem|data~27_combout )))) # (\instMem|data~40_combout  & (\instMem|data~27_combout  & 
// (!\pc|dataOut [12] $ (!\instMem|data~38_combout )))) ) ) ) # ( !\instMem|data~76_combout  & ( \instMem|data~75_combout  & ( (!\instMem|data~40_combout  & (\instMem|data~38_combout )) # (\instMem|data~40_combout  & (!\instMem|data~38_combout  & 
// \instMem|data~27_combout )) ) ) ) # ( \instMem|data~76_combout  & ( !\instMem|data~75_combout  & ( (!\instMem|data~40_combout  & ((!\instMem|data~38_combout  $ (!\instMem|data~27_combout )))) # (\instMem|data~40_combout  & ((!\pc|dataOut [12] & 
// (\instMem|data~38_combout )) # (\pc|dataOut [12] & (!\instMem|data~38_combout  & \instMem|data~27_combout )))) ) ) ) # ( !\instMem|data~76_combout  & ( !\instMem|data~75_combout  & ( (!\instMem|data~40_combout  & (\instMem|data~38_combout )) # 
// (\instMem|data~40_combout  & (!\instMem|data~38_combout  & \instMem|data~27_combout )) ) ) )

	.dataa(!\instMem|data~40_combout ),
	.datab(!\pc|dataOut [12]),
	.datac(!\instMem|data~38_combout ),
	.datad(!\instMem|data~27_combout ),
	.datae(!\instMem|data~76_combout ),
	.dataf(!\instMem|data~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr12~0 .extended_lut = "off";
defparam \controller|WideOr12~0 .lut_mask = 64'h0A5A0EB40A5A0AB4;
defparam \controller|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N18
cyclonev_lcell_comb \controller|WideOr0~0 (
// Equation(s):
// \controller|WideOr0~0_combout  = ( \instMem|data~37_combout  & ( \instMem|data~21_combout  & ( (\instMem|data~0_combout  & (((!\instMem|data~40_combout  & \instMem|data~38_combout )) # (\instMem|data~105_combout ))) ) ) ) # ( !\instMem|data~37_combout  & 
// ( \instMem|data~21_combout  & ( (\instMem|data~0_combout  & (((!\instMem|data~40_combout  & !\instMem|data~38_combout )) # (\instMem|data~105_combout ))) ) ) ) # ( \instMem|data~37_combout  & ( !\instMem|data~21_combout  & ( (\instMem|data~0_combout  & 
// \instMem|data~105_combout ) ) ) ) # ( !\instMem|data~37_combout  & ( !\instMem|data~21_combout  & ( (\instMem|data~0_combout  & (\instMem|data~105_combout  & ((\instMem|data~38_combout ) # (\instMem|data~40_combout )))) ) ) )

	.dataa(!\instMem|data~40_combout ),
	.datab(!\instMem|data~0_combout ),
	.datac(!\instMem|data~105_combout ),
	.datad(!\instMem|data~38_combout ),
	.datae(!\instMem|data~37_combout ),
	.dataf(!\instMem|data~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr0~0 .extended_lut = "off";
defparam \controller|WideOr0~0 .lut_mask = 64'h0103030323030323;
defparam \controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N11
dffeas \clk_divider|counter[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\clk_divider|counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|counter[0] .is_wysiwyg = "true";
defparam \clk_divider|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N24
cyclonev_lcell_comb \clk_divider|clk_out~0 (
// Equation(s):
// \clk_divider|clk_out~0_combout  = ( \clk_divider|clk_out~q  & ( \clk_divider|counter [0] ) ) # ( !\clk_divider|clk_out~q  & ( !\clk_divider|counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clk_divider|clk_out~q ),
	.dataf(!\clk_divider|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|clk_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|clk_out~0 .extended_lut = "off";
defparam \clk_divider|clk_out~0 .lut_mask = 64'hFFFF00000000FFFF;
defparam \clk_divider|clk_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N10
dffeas \datamem|key_reg[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|key_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|key_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|key_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|key_reg[2] .is_wysiwyg = "true";
defparam \datamem|key_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \datamem|sw_reg[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|sw_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|sw_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|sw_reg[7] .is_wysiwyg = "true";
defparam \datamem|sw_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N39
cyclonev_lcell_comb \pc|dataOut~1 (
// Equation(s):
// \pc|dataOut~1_combout  = ( \pc|dataOut [0] & ( \regFile|Mux31~4_combout  & ( \FPGA_RESET_N~input_o  ) ) ) # ( !\pc|dataOut [0] & ( \regFile|Mux31~4_combout  & ( (\FPGA_RESET_N~input_o  & \controller|Decoder0~4_combout ) ) ) ) # ( \pc|dataOut [0] & ( 
// !\regFile|Mux31~4_combout  & ( (\FPGA_RESET_N~input_o  & !\controller|Decoder0~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\FPGA_RESET_N~input_o ),
	.datac(!\controller|Decoder0~4_combout ),
	.datad(gnd),
	.datae(!\pc|dataOut [0]),
	.dataf(!\regFile|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut~1 .extended_lut = "off";
defparam \pc|dataOut~1 .lut_mask = 64'h0000303003033333;
defparam \pc|dataOut~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N54
cyclonev_lcell_comb \procAlu|Mux1~2 (
// Equation(s):
// \procAlu|Mux1~2_combout  = ( \alu2Mux|Mux17~0_combout  & ( (\procAlu|Mux8~0_combout  & ((!\procAlu|Mux8~1_combout ) # (\procAlu|Mux1~0_combout ))) ) ) # ( !\alu2Mux|Mux17~0_combout  & ( (\procAlu|Mux8~1_combout  & (\procAlu|Mux8~0_combout  & 
// \procAlu|Mux1~0_combout )) ) )

	.dataa(!\procAlu|Mux8~1_combout ),
	.datab(!\procAlu|Mux8~0_combout ),
	.datac(!\procAlu|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu2Mux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux1~2 .extended_lut = "off";
defparam \procAlu|Mux1~2 .lut_mask = 64'h0101010123232323;
defparam \procAlu|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N54
cyclonev_lcell_comb \datamem|key_reg[0]~0 (
// Equation(s):
// \datamem|key_reg[0]~0_combout  = ( \procAlu|Add0~1_sumout  & ( (!\procAlu|Mux2~0_combout  & (\controller|Decoder0~2_combout  & !\procAlu|Mux2~2_combout )) ) ) # ( !\procAlu|Add0~1_sumout  & ( (\controller|Decoder0~2_combout  & !\procAlu|Mux2~2_combout ) ) 
// )

	.dataa(!\procAlu|Mux2~0_combout ),
	.datab(gnd),
	.datac(!\controller|Decoder0~2_combout ),
	.datad(!\procAlu|Mux2~2_combout ),
	.datae(gnd),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|key_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|key_reg[0]~0 .extended_lut = "off";
defparam \datamem|key_reg[0]~0 .lut_mask = 64'h0F000F000A000A00;
defparam \datamem|key_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N26
dffeas \SW0|out (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|out .is_wysiwyg = "true";
defparam \SW0|out .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \SW4|out (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|out .is_wysiwyg = "true";
defparam \SW4|out .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N25
dffeas \SW7|out (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|out .is_wysiwyg = "true";
defparam \SW7|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N54
cyclonev_lcell_comb \SW0|out~0 (
// Equation(s):
// \SW0|out~0_combout  = ( \SW0|cnt [13] & ( (\SW0|cnt [2] & (\SW0|cnt [6] & \SW0|cnt [14])) ) )

	.dataa(gnd),
	.datab(!\SW0|cnt [2]),
	.datac(!\SW0|cnt [6]),
	.datad(!\SW0|cnt [14]),
	.datae(gnd),
	.dataf(!\SW0|cnt [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW0|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW0|out~0 .extended_lut = "off";
defparam \SW0|out~0 .lut_mask = 64'h0000000000030003;
defparam \SW0|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N40
dffeas \SW0|gate_1 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|gate_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|gate_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|gate_1 .is_wysiwyg = "true";
defparam \SW0|gate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N57
cyclonev_lcell_comb \SW0|out~1 (
// Equation(s):
// \SW0|out~1_combout  = ( \SW0|out~q  & ( (\SW0|cnt [4] & (!\SW0|gate_1~q  & (\SW0|cnt [1] & \SW0|cnt [9]))) ) ) # ( !\SW0|out~q  & ( (\SW0|cnt [4] & (\SW0|gate_1~q  & (\SW0|cnt [1] & \SW0|cnt [9]))) ) )

	.dataa(!\SW0|cnt [4]),
	.datab(!\SW0|gate_1~q ),
	.datac(!\SW0|cnt [1]),
	.datad(!\SW0|cnt [9]),
	.datae(gnd),
	.dataf(!\SW0|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW0|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW0|out~1 .extended_lut = "off";
defparam \SW0|out~1 .lut_mask = 64'h0001000100040004;
defparam \SW0|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N57
cyclonev_lcell_comb \SW0|out~2 (
// Equation(s):
// \SW0|out~2_combout  = ( \SW0|cnt [11] & ( (\SW0|cnt [8] & (\SW0|cnt [5] & \SW0|cnt [7])) ) )

	.dataa(!\SW0|cnt [8]),
	.datab(gnd),
	.datac(!\SW0|cnt [5]),
	.datad(!\SW0|cnt [7]),
	.datae(gnd),
	.dataf(!\SW0|cnt [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW0|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW0|out~2 .extended_lut = "off";
defparam \SW0|out~2 .lut_mask = 64'h0000000000050005;
defparam \SW0|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N18
cyclonev_lcell_comb \SW0|out~3 (
// Equation(s):
// \SW0|out~3_combout  = ( \SW0|out~1_combout  & ( \SW0|cnt [0] & ( (\SW0|cnt [12] & (\SW0|out~2_combout  & \SW0|cnt [15])) ) ) )

	.dataa(!\SW0|cnt [12]),
	.datab(!\SW0|out~2_combout ),
	.datac(!\SW0|cnt [15]),
	.datad(gnd),
	.datae(!\SW0|out~1_combout ),
	.dataf(!\SW0|cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW0|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW0|out~3 .extended_lut = "off";
defparam \SW0|out~3 .lut_mask = 64'h0000000000000101;
defparam \SW0|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N24
cyclonev_lcell_comb \SW0|out~4 (
// Equation(s):
// \SW0|out~4_combout  = ( \SW0|out~0_combout  & ( !\SW0|out~q  $ (((!\SW0|out~3_combout ) # ((!\SW0|cnt [3]) # (!\SW0|cnt [10])))) ) ) # ( !\SW0|out~0_combout  & ( \SW0|out~q  ) )

	.dataa(!\SW0|out~3_combout ),
	.datab(!\SW0|cnt [3]),
	.datac(!\SW0|cnt [10]),
	.datad(!\SW0|out~q ),
	.datae(gnd),
	.dataf(!\SW0|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW0|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW0|out~4 .extended_lut = "off";
defparam \SW0|out~4 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \SW0|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N51
cyclonev_lcell_comb \SW2|out~2 (
// Equation(s):
// \SW2|out~2_combout  = ( \SW2|cnt [11] & ( (\SW2|cnt [10] & (\SW2|cnt [14] & \SW2|cnt [12])) ) )

	.dataa(!\SW2|cnt [10]),
	.datab(gnd),
	.datac(!\SW2|cnt [14]),
	.datad(!\SW2|cnt [12]),
	.datae(gnd),
	.dataf(!\SW2|cnt [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW2|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW2|out~2 .extended_lut = "off";
defparam \SW2|out~2 .lut_mask = 64'h0000000000050005;
defparam \SW2|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N51
cyclonev_lcell_comb \SW1|out~2 (
// Equation(s):
// \SW1|out~2_combout  = ( \SW1|cnt [13] & ( (\SW1|cnt [12] & (\SW1|cnt [14] & \SW1|cnt [15])) ) )

	.dataa(!\SW1|cnt [12]),
	.datab(gnd),
	.datac(!\SW1|cnt [14]),
	.datad(!\SW1|cnt [15]),
	.datae(gnd),
	.dataf(!\SW1|cnt [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW1|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW1|out~2 .extended_lut = "off";
defparam \SW1|out~2 .lut_mask = 64'h0000000000050005;
defparam \SW1|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N51
cyclonev_lcell_comb \SW3|out~2 (
// Equation(s):
// \SW3|out~2_combout  = ( \SW3|cnt [11] & ( (\SW3|cnt [6] & (\SW3|cnt [13] & \SW3|cnt [7])) ) )

	.dataa(!\SW3|cnt [6]),
	.datab(gnd),
	.datac(!\SW3|cnt [13]),
	.datad(!\SW3|cnt [7]),
	.datae(gnd),
	.dataf(!\SW3|cnt [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW3|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW3|out~2 .extended_lut = "off";
defparam \SW3|out~2 .lut_mask = 64'h0000000000050005;
defparam \SW3|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \SW4|out~0 (
// Equation(s):
// \SW4|out~0_combout  = ( \SW4|cnt [8] & ( (\SW4|cnt [9] & (\SW4|cnt [6] & \SW4|cnt [7])) ) )

	.dataa(gnd),
	.datab(!\SW4|cnt [9]),
	.datac(!\SW4|cnt [6]),
	.datad(!\SW4|cnt [7]),
	.datae(gnd),
	.dataf(!\SW4|cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW4|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW4|out~0 .extended_lut = "off";
defparam \SW4|out~0 .lut_mask = 64'h0000000000030003;
defparam \SW4|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N25
dffeas \SW4|gate_1 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|gate_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|gate_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|gate_1 .is_wysiwyg = "true";
defparam \SW4|gate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N18
cyclonev_lcell_comb \SW4|out~1 (
// Equation(s):
// \SW4|out~1_combout  = ( \SW4|out~q  & ( \SW4|cnt [12] & ( (\SW4|cnt [15] & (!\SW4|gate_1~q  & \SW4|cnt [13])) ) ) ) # ( !\SW4|out~q  & ( \SW4|cnt [12] & ( (\SW4|cnt [15] & (\SW4|gate_1~q  & \SW4|cnt [13])) ) ) )

	.dataa(!\SW4|cnt [15]),
	.datab(!\SW4|gate_1~q ),
	.datac(!\SW4|cnt [13]),
	.datad(gnd),
	.datae(!\SW4|out~q ),
	.dataf(!\SW4|cnt [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW4|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW4|out~1 .extended_lut = "off";
defparam \SW4|out~1 .lut_mask = 64'h0000000001010404;
defparam \SW4|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N51
cyclonev_lcell_comb \SW4|out~2 (
// Equation(s):
// \SW4|out~2_combout  = ( \SW4|cnt [3] & ( (\SW4|cnt [1] & (\SW4|cnt [2] & \SW4|cnt [0])) ) )

	.dataa(!\SW4|cnt [1]),
	.datab(gnd),
	.datac(!\SW4|cnt [2]),
	.datad(!\SW4|cnt [0]),
	.datae(gnd),
	.dataf(!\SW4|cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW4|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW4|out~2 .extended_lut = "off";
defparam \SW4|out~2 .lut_mask = 64'h0000000000050005;
defparam \SW4|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \SW4|out~3 (
// Equation(s):
// \SW4|out~3_combout  = ( \SW4|out~1_combout  & ( (\SW4|cnt [10] & (\SW4|cnt [4] & (\SW4|out~2_combout  & \SW4|cnt [5]))) ) )

	.dataa(!\SW4|cnt [10]),
	.datab(!\SW4|cnt [4]),
	.datac(!\SW4|out~2_combout ),
	.datad(!\SW4|cnt [5]),
	.datae(gnd),
	.dataf(!\SW4|out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW4|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW4|out~3 .extended_lut = "off";
defparam \SW4|out~3 .lut_mask = 64'h0000000000010001;
defparam \SW4|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \SW4|out~4 (
// Equation(s):
// \SW4|out~4_combout  = ( \SW4|out~q  & ( (!\SW4|cnt [11]) # ((!\SW4|out~3_combout ) # ((!\SW4|out~0_combout ) # (!\SW4|cnt [14]))) ) ) # ( !\SW4|out~q  & ( (\SW4|cnt [11] & (\SW4|out~3_combout  & (\SW4|out~0_combout  & \SW4|cnt [14]))) ) )

	.dataa(!\SW4|cnt [11]),
	.datab(!\SW4|out~3_combout ),
	.datac(!\SW4|out~0_combout ),
	.datad(!\SW4|cnt [14]),
	.datae(!\SW4|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW4|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW4|out~4 .extended_lut = "off";
defparam \SW4|out~4 .lut_mask = 64'h0001FFFE0001FFFE;
defparam \SW4|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N18
cyclonev_lcell_comb \SW5|out~1 (
// Equation(s):
// \SW5|out~1_combout  = ( \SW5|cnt [14] & ( \SW5|gate_1~q  & ( (\SW5|cnt [13] & (!\SW5|out~q  & \SW5|cnt [9])) ) ) ) # ( \SW5|cnt [14] & ( !\SW5|gate_1~q  & ( (\SW5|cnt [13] & (\SW5|out~q  & \SW5|cnt [9])) ) ) )

	.dataa(!\SW5|cnt [13]),
	.datab(!\SW5|out~q ),
	.datac(!\SW5|cnt [9]),
	.datad(gnd),
	.datae(!\SW5|cnt [14]),
	.dataf(!\SW5|gate_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW5|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW5|out~1 .extended_lut = "off";
defparam \SW5|out~1 .lut_mask = 64'h0000010100000404;
defparam \SW5|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N48
cyclonev_lcell_comb \SW5|out~2 (
// Equation(s):
// \SW5|out~2_combout  = ( \SW5|cnt [11] & ( (\SW5|cnt [10] & (\SW5|cnt [0] & \SW5|cnt [15])) ) )

	.dataa(gnd),
	.datab(!\SW5|cnt [10]),
	.datac(!\SW5|cnt [0]),
	.datad(!\SW5|cnt [15]),
	.datae(gnd),
	.dataf(!\SW5|cnt [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW5|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW5|out~2 .extended_lut = "off";
defparam \SW5|out~2 .lut_mask = 64'h0000000000030003;
defparam \SW5|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N54
cyclonev_lcell_comb \SW5|out~3 (
// Equation(s):
// \SW5|out~3_combout  = ( \SW5|cnt [12] & ( \SW5|out~1_combout  & ( (\SW5|out~2_combout  & (\SW5|cnt [2] & \SW5|cnt [1])) ) ) )

	.dataa(!\SW5|out~2_combout ),
	.datab(!\SW5|cnt [2]),
	.datac(!\SW5|cnt [1]),
	.datad(gnd),
	.datae(!\SW5|cnt [12]),
	.dataf(!\SW5|out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW5|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW5|out~3 .extended_lut = "off";
defparam \SW5|out~3 .lut_mask = 64'h0000000000000101;
defparam \SW5|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \SW6|out~1 (
// Equation(s):
// \SW6|out~1_combout  = ( \SW6|out~q  & ( (!\SW6|gate_1~q  & (\SW6|cnt [8] & (\SW6|cnt [7] & \SW6|cnt [6]))) ) ) # ( !\SW6|out~q  & ( (\SW6|gate_1~q  & (\SW6|cnt [8] & (\SW6|cnt [7] & \SW6|cnt [6]))) ) )

	.dataa(!\SW6|gate_1~q ),
	.datab(!\SW6|cnt [8]),
	.datac(!\SW6|cnt [7]),
	.datad(!\SW6|cnt [6]),
	.datae(!\SW6|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW6|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW6|out~1 .extended_lut = "off";
defparam \SW6|out~1 .lut_mask = 64'h0001000200010002;
defparam \SW6|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \SW6|out~2 (
// Equation(s):
// \SW6|out~2_combout  = ( \SW6|cnt [3] & ( (\SW6|cnt [4] & (\SW6|cnt [1] & \SW6|cnt [2])) ) )

	.dataa(gnd),
	.datab(!\SW6|cnt [4]),
	.datac(!\SW6|cnt [1]),
	.datad(!\SW6|cnt [2]),
	.datae(gnd),
	.dataf(!\SW6|cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW6|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW6|out~2 .extended_lut = "off";
defparam \SW6|out~2 .lut_mask = 64'h0000000000030003;
defparam \SW6|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \SW6|out~3 (
// Equation(s):
// \SW6|out~3_combout  = ( \SW6|cnt [0] & ( \SW6|out~1_combout  & ( (\SW6|cnt [11] & (\SW6|cnt [5] & \SW6|out~2_combout )) ) ) )

	.dataa(!\SW6|cnt [11]),
	.datab(!\SW6|cnt [5]),
	.datac(!\SW6|out~2_combout ),
	.datad(gnd),
	.datae(!\SW6|cnt [0]),
	.dataf(!\SW6|out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW6|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW6|out~3 .extended_lut = "off";
defparam \SW6|out~3 .lut_mask = 64'h0000000000000101;
defparam \SW6|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N48
cyclonev_lcell_comb \SW7|out~0 (
// Equation(s):
// \SW7|out~0_combout  = ( \SW7|cnt [2] & ( (\SW7|cnt [4] & (\SW7|cnt [0] & \SW7|cnt [3])) ) )

	.dataa(gnd),
	.datab(!\SW7|cnt [4]),
	.datac(!\SW7|cnt [0]),
	.datad(!\SW7|cnt [3]),
	.datae(gnd),
	.dataf(!\SW7|cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW7|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW7|out~0 .extended_lut = "off";
defparam \SW7|out~0 .lut_mask = 64'h0000000000030003;
defparam \SW7|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y18_N44
dffeas \SW7|gate_1 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|gate_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|gate_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|gate_1 .is_wysiwyg = "true";
defparam \SW7|gate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N36
cyclonev_lcell_comb \SW7|out~1 (
// Equation(s):
// \SW7|out~1_combout  = ( \SW7|cnt [7] & ( \SW7|gate_1~q  & ( (\SW7|cnt [5] & (!\SW7|out~q  & \SW7|cnt [11])) ) ) ) # ( \SW7|cnt [7] & ( !\SW7|gate_1~q  & ( (\SW7|cnt [5] & (\SW7|out~q  & \SW7|cnt [11])) ) ) )

	.dataa(!\SW7|cnt [5]),
	.datab(!\SW7|out~q ),
	.datac(!\SW7|cnt [11]),
	.datad(gnd),
	.datae(!\SW7|cnt [7]),
	.dataf(!\SW7|gate_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW7|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW7|out~1 .extended_lut = "off";
defparam \SW7|out~1 .lut_mask = 64'h0000010100000404;
defparam \SW7|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N51
cyclonev_lcell_comb \SW7|out~2 (
// Equation(s):
// \SW7|out~2_combout  = ( \SW7|cnt [14] & ( (\SW7|cnt [8] & (\SW7|cnt [15] & \SW7|cnt [13])) ) )

	.dataa(!\SW7|cnt [8]),
	.datab(gnd),
	.datac(!\SW7|cnt [15]),
	.datad(!\SW7|cnt [13]),
	.datae(gnd),
	.dataf(!\SW7|cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW7|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW7|out~2 .extended_lut = "off";
defparam \SW7|out~2 .lut_mask = 64'h0000000000050005;
defparam \SW7|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N54
cyclonev_lcell_comb \SW7|out~3 (
// Equation(s):
// \SW7|out~3_combout  = ( \SW7|cnt [12] & ( \SW7|cnt [6] & ( (\SW7|out~2_combout  & (\SW7|cnt [9] & \SW7|out~1_combout )) ) ) )

	.dataa(!\SW7|out~2_combout ),
	.datab(!\SW7|cnt [9]),
	.datac(!\SW7|out~1_combout ),
	.datad(gnd),
	.datae(!\SW7|cnt [12]),
	.dataf(!\SW7|cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW7|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW7|out~3 .extended_lut = "off";
defparam \SW7|out~3 .lut_mask = 64'h0000000000000101;
defparam \SW7|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N24
cyclonev_lcell_comb \SW7|out~4 (
// Equation(s):
// \SW7|out~4_combout  = ( \SW7|out~q  & ( \SW7|out~0_combout  & ( (!\SW7|cnt [10]) # ((!\SW7|out~3_combout ) # (!\SW7|cnt [1])) ) ) ) # ( !\SW7|out~q  & ( \SW7|out~0_combout  & ( (\SW7|cnt [10] & (\SW7|out~3_combout  & \SW7|cnt [1])) ) ) ) # ( \SW7|out~q  & 
// ( !\SW7|out~0_combout  ) )

	.dataa(!\SW7|cnt [10]),
	.datab(!\SW7|out~3_combout ),
	.datac(!\SW7|cnt [1]),
	.datad(gnd),
	.datae(!\SW7|out~q ),
	.dataf(!\SW7|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW7|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW7|out~4 .extended_lut = "off";
defparam \SW7|out~4 .lut_mask = 64'h0000FFFF0101FEFE;
defparam \SW7|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N51
cyclonev_lcell_comb \SW8|out~2 (
// Equation(s):
// \SW8|out~2_combout  = ( \SW8|cnt [10] & ( (\SW8|cnt [11] & (\SW8|cnt [12] & \SW8|cnt [1])) ) )

	.dataa(!\SW8|cnt [11]),
	.datab(gnd),
	.datac(!\SW8|cnt [12]),
	.datad(!\SW8|cnt [1]),
	.datae(gnd),
	.dataf(!\SW8|cnt [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW8|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW8|out~2 .extended_lut = "off";
defparam \SW8|out~2 .lut_mask = 64'h0000000000050005;
defparam \SW8|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N45
cyclonev_lcell_comb \SW9|out~1 (
// Equation(s):
// \SW9|out~1_combout  = ( \SW9|cnt [7] & ( \SW9|gate_1~q  & ( (\SW9|cnt [15] & (\SW9|cnt [8] & !\SW9|out~q )) ) ) ) # ( \SW9|cnt [7] & ( !\SW9|gate_1~q  & ( (\SW9|cnt [15] & (\SW9|cnt [8] & \SW9|out~q )) ) ) )

	.dataa(!\SW9|cnt [15]),
	.datab(!\SW9|cnt [8]),
	.datac(!\SW9|out~q ),
	.datad(gnd),
	.datae(!\SW9|cnt [7]),
	.dataf(!\SW9|gate_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW9|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW9|out~1 .extended_lut = "off";
defparam \SW9|out~1 .lut_mask = 64'h0000010100001010;
defparam \SW9|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N51
cyclonev_lcell_comb \SW9|out~2 (
// Equation(s):
// \SW9|out~2_combout  = ( \SW9|cnt [5] & ( (\SW9|cnt [3] & (\SW9|cnt [4] & \SW9|cnt [14])) ) )

	.dataa(gnd),
	.datab(!\SW9|cnt [3]),
	.datac(!\SW9|cnt [4]),
	.datad(!\SW9|cnt [14]),
	.datae(gnd),
	.dataf(!\SW9|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW9|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW9|out~2 .extended_lut = "off";
defparam \SW9|out~2 .lut_mask = 64'h0000000000030003;
defparam \SW9|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N54
cyclonev_lcell_comb \SW9|out~3 (
// Equation(s):
// \SW9|out~3_combout  = ( \SW9|cnt [1] & ( \SW9|out~1_combout  & ( (\SW9|cnt [9] & (\SW9|cnt [6] & \SW9|out~2_combout )) ) ) )

	.dataa(!\SW9|cnt [9]),
	.datab(!\SW9|cnt [6]),
	.datac(!\SW9|out~2_combout ),
	.datad(gnd),
	.datae(!\SW9|cnt [1]),
	.dataf(!\SW9|out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW9|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW9|out~3 .extended_lut = "off";
defparam \SW9|out~3 .lut_mask = 64'h0000000000000101;
defparam \SW9|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N27
cyclonev_lcell_comb \SW0|always2~0 (
// Equation(s):
// \SW0|always2~0_combout  = ( \SW0|gate_1~q  & ( \SW0|out~q  ) ) # ( !\SW0|gate_1~q  & ( !\SW0|out~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW0|out~q ),
	.datae(gnd),
	.dataf(!\SW0|gate_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW0|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW0|always2~0 .extended_lut = "off";
defparam \SW0|always2~0 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \SW0|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N53
dffeas \SW0|gate_0 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW0|gate_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW0|gate_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW0|gate_0 .is_wysiwyg = "true";
defparam \SW0|gate_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N51
cyclonev_lcell_comb \SW4|always2~0 (
// Equation(s):
// \SW4|always2~0_combout  = ( \SW4|out~q  & ( \SW4|gate_1~q  ) ) # ( !\SW4|out~q  & ( !\SW4|gate_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW4|out~q ),
	.dataf(!\SW4|gate_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW4|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW4|always2~0 .extended_lut = "off";
defparam \SW4|always2~0 .lut_mask = 64'hFFFF00000000FFFF;
defparam \SW4|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N10
dffeas \SW4|gate_0 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW4|gate_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW4|gate_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW4|gate_0 .is_wysiwyg = "true";
defparam \SW4|gate_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N10
dffeas \SW5|gate_0 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|gate_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|gate_0 .is_wysiwyg = "true";
defparam \SW5|gate_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N57
cyclonev_lcell_comb \SW7|always2~0 (
// Equation(s):
// \SW7|always2~0_combout  = ( \SW7|out~q  & ( \SW7|gate_1~q  ) ) # ( !\SW7|out~q  & ( !\SW7|gate_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW7|gate_1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW7|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW7|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW7|always2~0 .extended_lut = "off";
defparam \SW7|always2~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \SW7|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y18_N46
dffeas \SW7|gate_0 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW7|gate_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW7|gate_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW7|gate_0 .is_wysiwyg = "true";
defparam \SW7|gate_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N10
dffeas \SW9|gate_0 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|gate_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|gate_0 .is_wysiwyg = "true";
defparam \SW9|gate_0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N30
cyclonev_lcell_comb \brBaseMux|out[31]~29 (
// Equation(s):
// \brBaseMux|out[31]~29_combout  = ( \regFile|Mux0~4_combout  & ( (\controller|Decoder0~4_combout ) # (\pcIncrementer|Add0~117_sumout ) ) ) # ( !\regFile|Mux0~4_combout  & ( (\pcIncrementer|Add0~117_sumout  & !\controller|Decoder0~4_combout ) ) )

	.dataa(!\pcIncrementer|Add0~117_sumout ),
	.datab(gnd),
	.datac(!\controller|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[31]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[31]~29 .extended_lut = "off";
defparam \brBaseMux|out[31]~29 .lut_mask = 64'h505050505F5F5F5F;
defparam \brBaseMux|out[31]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N9
cyclonev_lcell_comb \procAlu|Mux32~1 (
// Equation(s):
// \procAlu|Mux32~1_combout  = ( \controller|Decoder0~3_combout  & ( \controller|WideOr8~2_combout  & ( (\instMem|data~38_combout  & (((\controller|WideOr10~0_combout  & \controller|WideOr10~2_combout )) # (\controller|WideOr10~1_combout ))) ) ) ) # ( 
// !\controller|Decoder0~3_combout  & ( \controller|WideOr8~2_combout  & ( (\instMem|data~38_combout  & (\controller|WideOr10~0_combout  & \controller|WideOr10~2_combout )) ) ) ) # ( \controller|Decoder0~3_combout  & ( !\controller|WideOr8~2_combout  & ( 
// (!\instMem|data~38_combout ) # ((!\controller|WideOr10~1_combout  & ((!\controller|WideOr10~0_combout ) # (!\controller|WideOr10~2_combout )))) ) ) ) # ( !\controller|Decoder0~3_combout  & ( !\controller|WideOr8~2_combout  & ( (!\instMem|data~38_combout ) 
// # ((!\controller|WideOr10~0_combout ) # (!\controller|WideOr10~2_combout )) ) ) )

	.dataa(!\instMem|data~38_combout ),
	.datab(!\controller|WideOr10~1_combout ),
	.datac(!\controller|WideOr10~0_combout ),
	.datad(!\controller|WideOr10~2_combout ),
	.datae(!\controller|Decoder0~3_combout ),
	.dataf(!\controller|WideOr8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux32~1 .extended_lut = "off";
defparam \procAlu|Mux32~1 .lut_mask = 64'hFFFAEEEA00051115;
defparam \procAlu|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N30
cyclonev_lcell_comb \instMem|data~117 (
// Equation(s):
// \instMem|data~117_combout  = ( \pc|dataOut [3] & ( \pc|dataOut [6] & ( (!\pc|dataOut [5] & (\pc|dataOut [7] & (\pc|dataOut [4] & !\pc|dataOut [9]))) # (\pc|dataOut [5] & (((!\pc|dataOut [4] & \pc|dataOut [9])))) ) ) ) # ( !\pc|dataOut [3] & ( \pc|dataOut 
// [6] & ( (\pc|dataOut [7] & (\pc|dataOut [4] & \pc|dataOut [9])) ) ) ) # ( \pc|dataOut [3] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & (((!\pc|dataOut [4] & \pc|dataOut [9])))) # (\pc|dataOut [7] & (!\pc|dataOut [5] & (\pc|dataOut [4] & !\pc|dataOut 
// [9]))) ) ) ) # ( !\pc|dataOut [3] & ( !\pc|dataOut [6] & ( (\pc|dataOut [7] & ((!\pc|dataOut [5] & (!\pc|dataOut [4] & \pc|dataOut [9])) # (\pc|dataOut [5] & (\pc|dataOut [4] & !\pc|dataOut [9])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [9]),
	.datae(!\pc|dataOut [3]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~117 .extended_lut = "off";
defparam \instMem|data~117 .lut_mask = 64'h014004A000050430;
defparam \instMem|data~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N36
cyclonev_lcell_comb \instMem|data~126 (
// Equation(s):
// \instMem|data~126_combout  = ( \pc|dataOut [6] & ( !\pc|dataOut [4] & ( (\pc|dataOut [7] & (!\pc|dataOut [5] & (!\pc|dataOut [2] & !\pc|dataOut [8]))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [7] & (!\pc|dataOut [2] & !\pc|dataOut 
// [8])) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~126 .extended_lut = "off";
defparam \instMem|data~126 .lut_mask = 64'hA000400000000000;
defparam \instMem|data~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N27
cyclonev_lcell_comb \instMem|data~131 (
// Equation(s):
// \instMem|data~131_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [9] & ( (\pc|dataOut [3] & (\pc|dataOut [2] & !\pc|dataOut [7])) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [9] & ( (\pc|dataOut [3] & (!\pc|dataOut [2] & (!\pc|dataOut [4] & !\pc|dataOut 
// [7]))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [9] & ( (!\pc|dataOut [2] & (!\pc|dataOut [3] & (!\pc|dataOut [4] $ (\pc|dataOut [7])))) # (\pc|dataOut [2] & (!\pc|dataOut [4] & (!\pc|dataOut [3] $ (\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [5] & ( 
// !\pc|dataOut [9] & ( (!\pc|dataOut [3] & (!\pc|dataOut [2] & (!\pc|dataOut [4] & !\pc|dataOut [7]))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~131 .extended_lut = "off";
defparam \instMem|data~131 .lut_mask = 64'h8000A01840001100;
defparam \instMem|data~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N6
cyclonev_lcell_comb \instMem|data~132 (
// Equation(s):
// \instMem|data~132_combout  = ( !\pc|dataOut [5] & ( \pc|dataOut [4] & ( (\pc|dataOut [7] & (!\pc|dataOut [3] & (!\pc|dataOut [2] & !\pc|dataOut [9]))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [7] & (\pc|dataOut [3] & (\pc|dataOut 
// [2] & \pc|dataOut [9]))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [4] & ( (\pc|dataOut [7] & (\pc|dataOut [3] & (\pc|dataOut [2] & !\pc|dataOut [9]))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [9]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~132 .extended_lut = "off";
defparam \instMem|data~132 .lut_mask = 64'h0100000240000000;
defparam \instMem|data~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N15
cyclonev_lcell_comb \instMem|data~133 (
// Equation(s):
// \instMem|data~133_combout  = ( \instMem|data~131_combout  & ( (!\pc|dataOut [6]) # (\instMem|data~132_combout ) ) ) # ( !\instMem|data~131_combout  & ( (\instMem|data~132_combout  & \pc|dataOut [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~132_combout ),
	.datad(!\pc|dataOut [6]),
	.datae(gnd),
	.dataf(!\instMem|data~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~133 .extended_lut = "off";
defparam \instMem|data~133 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \instMem|data~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N48
cyclonev_lcell_comb \datamem|key_reg[0]~2 (
// Equation(s):
// \datamem|key_reg[0]~2_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|key_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|key_reg[0]~2 .extended_lut = "off";
defparam \datamem|key_reg[0]~2 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \datamem|key_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N48
cyclonev_lcell_comb \clk_divider|counter[0]~0 (
// Equation(s):
// \clk_divider|counter[0]~0_combout  = ( !\clk_divider|counter [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_divider|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|counter[0]~0 .extended_lut = "off";
defparam \clk_divider|counter[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clk_divider|counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N9
cyclonev_lcell_comb \datamem|key_reg[2]~3 (
// Equation(s):
// \datamem|key_reg[2]~3_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|key_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|key_reg[2]~3 .extended_lut = "off";
defparam \datamem|key_reg[2]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \datamem|key_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N27
cyclonev_lcell_comb \pc|dataOut[15]~feeder (
// Equation(s):
// \pc|dataOut[15]~feeder_combout  = ( \brOffsetAdder|Add0~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[15]~feeder .extended_lut = "off";
defparam \pc|dataOut[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N48
cyclonev_lcell_comb \pc|dataOut[25]~feeder (
// Equation(s):
// \pc|dataOut[25]~feeder_combout  = \brOffsetAdder|Add0~69_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\brOffsetAdder|Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[25]~feeder .extended_lut = "off";
defparam \pc|dataOut[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc|dataOut[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N36
cyclonev_lcell_comb \pc|dataOut[23]~feeder (
// Equation(s):
// \pc|dataOut[23]~feeder_combout  = \brOffsetAdder|Add0~77_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\brOffsetAdder|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[23]~feeder .extended_lut = "off";
defparam \pc|dataOut[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc|dataOut[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N33
cyclonev_lcell_comb \pc|dataOut[31]~feeder (
// Equation(s):
// \pc|dataOut[31]~feeder_combout  = \brOffsetAdder|Add0~125_sumout 

	.dataa(!\brOffsetAdder|Add0~125_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[31]~feeder .extended_lut = "off";
defparam \pc|dataOut[31]~feeder .lut_mask = 64'h5555555555555555;
defparam \pc|dataOut[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N21
cyclonev_lcell_comb \regFile|R2|dataOut[22]~feeder (
// Equation(s):
// \regFile|R2|dataOut[22]~feeder_combout  = ( \dstRegMux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[22]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N24
cyclonev_lcell_comb \regFile|R2|dataOut[18]~feeder (
// Equation(s):
// \regFile|R2|dataOut[18]~feeder_combout  = ( \dstRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[18]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N0
cyclonev_lcell_comb \regFile|R9|dataOut[19]~feeder (
// Equation(s):
// \regFile|R9|dataOut[19]~feeder_combout  = ( \dstRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R9|dataOut[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R9|dataOut[19]~feeder .extended_lut = "off";
defparam \regFile|R9|dataOut[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R9|dataOut[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N6
cyclonev_lcell_comb \regFile|R15|dataOut[28]~feeder (
// Equation(s):
// \regFile|R15|dataOut[28]~feeder_combout  = ( \dstRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[28]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N12
cyclonev_lcell_comb \regFile|R4|dataOut[17]~feeder (
// Equation(s):
// \regFile|R4|dataOut[17]~feeder_combout  = ( \dstRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R4|dataOut[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R4|dataOut[17]~feeder .extended_lut = "off";
defparam \regFile|R4|dataOut[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R4|dataOut[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N30
cyclonev_lcell_comb \regFile|R10|dataOut[17]~feeder (
// Equation(s):
// \regFile|R10|dataOut[17]~feeder_combout  = ( \dstRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R10|dataOut[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R10|dataOut[17]~feeder .extended_lut = "off";
defparam \regFile|R10|dataOut[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R10|dataOut[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N6
cyclonev_lcell_comb \regFile|R4|dataOut[27]~feeder (
// Equation(s):
// \regFile|R4|dataOut[27]~feeder_combout  = ( \dstRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R4|dataOut[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R4|dataOut[27]~feeder .extended_lut = "off";
defparam \regFile|R4|dataOut[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R4|dataOut[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N21
cyclonev_lcell_comb \regFile|R2|dataOut[27]~feeder (
// Equation(s):
// \regFile|R2|dataOut[27]~feeder_combout  = ( \dstRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[27]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N45
cyclonev_lcell_comb \regFile|R12|dataOut[31]~feeder (
// Equation(s):
// \regFile|R12|dataOut[31]~feeder_combout  = ( \dstRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R12|dataOut[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R12|dataOut[31]~feeder .extended_lut = "off";
defparam \regFile|R12|dataOut[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R12|dataOut[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N51
cyclonev_lcell_comb \regFile|R4|dataOut[31]~feeder (
// Equation(s):
// \regFile|R4|dataOut[31]~feeder_combout  = ( \dstRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R4|dataOut[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R4|dataOut[31]~feeder .extended_lut = "off";
defparam \regFile|R4|dataOut[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R4|dataOut[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N36
cyclonev_lcell_comb \regFile|R10|dataOut[14]~feeder (
// Equation(s):
// \regFile|R10|dataOut[14]~feeder_combout  = ( \dstRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R10|dataOut[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R10|dataOut[14]~feeder .extended_lut = "off";
defparam \regFile|R10|dataOut[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R10|dataOut[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N36
cyclonev_lcell_comb \regFile|R2|dataOut[9]~feeder (
// Equation(s):
// \regFile|R2|dataOut[9]~feeder_combout  = ( \dstRegMux|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[9]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N39
cyclonev_lcell_comb \regFile|R1|dataOut[7]~feeder (
// Equation(s):
// \regFile|R1|dataOut[7]~feeder_combout  = ( \dstRegMux|Mux24~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[7]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N24
cyclonev_lcell_comb \regFile|R15|dataOut[6]~feeder (
// Equation(s):
// \regFile|R15|dataOut[6]~feeder_combout  = ( \dstRegMux|Mux25~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[6]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N15
cyclonev_lcell_comb \regFile|R9|dataOut[5]~feeder (
// Equation(s):
// \regFile|R9|dataOut[5]~feeder_combout  = ( \dstRegMux|Mux26~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R9|dataOut[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R9|dataOut[5]~feeder .extended_lut = "off";
defparam \regFile|R9|dataOut[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R9|dataOut[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N24
cyclonev_lcell_comb \regFile|R1|dataOut[29]~feeder (
// Equation(s):
// \regFile|R1|dataOut[29]~feeder_combout  = ( \dstRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[29]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \regFile|R10|dataOut[13]~feeder (
// Equation(s):
// \regFile|R10|dataOut[13]~feeder_combout  = ( \dstRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R10|dataOut[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R10|dataOut[13]~feeder .extended_lut = "off";
defparam \regFile|R10|dataOut[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R10|dataOut[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N36
cyclonev_lcell_comb \regFile|R3|dataOut[13]~feeder (
// Equation(s):
// \regFile|R3|dataOut[13]~feeder_combout  = ( \dstRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[13]~feeder .extended_lut = "off";
defparam \regFile|R3|dataOut[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R3|dataOut[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N18
cyclonev_lcell_comb \clk_divider|clk_out~feeder (
// Equation(s):
// \clk_divider|clk_out~feeder_combout  = ( \clk_divider|clk_out~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_divider|clk_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|clk_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|clk_out~feeder .extended_lut = "off";
defparam \clk_divider|clk_out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \clk_divider|clk_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N24
cyclonev_lcell_comb \regFile|R7|dataOut[3]~feeder (
// Equation(s):
// \regFile|R7|dataOut[3]~feeder_combout  = ( \dstRegMux|Mux28~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R7|dataOut[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R7|dataOut[3]~feeder .extended_lut = "off";
defparam \regFile|R7|dataOut[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R7|dataOut[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N42
cyclonev_lcell_comb \regFile|R6|dataOut[11]~feeder (
// Equation(s):
// \regFile|R6|dataOut[11]~feeder_combout  = ( \dstRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[11]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \datamem|sw_reg[7]~feeder (
// Equation(s):
// \datamem|sw_reg[7]~feeder_combout  = ( \SW7|out~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW7|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|sw_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|sw_reg[7]~feeder .extended_lut = "off";
defparam \datamem|sw_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamem|sw_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N39
cyclonev_lcell_comb \SW0|gate_1~feeder (
// Equation(s):
// \SW0|gate_1~feeder_combout  = \SW0|gate_0~q 

	.dataa(!\SW0|gate_0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW0|gate_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW0|gate_1~feeder .extended_lut = "off";
defparam \SW0|gate_1~feeder .lut_mask = 64'h5555555555555555;
defparam \SW0|gate_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N24
cyclonev_lcell_comb \SW4|gate_1~feeder (
// Equation(s):
// \SW4|gate_1~feeder_combout  = \SW4|gate_0~q 

	.dataa(!\SW4|gate_0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW4|gate_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW4|gate_1~feeder .extended_lut = "off";
defparam \SW4|gate_1~feeder .lut_mask = 64'h5555555555555555;
defparam \SW4|gate_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N42
cyclonev_lcell_comb \SW7|gate_1~feeder (
// Equation(s):
// \SW7|gate_1~feeder_combout  = \SW7|gate_0~q 

	.dataa(gnd),
	.datab(!\SW7|gate_0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW7|gate_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW7|gate_1~feeder .extended_lut = "off";
defparam \SW7|gate_1~feeder .lut_mask = 64'h3333333333333333;
defparam \SW7|gate_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N9
cyclonev_lcell_comb \clk_divider|counter[0]~feeder (
// Equation(s):
// \clk_divider|counter[0]~feeder_combout  = ( \clk_divider|counter[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_divider|counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|counter[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|counter[0]~feeder .extended_lut = "off";
defparam \clk_divider|counter[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \clk_divider|counter[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \SW0|gate_0~feeder (
// Equation(s):
// \SW0|gate_0~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW0|gate_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW0|gate_0~feeder .extended_lut = "off";
defparam \SW0|gate_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SW0|gate_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N9
cyclonev_lcell_comb \SW4|gate_0~feeder (
// Equation(s):
// \SW4|gate_0~feeder_combout  = ( \SW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW4|gate_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW4|gate_0~feeder .extended_lut = "off";
defparam \SW4|gate_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SW4|gate_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N45
cyclonev_lcell_comb \SW7|gate_0~feeder (
// Equation(s):
// \SW7|gate_0~feeder_combout  = ( \SW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW7|gate_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW7|gate_0~feeder .extended_lut = "off";
defparam \SW7|gate_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SW7|gate_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\datamem|ledr [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\datamem|ledr [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\datamem|ledr [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\datamem|ledr [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\datamem|ledr [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\datamem|ledr [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\datamem|ledr [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\datamem|ledr [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\datamem|ledr [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\datamem|ledr [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\hex0Disp|dOut[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\hex0Disp|dOut[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\hex0Disp|dOut[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\hex0Disp|dOut[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\hex0Disp|dOut[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\hex0Disp|dOut[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\hex0Disp|dOut[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\hex1Disp|dOut[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\hex1Disp|dOut[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(!\hex1Disp|dOut[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\hex1Disp|dOut[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\hex1Disp|dOut[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\hex1Disp|dOut[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\hex1Disp|dOut[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\hex2Disp|dOut[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\hex2Disp|dOut[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(!\hex2Disp|dOut[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\hex2Disp|dOut[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\hex2Disp|dOut[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\hex2Disp|dOut[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\hex2Disp|dOut[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\hex3Disp|dOut[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\hex3Disp|dOut[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(!\hex3Disp|dOut[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\hex3Disp|dOut[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\hex3Disp|dOut[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\hex3Disp|dOut[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\hex3Disp|dOut[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \clk_divider|clk_out~CLKENA0 (
	.inclk(\clk_divider|clk_out~q ),
	.ena(vcc),
	.outclk(\clk_divider|clk_out~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_divider|clk_out~CLKENA0 .clock_type = "global clock";
defparam \clk_divider|clk_out~CLKENA0 .disable_mode = "low";
defparam \clk_divider|clk_out~CLKENA0 .ena_register_mode = "always enabled";
defparam \clk_divider|clk_out~CLKENA0 .ena_register_power_up = "high";
defparam \clk_divider|clk_out~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N36
cyclonev_lcell_comb \instMem|data~6 (
// Equation(s):
// \instMem|data~6_combout  = ( !\pc|dataOut [10] & ( !\pc|dataOut [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc|dataOut [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~6 .extended_lut = "off";
defparam \instMem|data~6 .lut_mask = 64'hF0F0F0F000000000;
defparam \instMem|data~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N15
cyclonev_lcell_comb \instMem|data~73 (
// Equation(s):
// \instMem|data~73_combout  = ( \pc|dataOut [2] & ( (!\pc|dataOut [3] & (!\pc|dataOut [5] $ (\pc|dataOut [6]))) ) ) # ( !\pc|dataOut [2] & ( (!\pc|dataOut [5] & !\pc|dataOut [6]) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(gnd),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [6]),
	.datae(gnd),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~73 .extended_lut = "off";
defparam \instMem|data~73 .lut_mask = 64'hAA00AA00A050A050;
defparam \instMem|data~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N24
cyclonev_lcell_comb \instMem|data~74 (
// Equation(s):
// \instMem|data~74_combout  = ( !\pc|dataOut [7] & ( \instMem|data~73_combout  & ( (!\pc|dataOut [4] & (\instMem|data~0_combout  & (!\pc|dataOut [9] & !\pc|dataOut [8]))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\instMem|data~0_combout ),
	.datac(!\pc|dataOut [9]),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\instMem|data~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~74 .extended_lut = "off";
defparam \instMem|data~74 .lut_mask = 64'h0000000020000000;
defparam \instMem|data~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N18
cyclonev_lcell_comb \instMem|data~72 (
// Equation(s):
// \instMem|data~72_combout  = ( \pc|dataOut [9] & ( \pc|dataOut [5] & ( (!\pc|dataOut [7] & ((!\pc|dataOut [3] & (\pc|dataOut [6] & \pc|dataOut [4])) # (\pc|dataOut [3] & ((!\pc|dataOut [4]))))) # (\pc|dataOut [7] & (\pc|dataOut [6])) ) ) ) # ( !\pc|dataOut 
// [9] & ( \pc|dataOut [5] & ( (!\pc|dataOut [6] & (((!\pc|dataOut [3]) # (\pc|dataOut [4])) # (\pc|dataOut [7]))) ) ) ) # ( \pc|dataOut [9] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [7] & (((\pc|dataOut [4])) # (\pc|dataOut [6]))) # (\pc|dataOut [7] & 
// (\pc|dataOut [6] & (\pc|dataOut [3]))) ) ) ) # ( !\pc|dataOut [9] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [7] & (!\pc|dataOut [6] & ((!\pc|dataOut [3]) # (\pc|dataOut [4])))) # (\pc|dataOut [7] & ((!\pc|dataOut [6] & (!\pc|dataOut [3] & \pc|dataOut [4])) # 
// (\pc|dataOut [6] & (\pc|dataOut [3] & !\pc|dataOut [4])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [9]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~72 .extended_lut = "off";
defparam \instMem|data~72 .lut_mask = 64'h81C823ABC4CC1B31;
defparam \instMem|data~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N48
cyclonev_lcell_comb \instMem|data~70 (
// Equation(s):
// \instMem|data~70_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [5] & ( (!\pc|dataOut [7]) # (\pc|dataOut [6]) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [5] & ( (\pc|dataOut [7]) # (\pc|dataOut [6]) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [5] & ( 
// (!\pc|dataOut [6] & !\pc|dataOut [7]) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [5] & ( !\pc|dataOut [6] ) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [6]),
	.datac(gnd),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~70 .extended_lut = "off";
defparam \instMem|data~70 .lut_mask = 64'hCCCCCC0033FFFF33;
defparam \instMem|data~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N36
cyclonev_lcell_comb \instMem|data~71 (
// Equation(s):
// \instMem|data~71_combout  = ( \pc|dataOut [9] & ( \pc|dataOut [5] & ( (!\pc|dataOut [7] & (!\pc|dataOut [3] $ (((!\pc|dataOut [6]) # (!\pc|dataOut [4]))))) # (\pc|dataOut [7] & (((\pc|dataOut [6])))) ) ) ) # ( !\pc|dataOut [9] & ( \pc|dataOut [5] & ( 
// (!\pc|dataOut [4] & (!\pc|dataOut [6] & ((!\pc|dataOut [7]) # (\pc|dataOut [3])))) # (\pc|dataOut [4] & (!\pc|dataOut [7] $ (((!\pc|dataOut [3] & !\pc|dataOut [6]))))) ) ) ) # ( \pc|dataOut [9] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [3] & (\pc|dataOut [7] 
// & (!\pc|dataOut [6] $ (\pc|dataOut [4])))) # (\pc|dataOut [3] & ((!\pc|dataOut [7] & ((\pc|dataOut [4]))) # (\pc|dataOut [7] & (\pc|dataOut [6] & !\pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [9] & ( !\pc|dataOut [5] & ( (\pc|dataOut [7] & ((!\pc|dataOut 
// [4] & (\pc|dataOut [3])) # (\pc|dataOut [4] & ((!\pc|dataOut [6]))))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [9]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~71 .extended_lut = "off";
defparam \instMem|data~71 .lut_mask = 64'h050C0952C4785363;
defparam \instMem|data~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N0
cyclonev_lcell_comb \instMem|data~138 (
// Equation(s):
// \instMem|data~138_combout  = ( !\pc|dataOut [2] & ( (((\instMem|data~71_combout  & (!\pc|dataOut [8])))) ) ) # ( \pc|dataOut [2] & ( (!\pc|dataOut [8] & ((((\instMem|data~72_combout ))))) # (\pc|dataOut [8] & (!\pc|dataOut [9] & ((!\pc|dataOut [3]) # 
// ((!\instMem|data~70_combout ))))) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\pc|dataOut [3]),
	.datac(!\instMem|data~72_combout ),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\instMem|data~70_combout ),
	.datag(!\instMem|data~71_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~138 .extended_lut = "on";
defparam \instMem|data~138 .lut_mask = 64'h0F000FAA0F000F88;
defparam \instMem|data~138 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N48
cyclonev_lcell_comb \instMem|data~111 (
// Equation(s):
// \instMem|data~111_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [7] & ( (!\pc|dataOut [3] & (!\pc|dataOut [9] & ((\pc|dataOut [5]) # (\pc|dataOut [4])))) # (\pc|dataOut [3] & (!\pc|dataOut [5] $ (((!\pc|dataOut [9]) # (\pc|dataOut [4]))))) ) ) ) # ( 
// !\pc|dataOut [6] & ( \pc|dataOut [7] & ( (!\pc|dataOut [9] & ((!\pc|dataOut [3] & ((!\pc|dataOut [5]))) # (\pc|dataOut [3] & (\pc|dataOut [4] & \pc|dataOut [5])))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [3] & (\pc|dataOut [9] & 
// (\pc|dataOut [4] & !\pc|dataOut [5]))) # (\pc|dataOut [3] & (!\pc|dataOut [4] & (!\pc|dataOut [9] $ (!\pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [3] & (!\pc|dataOut [4] $ (((\pc|dataOut [5]) # (\pc|dataOut 
// [9]))))) # (\pc|dataOut [3] & (!\pc|dataOut [9] & (!\pc|dataOut [4] & \pc|dataOut [5]))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~111 .extended_lut = "off";
defparam \instMem|data~111 .lut_mask = 64'h824A1240880418CD;
defparam \instMem|data~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N18
cyclonev_lcell_comb \instMem|data~112 (
// Equation(s):
// \instMem|data~112_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [5] & ( (!\pc|dataOut [4] & (((\pc|dataOut [9])))) # (\pc|dataOut [4] & (\pc|dataOut [7] & ((!\pc|dataOut [6]) # (\pc|dataOut [9])))) ) ) ) # ( !\pc|dataOut [2] & ( \pc|dataOut [5] & ( 
// (!\pc|dataOut [7] & !\pc|dataOut [9]) ) ) ) # ( \pc|dataOut [2] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [4] & (((\pc|dataOut [9])))) # (\pc|dataOut [4] & (\pc|dataOut [7] & ((!\pc|dataOut [6]) # (\pc|dataOut [9])))) ) ) ) # ( !\pc|dataOut [2] & ( 
// !\pc|dataOut [5] & ( (!\pc|dataOut [9] & (((!\pc|dataOut [7])) # (\pc|dataOut [6]))) # (\pc|dataOut [9] & (((\pc|dataOut [4])))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [9]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~112 .extended_lut = "off";
defparam \instMem|data~112 .lut_mask = 64'hF53302CFF00002CF;
defparam \instMem|data~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N42
cyclonev_lcell_comb \instMem|data~36 (
// Equation(s):
// \instMem|data~36_combout  = ( \instMem|data~111_combout  & ( \instMem|data~112_combout  & ( (!\pc|dataOut [2] & (!\pc|dataOut [9] & (\pc|dataOut [3] & \pc|dataOut [8]))) ) ) ) # ( !\instMem|data~111_combout  & ( \instMem|data~112_combout  & ( 
// (!\pc|dataOut [2] & (!\pc|dataOut [9] & (\pc|dataOut [3] & \pc|dataOut [8]))) ) ) ) # ( \instMem|data~111_combout  & ( !\instMem|data~112_combout  & ( (!\pc|dataOut [8]) # ((!\pc|dataOut [2] & (!\pc|dataOut [9] & \pc|dataOut [3]))) ) ) ) # ( 
// !\instMem|data~111_combout  & ( !\instMem|data~112_combout  & ( (!\pc|dataOut [2] & (!\pc|dataOut [9] & (\pc|dataOut [3] & \pc|dataOut [8]))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [8]),
	.datae(!\instMem|data~111_combout ),
	.dataf(!\instMem|data~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~36 .extended_lut = "off";
defparam \instMem|data~36 .lut_mask = 64'h0008FF0800080008;
defparam \instMem|data~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N54
cyclonev_lcell_comb \instMem|data~24 (
// Equation(s):
// \instMem|data~24_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [2] & ( (!\pc|dataOut [6] & (!\pc|dataOut [7] & (\pc|dataOut [4] & !\pc|dataOut [8]))) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [2] & ( (!\pc|dataOut [6] & (!\pc|dataOut [7] & (\pc|dataOut 
// [4] & !\pc|dataOut [8]))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [2] & ( ((\pc|dataOut [4] & ((!\pc|dataOut [6]) # (!\pc|dataOut [7])))) # (\pc|dataOut [8]) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [2] & ( ((\pc|dataOut [7] & (!\pc|dataOut [6] $ 
// (!\pc|dataOut [4])))) # (\pc|dataOut [8]) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~24 .extended_lut = "off";
defparam \instMem|data~24 .lut_mask = 64'h12FF0EFF08000800;
defparam \instMem|data~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N42
cyclonev_lcell_comb \instMem|data~22 (
// Equation(s):
// \instMem|data~22_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [4] & ( (!\pc|dataOut [8] & (!\pc|dataOut [7] & (\pc|dataOut [6] & !\pc|dataOut [2]))) # (\pc|dataOut [8] & (((\pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [4] & ( 
// (\pc|dataOut [2] & ((!\pc|dataOut [6]) # (\pc|dataOut [8]))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [4] & ( (\pc|dataOut [2] & (((\pc|dataOut [7] & !\pc|dataOut [6])) # (\pc|dataOut [8]))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [4] & ( 
// (\pc|dataOut [8] & \pc|dataOut [2]) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~22 .extended_lut = "off";
defparam \instMem|data~22 .lut_mask = 64'h0033007300F30833;
defparam \instMem|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N0
cyclonev_lcell_comb \instMem|data~25 (
// Equation(s):
// \instMem|data~25_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [2] & ( (\pc|dataOut [6] & (!\pc|dataOut [8] & ((\pc|dataOut [7]) # (\pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [2] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [7] & 
// ((!\pc|dataOut [6]) # (\pc|dataOut [4]))) # (\pc|dataOut [7] & ((\pc|dataOut [6]))))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [7] & (!\pc|dataOut [8] & ((!\pc|dataOut [4]) # (\pc|dataOut [6])))) ) ) ) # ( !\pc|dataOut [5] & ( 
// !\pc|dataOut [2] & ( (!\pc|dataOut [7] & (!\pc|dataOut [8] & ((\pc|dataOut [6]) # (\pc|dataOut [4])))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~25 .extended_lut = "off";
defparam \instMem|data~25 .lut_mask = 64'h4C008C00C7000700;
defparam \instMem|data~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N48
cyclonev_lcell_comb \instMem|data~23 (
// Equation(s):
// \instMem|data~23_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [2] & ( (\pc|dataOut [6] & (!\pc|dataOut [8] & (!\pc|dataOut [4] & \pc|dataOut [7]))) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [2] & ( (!\pc|dataOut [8] & (!\pc|dataOut [4] & !\pc|dataOut 
// [7])) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [2] & ( (\pc|dataOut [6] & (!\pc|dataOut [8] & \pc|dataOut [7])) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [8] & (\pc|dataOut [7] & (!\pc|dataOut [6] $ (\pc|dataOut [4])))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~23 .extended_lut = "off";
defparam \instMem|data~23 .lut_mask = 64'h00840044C0000040;
defparam \instMem|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N6
cyclonev_lcell_comb \instMem|data~26 (
// Equation(s):
// \instMem|data~26_combout  = ( \instMem|data~25_combout  & ( \instMem|data~23_combout  & ( ((!\pc|dataOut [3] & ((\instMem|data~22_combout ))) # (\pc|dataOut [3] & (\instMem|data~24_combout ))) # (\pc|dataOut [9]) ) ) ) # ( !\instMem|data~25_combout  & ( 
// \instMem|data~23_combout  & ( (!\pc|dataOut [9] & ((!\pc|dataOut [3] & ((\instMem|data~22_combout ))) # (\pc|dataOut [3] & (\instMem|data~24_combout )))) # (\pc|dataOut [9] & (!\pc|dataOut [3])) ) ) ) # ( \instMem|data~25_combout  & ( 
// !\instMem|data~23_combout  & ( (!\pc|dataOut [9] & ((!\pc|dataOut [3] & ((\instMem|data~22_combout ))) # (\pc|dataOut [3] & (\instMem|data~24_combout )))) # (\pc|dataOut [9] & (\pc|dataOut [3])) ) ) ) # ( !\instMem|data~25_combout  & ( 
// !\instMem|data~23_combout  & ( (!\pc|dataOut [9] & ((!\pc|dataOut [3] & ((\instMem|data~22_combout ))) # (\pc|dataOut [3] & (\instMem|data~24_combout )))) ) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\pc|dataOut [3]),
	.datac(!\instMem|data~24_combout ),
	.datad(!\instMem|data~22_combout ),
	.datae(!\instMem|data~25_combout ),
	.dataf(!\instMem|data~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~26 .extended_lut = "off";
defparam \instMem|data~26 .lut_mask = 64'h028A139B46CE57DF;
defparam \instMem|data~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N30
cyclonev_lcell_comb \controller|WideOr1~1 (
// Equation(s):
// \controller|WideOr1~1_combout  = ( \instMem|data~26_combout  & ( (\instMem|data~35_combout  & (!\instMem|data~30_combout  & !\instMem|data~0_combout )) ) ) # ( !\instMem|data~26_combout  & ( (\instMem|data~35_combout  & (!\instMem|data~30_combout  & 
// ((!\instMem|data~36_combout ) # (!\instMem|data~0_combout )))) ) )

	.dataa(!\instMem|data~35_combout ),
	.datab(!\instMem|data~30_combout ),
	.datac(!\instMem|data~36_combout ),
	.datad(!\instMem|data~0_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr1~1 .extended_lut = "off";
defparam \controller|WideOr1~1 .lut_mask = 64'h4440444044004400;
defparam \controller|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N42
cyclonev_lcell_comb \instMem|data~110 (
// Equation(s):
// \instMem|data~110_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [4] & ( (!\pc|dataOut [8] & (!\pc|dataOut [2] $ (((!\pc|dataOut [9] & !\pc|dataOut [7]))))) # (\pc|dataOut [8] & (!\pc|dataOut [9] & ((!\pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [5] & ( 
// \pc|dataOut [4] & ( (!\pc|dataOut [8] & (((!\pc|dataOut [7]) # (!\pc|dataOut [2])))) # (\pc|dataOut [8] & (!\pc|dataOut [9] & ((!\pc|dataOut [2])))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [9] & ((\pc|dataOut 
// [2]) # (\pc|dataOut [7]))) # (\pc|dataOut [9] & ((!\pc|dataOut [2]))))) # (\pc|dataOut [8] & (!\pc|dataOut [9] & ((!\pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [9]) # (!\pc|dataOut [2]))) # 
// (\pc|dataOut [8] & (!\pc|dataOut [9] & !\pc|dataOut [2])) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~110 .extended_lut = "off";
defparam \instMem|data~110 .lut_mask = 64'hEE886E88EEA06E80;
defparam \instMem|data~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N24
cyclonev_lcell_comb \instMem|data~109 (
// Equation(s):
// \instMem|data~109_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [4] & ( (!\pc|dataOut [7] & ((!\pc|dataOut [8] & (!\pc|dataOut [6] & !\pc|dataOut [3])) # (\pc|dataOut [8] & (\pc|dataOut [6] & \pc|dataOut [3])))) # (\pc|dataOut [7] & (((\pc|dataOut [3])))) 
// ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [4] & ( (!\pc|dataOut [8] & (\pc|dataOut [7] & (!\pc|dataOut [6] & !\pc|dataOut [3]))) # (\pc|dataOut [8] & (\pc|dataOut [3] & (!\pc|dataOut [7] $ (\pc|dataOut [6])))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut 
// [4] & ( (!\pc|dataOut [7] & ((!\pc|dataOut [8] & (\pc|dataOut [6])) # (\pc|dataOut [8] & (!\pc|dataOut [6] & \pc|dataOut [3])))) # (\pc|dataOut [7] & (((\pc|dataOut [6] & \pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [4] & ( (\pc|dataOut 
// [3] & ((!\pc|dataOut [7] & ((!\pc|dataOut [6]) # (\pc|dataOut [8]))) # (\pc|dataOut [7] & (\pc|dataOut [8] & !\pc|dataOut [6])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~109 .extended_lut = "off";
defparam \instMem|data~109 .lut_mask = 64'h00B2082D40218057;
defparam \instMem|data~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N36
cyclonev_lcell_comb \instMem|data~153 (
// Equation(s):
// \instMem|data~153_combout  = ( !\pc|dataOut [3] & ( ((\instMem|data~110_combout  & ((!\pc|dataOut [9] & ((\instMem|data~109_combout ))) # (\pc|dataOut [9] & (\pc|dataOut [2]))))) ) ) # ( \pc|dataOut [3] & ( (\instMem|data~110_combout  & ((!\pc|dataOut [9] 
// & (((\instMem|data~109_combout )))) # (\pc|dataOut [9] & (\pc|dataOut [6] & (!\pc|dataOut [4] $ (\instMem|data~109_combout )))))) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [4]),
	.datad(!\instMem|data~110_combout ),
	.datae(!\pc|dataOut [3]),
	.dataf(!\instMem|data~109_combout ),
	.datag(!\pc|dataOut [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~153 .extended_lut = "on";
defparam \instMem|data~153 .lut_mask = 64'h0003001000CF00CD;
defparam \instMem|data~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N18
cyclonev_lcell_comb \instMem|data~40 (
// Equation(s):
// \instMem|data~40_combout  = ( \instMem|data~153_combout  & ( \instMem|data~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~0_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~40 .extended_lut = "off";
defparam \instMem|data~40 .lut_mask = 64'h0000000000FF00FF;
defparam \instMem|data~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N39
cyclonev_lcell_comb \instMem|data~38 (
// Equation(s):
// \instMem|data~38_combout  = ( \instMem|data~11_combout  & ( (\instMem|data~6_combout  & !\pc|dataOut [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~6_combout ),
	.datad(!\pc|dataOut [12]),
	.datae(gnd),
	.dataf(!\instMem|data~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~38 .extended_lut = "off";
defparam \instMem|data~38 .lut_mask = 64'h000000000F000F00;
defparam \instMem|data~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N54
cyclonev_lcell_comb \instMem|data~14 (
// Equation(s):
// \instMem|data~14_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [8] & ( (!\pc|dataOut [2] & ((!\pc|dataOut [3]) # (!\pc|dataOut [7] $ (!\pc|dataOut [6])))) # (\pc|dataOut [2] & (((\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [8] & ( 
// (!\pc|dataOut [2] & ((!\pc|dataOut [3]) # ((\pc|dataOut [7] & \pc|dataOut [6])))) # (\pc|dataOut [2] & (((\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [7] & (\pc|dataOut [2] & (!\pc|dataOut [3] & \pc|dataOut [6]))) 
// # (\pc|dataOut [7] & (!\pc|dataOut [6] & ((!\pc|dataOut [3]) # (\pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [2] & ((!\pc|dataOut [7]) # ((\pc|dataOut [6])))) # (\pc|dataOut [2] & (\pc|dataOut [6] & ((!\pc|dataOut 
// [7]) # (!\pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~14 .extended_lut = "off";
defparam \instMem|data~14 .lut_mask = 64'h88FE3140A5A7A7AD;
defparam \instMem|data~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N24
cyclonev_lcell_comb \instMem|data~13 (
// Equation(s):
// \instMem|data~13_combout  = ( \pc|dataOut [2] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [7] & (((\pc|dataOut [3] & \pc|dataOut [6])) # (\pc|dataOut [5]))) ) ) ) # ( !\pc|dataOut [2] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [5] & ((!\pc|dataOut [6] & 
// ((!\pc|dataOut [7]))) # (\pc|dataOut [6] & (!\pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~13 .extended_lut = "off";
defparam \instMem|data~13 .lut_mask = 64'hE0201F0000000000;
defparam \instMem|data~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N6
cyclonev_lcell_comb \instMem|data~12 (
// Equation(s):
// \instMem|data~12_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [3] & ( (\pc|dataOut [5] & (\pc|dataOut [6] & !\pc|dataOut [8])) ) ) ) # ( !\pc|dataOut [2] & ( \pc|dataOut [3] & ( (!\pc|dataOut [5] & ((!\pc|dataOut [6] & (\pc|dataOut [8] & !\pc|dataOut 
// [7])) # (\pc|dataOut [6] & (!\pc|dataOut [8] & \pc|dataOut [7])))) # (\pc|dataOut [5] & (\pc|dataOut [6] & (!\pc|dataOut [8] $ (\pc|dataOut [7])))) ) ) ) # ( \pc|dataOut [2] & ( !\pc|dataOut [3] & ( ((!\pc|dataOut [6] & (!\pc|dataOut [5] $ (\pc|dataOut 
// [7])))) # (\pc|dataOut [8]) ) ) ) # ( !\pc|dataOut [2] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [5] & ((\pc|dataOut [7]) # (\pc|dataOut [6]))) # (\pc|dataOut [5] & (\pc|dataOut [6] & \pc|dataOut [7])))) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~12 .extended_lut = "off";
defparam \instMem|data~12 .lut_mask = 64'h20B08F4F18211010;
defparam \instMem|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N0
cyclonev_lcell_comb \instMem|data~15 (
// Equation(s):
// \instMem|data~15_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [5] & ( (!\pc|dataOut [8] & (!\pc|dataOut [3] & ((!\pc|dataOut [7]) # (\pc|dataOut [6])))) ) ) ) # ( !\pc|dataOut [2] & ( \pc|dataOut [5] & ( (!\pc|dataOut [8] & (!\pc|dataOut [3] & 
// !\pc|dataOut [7])) ) ) ) # ( !\pc|dataOut [2] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [8] & (\pc|dataOut [6] & (\pc|dataOut [3] & \pc|dataOut [7]))) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~15 .extended_lut = "off";
defparam \instMem|data~15 .lut_mask = 64'h00020000A000A020;
defparam \instMem|data~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N30
cyclonev_lcell_comb \instMem|data~16 (
// Equation(s):
// \instMem|data~16_combout  = ( \instMem|data~12_combout  & ( \instMem|data~15_combout  & ( (!\pc|dataOut [4] & (\pc|dataOut [9] & ((\instMem|data~13_combout )))) # (\pc|dataOut [4] & (((\instMem|data~14_combout )) # (\pc|dataOut [9]))) ) ) ) # ( 
// !\instMem|data~12_combout  & ( \instMem|data~15_combout  & ( (!\pc|dataOut [4] & ((!\pc|dataOut [9]) # ((\instMem|data~13_combout )))) # (\pc|dataOut [4] & (((\instMem|data~14_combout )) # (\pc|dataOut [9]))) ) ) ) # ( \instMem|data~12_combout  & ( 
// !\instMem|data~15_combout  & ( (!\pc|dataOut [4] & (\pc|dataOut [9] & ((\instMem|data~13_combout )))) # (\pc|dataOut [4] & (!\pc|dataOut [9] & (\instMem|data~14_combout ))) ) ) ) # ( !\instMem|data~12_combout  & ( !\instMem|data~15_combout  & ( 
// (!\pc|dataOut [4] & ((!\pc|dataOut [9]) # ((\instMem|data~13_combout )))) # (\pc|dataOut [4] & (!\pc|dataOut [9] & (\instMem|data~14_combout ))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [9]),
	.datac(!\instMem|data~14_combout ),
	.datad(!\instMem|data~13_combout ),
	.datae(!\instMem|data~12_combout ),
	.dataf(!\instMem|data~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~16 .extended_lut = "off";
defparam \instMem|data~16 .lut_mask = 64'h8CAE04269DBF1537;
defparam \instMem|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N18
cyclonev_lcell_comb \instMem|data~37 (
// Equation(s):
// \instMem|data~37_combout  = ( \instMem|data~16_combout  & ( (!\pc|dataOut [12] & \instMem|data~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [12]),
	.datad(!\instMem|data~6_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~37 .extended_lut = "off";
defparam \instMem|data~37 .lut_mask = 64'h0000000000F000F0;
defparam \instMem|data~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N54
cyclonev_lcell_comb \instMem|data~20 (
// Equation(s):
// \instMem|data~20_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [7] & ( (!\pc|dataOut [8] & (!\pc|dataOut [3] & (\pc|dataOut [6] & \pc|dataOut [4]))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [3]) # (!\pc|dataOut 
// [4]))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [8] & (\pc|dataOut [3] & (\pc|dataOut [6] & !\pc|dataOut [4]))) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~20 .extended_lut = "off";
defparam \instMem|data~20 .lut_mask = 64'h0200AA8800000008;
defparam \instMem|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N0
cyclonev_lcell_comb \instMem|data~18 (
// Equation(s):
// \instMem|data~18_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [5] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [3] & (!\pc|dataOut [7] & \pc|dataOut [4])) # (\pc|dataOut [3] & (\pc|dataOut [7] & !\pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut 
// [5] & ( (!\pc|dataOut [8] & (!\pc|dataOut [3] & (!\pc|dataOut [7] & \pc|dataOut [4]))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [3] & ((!\pc|dataOut [4]))) # (\pc|dataOut [3] & (\pc|dataOut [7] & \pc|dataOut 
// [4])))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [8] & (!\pc|dataOut [7] & ((!\pc|dataOut [3]) # (!\pc|dataOut [4])))) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~18 .extended_lut = "off";
defparam \instMem|data~18 .lut_mask = 64'hA080880200800280;
defparam \instMem|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N6
cyclonev_lcell_comb \instMem|data~17 (
// Equation(s):
// \instMem|data~17_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [5] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [4] $ (!\pc|dataOut [7])) # (\pc|dataOut [3]))) # (\pc|dataOut [8] & (!\pc|dataOut [4] & (\pc|dataOut [3] & \pc|dataOut [7]))) ) ) ) # ( !\pc|dataOut 
// [6] & ( \pc|dataOut [5] & ( (\pc|dataOut [3] & (!\pc|dataOut [7] & (!\pc|dataOut [4] $ (!\pc|dataOut [8])))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [4] & (!\pc|dataOut [8] $ (((\pc|dataOut [3] & !\pc|dataOut [7]))))) # 
// (\pc|dataOut [4] & (!\pc|dataOut [8] & (\pc|dataOut [3] & \pc|dataOut [7]))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [4] & (\pc|dataOut [8] & (\pc|dataOut [3]))) # (\pc|dataOut [4] & (!\pc|dataOut [8] & ((\pc|dataOut [7])))) ) ) 
// )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~17 .extended_lut = "off";
defparam \instMem|data~17 .lut_mask = 64'h0246828C06004C8E;
defparam \instMem|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N30
cyclonev_lcell_comb \instMem|data~19 (
// Equation(s):
// \instMem|data~19_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [4] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [5] & (\pc|dataOut [3] & \pc|dataOut [7])) # (\pc|dataOut [5] & ((\pc|dataOut [7]) # (\pc|dataOut [3]))))) # (\pc|dataOut [8] & (((!\pc|dataOut 
// [3])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [4] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [5]) # ((!\pc|dataOut [7])))) # (\pc|dataOut [8] & (((!\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [8] & (\pc|dataOut 
// [5] & ((\pc|dataOut [7]) # (\pc|dataOut [3])))) # (\pc|dataOut [8] & (((!\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [3] & ((!\pc|dataOut [5] $ (\pc|dataOut [7])) # (\pc|dataOut [8]))) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~19 .extended_lut = "off";
defparam \instMem|data~19 .lut_mask = 64'hB0703474FCB8347C;
defparam \instMem|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N12
cyclonev_lcell_comb \instMem|data~21 (
// Equation(s):
// \instMem|data~21_combout  = ( \instMem|data~17_combout  & ( \instMem|data~19_combout  & ( (\pc|dataOut [9] & ((!\pc|dataOut [2] & ((\instMem|data~18_combout ))) # (\pc|dataOut [2] & (\instMem|data~20_combout )))) ) ) ) # ( !\instMem|data~17_combout  & ( 
// \instMem|data~19_combout  & ( (!\pc|dataOut [2] & ((!\pc|dataOut [9]) # ((\instMem|data~18_combout )))) # (\pc|dataOut [2] & (\pc|dataOut [9] & (\instMem|data~20_combout ))) ) ) ) # ( \instMem|data~17_combout  & ( !\instMem|data~19_combout  & ( 
// (!\pc|dataOut [2] & (\pc|dataOut [9] & ((\instMem|data~18_combout )))) # (\pc|dataOut [2] & ((!\pc|dataOut [9]) # ((\instMem|data~20_combout )))) ) ) ) # ( !\instMem|data~17_combout  & ( !\instMem|data~19_combout  & ( (!\pc|dataOut [9]) # ((!\pc|dataOut 
// [2] & ((\instMem|data~18_combout ))) # (\pc|dataOut [2] & (\instMem|data~20_combout ))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [9]),
	.datac(!\instMem|data~20_combout ),
	.datad(!\instMem|data~18_combout ),
	.datae(!\instMem|data~17_combout ),
	.dataf(!\instMem|data~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~21 .extended_lut = "off";
defparam \instMem|data~21 .lut_mask = 64'hCDEF456789AB0123;
defparam \instMem|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N9
cyclonev_lcell_comb \instMem|data~39 (
// Equation(s):
// \instMem|data~39_combout  = ( \instMem|data~21_combout  & ( \instMem|data~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~0_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~39 .extended_lut = "off";
defparam \instMem|data~39 .lut_mask = 64'h0000000000FF00FF;
defparam \instMem|data~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N6
cyclonev_lcell_comb \controller|WideOr1~0 (
// Equation(s):
// \controller|WideOr1~0_combout  = ( \instMem|data~39_combout  & ( (!\instMem|data~40_combout  & (!\instMem|data~38_combout  $ (\instMem|data~37_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~40_combout ),
	.datac(!\instMem|data~38_combout ),
	.datad(!\instMem|data~37_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr1~0 .extended_lut = "off";
defparam \controller|WideOr1~0 .lut_mask = 64'h00000000C00CC00C;
defparam \controller|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N9
cyclonev_lcell_comb \rs1Mux|out[3]~3 (
// Equation(s):
// \rs1Mux|out[3]~3_combout  = ( \controller|WideOr1~1_combout  & ( \controller|WideOr1~0_combout  & ( (\instMem|data~0_combout  & \instMem|data~138_combout ) ) ) ) # ( !\controller|WideOr1~1_combout  & ( \controller|WideOr1~0_combout  & ( 
// (\instMem|data~0_combout  & \instMem|data~138_combout ) ) ) ) # ( \controller|WideOr1~1_combout  & ( !\controller|WideOr1~0_combout  & ( \instMem|data~74_combout  ) ) ) # ( !\controller|WideOr1~1_combout  & ( !\controller|WideOr1~0_combout  & ( 
// (\instMem|data~0_combout  & \instMem|data~138_combout ) ) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(gnd),
	.datac(!\instMem|data~74_combout ),
	.datad(!\instMem|data~138_combout ),
	.datae(!\controller|WideOr1~1_combout ),
	.dataf(!\controller|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs1Mux|out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs1Mux|out[3]~3 .extended_lut = "off";
defparam \rs1Mux|out[3]~3 .lut_mask = 64'h00550F0F00550055;
defparam \rs1Mux|out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N54
cyclonev_lcell_comb \datamem|key_reg[3]~5 (
// Equation(s):
// \datamem|key_reg[3]~5_combout  = ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|key_reg[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|key_reg[3]~5 .extended_lut = "off";
defparam \datamem|key_reg[3]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \datamem|key_reg[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N36
cyclonev_lcell_comb \instMem|data~33 (
// Equation(s):
// \instMem|data~33_combout  = ( !\pc|dataOut [10] & ( (\pc|dataOut [2] & (!\pc|dataOut [9] & (\pc|dataOut [8] & !\pc|dataOut [11]))) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [11]),
	.datae(gnd),
	.dataf(!\pc|dataOut [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~33 .extended_lut = "off";
defparam \instMem|data~33 .lut_mask = 64'h0400040000000000;
defparam \instMem|data~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N54
cyclonev_lcell_comb \instMem|data~34 (
// Equation(s):
// \instMem|data~34_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [6] & ( (!\pc|dataOut [4] & (((\pc|dataOut [9])))) # (\pc|dataOut [4] & (!\pc|dataOut [7] $ (((!\pc|dataOut [3] & \pc|dataOut [9]))))) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [6] & ( 
// (!\pc|dataOut [9] & (!\pc|dataOut [4] & ((!\pc|dataOut [3]) # (\pc|dataOut [7])))) # (\pc|dataOut [9] & ((!\pc|dataOut [7] & (\pc|dataOut [4])) # (\pc|dataOut [7] & ((!\pc|dataOut [3]))))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [6] & ( (!\pc|dataOut 
// [7] & ((!\pc|dataOut [4] & ((\pc|dataOut [9]))) # (\pc|dataOut [4] & ((!\pc|dataOut [9]) # (\pc|dataOut [3]))))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [9] & (\pc|dataOut [4] & (\pc|dataOut [7] & \pc|dataOut [3]))) # 
// (\pc|dataOut [9] & (!\pc|dataOut [7] $ (((!\pc|dataOut [4] & !\pc|dataOut [3]))))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [9]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~34 .extended_lut = "off";
defparam \instMem|data~34 .lut_mask = 64'h016C448CA27444BE;
defparam \instMem|data~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N12
cyclonev_lcell_comb \instMem|data~31 (
// Equation(s):
// \instMem|data~31_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [6] & ( (\pc|dataOut [9] & (((\pc|dataOut [3] & \pc|dataOut [4])) # (\pc|dataOut [7]))) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [6] & ( (\pc|dataOut [9] & (((!\pc|dataOut [4]) # (\pc|dataOut 
// [7])) # (\pc|dataOut [3]))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & (\pc|dataOut [3] & ((\pc|dataOut [4])))) # (\pc|dataOut [7] & (!\pc|dataOut [9] & (!\pc|dataOut [3] $ (\pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [5] & ( 
// !\pc|dataOut [6] & ( (!\pc|dataOut [3] & (!\pc|dataOut [9] $ ((!\pc|dataOut [4])))) # (\pc|dataOut [3] & ((!\pc|dataOut [9] & ((\pc|dataOut [7]) # (\pc|dataOut [4]))) # (\pc|dataOut [9] & ((!\pc|dataOut [7]))))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~31 .extended_lut = "off";
defparam \instMem|data~31 .lut_mask = 64'h3D6C058431330133;
defparam \instMem|data~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N24
cyclonev_lcell_comb \instMem|data~35 (
// Equation(s):
// \instMem|data~35_combout  = ( \instMem|data~34_combout  & ( \instMem|data~31_combout  & ( (!\pc|dataOut [12] & ((\instMem|data~33_combout ) # (\instMem|data~32_combout ))) ) ) ) # ( !\instMem|data~34_combout  & ( \instMem|data~31_combout  & ( 
// (!\pc|dataOut [12] & (((\instMem|data~32_combout  & \pc|dataOut [2])) # (\instMem|data~33_combout ))) ) ) ) # ( \instMem|data~34_combout  & ( !\instMem|data~31_combout  & ( (!\pc|dataOut [12] & (((\instMem|data~32_combout  & !\pc|dataOut [2])) # 
// (\instMem|data~33_combout ))) ) ) ) # ( !\instMem|data~34_combout  & ( !\instMem|data~31_combout  & ( (\instMem|data~33_combout  & !\pc|dataOut [12]) ) ) )

	.dataa(!\instMem|data~32_combout ),
	.datab(!\pc|dataOut [2]),
	.datac(!\instMem|data~33_combout ),
	.datad(!\pc|dataOut [12]),
	.datae(!\instMem|data~34_combout ),
	.dataf(!\instMem|data~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~35 .extended_lut = "off";
defparam \instMem|data~35 .lut_mask = 64'h0F004F001F005F00;
defparam \instMem|data~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N39
cyclonev_lcell_comb \controller|Decoder0~1 (
// Equation(s):
// \controller|Decoder0~1_combout  = ( \instMem|data~35_combout  & ( (!\instMem|data~30_combout  & ((!\instMem|data~0_combout ) # (!\instMem|data~36_combout ))) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(gnd),
	.datac(!\instMem|data~36_combout ),
	.datad(!\instMem|data~30_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Decoder0~1 .extended_lut = "off";
defparam \controller|Decoder0~1 .lut_mask = 64'h00000000FA00FA00;
defparam \controller|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N39
cyclonev_lcell_comb \instMem|data~27 (
// Equation(s):
// \instMem|data~27_combout  = ( \instMem|data~26_combout  & ( \instMem|data~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~27 .extended_lut = "off";
defparam \instMem|data~27 .lut_mask = 64'h000000000F0F0F0F;
defparam \instMem|data~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N36
cyclonev_lcell_comb \controller|Decoder0~2 (
// Equation(s):
// \controller|Decoder0~2_combout  = ( \instMem|data~27_combout  & ( (\controller|Decoder0~1_combout  & !\controller|Decoder0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\controller|Decoder0~1_combout ),
	.datac(gnd),
	.datad(!\controller|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Decoder0~2 .extended_lut = "off";
defparam \controller|Decoder0~2 .lut_mask = 64'h0000000033003300;
defparam \controller|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N33
cyclonev_lcell_comb \controller|WideOr4~0 (
// Equation(s):
// \controller|WideOr4~0_combout  = ( \instMem|data~30_combout  & ( !\instMem|data~35_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~35_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4~0 .extended_lut = "off";
defparam \controller|WideOr4~0 .lut_mask = 64'h00000000FF00FF00;
defparam \controller|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N30
cyclonev_lcell_comb \controller|WideOr5~0 (
// Equation(s):
// \controller|WideOr5~0_combout  = ( \instMem|data~37_combout  & ( (\instMem|data~39_combout  & \instMem|data~38_combout ) ) ) # ( !\instMem|data~37_combout  & ( (\instMem|data~39_combout  & (!\instMem|data~40_combout  & \instMem|data~38_combout )) ) )

	.dataa(gnd),
	.datab(!\instMem|data~39_combout ),
	.datac(!\instMem|data~40_combout ),
	.datad(!\instMem|data~38_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5~0 .extended_lut = "off";
defparam \controller|WideOr5~0 .lut_mask = 64'h0030003000330033;
defparam \controller|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N57
cyclonev_lcell_comb \controller|WideOr6~0 (
// Equation(s):
// \controller|WideOr6~0_combout  = ( \instMem|data~39_combout  & ( \instMem|data~40_combout  & ( !\instMem|data~37_combout  $ (!\instMem|data~38_combout ) ) ) ) # ( !\instMem|data~39_combout  & ( \instMem|data~40_combout  & ( !\instMem|data~37_combout  $ 
// (\instMem|data~38_combout ) ) ) ) # ( \instMem|data~39_combout  & ( !\instMem|data~40_combout  & ( !\instMem|data~37_combout  $ (\instMem|data~38_combout ) ) ) ) # ( !\instMem|data~39_combout  & ( !\instMem|data~40_combout  & ( !\instMem|data~37_combout  
// $ (!\instMem|data~38_combout ) ) ) )

	.dataa(gnd),
	.datab(!\instMem|data~37_combout ),
	.datac(!\instMem|data~38_combout ),
	.datad(gnd),
	.datae(!\instMem|data~39_combout ),
	.dataf(!\instMem|data~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~0 .extended_lut = "off";
defparam \controller|WideOr6~0 .lut_mask = 64'h3C3CC3C3C3C33C3C;
defparam \controller|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N42
cyclonev_lcell_comb \controller|WideOr5~1 (
// Equation(s):
// \controller|WideOr5~1_combout  = ( \instMem|data~6_combout  & ( \instMem|data~11_combout  & ( (!\pc|dataOut [12] & !\instMem|data~16_combout ) ) ) ) # ( \instMem|data~6_combout  & ( !\instMem|data~11_combout  & ( (!\pc|dataOut [12] & 
// \instMem|data~16_combout ) ) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [12]),
	.datac(!\instMem|data~16_combout ),
	.datad(gnd),
	.datae(!\instMem|data~6_combout ),
	.dataf(!\instMem|data~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5~1 .extended_lut = "off";
defparam \controller|WideOr5~1 .lut_mask = 64'h00000C0C0000C0C0;
defparam \controller|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N24
cyclonev_lcell_comb \controller|WideOr5~2 (
// Equation(s):
// \controller|WideOr5~2_combout  = ( \instMem|data~40_combout  & ( \controller|WideOr5~1_combout  & ( (\instMem|data~27_combout  & !\instMem|data~39_combout ) ) ) ) # ( !\instMem|data~40_combout  & ( \controller|WideOr5~1_combout  & ( 
// (\instMem|data~39_combout  & (((\instMem|data~11_combout  & \instMem|data~6_combout )) # (\instMem|data~27_combout ))) ) ) ) # ( \instMem|data~40_combout  & ( !\controller|WideOr5~1_combout  & ( (\instMem|data~27_combout  & \instMem|data~39_combout ) ) ) 
// ) # ( !\instMem|data~40_combout  & ( !\controller|WideOr5~1_combout  & ( (!\instMem|data~27_combout  & (\instMem|data~11_combout  & (\instMem|data~39_combout  & \instMem|data~6_combout ))) # (\instMem|data~27_combout  & (((!\instMem|data~39_combout )))) ) 
// ) )

	.dataa(!\instMem|data~11_combout ),
	.datab(!\instMem|data~27_combout ),
	.datac(!\instMem|data~39_combout ),
	.datad(!\instMem|data~6_combout ),
	.datae(!\instMem|data~40_combout ),
	.dataf(!\controller|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5~2 .extended_lut = "off";
defparam \controller|WideOr5~2 .lut_mask = 64'h3034030303073030;
defparam \controller|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N18
cyclonev_lcell_comb \controller|WideOr5~3 (
// Equation(s):
// \controller|WideOr5~3_combout  = ( \controller|WideOr6~0_combout  & ( \controller|WideOr5~2_combout  & ( (\controller|WideOr4~0_combout  & (((!\instMem|data~27_combout  & \controller|WideOr5~0_combout )) # (\instMem|data~75_combout ))) ) ) ) # ( 
// !\controller|WideOr6~0_combout  & ( \controller|WideOr5~2_combout  & ( (\controller|WideOr4~0_combout  & (((\controller|WideOr5~0_combout ) # (\instMem|data~27_combout )) # (\instMem|data~75_combout ))) ) ) ) # ( \controller|WideOr6~0_combout  & ( 
// !\controller|WideOr5~2_combout  & ( (!\instMem|data~75_combout  & (!\instMem|data~27_combout  & (\controller|WideOr4~0_combout  & \controller|WideOr5~0_combout ))) ) ) ) # ( !\controller|WideOr6~0_combout  & ( !\controller|WideOr5~2_combout  & ( 
// (!\instMem|data~75_combout  & (\controller|WideOr4~0_combout  & ((\controller|WideOr5~0_combout ) # (\instMem|data~27_combout )))) ) ) )

	.dataa(!\instMem|data~75_combout ),
	.datab(!\instMem|data~27_combout ),
	.datac(!\controller|WideOr4~0_combout ),
	.datad(!\controller|WideOr5~0_combout ),
	.datae(!\controller|WideOr6~0_combout ),
	.dataf(!\controller|WideOr5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5~3 .extended_lut = "off";
defparam \controller|WideOr5~3 .lut_mask = 64'h020A0008070F050D;
defparam \controller|WideOr5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N3
cyclonev_lcell_comb \instMem|data~75 (
// Equation(s):
// \instMem|data~75_combout  = ( \instMem|data~36_combout  & ( \instMem|data~0_combout  ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~75 .extended_lut = "off";
defparam \instMem|data~75 .lut_mask = 64'h0000000055555555;
defparam \instMem|data~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N45
cyclonev_lcell_comb \controller|WideOr4~1 (
// Equation(s):
// \controller|WideOr4~1_combout  = (!\instMem|data~37_combout  & (!\instMem|data~39_combout )) # (\instMem|data~37_combout  & ((!\instMem|data~39_combout  & (!\instMem|data~38_combout )) # (\instMem|data~39_combout  & (\instMem|data~38_combout  & 
// !\instMem|data~75_combout ))))

	.dataa(!\instMem|data~37_combout ),
	.datab(!\instMem|data~39_combout ),
	.datac(!\instMem|data~38_combout ),
	.datad(!\instMem|data~75_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4~1 .extended_lut = "off";
defparam \controller|WideOr4~1 .lut_mask = 64'hC9C8C9C8C9C8C9C8;
defparam \controller|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N48
cyclonev_lcell_comb \controller|WideOr4~2 (
// Equation(s):
// \controller|WideOr4~2_combout  = (\controller|WideOr4~0_combout  & (\controller|WideOr4~1_combout  & (\instMem|data~40_combout  & !\instMem|data~27_combout )))

	.dataa(!\controller|WideOr4~0_combout ),
	.datab(!\controller|WideOr4~1_combout ),
	.datac(!\instMem|data~40_combout ),
	.datad(!\instMem|data~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4~2 .extended_lut = "off";
defparam \controller|WideOr4~2 .lut_mask = 64'h0100010001000100;
defparam \controller|WideOr4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N45
cyclonev_lcell_comb \controller|WideOr6~3 (
// Equation(s):
// \controller|WideOr6~3_combout  = ( \instMem|data~39_combout  & ( (\instMem|data~38_combout  & ((!\instMem|data~40_combout ) # (\instMem|data~37_combout ))) ) ) # ( !\instMem|data~39_combout  & ( (\instMem|data~38_combout  & !\instMem|data~37_combout ) ) )

	.dataa(!\instMem|data~40_combout ),
	.datab(!\instMem|data~38_combout ),
	.datac(gnd),
	.datad(!\instMem|data~37_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~3 .extended_lut = "off";
defparam \controller|WideOr6~3 .lut_mask = 64'h3300330022332233;
defparam \controller|WideOr6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N6
cyclonev_lcell_comb \controller|WideOr6~5 (
// Equation(s):
// \controller|WideOr6~5_combout  = ( \controller|WideOr6~3_combout  & ( \instMem|data~27_combout  & ( (\controller|WideOr6~4_combout  & ((!\instMem|data~35_combout  & (\controller|WideOr6~0_combout )) # (\instMem|data~35_combout  & 
// ((\controller|Decoder0~0_combout ))))) ) ) ) # ( !\controller|WideOr6~3_combout  & ( \instMem|data~27_combout  & ( (\controller|WideOr6~4_combout  & ((!\instMem|data~35_combout  & (\controller|WideOr6~0_combout )) # (\instMem|data~35_combout  & 
// ((\controller|Decoder0~0_combout ))))) ) ) ) # ( \controller|WideOr6~3_combout  & ( !\instMem|data~27_combout  & ( (\controller|WideOr6~4_combout  & \instMem|data~35_combout ) ) ) ) # ( !\controller|WideOr6~3_combout  & ( !\instMem|data~27_combout  & ( 
// \controller|WideOr6~4_combout  ) ) )

	.dataa(!\controller|WideOr6~4_combout ),
	.datab(!\controller|WideOr6~0_combout ),
	.datac(!\controller|Decoder0~0_combout ),
	.datad(!\instMem|data~35_combout ),
	.datae(!\controller|WideOr6~3_combout ),
	.dataf(!\instMem|data~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~5 .extended_lut = "off";
defparam \controller|WideOr6~5 .lut_mask = 64'h5555005511051105;
defparam \controller|WideOr6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N39
cyclonev_lcell_comb \controller|WideOr6~6 (
// Equation(s):
// \controller|WideOr6~6_combout  = ( \instMem|data~16_combout  & ( (\instMem|data~6_combout  & ((!\instMem|data~21_combout ) # ((\instMem|data~153_combout ) # (\pc|dataOut [12])))) ) ) # ( !\instMem|data~16_combout  & ( (\instMem|data~6_combout  & 
// (\instMem|data~21_combout  & (!\pc|dataOut [12] & \instMem|data~153_combout ))) ) )

	.dataa(!\instMem|data~6_combout ),
	.datab(!\instMem|data~21_combout ),
	.datac(!\pc|dataOut [12]),
	.datad(!\instMem|data~153_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~6 .extended_lut = "off";
defparam \controller|WideOr6~6 .lut_mask = 64'h0010001045554555;
defparam \controller|WideOr6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N48
cyclonev_lcell_comb \controller|WideOr6~8 (
// Equation(s):
// \controller|WideOr6~8_combout  = ( \instMem|data~0_combout  & ( \instMem|data~11_combout  & ( !\instMem|data~35_combout  ) ) ) # ( \instMem|data~0_combout  & ( !\instMem|data~11_combout  & ( (!\instMem|data~35_combout  & \instMem|data~26_combout ) ) ) )

	.dataa(!\instMem|data~35_combout ),
	.datab(gnd),
	.datac(!\instMem|data~26_combout ),
	.datad(gnd),
	.datae(!\instMem|data~0_combout ),
	.dataf(!\instMem|data~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~8 .extended_lut = "off";
defparam \controller|WideOr6~8 .lut_mask = 64'h00000A0A0000AAAA;
defparam \controller|WideOr6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N42
cyclonev_lcell_comb \controller|WideOr6~9 (
// Equation(s):
// \controller|WideOr6~9_combout  = ( \controller|WideOr6~8_combout  & ( \instMem|data~38_combout  & ( (!\instMem|data~27_combout  & ((!\controller|WideOr6~6_combout ))) # (\instMem|data~27_combout  & (!\controller|WideOr6~7_combout )) ) ) ) # ( 
// \controller|WideOr6~8_combout  & ( !\instMem|data~38_combout  & ( (!\instMem|data~27_combout ) # (\controller|WideOr6~7_combout ) ) ) )

	.dataa(!\controller|WideOr6~7_combout ),
	.datab(!\controller|WideOr6~6_combout ),
	.datac(!\instMem|data~27_combout ),
	.datad(gnd),
	.datae(!\controller|WideOr6~8_combout ),
	.dataf(!\instMem|data~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~9 .extended_lut = "off";
defparam \controller|WideOr6~9 .lut_mask = 64'h0000F5F50000CACA;
defparam \controller|WideOr6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N15
cyclonev_lcell_comb \controller|WideOr6~1 (
// Equation(s):
// \controller|WideOr6~1_combout  = ( \instMem|data~35_combout  & ( \instMem|data~21_combout  & ( (!\instMem|data~0_combout ) # (!\instMem|data~26_combout ) ) ) ) # ( \instMem|data~35_combout  & ( !\instMem|data~21_combout  ) )

	.dataa(gnd),
	.datab(!\instMem|data~0_combout ),
	.datac(gnd),
	.datad(!\instMem|data~26_combout ),
	.datae(!\instMem|data~35_combout ),
	.dataf(!\instMem|data~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~1 .extended_lut = "off";
defparam \controller|WideOr6~1 .lut_mask = 64'h0000FFFF0000FFCC;
defparam \controller|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N54
cyclonev_lcell_comb \controller|WideOr6~2 (
// Equation(s):
// \controller|WideOr6~2_combout  = ( \instMem|data~39_combout  & ( \instMem|data~38_combout  & ( (\controller|WideOr6~1_combout  & (((!\instMem|data~37_combout ) # (\instMem|data~40_combout )) # (\instMem|data~27_combout ))) ) ) ) # ( 
// !\instMem|data~39_combout  & ( \instMem|data~38_combout  & ( (!\instMem|data~27_combout  & \controller|WideOr6~1_combout ) ) ) ) # ( \instMem|data~39_combout  & ( !\instMem|data~38_combout  & ( (\controller|WideOr6~1_combout  & (((\instMem|data~37_combout 
// ) # (\instMem|data~40_combout )) # (\instMem|data~27_combout ))) ) ) ) # ( !\instMem|data~39_combout  & ( !\instMem|data~38_combout  & ( (\controller|WideOr6~1_combout  & ((!\instMem|data~27_combout ) # ((!\instMem|data~40_combout  & 
// !\instMem|data~37_combout )))) ) ) )

	.dataa(!\instMem|data~27_combout ),
	.datab(!\controller|WideOr6~1_combout ),
	.datac(!\instMem|data~40_combout ),
	.datad(!\instMem|data~37_combout ),
	.datae(!\instMem|data~39_combout ),
	.dataf(!\instMem|data~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~2 .extended_lut = "off";
defparam \controller|WideOr6~2 .lut_mask = 64'h3222133322223313;
defparam \controller|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N51
cyclonev_lcell_comb \controller|WideOr6~10 (
// Equation(s):
// \controller|WideOr6~10_combout  = ( \controller|WideOr6~2_combout  & ( (\instMem|data~75_combout  & ((!\instMem|data~30_combout ) # (!\controller|WideOr6~9_combout ))) ) ) # ( !\controller|WideOr6~2_combout  & ( (!\instMem|data~30_combout ) # 
// ((\instMem|data~75_combout  & !\controller|WideOr6~9_combout )) ) )

	.dataa(!\instMem|data~30_combout ),
	.datab(gnd),
	.datac(!\instMem|data~75_combout ),
	.datad(!\controller|WideOr6~9_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~10 .extended_lut = "off";
defparam \controller|WideOr6~10 .lut_mask = 64'hAFAAAFAA0F0A0F0A;
defparam \controller|WideOr6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N39
cyclonev_lcell_comb \procAlu|Mux8~1 (
// Equation(s):
// \procAlu|Mux8~1_combout  = ( \controller|WideOr6~10_combout  & ( (!\controller|WideOr5~4_combout  & !\controller|WideOr5~3_combout ) ) ) # ( !\controller|WideOr6~10_combout  & ( (!\controller|WideOr5~4_combout  & ((!\controller|WideOr5~3_combout ) # 
// ((!\controller|WideOr4~2_combout  & !\controller|WideOr6~5_combout )))) # (\controller|WideOr5~4_combout  & (((!\controller|WideOr4~2_combout  & !\controller|WideOr6~5_combout )))) ) )

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\controller|WideOr5~3_combout ),
	.datac(!\controller|WideOr4~2_combout ),
	.datad(!\controller|WideOr6~5_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr6~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux8~1 .extended_lut = "off";
defparam \procAlu|Mux8~1 .lut_mask = 64'hF888F88888888888;
defparam \procAlu|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N57
cyclonev_lcell_comb \controller|WideOr7~0 (
// Equation(s):
// \controller|WideOr7~0_combout  = ( \instMem|data~27_combout  & ( !\controller|Decoder0~0_combout  & ( !\instMem|data~75_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~75_combout ),
	.datae(!\instMem|data~27_combout ),
	.dataf(!\controller|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr7~0 .extended_lut = "off";
defparam \controller|WideOr7~0 .lut_mask = 64'h0000FF0000000000;
defparam \controller|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N12
cyclonev_lcell_comb \controller|WideOr7~1 (
// Equation(s):
// \controller|WideOr7~1_combout  = ( \instMem|data~39_combout  & ( (\instMem|data~38_combout  & ((!\instMem|data~40_combout ) # (!\instMem|data~75_combout ))) ) ) # ( !\instMem|data~39_combout  & ( !\instMem|data~38_combout  ) )

	.dataa(gnd),
	.datab(!\instMem|data~38_combout ),
	.datac(!\instMem|data~40_combout ),
	.datad(!\instMem|data~75_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr7~1 .extended_lut = "off";
defparam \controller|WideOr7~1 .lut_mask = 64'hCCCCCCCC33303330;
defparam \controller|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N39
cyclonev_lcell_comb \controller|WideOr7~2 (
// Equation(s):
// \controller|WideOr7~2_combout  = ( \controller|WideOr7~0_combout  & ( \controller|WideOr7~1_combout  & ( ((\instMem|data~37_combout  & (!\instMem|data~27_combout  & \instMem|data~30_combout ))) # (\instMem|data~35_combout ) ) ) ) # ( 
// !\controller|WideOr7~0_combout  & ( \controller|WideOr7~1_combout  & ( (\instMem|data~37_combout  & (!\instMem|data~27_combout  & (!\instMem|data~35_combout  & \instMem|data~30_combout ))) ) ) ) # ( \controller|WideOr7~0_combout  & ( 
// !\controller|WideOr7~1_combout  & ( \instMem|data~35_combout  ) ) )

	.dataa(!\instMem|data~37_combout ),
	.datab(!\instMem|data~27_combout ),
	.datac(!\instMem|data~35_combout ),
	.datad(!\instMem|data~30_combout ),
	.datae(!\controller|WideOr7~0_combout ),
	.dataf(!\controller|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr7~2 .extended_lut = "off";
defparam \controller|WideOr7~2 .lut_mask = 64'h00000F0F00400F4F;
defparam \controller|WideOr7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N18
cyclonev_lcell_comb \controller|WideOr5~4 (
// Equation(s):
// \controller|WideOr5~4_combout  = ( \controller|Decoder0~0_combout  & ( \controller|WideOr6~2_combout  & ( (!\instMem|data~30_combout  & !\instMem|data~75_combout ) ) ) ) # ( !\controller|Decoder0~0_combout  & ( \controller|WideOr6~2_combout  & ( 
// (!\instMem|data~75_combout  & ((!\instMem|data~30_combout ) # ((\instMem|data~35_combout  & \instMem|data~27_combout )))) ) ) ) # ( !\controller|Decoder0~0_combout  & ( !\controller|WideOr6~2_combout  & ( (\instMem|data~35_combout  & 
// (\instMem|data~30_combout  & (\instMem|data~27_combout  & !\instMem|data~75_combout ))) ) ) )

	.dataa(!\instMem|data~35_combout ),
	.datab(!\instMem|data~30_combout ),
	.datac(!\instMem|data~27_combout ),
	.datad(!\instMem|data~75_combout ),
	.datae(!\controller|Decoder0~0_combout ),
	.dataf(!\controller|WideOr6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5~4 .extended_lut = "off";
defparam \controller|WideOr5~4 .lut_mask = 64'h01000000CD00CC00;
defparam \controller|WideOr5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N6
cyclonev_lcell_comb \procAlu|Mux8~0 (
// Equation(s):
// \procAlu|Mux8~0_combout  = ( !\controller|WideOr6~5_combout  & ( \controller|WideOr5~4_combout  & ( (!\controller|WideOr6~10_combout  & (\controller|WideOr7~2_combout  & \controller|WideOr4~2_combout )) ) ) ) # ( \controller|WideOr6~5_combout  & ( 
// !\controller|WideOr5~4_combout  & ( !\controller|WideOr5~3_combout  ) ) ) # ( !\controller|WideOr6~5_combout  & ( !\controller|WideOr5~4_combout  & ( (!\controller|WideOr5~3_combout ) # ((!\controller|WideOr6~10_combout  & (\controller|WideOr7~2_combout  
// & \controller|WideOr4~2_combout ))) ) ) )

	.dataa(!\controller|WideOr6~10_combout ),
	.datab(!\controller|WideOr5~3_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\controller|WideOr4~2_combout ),
	.datae(!\controller|WideOr6~5_combout ),
	.dataf(!\controller|WideOr5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux8~0 .extended_lut = "off";
defparam \procAlu|Mux8~0 .lut_mask = 64'hCCCECCCC000A0000;
defparam \procAlu|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N18
cyclonev_lcell_comb \controller|WideOr2~0 (
// Equation(s):
// \controller|WideOr2~0_combout  = ( \instMem|data~38_combout  & ( (!\instMem|data~39_combout  & (!\instMem|data~37_combout  & !\instMem|data~40_combout )) # (\instMem|data~39_combout  & ((\instMem|data~40_combout ))) ) ) # ( !\instMem|data~38_combout  & ( 
// !\instMem|data~40_combout  $ (((!\instMem|data~37_combout ) # (\instMem|data~39_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~39_combout ),
	.datac(!\instMem|data~37_combout ),
	.datad(!\instMem|data~40_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr2~0 .extended_lut = "off";
defparam \controller|WideOr2~0 .lut_mask = 64'h0CF30CF3C033C033;
defparam \controller|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N30
cyclonev_lcell_comb \controller|WideOr2~1 (
// Equation(s):
// \controller|WideOr2~1_combout  = ( \controller|WideOr2~0_combout  & ( (\instMem|data~35_combout  & (!\instMem|data~75_combout  & (!\instMem|data~30_combout  & !\instMem|data~27_combout ))) ) )

	.dataa(!\instMem|data~35_combout ),
	.datab(!\instMem|data~75_combout ),
	.datac(!\instMem|data~30_combout ),
	.datad(!\instMem|data~27_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr2~1 .extended_lut = "off";
defparam \controller|WideOr2~1 .lut_mask = 64'h0000000040004000;
defparam \controller|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N45
cyclonev_lcell_comb \controller|WideOr6~11 (
// Equation(s):
// \controller|WideOr6~11_combout  = ( \controller|WideOr6~2_combout  & ( (!\controller|WideOr6~5_combout  & ((!\instMem|data~75_combout ) # ((\instMem|data~30_combout  & \controller|WideOr6~9_combout )))) ) ) # ( !\controller|WideOr6~2_combout  & ( 
// (\instMem|data~30_combout  & (!\controller|WideOr6~5_combout  & ((!\instMem|data~75_combout ) # (\controller|WideOr6~9_combout )))) ) )

	.dataa(!\instMem|data~30_combout ),
	.datab(!\instMem|data~75_combout ),
	.datac(!\controller|WideOr6~9_combout ),
	.datad(!\controller|WideOr6~5_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~11 .extended_lut = "off";
defparam \controller|WideOr6~11 .lut_mask = 64'h45004500CD00CD00;
defparam \controller|WideOr6~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N42
cyclonev_lcell_comb \controller|WideOr13~0 (
// Equation(s):
// \controller|WideOr13~0_combout  = ( \instMem|data~30_combout  & ( \controller|WideOr6~0_combout  & ( (!\instMem|data~27_combout  & (!\instMem|data~75_combout  & (\instMem|data~35_combout  & !\controller|Decoder0~0_combout ))) ) ) ) # ( 
// \instMem|data~30_combout  & ( !\controller|WideOr6~0_combout  & ( (!\instMem|data~27_combout  & (!\instMem|data~75_combout  & (\instMem|data~35_combout  & !\controller|Decoder0~0_combout ))) # (\instMem|data~27_combout  & (((!\instMem|data~35_combout )))) 
// ) ) )

	.dataa(!\instMem|data~27_combout ),
	.datab(!\instMem|data~75_combout ),
	.datac(!\instMem|data~35_combout ),
	.datad(!\controller|Decoder0~0_combout ),
	.datae(!\instMem|data~30_combout ),
	.dataf(!\controller|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr13~0 .extended_lut = "off";
defparam \controller|WideOr13~0 .lut_mask = 64'h0000585000000800;
defparam \controller|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N0
cyclonev_lcell_comb \SW2|Add0~1 (
// Equation(s):
// \SW2|Add0~1_sumout  = SUM(( \SW2|cnt [0] ) + ( VCC ) + ( !VCC ))
// \SW2|Add0~2  = CARRY(( \SW2|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~1_sumout ),
	.cout(\SW2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~1 .extended_lut = "off";
defparam \SW2|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \SW2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N12
cyclonev_lcell_comb \SW2|gate_0~feeder (
// Equation(s):
// \SW2|gate_0~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW2|gate_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW2|gate_0~feeder .extended_lut = "off";
defparam \SW2|gate_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SW2|gate_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N13
dffeas \SW2|gate_0 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|gate_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|gate_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|gate_0 .is_wysiwyg = "true";
defparam \SW2|gate_0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N9
cyclonev_lcell_comb \SW2|gate_1~feeder (
// Equation(s):
// \SW2|gate_1~feeder_combout  = ( \SW2|gate_0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW2|gate_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW2|gate_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW2|gate_1~feeder .extended_lut = "off";
defparam \SW2|gate_1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SW2|gate_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N10
dffeas \SW2|gate_1 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|gate_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|gate_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|gate_1 .is_wysiwyg = "true";
defparam \SW2|gate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N18
cyclonev_lcell_comb \SW2|always2~0 (
// Equation(s):
// \SW2|always2~0_combout  = ( \SW2|gate_1~q  & ( \SW2|out~q  ) ) # ( !\SW2|gate_1~q  & ( !\SW2|out~q  ) )

	.dataa(gnd),
	.datab(!\SW2|out~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW2|gate_1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW2|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW2|always2~0 .extended_lut = "off";
defparam \SW2|always2~0 .lut_mask = 64'hCCCC3333CCCC3333;
defparam \SW2|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N1
dffeas \SW2|cnt[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[0] .is_wysiwyg = "true";
defparam \SW2|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N3
cyclonev_lcell_comb \SW2|Add0~17 (
// Equation(s):
// \SW2|Add0~17_sumout  = SUM(( \SW2|cnt [1] ) + ( GND ) + ( \SW2|Add0~2  ))
// \SW2|Add0~18  = CARRY(( \SW2|cnt [1] ) + ( GND ) + ( \SW2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~17_sumout ),
	.cout(\SW2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~17 .extended_lut = "off";
defparam \SW2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N5
dffeas \SW2|cnt[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[1] .is_wysiwyg = "true";
defparam \SW2|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N6
cyclonev_lcell_comb \SW2|Add0~21 (
// Equation(s):
// \SW2|Add0~21_sumout  = SUM(( \SW2|cnt [2] ) + ( GND ) + ( \SW2|Add0~18  ))
// \SW2|Add0~22  = CARRY(( \SW2|cnt [2] ) + ( GND ) + ( \SW2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~21_sumout ),
	.cout(\SW2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~21 .extended_lut = "off";
defparam \SW2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N8
dffeas \SW2|cnt[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[2] .is_wysiwyg = "true";
defparam \SW2|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N9
cyclonev_lcell_comb \SW2|Add0~13 (
// Equation(s):
// \SW2|Add0~13_sumout  = SUM(( \SW2|cnt [3] ) + ( GND ) + ( \SW2|Add0~22  ))
// \SW2|Add0~14  = CARRY(( \SW2|cnt [3] ) + ( GND ) + ( \SW2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~13_sumout ),
	.cout(\SW2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~13 .extended_lut = "off";
defparam \SW2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N10
dffeas \SW2|cnt[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[3] .is_wysiwyg = "true";
defparam \SW2|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N12
cyclonev_lcell_comb \SW2|Add0~41 (
// Equation(s):
// \SW2|Add0~41_sumout  = SUM(( \SW2|cnt [4] ) + ( GND ) + ( \SW2|Add0~14  ))
// \SW2|Add0~42  = CARRY(( \SW2|cnt [4] ) + ( GND ) + ( \SW2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~41_sumout ),
	.cout(\SW2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~41 .extended_lut = "off";
defparam \SW2|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N14
dffeas \SW2|cnt[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[4] .is_wysiwyg = "true";
defparam \SW2|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N15
cyclonev_lcell_comb \SW2|Add0~9 (
// Equation(s):
// \SW2|Add0~9_sumout  = SUM(( \SW2|cnt [5] ) + ( GND ) + ( \SW2|Add0~42  ))
// \SW2|Add0~10  = CARRY(( \SW2|cnt [5] ) + ( GND ) + ( \SW2|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~9_sumout ),
	.cout(\SW2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~9 .extended_lut = "off";
defparam \SW2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N17
dffeas \SW2|cnt[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[5] .is_wysiwyg = "true";
defparam \SW2|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N18
cyclonev_lcell_comb \SW2|Add0~45 (
// Equation(s):
// \SW2|Add0~45_sumout  = SUM(( \SW2|cnt [6] ) + ( GND ) + ( \SW2|Add0~10  ))
// \SW2|Add0~46  = CARRY(( \SW2|cnt [6] ) + ( GND ) + ( \SW2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~45_sumout ),
	.cout(\SW2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~45 .extended_lut = "off";
defparam \SW2|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N19
dffeas \SW2|cnt[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[6] .is_wysiwyg = "true";
defparam \SW2|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N21
cyclonev_lcell_comb \SW2|Add0~33 (
// Equation(s):
// \SW2|Add0~33_sumout  = SUM(( \SW2|cnt [7] ) + ( GND ) + ( \SW2|Add0~46  ))
// \SW2|Add0~34  = CARRY(( \SW2|cnt [7] ) + ( GND ) + ( \SW2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~33_sumout ),
	.cout(\SW2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~33 .extended_lut = "off";
defparam \SW2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \SW2|cnt[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[7] .is_wysiwyg = "true";
defparam \SW2|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N24
cyclonev_lcell_comb \SW2|Add0~37 (
// Equation(s):
// \SW2|Add0~37_sumout  = SUM(( \SW2|cnt [8] ) + ( GND ) + ( \SW2|Add0~34  ))
// \SW2|Add0~38  = CARRY(( \SW2|cnt [8] ) + ( GND ) + ( \SW2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~37_sumout ),
	.cout(\SW2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~37 .extended_lut = "off";
defparam \SW2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N26
dffeas \SW2|cnt[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[8] .is_wysiwyg = "true";
defparam \SW2|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N27
cyclonev_lcell_comb \SW2|Add0~5 (
// Equation(s):
// \SW2|Add0~5_sumout  = SUM(( \SW2|cnt [9] ) + ( GND ) + ( \SW2|Add0~38  ))
// \SW2|Add0~6  = CARRY(( \SW2|cnt [9] ) + ( GND ) + ( \SW2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~5_sumout ),
	.cout(\SW2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~5 .extended_lut = "off";
defparam \SW2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \SW2|cnt[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[9] .is_wysiwyg = "true";
defparam \SW2|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N30
cyclonev_lcell_comb \SW2|Add0~49 (
// Equation(s):
// \SW2|Add0~49_sumout  = SUM(( \SW2|cnt [10] ) + ( GND ) + ( \SW2|Add0~6  ))
// \SW2|Add0~50  = CARRY(( \SW2|cnt [10] ) + ( GND ) + ( \SW2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~49_sumout ),
	.cout(\SW2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~49 .extended_lut = "off";
defparam \SW2|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N31
dffeas \SW2|cnt[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[10] .is_wysiwyg = "true";
defparam \SW2|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N33
cyclonev_lcell_comb \SW2|Add0~53 (
// Equation(s):
// \SW2|Add0~53_sumout  = SUM(( \SW2|cnt [11] ) + ( GND ) + ( \SW2|Add0~50  ))
// \SW2|Add0~54  = CARRY(( \SW2|cnt [11] ) + ( GND ) + ( \SW2|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~53_sumout ),
	.cout(\SW2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~53 .extended_lut = "off";
defparam \SW2|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N35
dffeas \SW2|cnt[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[11] .is_wysiwyg = "true";
defparam \SW2|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N36
cyclonev_lcell_comb \SW2|Add0~57 (
// Equation(s):
// \SW2|Add0~57_sumout  = SUM(( \SW2|cnt [12] ) + ( GND ) + ( \SW2|Add0~54  ))
// \SW2|Add0~58  = CARRY(( \SW2|cnt [12] ) + ( GND ) + ( \SW2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~57_sumout ),
	.cout(\SW2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~57 .extended_lut = "off";
defparam \SW2|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N38
dffeas \SW2|cnt[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[12] .is_wysiwyg = "true";
defparam \SW2|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N39
cyclonev_lcell_comb \SW2|Add0~29 (
// Equation(s):
// \SW2|Add0~29_sumout  = SUM(( \SW2|cnt [13] ) + ( GND ) + ( \SW2|Add0~58  ))
// \SW2|Add0~30  = CARRY(( \SW2|cnt [13] ) + ( GND ) + ( \SW2|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~29_sumout ),
	.cout(\SW2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~29 .extended_lut = "off";
defparam \SW2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N41
dffeas \SW2|cnt[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[13] .is_wysiwyg = "true";
defparam \SW2|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N36
cyclonev_lcell_comb \SW2|out~1 (
// Equation(s):
// \SW2|out~1_combout  = ( \SW2|gate_1~q  & ( \SW2|cnt [8] & ( (\SW2|cnt [7] & (!\SW2|out~q  & \SW2|cnt [13])) ) ) ) # ( !\SW2|gate_1~q  & ( \SW2|cnt [8] & ( (\SW2|cnt [7] & (\SW2|out~q  & \SW2|cnt [13])) ) ) )

	.dataa(!\SW2|cnt [7]),
	.datab(!\SW2|out~q ),
	.datac(!\SW2|cnt [13]),
	.datad(gnd),
	.datae(!\SW2|gate_1~q ),
	.dataf(!\SW2|cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW2|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW2|out~1 .extended_lut = "off";
defparam \SW2|out~1 .lut_mask = 64'h0000000001010404;
defparam \SW2|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N42
cyclonev_lcell_comb \SW2|Add0~61 (
// Equation(s):
// \SW2|Add0~61_sumout  = SUM(( \SW2|cnt [14] ) + ( GND ) + ( \SW2|Add0~30  ))
// \SW2|Add0~62  = CARRY(( \SW2|cnt [14] ) + ( GND ) + ( \SW2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~61_sumout ),
	.cout(\SW2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~61 .extended_lut = "off";
defparam \SW2|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N44
dffeas \SW2|cnt[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[14] .is_wysiwyg = "true";
defparam \SW2|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N45
cyclonev_lcell_comb \SW2|Add0~25 (
// Equation(s):
// \SW2|Add0~25_sumout  = SUM(( \SW2|cnt [15] ) + ( GND ) + ( \SW2|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW2|cnt [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW2|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW2|Add0~25 .extended_lut = "off";
defparam \SW2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N47
dffeas \SW2|cnt[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW2|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|cnt[15] .is_wysiwyg = "true";
defparam \SW2|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N54
cyclonev_lcell_comb \SW2|out~3 (
// Equation(s):
// \SW2|out~3_combout  = ( \SW2|cnt [15] & ( \SW2|cnt [4] & ( (\SW2|out~2_combout  & (\SW2|cnt [6] & \SW2|out~1_combout )) ) ) )

	.dataa(!\SW2|out~2_combout ),
	.datab(!\SW2|cnt [6]),
	.datac(!\SW2|out~1_combout ),
	.datad(gnd),
	.datae(!\SW2|cnt [15]),
	.dataf(!\SW2|cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW2|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW2|out~3 .extended_lut = "off";
defparam \SW2|out~3 .lut_mask = 64'h0000000000000101;
defparam \SW2|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N48
cyclonev_lcell_comb \SW2|out~0 (
// Equation(s):
// \SW2|out~0_combout  = ( \SW2|cnt [5] & ( (\SW2|cnt [2] & (\SW2|cnt [1] & \SW2|cnt [3])) ) )

	.dataa(gnd),
	.datab(!\SW2|cnt [2]),
	.datac(!\SW2|cnt [1]),
	.datad(!\SW2|cnt [3]),
	.datae(gnd),
	.dataf(!\SW2|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW2|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW2|out~0 .extended_lut = "off";
defparam \SW2|out~0 .lut_mask = 64'h0000000000030003;
defparam \SW2|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N15
cyclonev_lcell_comb \SW2|out~4 (
// Equation(s):
// \SW2|out~4_combout  = ( \SW2|out~q  & ( \SW2|out~0_combout  & ( (!\SW2|cnt [9]) # ((!\SW2|out~3_combout ) # (!\SW2|cnt [0])) ) ) ) # ( !\SW2|out~q  & ( \SW2|out~0_combout  & ( (\SW2|cnt [9] & (\SW2|out~3_combout  & \SW2|cnt [0])) ) ) ) # ( \SW2|out~q  & ( 
// !\SW2|out~0_combout  ) )

	.dataa(!\SW2|cnt [9]),
	.datab(!\SW2|out~3_combout ),
	.datac(!\SW2|cnt [0]),
	.datad(gnd),
	.datae(!\SW2|out~q ),
	.dataf(!\SW2|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW2|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW2|out~4 .extended_lut = "off";
defparam \SW2|out~4 .lut_mask = 64'h0000FFFF0101FEFE;
defparam \SW2|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \SW2|out (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW2|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW2|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW2|out .is_wysiwyg = "true";
defparam \SW2|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N33
cyclonev_lcell_comb \procAlu|Mux2~0 (
// Equation(s):
// \procAlu|Mux2~0_combout  = ( !\procAlu|Mux8~0_combout  & ( \procAlu|Mux8~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\procAlu|Mux8~0_combout ),
	.dataf(!\procAlu|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux2~0 .extended_lut = "off";
defparam \procAlu|Mux2~0 .lut_mask = 64'h00000000FFFF0000;
defparam \procAlu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N21
cyclonev_lcell_comb \controller|WideOr2~2 (
// Equation(s):
// \controller|WideOr2~2_combout  = ( \controller|WideOr2~0_combout  & ( (!\instMem|data~27_combout  & (!\instMem|data~30_combout  & \instMem|data~35_combout )) ) )

	.dataa(!\instMem|data~27_combout ),
	.datab(gnd),
	.datac(!\instMem|data~30_combout ),
	.datad(!\instMem|data~35_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr2~2 .extended_lut = "off";
defparam \controller|WideOr2~2 .lut_mask = 64'h0000000000A000A0;
defparam \controller|WideOr2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N0
cyclonev_lcell_comb \instMem|data~67 (
// Equation(s):
// \instMem|data~67_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [5] & ( (!\pc|dataOut [6] & (((\pc|dataOut [4] & !\pc|dataOut [3])))) # (\pc|dataOut [6] & (!\pc|dataOut [7] & (!\pc|dataOut [4] $ (\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [2] & ( 
// \pc|dataOut [5] & ( (!\pc|dataOut [7] & (!\pc|dataOut [4] & (!\pc|dataOut [3] & !\pc|dataOut [6]))) ) ) ) # ( \pc|dataOut [2] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [6] & ((!\pc|dataOut [7] & (!\pc|dataOut [4] & !\pc|dataOut [3])) # (\pc|dataOut [7] & 
// (\pc|dataOut [4] & \pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [2] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [3] & (\pc|dataOut [7] & (!\pc|dataOut [4] $ (!\pc|dataOut [6])))) # (\pc|dataOut [3] & (((!\pc|dataOut [4] & !\pc|dataOut [6])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~67 .extended_lut = "off";
defparam \instMem|data~67 .lut_mask = 64'h1C40810080003082;
defparam \instMem|data~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N18
cyclonev_lcell_comb \instMem|data~68 (
// Equation(s):
// \instMem|data~68_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [5] & ( (\pc|dataOut [7] & ((!\pc|dataOut [6]) # ((\pc|dataOut [4] & !\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [2] & ( \pc|dataOut [5] & ( (!\pc|dataOut [7] & (!\pc|dataOut [4] & 
// (!\pc|dataOut [3]))) # (\pc|dataOut [7] & (((!\pc|dataOut [6]) # (\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [2] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [6] & ((!\pc|dataOut [4] $ (!\pc|dataOut [3])) # (\pc|dataOut [7]))) # (\pc|dataOut [6] & (((\pc|dataOut 
// [4] & !\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [2] & ( !\pc|dataOut [5] & ( (\pc|dataOut [7] & ((!\pc|dataOut [4] & (\pc|dataOut [3])) # (\pc|dataOut [4] & ((!\pc|dataOut [6]))))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~68 .extended_lut = "off";
defparam \instMem|data~68 .lut_mask = 64'h15047D30D5855510;
defparam \instMem|data~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N48
cyclonev_lcell_comb \instMem|data~69 (
// Equation(s):
// \instMem|data~69_combout  = ( \instMem|data~67_combout  & ( \instMem|data~68_combout  & ( (!\pc|dataOut [8]) # (\pc|dataOut [9]) ) ) ) # ( !\instMem|data~67_combout  & ( \instMem|data~68_combout  & ( \pc|dataOut [9] ) ) ) # ( \instMem|data~67_combout  & ( 
// !\instMem|data~68_combout  & ( !\pc|dataOut [9] $ (\pc|dataOut [8]) ) ) ) # ( !\instMem|data~67_combout  & ( !\instMem|data~68_combout  & ( (\pc|dataOut [9] & \pc|dataOut [8]) ) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [9]),
	.datac(gnd),
	.datad(!\pc|dataOut [8]),
	.datae(!\instMem|data~67_combout ),
	.dataf(!\instMem|data~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~69 .extended_lut = "off";
defparam \instMem|data~69 .lut_mask = 64'h0033CC333333FF33;
defparam \instMem|data~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N48
cyclonev_lcell_comb \controller|WideOr3~4 (
// Equation(s):
// \controller|WideOr3~4_combout  = ( \instMem|data~11_combout  & ( (\instMem|data~35_combout  & ((!\instMem|data~6_combout ) # (\pc|dataOut [12]))) ) ) # ( !\instMem|data~11_combout  & ( (\instMem|data~35_combout  & ((!\instMem|data~36_combout ) # 
// ((!\instMem|data~6_combout ) # (\pc|dataOut [12])))) ) )

	.dataa(!\instMem|data~36_combout ),
	.datab(!\instMem|data~35_combout ),
	.datac(!\pc|dataOut [12]),
	.datad(!\instMem|data~6_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr3~4 .extended_lut = "off";
defparam \controller|WideOr3~4 .lut_mask = 64'h3323332333033303;
defparam \controller|WideOr3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N42
cyclonev_lcell_comb \controller|WideOr3~2 (
// Equation(s):
// \controller|WideOr3~2_combout  = ( \instMem|data~39_combout  & ( (!\instMem|data~37_combout  & (\instMem|data~40_combout  & !\instMem|data~27_combout )) ) ) # ( !\instMem|data~39_combout  & ( (!\instMem|data~37_combout  & (!\instMem|data~40_combout  & 
// \instMem|data~27_combout )) ) )

	.dataa(!\instMem|data~37_combout ),
	.datab(gnd),
	.datac(!\instMem|data~40_combout ),
	.datad(!\instMem|data~27_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr3~2 .extended_lut = "off";
defparam \controller|WideOr3~2 .lut_mask = 64'h00A000A00A000A00;
defparam \controller|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N51
cyclonev_lcell_comb \controller|WideOr3~1 (
// Equation(s):
// \controller|WideOr3~1_combout  = ( \instMem|data~30_combout  & ( (!\instMem|data~35_combout  & ((!\instMem|data~36_combout ) # (!\instMem|data~0_combout ))) ) )

	.dataa(!\instMem|data~36_combout ),
	.datab(!\instMem|data~35_combout ),
	.datac(!\instMem|data~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr3~1 .extended_lut = "off";
defparam \controller|WideOr3~1 .lut_mask = 64'h00000000C8C8C8C8;
defparam \controller|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N48
cyclonev_lcell_comb \controller|WideOr3~3 (
// Equation(s):
// \controller|WideOr3~3_combout  = ( !\instMem|data~21_combout  & ( !\instMem|data~37_combout  & ( (\instMem|data~0_combout  & (\instMem|data~30_combout  & (!\instMem|data~153_combout  & \instMem|data~26_combout ))) ) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(!\instMem|data~30_combout ),
	.datac(!\instMem|data~153_combout ),
	.datad(!\instMem|data~26_combout ),
	.datae(!\instMem|data~21_combout ),
	.dataf(!\instMem|data~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr3~3 .extended_lut = "off";
defparam \controller|WideOr3~3 .lut_mask = 64'h0010000000000000;
defparam \controller|WideOr3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N6
cyclonev_lcell_comb \instMem|data~76 (
// Equation(s):
// \instMem|data~76_combout  = ( \instMem|data~6_combout  & ( \instMem|data~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instMem|data~6_combout ),
	.dataf(!\instMem|data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~76 .extended_lut = "off";
defparam \instMem|data~76 .lut_mask = 64'h000000000000FFFF;
defparam \instMem|data~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N24
cyclonev_lcell_comb \controller|WideOr3~0 (
// Equation(s):
// \controller|WideOr3~0_combout  = ( \instMem|data~38_combout  & ( \instMem|data~39_combout  & ( (!\instMem|data~40_combout  & (\instMem|data~27_combout  & (\instMem|data~76_combout ))) # (\instMem|data~40_combout  & ((!\instMem|data~27_combout  & 
// (!\instMem|data~76_combout )) # (\instMem|data~27_combout  & ((\controller|WideOr5~1_combout ))))) ) ) ) # ( !\instMem|data~38_combout  & ( \instMem|data~39_combout  & ( (!\instMem|data~27_combout ) # ((!\instMem|data~40_combout  & 
// (!\instMem|data~76_combout )) # (\instMem|data~40_combout  & ((\controller|WideOr5~1_combout )))) ) ) ) # ( \instMem|data~38_combout  & ( !\instMem|data~39_combout  & ( (!\instMem|data~27_combout  & (((\instMem|data~76_combout )))) # 
// (\instMem|data~27_combout  & (!\instMem|data~40_combout  $ (((!\controller|WideOr5~1_combout ))))) ) ) ) # ( !\instMem|data~38_combout  & ( !\instMem|data~39_combout  & ( (\instMem|data~27_combout  & (!\instMem|data~40_combout  $ 
// (!\controller|WideOr5~1_combout ))) ) ) )

	.dataa(!\instMem|data~40_combout ),
	.datab(!\instMem|data~27_combout ),
	.datac(!\instMem|data~76_combout ),
	.datad(!\controller|WideOr5~1_combout ),
	.datae(!\instMem|data~38_combout ),
	.dataf(!\instMem|data~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr3~0 .extended_lut = "off";
defparam \controller|WideOr3~0 .lut_mask = 64'h11221D2EECFD4253;
defparam \controller|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N3
cyclonev_lcell_comb \controller|WideOr3~5 (
// Equation(s):
// \controller|WideOr3~5_combout  = ( \controller|WideOr3~3_combout  & ( \controller|WideOr3~0_combout  & ( \controller|WideOr3~4_combout  ) ) ) # ( !\controller|WideOr3~3_combout  & ( \controller|WideOr3~0_combout  & ( (!\instMem|data~30_combout  & 
// (\controller|WideOr3~4_combout  & \controller|WideOr3~2_combout )) ) ) ) # ( \controller|WideOr3~3_combout  & ( !\controller|WideOr3~0_combout  & ( (\controller|WideOr3~1_combout ) # (\controller|WideOr3~4_combout ) ) ) ) # ( 
// !\controller|WideOr3~3_combout  & ( !\controller|WideOr3~0_combout  & ( ((!\instMem|data~30_combout  & (\controller|WideOr3~4_combout  & \controller|WideOr3~2_combout ))) # (\controller|WideOr3~1_combout ) ) ) )

	.dataa(!\instMem|data~30_combout ),
	.datab(!\controller|WideOr3~4_combout ),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(!\controller|WideOr3~1_combout ),
	.datae(!\controller|WideOr3~3_combout ),
	.dataf(!\controller|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr3~5 .extended_lut = "off";
defparam \controller|WideOr3~5 .lut_mask = 64'h02FF33FF02023333;
defparam \controller|WideOr3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N51
cyclonev_lcell_comb \rs2Mux|Mux0~0 (
// Equation(s):
// \rs2Mux|Mux0~0_combout  = ( \instMem|data~138_combout  & ( \instMem|data~74_combout  & ( ((\instMem|data~27_combout  & (\controller|Decoder0~1_combout  & !\controller|Decoder0~0_combout ))) # (\instMem|data~0_combout ) ) ) ) # ( !\instMem|data~138_combout 
//  & ( \instMem|data~74_combout  & ( (\instMem|data~27_combout  & (\controller|Decoder0~1_combout  & !\controller|Decoder0~0_combout )) ) ) ) # ( \instMem|data~138_combout  & ( !\instMem|data~74_combout  & ( (\instMem|data~0_combout  & 
// ((!\instMem|data~27_combout ) # ((!\controller|Decoder0~1_combout ) # (\controller|Decoder0~0_combout )))) ) ) )

	.dataa(!\instMem|data~27_combout ),
	.datab(!\controller|Decoder0~1_combout ),
	.datac(!\instMem|data~0_combout ),
	.datad(!\controller|Decoder0~0_combout ),
	.datae(!\instMem|data~138_combout ),
	.dataf(!\instMem|data~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs2Mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs2Mux|Mux0~0 .extended_lut = "off";
defparam \rs2Mux|Mux0~0 .lut_mask = 64'h00000E0F11001F0F;
defparam \rs2Mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N21
cyclonev_lcell_comb \rs2Mux|Mux0~1 (
// Equation(s):
// \rs2Mux|Mux0~1_combout  = ( \instMem|data~69_combout  & ( \rs2Mux|Mux0~0_combout  & ( (\controller|Decoder0~2_combout  & (!\controller|WideOr1~0_combout  & \controller|WideOr1~1_combout )) ) ) ) # ( !\instMem|data~69_combout  & ( \rs2Mux|Mux0~0_combout  & 
// ( (!\controller|Decoder0~2_combout  & (\instMem|data~0_combout  & ((!\controller|WideOr1~1_combout ) # (\controller|WideOr1~0_combout )))) # (\controller|Decoder0~2_combout  & (((!\controller|WideOr1~0_combout  & \controller|WideOr1~1_combout )))) ) ) ) # 
// ( \instMem|data~69_combout  & ( !\rs2Mux|Mux0~0_combout  & ( ((!\controller|WideOr1~0_combout  & \controller|WideOr1~1_combout )) # (\controller|Decoder0~2_combout ) ) ) ) # ( !\instMem|data~69_combout  & ( !\rs2Mux|Mux0~0_combout  & ( 
// (((!\controller|WideOr1~0_combout  & \controller|WideOr1~1_combout )) # (\instMem|data~0_combout )) # (\controller|Decoder0~2_combout ) ) ) )

	.dataa(!\controller|Decoder0~2_combout ),
	.datab(!\instMem|data~0_combout ),
	.datac(!\controller|WideOr1~0_combout ),
	.datad(!\controller|WideOr1~1_combout ),
	.datae(!\instMem|data~69_combout ),
	.dataf(!\rs2Mux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs2Mux|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs2Mux|Mux0~1 .extended_lut = "off";
defparam \rs2Mux|Mux0~1 .lut_mask = 64'h77F755F522520050;
defparam \rs2Mux|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N36
cyclonev_lcell_comb \instMem|data~51 (
// Equation(s):
// \instMem|data~51_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [7] & ( (\pc|dataOut [3] & ((!\pc|dataOut [6] & (\pc|dataOut [5])) # (\pc|dataOut [6] & ((\pc|dataOut [2]))))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [7] & ( (!\pc|dataOut [5] & 
// (\pc|dataOut [6] & (!\pc|dataOut [3] $ (!\pc|dataOut [2])))) # (\pc|dataOut [5] & (!\pc|dataOut [3] $ (((\pc|dataOut [6]))))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [7] & ( !\pc|dataOut [5] ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [7] & ( 
// (!\pc|dataOut [3] & (\pc|dataOut [6] & (!\pc|dataOut [5] $ (!\pc|dataOut [2])))) # (\pc|dataOut [3] & ((!\pc|dataOut [2] & ((\pc|dataOut [6]))) # (\pc|dataOut [2] & (!\pc|dataOut [5])))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~51 .extended_lut = "off";
defparam \instMem|data~51 .lut_mask = 64'h047CCCCC22591105;
defparam \instMem|data~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N24
cyclonev_lcell_comb \instMem|data~106 (
// Equation(s):
// \instMem|data~106_combout  = ( \pc|dataOut [9] & ( \instMem|data~0_combout  & ( (\instMem|data~50_combout  & !\pc|dataOut [8]) ) ) ) # ( !\pc|dataOut [9] & ( \instMem|data~0_combout  & ( (\pc|dataOut [8]) # (\instMem|data~51_combout ) ) ) )

	.dataa(!\instMem|data~50_combout ),
	.datab(!\instMem|data~51_combout ),
	.datac(!\pc|dataOut [8]),
	.datad(gnd),
	.datae(!\pc|dataOut [9]),
	.dataf(!\instMem|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~106 .extended_lut = "off";
defparam \instMem|data~106 .lut_mask = 64'h000000003F3F5050;
defparam \instMem|data~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N0
cyclonev_lcell_comb \instMem|data~146 (
// Equation(s):
// \instMem|data~146_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [7] & ( (!\pc|dataOut [2] & (((!\pc|dataOut [3] & \pc|dataOut [5])) # (\pc|dataOut [6]))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [7] & ( (!\pc|dataOut [2] & (\pc|dataOut [3] & 
// ((!\pc|dataOut [6])))) # (\pc|dataOut [2] & (((\pc|dataOut [5] & \pc|dataOut [6])))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [5] & \pc|dataOut [6]) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [6] & 
// (\pc|dataOut [2] & ((!\pc|dataOut [3]) # (\pc|dataOut [5])))) # (\pc|dataOut [6] & (!\pc|dataOut [5] $ (((!\pc|dataOut [3] & !\pc|dataOut [2]))))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~146 .extended_lut = "off";
defparam \instMem|data~146 .lut_mask = 64'h237800F0440308CC;
defparam \instMem|data~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N18
cyclonev_lcell_comb \instMem|data~147 (
// Equation(s):
// \instMem|data~147_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [7] & ( (!\pc|dataOut [3] & (\pc|dataOut [6] & \pc|dataOut [5])) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [7] & ( (\pc|dataOut [6] & (((!\pc|dataOut [3] & \pc|dataOut [2])) # (\pc|dataOut 
// [5]))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [7] & ( (\pc|dataOut [5] & (!\pc|dataOut [3] $ (((\pc|dataOut [6] & \pc|dataOut [2]))))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [7] & ( (\pc|dataOut [3] & (!\pc|dataOut [6] & (\pc|dataOut [2] & 
// \pc|dataOut [5]))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~147 .extended_lut = "off";
defparam \instMem|data~147 .lut_mask = 64'h000400A902330022;
defparam \instMem|data~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N45
cyclonev_lcell_comb \instMem|data~148 (
// Equation(s):
// \instMem|data~148_combout  = ( \instMem|data~147_combout  & ( (\instMem|data~146_combout ) # (\pc|dataOut [9]) ) ) # ( !\instMem|data~147_combout  & ( (!\pc|dataOut [9] & \instMem|data~146_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [9]),
	.datad(!\instMem|data~146_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~148 .extended_lut = "off";
defparam \instMem|data~148 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \instMem|data~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N12
cyclonev_lcell_comb \instMem|data~44 (
// Equation(s):
// \instMem|data~44_combout  = ( \instMem|data~148_combout  & ( (!\pc|dataOut [8] & \instMem|data~0_combout ) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [8]),
	.datac(gnd),
	.datad(!\instMem|data~0_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~44 .extended_lut = "off";
defparam \instMem|data~44 .lut_mask = 64'h0000000000CC00CC;
defparam \instMem|data~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N12
cyclonev_lcell_comb \instMem|data~65 (
// Equation(s):
// \instMem|data~65_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [2] & ( (!\pc|dataOut [7] & ((!\pc|dataOut [9] & (\pc|dataOut [4] & \pc|dataOut [5])) # (\pc|dataOut [9] & ((!\pc|dataOut [5]))))) # (\pc|dataOut [7] & (!\pc|dataOut [9] & ((\pc|dataOut [5]) # 
// (\pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [2] & ( (!\pc|dataOut [7] & (!\pc|dataOut [9] $ (((!\pc|dataOut [5]))))) # (\pc|dataOut [7] & ((!\pc|dataOut [4] $ (\pc|dataOut [5])) # (\pc|dataOut [9]))) ) ) ) # ( \pc|dataOut [6] & ( 
// !\pc|dataOut [2] & ( (!\pc|dataOut [7] & (\pc|dataOut [9] & (!\pc|dataOut [4] & !\pc|dataOut [5]))) # (\pc|dataOut [7] & (!\pc|dataOut [9] & ((\pc|dataOut [5]) # (\pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [4] & 
// ((!\pc|dataOut [9] & ((\pc|dataOut [5]))) # (\pc|dataOut [9] & ((!\pc|dataOut [5]) # (\pc|dataOut [7]))))) # (\pc|dataOut [4] & (\pc|dataOut [7])) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~65 .extended_lut = "off";
defparam \instMem|data~65 .lut_mask = 64'h35D52444739D264C;
defparam \instMem|data~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N6
cyclonev_lcell_comb \instMem|data~64 (
// Equation(s):
// \instMem|data~64_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [6] & ( (!\pc|dataOut [7] & (\pc|dataOut [2] & (\pc|dataOut [9] & \pc|dataOut [5]))) # (\pc|dataOut [7] & (!\pc|dataOut [9] & (!\pc|dataOut [2] $ (!\pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut 
// [4] & ( \pc|dataOut [6] & ( (\pc|dataOut [7] & (!\pc|dataOut [9] & \pc|dataOut [5])) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & (!\pc|dataOut [2] & (!\pc|dataOut [9] $ (!\pc|dataOut [5])))) # (\pc|dataOut [7] & (((\pc|dataOut 
// [2] & \pc|dataOut [5])) # (\pc|dataOut [9]))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & (!\pc|dataOut [5] & ((!\pc|dataOut [2]) # (\pc|dataOut [9])))) # (\pc|dataOut [7] & ((!\pc|dataOut [9] $ (\pc|dataOut [5])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [9]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~64 .extended_lut = "off";
defparam \instMem|data~64 .lut_mask = 64'hDA050D9500501042;
defparam \instMem|data~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N18
cyclonev_lcell_comb \instMem|data~107 (
// Equation(s):
// \instMem|data~107_combout  = ( \instMem|data~0_combout  & ( \instMem|data~64_combout  & ( (!\pc|dataOut [8] & (\pc|dataOut [3] & (!\instMem|data~65_combout ))) # (\pc|dataOut [8] & (!\pc|dataOut [3] & ((!\pc|dataOut [9])))) ) ) ) # ( 
// \instMem|data~0_combout  & ( !\instMem|data~64_combout  & ( (!\pc|dataOut [8] & ((!\pc|dataOut [3]) # ((!\instMem|data~65_combout )))) # (\pc|dataOut [8] & (!\pc|dataOut [3] & ((!\pc|dataOut [9])))) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [3]),
	.datac(!\instMem|data~65_combout ),
	.datad(!\pc|dataOut [9]),
	.datae(!\instMem|data~0_combout ),
	.dataf(!\instMem|data~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~107 .extended_lut = "off";
defparam \instMem|data~107 .lut_mask = 64'h0000ECA800006420;
defparam \instMem|data~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N15
cyclonev_lcell_comb \regFile|Equal0~3 (
// Equation(s):
// \regFile|Equal0~3_combout  = ( !\instMem|data~74_combout  & ( \instMem|data~107_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~107_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Equal0~3 .extended_lut = "off";
defparam \regFile|Equal0~3 .lut_mask = 64'h00FF00FF00000000;
defparam \regFile|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N9
cyclonev_lcell_comb \regFile|R6|dataOut[24]~0 (
// Equation(s):
// \regFile|R6|dataOut[24]~0_combout  = ( \regFile|Equal0~3_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\controller|WideOr12~3_combout  & (\instMem|data~106_combout  & !\instMem|data~44_combout ))) ) ) # ( !\regFile|Equal0~3_combout  & ( 
// !\FPGA_RESET_N~input_o  ) )

	.dataa(!\controller|WideOr12~3_combout ),
	.datab(!\instMem|data~106_combout ),
	.datac(!\FPGA_RESET_N~input_o ),
	.datad(!\instMem|data~44_combout ),
	.datae(gnd),
	.dataf(!\regFile|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[24]~0 .extended_lut = "off";
defparam \regFile|R6|dataOut[24]~0 .lut_mask = 64'hF0F0F0F0F1F0F1F0;
defparam \regFile|R6|dataOut[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N8
dffeas \regFile|R6|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N42
cyclonev_lcell_comb \regFile|Equal0~2 (
// Equation(s):
// \regFile|Equal0~2_combout  = ( !\instMem|data~44_combout  & ( \instMem|data~107_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~107_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Equal0~2 .extended_lut = "off";
defparam \regFile|Equal0~2 .lut_mask = 64'h00FF00FF00000000;
defparam \regFile|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N9
cyclonev_lcell_comb \controller|WideOr12~1 (
// Equation(s):
// \controller|WideOr12~1_combout  = ( \instMem|data~38_combout  & ( !\instMem|data~37_combout  $ (((!\instMem|data~27_combout ) # (\instMem|data~40_combout ))) ) ) # ( !\instMem|data~38_combout  & ( (\instMem|data~27_combout  & (!\instMem|data~40_combout  $ 
// (!\instMem|data~37_combout ))) ) )

	.dataa(!\instMem|data~40_combout ),
	.datab(gnd),
	.datac(!\instMem|data~37_combout ),
	.datad(!\instMem|data~27_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr12~1 .extended_lut = "off";
defparam \controller|WideOr12~1 .lut_mask = 64'h005A005A0FA50FA5;
defparam \controller|WideOr12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N6
cyclonev_lcell_comb \controller|WideOr12~2 (
// Equation(s):
// \controller|WideOr12~2_combout  = ( !\instMem|data~75_combout  & ( (!\instMem|data~40_combout  & (!\instMem|data~38_combout  & (\instMem|data~35_combout  & !\instMem|data~37_combout ))) ) )

	.dataa(!\instMem|data~40_combout ),
	.datab(!\instMem|data~38_combout ),
	.datac(!\instMem|data~35_combout ),
	.datad(!\instMem|data~37_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr12~2 .extended_lut = "off";
defparam \controller|WideOr12~2 .lut_mask = 64'h0800080000000000;
defparam \controller|WideOr12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N0
cyclonev_lcell_comb \controller|WideOr12~3 (
// Equation(s):
// \controller|WideOr12~3_combout  = ( !\instMem|data~39_combout  & ( \instMem|data~35_combout  & ( (\instMem|data~30_combout  & \controller|WideOr12~2_combout ) ) ) ) # ( \instMem|data~39_combout  & ( !\instMem|data~35_combout  & ( 
// (\controller|WideOr12~0_combout  & \instMem|data~30_combout ) ) ) ) # ( !\instMem|data~39_combout  & ( !\instMem|data~35_combout  & ( (\instMem|data~30_combout  & ((!\controller|WideOr12~1_combout ) # (\controller|WideOr12~2_combout ))) ) ) )

	.dataa(!\controller|WideOr12~0_combout ),
	.datab(!\controller|WideOr12~1_combout ),
	.datac(!\instMem|data~30_combout ),
	.datad(!\controller|WideOr12~2_combout ),
	.datae(!\instMem|data~39_combout ),
	.dataf(!\instMem|data~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr12~3 .extended_lut = "off";
defparam \controller|WideOr12~3 .lut_mask = 64'h0C0F0505000F0000;
defparam \controller|WideOr12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N48
cyclonev_lcell_comb \regFile|R4|dataOut[4]~0 (
// Equation(s):
// \regFile|R4|dataOut[4]~0_combout  = ( \instMem|data~106_combout  & ( !\FPGA_RESET_N~input_o  ) ) # ( !\instMem|data~106_combout  & ( (!\FPGA_RESET_N~input_o ) # ((!\instMem|data~74_combout  & (\regFile|Equal0~2_combout  & \controller|WideOr12~3_combout 
// ))) ) )

	.dataa(!\instMem|data~74_combout ),
	.datab(!\regFile|Equal0~2_combout ),
	.datac(!\controller|WideOr12~3_combout ),
	.datad(!\FPGA_RESET_N~input_o ),
	.datae(gnd),
	.dataf(!\instMem|data~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R4|dataOut[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R4|dataOut[4]~0 .extended_lut = "off";
defparam \regFile|R4|dataOut[4]~0 .lut_mask = 64'hFF02FF02FF00FF00;
defparam \regFile|R4|dataOut[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \regFile|R4|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N36
cyclonev_lcell_comb \instMem|data~1 (
// Equation(s):
// \instMem|data~1_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [6] & ( (\pc|dataOut [7] & ((!\pc|dataOut [3] & (\pc|dataOut [2])) # (\pc|dataOut [3] & (!\pc|dataOut [2] & \pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [6] & ( (!\pc|dataOut 
// [2] & ((!\pc|dataOut [7] & (!\pc|dataOut [3] & \pc|dataOut [5])) # (\pc|dataOut [7] & (\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [6] & ( ((!\pc|dataOut [3] & ((\pc|dataOut [5]) # (\pc|dataOut [2])))) # (\pc|dataOut [7]) ) ) ) # ( 
// !\pc|dataOut [4] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [3] & ((!\pc|dataOut [2] & ((\pc|dataOut [5]))) # (\pc|dataOut [2] & (\pc|dataOut [7])))) # (\pc|dataOut [3] & (((\pc|dataOut [2] & !\pc|dataOut [5])) # (\pc|dataOut [7]))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~1 .extended_lut = "off";
defparam \instMem|data~1 .lut_mask = 64'h17D55DDD10900414;
defparam \instMem|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N45
cyclonev_lcell_comb \instMem|data~2 (
// Equation(s):
// \instMem|data~2_combout  = ( \pc|dataOut [4] & ( (\pc|dataOut [7] & ((!\pc|dataOut [6]) # (\pc|dataOut [5]))) ) ) # ( !\pc|dataOut [4] & ( (\pc|dataOut [7] & !\pc|dataOut [6]) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(gnd),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [6]),
	.datae(gnd),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~2 .extended_lut = "off";
defparam \instMem|data~2 .lut_mask = 64'h5500550055055505;
defparam \instMem|data~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N33
cyclonev_lcell_comb \instMem|data~3 (
// Equation(s):
// \instMem|data~3_combout  = ( \pc|dataOut [3] & ( (!\pc|dataOut [2] & \pc|dataOut [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [8]),
	.datae(gnd),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~3 .extended_lut = "off";
defparam \instMem|data~3 .lut_mask = 64'h0000000000F000F0;
defparam \instMem|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N18
cyclonev_lcell_comb \instMem|data~5 (
// Equation(s):
// \instMem|data~5_combout  = ( \instMem|data~2_combout  & ( \instMem|data~3_combout  & ( (!\pc|dataOut [9] & (\instMem|data~4_combout  & ((!\pc|dataOut [8])))) # (\pc|dataOut [9] & (((\pc|dataOut [8]) # (\instMem|data~1_combout )))) ) ) ) # ( 
// !\instMem|data~2_combout  & ( \instMem|data~3_combout  ) ) # ( \instMem|data~2_combout  & ( !\instMem|data~3_combout  & ( (!\pc|dataOut [9] & (\instMem|data~4_combout  & ((!\pc|dataOut [8])))) # (\pc|dataOut [9] & (((\pc|dataOut [8]) # 
// (\instMem|data~1_combout )))) ) ) ) # ( !\instMem|data~2_combout  & ( !\instMem|data~3_combout  & ( (!\pc|dataOut [9] & (\instMem|data~4_combout  & ((!\pc|dataOut [8])))) # (\pc|dataOut [9] & (((\pc|dataOut [8]) # (\instMem|data~1_combout )))) ) ) )

	.dataa(!\instMem|data~4_combout ),
	.datab(!\pc|dataOut [9]),
	.datac(!\instMem|data~1_combout ),
	.datad(!\pc|dataOut [8]),
	.datae(!\instMem|data~2_combout ),
	.dataf(!\instMem|data~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~5 .extended_lut = "off";
defparam \instMem|data~5 .lut_mask = 64'h47334733FFFF4733;
defparam \instMem|data~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N42
cyclonev_lcell_comb \instMem|data~43 (
// Equation(s):
// \instMem|data~43_combout  = ( \pc|dataOut [7] & ( (\pc|dataOut [6] & ((!\pc|dataOut [5]) # (!\pc|dataOut [4]))) ) ) # ( !\pc|dataOut [7] & ( (!\pc|dataOut [6] & ((\pc|dataOut [4]) # (\pc|dataOut [5]))) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [6]),
	.datae(gnd),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~43 .extended_lut = "off";
defparam \instMem|data~43 .lut_mask = 64'h3F003F0000FC00FC;
defparam \instMem|data~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N48
cyclonev_lcell_comb \instMem|data~42 (
// Equation(s):
// \instMem|data~42_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [7] & ( (\pc|dataOut [5] & (\pc|dataOut [6] & (!\pc|dataOut [3] $ (!\pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [7] & ( (!\pc|dataOut [2] & (\pc|dataOut [6] & ((!\pc|dataOut 
// [5]) # (\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [6] & ((!\pc|dataOut [2] & ((\pc|dataOut [5]))) # (\pc|dataOut [2] & (!\pc|dataOut [3])))) # (\pc|dataOut [6] & (!\pc|dataOut [3] & ((\pc|dataOut [5])))) ) ) ) # 
// ( !\pc|dataOut [4] & ( !\pc|dataOut [7] & ( (\pc|dataOut [3] & (!\pc|dataOut [2] $ (((\pc|dataOut [6]) # (\pc|dataOut [5]))))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~42 .extended_lut = "off";
defparam \instMem|data~42 .lut_mask = 64'h41112E0A00C40006;
defparam \instMem|data~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N6
cyclonev_lcell_comb \instMem|data~41 (
// Equation(s):
// \instMem|data~41_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [7] & ( (!\pc|dataOut [6] & ((!\pc|dataOut [2] & (!\pc|dataOut [3])) # (\pc|dataOut [2] & ((\pc|dataOut [5]))))) # (\pc|dataOut [6] & (!\pc|dataOut [2] $ (((!\pc|dataOut [3]) # (!\pc|dataOut 
// [5]))))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [7] & ( (!\pc|dataOut [3] & (!\pc|dataOut [6] & (!\pc|dataOut [5] & \pc|dataOut [2]))) # (\pc|dataOut [3] & ((!\pc|dataOut [6]) # ((!\pc|dataOut [5] & \pc|dataOut [2])))) ) ) ) # ( \pc|dataOut [4] & ( 
// !\pc|dataOut [7] & ( (!\pc|dataOut [6] & (!\pc|dataOut [3] & \pc|dataOut [5])) # (\pc|dataOut [6] & ((!\pc|dataOut [5]))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [6] & ((!\pc|dataOut [2] & ((\pc|dataOut [5]))) # (\pc|dataOut [2] 
// & (!\pc|dataOut [3])))) # (\pc|dataOut [6] & (!\pc|dataOut [5] $ (((!\pc|dataOut [3] & !\pc|dataOut [2]))))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~41 .extended_lut = "off";
defparam \instMem|data~41 .lut_mask = 64'h1EB8383844D4893E;
defparam \instMem|data~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N24
cyclonev_lcell_comb \instMem|data~149 (
// Equation(s):
// \instMem|data~149_combout  = ( !\pc|dataOut [8] & ( ((!\pc|dataOut [9] & (\instMem|data~41_combout )) # (\pc|dataOut [9] & (((\instMem|data~42_combout ))))) ) ) # ( \pc|dataOut [8] & ( (\pc|dataOut [3] & (!\pc|dataOut [9] & (((\instMem|data~43_combout )) 
// # (\pc|dataOut [2])))) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [2]),
	.datad(!\instMem|data~43_combout ),
	.datae(!\pc|dataOut [8]),
	.dataf(!\instMem|data~42_combout ),
	.datag(!\instMem|data~41_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~149 .extended_lut = "on";
defparam \instMem|data~149 .lut_mask = 64'h0C0C04443F3F0444;
defparam \instMem|data~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N48
cyclonev_lcell_comb \rs2Mux|Mux3~0 (
// Equation(s):
// \rs2Mux|Mux3~0_combout  = ( \instMem|data~149_combout  & ( \instMem|data~44_combout  & ( ((\instMem|data~27_combout  & (\controller|Decoder0~1_combout  & !\controller|Decoder0~0_combout ))) # (\instMem|data~0_combout ) ) ) ) # ( !\instMem|data~149_combout 
//  & ( \instMem|data~44_combout  & ( (\instMem|data~27_combout  & (\controller|Decoder0~1_combout  & !\controller|Decoder0~0_combout )) ) ) ) # ( \instMem|data~149_combout  & ( !\instMem|data~44_combout  & ( (\instMem|data~0_combout  & 
// ((!\instMem|data~27_combout ) # ((!\controller|Decoder0~1_combout ) # (\controller|Decoder0~0_combout )))) ) ) )

	.dataa(!\instMem|data~27_combout ),
	.datab(!\controller|Decoder0~1_combout ),
	.datac(!\controller|Decoder0~0_combout ),
	.datad(!\instMem|data~0_combout ),
	.datae(!\instMem|data~149_combout ),
	.dataf(!\instMem|data~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs2Mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs2Mux|Mux3~0 .extended_lut = "off";
defparam \rs2Mux|Mux3~0 .lut_mask = 64'h000000EF101010FF;
defparam \rs2Mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N18
cyclonev_lcell_comb \rs2Mux|Mux3~1 (
// Equation(s):
// \rs2Mux|Mux3~1_combout  = ( \instMem|data~5_combout  & ( \rs2Mux|Mux3~0_combout  & ( (\controller|Decoder0~2_combout  & (\controller|WideOr1~1_combout  & !\controller|WideOr1~0_combout )) ) ) ) # ( !\instMem|data~5_combout  & ( \rs2Mux|Mux3~0_combout  & ( 
// (!\controller|Decoder0~2_combout  & (\instMem|data~0_combout  & ((!\controller|WideOr1~1_combout ) # (\controller|WideOr1~0_combout )))) # (\controller|Decoder0~2_combout  & (((\controller|WideOr1~1_combout  & !\controller|WideOr1~0_combout )))) ) ) ) # ( 
// \instMem|data~5_combout  & ( !\rs2Mux|Mux3~0_combout  & ( ((\controller|WideOr1~1_combout  & !\controller|WideOr1~0_combout )) # (\controller|Decoder0~2_combout ) ) ) ) # ( !\instMem|data~5_combout  & ( !\rs2Mux|Mux3~0_combout  & ( 
// (((\controller|WideOr1~1_combout  & !\controller|WideOr1~0_combout )) # (\instMem|data~0_combout )) # (\controller|Decoder0~2_combout ) ) ) )

	.dataa(!\controller|Decoder0~2_combout ),
	.datab(!\instMem|data~0_combout ),
	.datac(!\controller|WideOr1~1_combout ),
	.datad(!\controller|WideOr1~0_combout ),
	.datae(!\instMem|data~5_combout ),
	.dataf(!\rs2Mux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs2Mux|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs2Mux|Mux3~1 .extended_lut = "off";
defparam \rs2Mux|Mux3~1 .lut_mask = 64'h7F775F5525220500;
defparam \rs2Mux|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N12
cyclonev_lcell_comb \regFile|R7|dataOut[4]~0 (
// Equation(s):
// \regFile|R7|dataOut[4]~0_combout  = ( \instMem|data~106_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\controller|WideOr12~3_combout  & (\regFile|Equal0~3_combout  & \instMem|data~44_combout ))) ) ) # ( !\instMem|data~106_combout  & ( !\FPGA_RESET_N~input_o  
// ) )

	.dataa(!\controller|WideOr12~3_combout ),
	.datab(!\regFile|Equal0~3_combout ),
	.datac(!\instMem|data~44_combout ),
	.datad(!\FPGA_RESET_N~input_o ),
	.datae(gnd),
	.dataf(!\instMem|data~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R7|dataOut[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R7|dataOut[4]~0 .extended_lut = "off";
defparam \regFile|R7|dataOut[4]~0 .lut_mask = 64'hFF00FF00FF01FF01;
defparam \regFile|R7|dataOut[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N2
dffeas \regFile|R7|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N18
cyclonev_lcell_comb \instMem|data~55 (
// Equation(s):
// \instMem|data~55_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [4] & ( !\pc|dataOut [5] $ (((!\pc|dataOut [3]) # (\pc|dataOut [6]))) ) ) ) # ( !\pc|dataOut [2] & ( \pc|dataOut [4] & ( (!\pc|dataOut [3] & (\pc|dataOut [5] & \pc|dataOut [6])) ) ) ) # ( 
// !\pc|dataOut [2] & ( !\pc|dataOut [4] & ( !\pc|dataOut [5] $ (((\pc|dataOut [3] & \pc|dataOut [6]))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [6]),
	.datad(gnd),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~55 .extended_lut = "off";
defparam \instMem|data~55 .lut_mask = 64'hC9C9000002026363;
defparam \instMem|data~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N9
cyclonev_lcell_comb \instMem|data~54 (
// Equation(s):
// \instMem|data~54_combout  = ( !\pc|dataOut [2] & ( \pc|dataOut [6] & ( (\pc|dataOut [5] & (!\pc|dataOut [4] & !\pc|dataOut [3])) ) ) ) # ( \pc|dataOut [2] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [5] & (!\pc|dataOut [4] & \pc|dataOut [3])) ) ) ) # ( 
// !\pc|dataOut [2] & ( !\pc|dataOut [6] & ( (\pc|dataOut [5] & (!\pc|dataOut [4] & !\pc|dataOut [3])) ) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~54 .extended_lut = "off";
defparam \instMem|data~54 .lut_mask = 64'h300000C030000000;
defparam \instMem|data~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N39
cyclonev_lcell_comb \instMem|data~56 (
// Equation(s):
// \instMem|data~56_combout  = ( \pc|dataOut [6] & ( (!\pc|dataOut [3] & (\pc|dataOut [4] & ((\pc|dataOut [2])))) # (\pc|dataOut [3] & (!\pc|dataOut [4] & (\pc|dataOut [5] & !\pc|dataOut [2]))) ) ) # ( !\pc|dataOut [6] & ( (!\pc|dataOut [3] & (!\pc|dataOut 
// [4] & (!\pc|dataOut [5] & \pc|dataOut [2]))) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [2]),
	.datae(gnd),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~56 .extended_lut = "off";
defparam \instMem|data~56 .lut_mask = 64'h0080008004220422;
defparam \instMem|data~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N36
cyclonev_lcell_comb \instMem|data~53 (
// Equation(s):
// \instMem|data~53_combout  = ( \pc|dataOut [5] & ( (!\pc|dataOut [4] & ((!\pc|dataOut [6] & (!\pc|dataOut [3] & !\pc|dataOut [2])) # (\pc|dataOut [6] & ((\pc|dataOut [2]))))) ) ) # ( !\pc|dataOut [5] & ( (\pc|dataOut [3] & (!\pc|dataOut [4] & (!\pc|dataOut 
// [6] & !\pc|dataOut [2]))) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [2]),
	.datae(gnd),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~53 .extended_lut = "off";
defparam \instMem|data~53 .lut_mask = 64'h40004000800C800C;
defparam \instMem|data~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N30
cyclonev_lcell_comb \instMem|data~142 (
// Equation(s):
// \instMem|data~142_combout  = ( !\pc|dataOut [7] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [9] & (\instMem|data~53_combout )) # (\pc|dataOut [9] & (((\instMem|data~54_combout )))))) ) ) # ( \pc|dataOut [7] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [9] & 
// (\instMem|data~55_combout )) # (\pc|dataOut [9] & (((\instMem|data~56_combout )))))) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [9]),
	.datac(!\instMem|data~55_combout ),
	.datad(!\instMem|data~54_combout ),
	.datae(!\pc|dataOut [7]),
	.dataf(!\instMem|data~56_combout ),
	.datag(!\instMem|data~53_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~142 .extended_lut = "on";
defparam \instMem|data~142 .lut_mask = 64'h082A0808082A2A2A;
defparam \instMem|data~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N30
cyclonev_lcell_comb \instMem|data~50 (
// Equation(s):
// \instMem|data~50_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [7] & ( (\pc|dataOut [3] & (!\pc|dataOut [5] & \pc|dataOut [6])) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [7] & ( (\pc|dataOut [2] & (\pc|dataOut [6] & (!\pc|dataOut [3] $ (!\pc|dataOut 
// [5])))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [5] & (((!\pc|dataOut [3] & !\pc|dataOut [2])) # (\pc|dataOut [6]))) # (\pc|dataOut [5] & (!\pc|dataOut [3] $ ((!\pc|dataOut [2])))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~50 .extended_lut = "off";
defparam \instMem|data~50 .lut_mask = 64'h92DE000600000044;
defparam \instMem|data~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N15
cyclonev_lcell_comb \instMem|data~52 (
// Equation(s):
// \instMem|data~52_combout  = ( \instMem|data~50_combout  & ( (!\pc|dataOut [8] & ((\instMem|data~51_combout ) # (\pc|dataOut [9]))) # (\pc|dataOut [8] & (!\pc|dataOut [9])) ) ) # ( !\instMem|data~50_combout  & ( (!\pc|dataOut [9] & 
// ((\instMem|data~51_combout ) # (\pc|dataOut [8]))) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [9]),
	.datad(!\instMem|data~51_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~52 .extended_lut = "off";
defparam \instMem|data~52 .lut_mask = 64'h30F030F03CFC3CFC;
defparam \instMem|data~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N0
cyclonev_lcell_comb \rs2Mux|Mux2~0 (
// Equation(s):
// \rs2Mux|Mux2~0_combout  = ( \controller|Decoder0~0_combout  & ( \instMem|data~27_combout  & ( (\instMem|data~49_combout  & \instMem|data~0_combout ) ) ) ) # ( !\controller|Decoder0~0_combout  & ( \instMem|data~27_combout  & ( (\instMem|data~0_combout  & 
// ((!\controller|Decoder0~1_combout  & (\instMem|data~49_combout )) # (\controller|Decoder0~1_combout  & ((\instMem|data~52_combout ))))) ) ) ) # ( \controller|Decoder0~0_combout  & ( !\instMem|data~27_combout  & ( (\instMem|data~49_combout  & 
// \instMem|data~0_combout ) ) ) ) # ( !\controller|Decoder0~0_combout  & ( !\instMem|data~27_combout  & ( (\instMem|data~49_combout  & \instMem|data~0_combout ) ) ) )

	.dataa(!\instMem|data~49_combout ),
	.datab(!\instMem|data~52_combout ),
	.datac(!\instMem|data~0_combout ),
	.datad(!\controller|Decoder0~1_combout ),
	.datae(!\controller|Decoder0~0_combout ),
	.dataf(!\instMem|data~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs2Mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs2Mux|Mux2~0 .extended_lut = "off";
defparam \rs2Mux|Mux2~0 .lut_mask = 64'h0505050505030505;
defparam \rs2Mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N42
cyclonev_lcell_comb \rs2Mux|Mux2~1 (
// Equation(s):
// \rs2Mux|Mux2~1_combout  = ( \controller|Decoder0~2_combout  & ( \controller|WideOr1~0_combout  & ( \rs2Mux|Mux2~0_combout  ) ) ) # ( !\controller|Decoder0~2_combout  & ( \controller|WideOr1~0_combout  & ( (\instMem|data~0_combout  & 
// \instMem|data~142_combout ) ) ) ) # ( \controller|Decoder0~2_combout  & ( !\controller|WideOr1~0_combout  & ( (\rs2Mux|Mux2~0_combout  & !\controller|WideOr1~1_combout ) ) ) ) # ( !\controller|Decoder0~2_combout  & ( !\controller|WideOr1~0_combout  & ( 
// (!\controller|WideOr1~1_combout  & (\instMem|data~0_combout  & (\instMem|data~142_combout ))) # (\controller|WideOr1~1_combout  & (((\rs2Mux|Mux2~0_combout )))) ) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(!\instMem|data~142_combout ),
	.datac(!\rs2Mux|Mux2~0_combout ),
	.datad(!\controller|WideOr1~1_combout ),
	.datae(!\controller|Decoder0~2_combout ),
	.dataf(!\controller|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs2Mux|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs2Mux|Mux2~1 .extended_lut = "off";
defparam \rs2Mux|Mux2~1 .lut_mask = 64'h110F0F0011110F0F;
defparam \rs2Mux|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N42
cyclonev_lcell_comb \regFile|Mux34~1 (
// Equation(s):
// \regFile|Mux34~1_combout  = ( \regFile|R7|dataOut [29] & ( \rs2Mux|Mux2~1_combout  & ( (!\rs2Mux|Mux3~1_combout ) # (\regFile|R6|dataOut [29]) ) ) ) # ( !\regFile|R7|dataOut [29] & ( \rs2Mux|Mux2~1_combout  & ( (\regFile|R6|dataOut [29] & 
// \rs2Mux|Mux3~1_combout ) ) ) ) # ( \regFile|R7|dataOut [29] & ( !\rs2Mux|Mux2~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (\regFile|R5|dataOut [29])) # (\rs2Mux|Mux3~1_combout  & ((\regFile|R4|dataOut [29]))) ) ) ) # ( !\regFile|R7|dataOut [29] & ( 
// !\rs2Mux|Mux2~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (\regFile|R5|dataOut [29])) # (\rs2Mux|Mux3~1_combout  & ((\regFile|R4|dataOut [29]))) ) ) )

	.dataa(!\regFile|R5|dataOut [29]),
	.datab(!\regFile|R6|dataOut [29]),
	.datac(!\regFile|R4|dataOut [29]),
	.datad(!\rs2Mux|Mux3~1_combout ),
	.datae(!\regFile|R7|dataOut [29]),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux34~1 .extended_lut = "off";
defparam \regFile|Mux34~1 .lut_mask = 64'h550F550F0033FF33;
defparam \regFile|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N57
cyclonev_lcell_comb \regFile|R13|dataOut[29]~feeder (
// Equation(s):
// \regFile|R13|dataOut[29]~feeder_combout  = ( \dstRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R13|dataOut[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R13|dataOut[29]~feeder .extended_lut = "off";
defparam \regFile|R13|dataOut[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R13|dataOut[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N21
cyclonev_lcell_comb \regFile|Equal0~5 (
// Equation(s):
// \regFile|Equal0~5_combout  = ( \instMem|data~74_combout  & ( \instMem|data~107_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~107_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Equal0~5 .extended_lut = "off";
defparam \regFile|Equal0~5 .lut_mask = 64'h0000000000FF00FF;
defparam \regFile|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N42
cyclonev_lcell_comb \regFile|R13|dataOut[0]~0 (
// Equation(s):
// \regFile|R13|dataOut[0]~0_combout  = ( \instMem|data~44_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\controller|WideOr12~3_combout  & (!\instMem|data~106_combout  & \regFile|Equal0~5_combout ))) ) ) # ( !\instMem|data~44_combout  & ( !\FPGA_RESET_N~input_o 
//  ) )

	.dataa(!\controller|WideOr12~3_combout ),
	.datab(!\instMem|data~106_combout ),
	.datac(!\FPGA_RESET_N~input_o ),
	.datad(!\regFile|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R13|dataOut[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R13|dataOut[0]~0 .extended_lut = "off";
defparam \regFile|R13|dataOut[0]~0 .lut_mask = 64'hF0F0F0F0F0F4F0F4;
defparam \regFile|R13|dataOut[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N59
dffeas \regFile|R13|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R13|dataOut[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N51
cyclonev_lcell_comb \regFile|R12|dataOut[21]~0 (
// Equation(s):
// \regFile|R12|dataOut[21]~0_combout  = ( \instMem|data~106_combout  & ( !\FPGA_RESET_N~input_o  ) ) # ( !\instMem|data~106_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\instMem|data~74_combout  & (\regFile|Equal0~2_combout  & \controller|WideOr12~3_combout 
// ))) ) )

	.dataa(!\instMem|data~74_combout ),
	.datab(!\regFile|Equal0~2_combout ),
	.datac(!\FPGA_RESET_N~input_o ),
	.datad(!\controller|WideOr12~3_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R12|dataOut[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R12|dataOut[21]~0 .extended_lut = "off";
defparam \regFile|R12|dataOut[21]~0 .lut_mask = 64'hF0F1F0F1F0F0F0F0;
defparam \regFile|R12|dataOut[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \regFile|R12|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N30
cyclonev_lcell_comb \regFile|Mux34~3 (
// Equation(s):
// \regFile|Mux34~3_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R14|dataOut [29] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R12|dataOut [29] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R15|dataOut [29] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R13|dataOut [29] ) ) )

	.dataa(!\regFile|R15|dataOut [29]),
	.datab(!\regFile|R14|dataOut [29]),
	.datac(!\regFile|R13|dataOut [29]),
	.datad(!\regFile|R12|dataOut [29]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux34~3 .extended_lut = "off";
defparam \regFile|Mux34~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \regFile|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N48
cyclonev_lcell_comb \regFile|Equal0~1 (
// Equation(s):
// \regFile|Equal0~1_combout  = (!\instMem|data~74_combout  & !\instMem|data~107_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~74_combout ),
	.datad(!\instMem|data~107_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Equal0~1 .extended_lut = "off";
defparam \regFile|Equal0~1 .lut_mask = 64'hF000F000F000F000;
defparam \regFile|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N57
cyclonev_lcell_comb \regFile|R3|dataOut[2]~0 (
// Equation(s):
// \regFile|R3|dataOut[2]~0_combout  = ( \regFile|Equal0~1_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\controller|WideOr12~3_combout  & (\instMem|data~106_combout  & \instMem|data~44_combout ))) ) ) # ( !\regFile|Equal0~1_combout  & ( !\FPGA_RESET_N~input_o  
// ) )

	.dataa(!\controller|WideOr12~3_combout ),
	.datab(!\instMem|data~106_combout ),
	.datac(!\FPGA_RESET_N~input_o ),
	.datad(!\instMem|data~44_combout ),
	.datae(gnd),
	.dataf(!\regFile|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[2]~0 .extended_lut = "off";
defparam \regFile|R3|dataOut[2]~0 .lut_mask = 64'hF0F0F0F0F0F1F0F1;
defparam \regFile|R3|dataOut[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N14
dffeas \regFile|R3|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N39
cyclonev_lcell_comb \regFile|Equal0~0 (
// Equation(s):
// \regFile|Equal0~0_combout  = ( !\instMem|data~44_combout  & ( !\instMem|data~107_combout  ) )

	.dataa(!\instMem|data~107_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Equal0~0 .extended_lut = "off";
defparam \regFile|Equal0~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \regFile|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N30
cyclonev_lcell_comb \regFile|R0|dataOut[26]~0 (
// Equation(s):
// \regFile|R0|dataOut[26]~0_combout  = ( \instMem|data~106_combout  & ( !\FPGA_RESET_N~input_o  ) ) # ( !\instMem|data~106_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\regFile|Equal0~0_combout  & (!\instMem|data~74_combout  & \controller|WideOr12~3_combout 
// ))) ) )

	.dataa(!\FPGA_RESET_N~input_o ),
	.datab(!\regFile|Equal0~0_combout ),
	.datac(!\instMem|data~74_combout ),
	.datad(!\controller|WideOr12~3_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R0|dataOut[26]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R0|dataOut[26]~0 .extended_lut = "off";
defparam \regFile|R0|dataOut[26]~0 .lut_mask = 64'hAABAAABAAAAAAAAA;
defparam \regFile|R0|dataOut[26]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N50
dffeas \regFile|R0|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N54
cyclonev_lcell_comb \regFile|R2|dataOut[24]~0 (
// Equation(s):
// \regFile|R2|dataOut[24]~0_combout  = ( \regFile|Equal0~0_combout  & ( (!\FPGA_RESET_N~input_o ) # ((!\instMem|data~74_combout  & (\controller|WideOr12~3_combout  & \instMem|data~106_combout ))) ) ) # ( !\regFile|Equal0~0_combout  & ( 
// !\FPGA_RESET_N~input_o  ) )

	.dataa(!\instMem|data~74_combout ),
	.datab(!\FPGA_RESET_N~input_o ),
	.datac(!\controller|WideOr12~3_combout ),
	.datad(!\instMem|data~106_combout ),
	.datae(gnd),
	.dataf(!\regFile|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[24]~0 .extended_lut = "off";
defparam \regFile|R2|dataOut[24]~0 .lut_mask = 64'hCCCCCCCCCCCECCCE;
defparam \regFile|R2|dataOut[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N44
dffeas \regFile|R2|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N54
cyclonev_lcell_comb \regFile|Mux34~0 (
// Equation(s):
// \regFile|Mux34~0_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R2|dataOut [29] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R3|dataOut [29] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R0|dataOut [29] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R1|dataOut [29] ) ) )

	.dataa(!\regFile|R1|dataOut [29]),
	.datab(!\regFile|R3|dataOut [29]),
	.datac(!\regFile|R0|dataOut [29]),
	.datad(!\regFile|R2|dataOut [29]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux34~0 .extended_lut = "off";
defparam \regFile|Mux34~0 .lut_mask = 64'h55550F0F333300FF;
defparam \regFile|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N27
cyclonev_lcell_comb \regFile|Equal0~4 (
// Equation(s):
// \regFile|Equal0~4_combout  = ( \instMem|data~74_combout  & ( !\instMem|data~107_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~107_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Equal0~4 .extended_lut = "off";
defparam \regFile|Equal0~4 .lut_mask = 64'h00000000FF00FF00;
defparam \regFile|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N24
cyclonev_lcell_comb \regFile|R11|dataOut[15]~0 (
// Equation(s):
// \regFile|R11|dataOut[15]~0_combout  = ( \instMem|data~44_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\controller|WideOr12~3_combout  & (\instMem|data~106_combout  & \regFile|Equal0~4_combout ))) ) ) # ( !\instMem|data~44_combout  & ( !\FPGA_RESET_N~input_o 
//  ) )

	.dataa(!\controller|WideOr12~3_combout ),
	.datab(!\instMem|data~106_combout ),
	.datac(!\FPGA_RESET_N~input_o ),
	.datad(!\regFile|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R11|dataOut[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R11|dataOut[15]~0 .extended_lut = "off";
defparam \regFile|R11|dataOut[15]~0 .lut_mask = 64'hF0F0F0F0F0F1F0F1;
defparam \regFile|R11|dataOut[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N32
dffeas \regFile|R11|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N3
cyclonev_lcell_comb \regFile|R10|dataOut[23]~0 (
// Equation(s):
// \regFile|R10|dataOut[23]~0_combout  = ( \regFile|Equal0~0_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\controller|WideOr12~3_combout  & (\instMem|data~106_combout  & \instMem|data~74_combout ))) ) ) # ( !\regFile|Equal0~0_combout  & ( 
// !\FPGA_RESET_N~input_o  ) )

	.dataa(!\controller|WideOr12~3_combout ),
	.datab(!\instMem|data~106_combout ),
	.datac(!\FPGA_RESET_N~input_o ),
	.datad(!\instMem|data~74_combout ),
	.datae(gnd),
	.dataf(!\regFile|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R10|dataOut[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R10|dataOut[23]~0 .extended_lut = "off";
defparam \regFile|R10|dataOut[23]~0 .lut_mask = 64'hF0F0F0F0F0F1F0F1;
defparam \regFile|R10|dataOut[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N26
dffeas \regFile|R10|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N33
cyclonev_lcell_comb \regFile|R8|dataOut[9]~0 (
// Equation(s):
// \regFile|R8|dataOut[9]~0_combout  = ( \instMem|data~74_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\regFile|Equal0~0_combout  & (!\instMem|data~106_combout  & \controller|WideOr12~3_combout ))) ) ) # ( !\instMem|data~74_combout  & ( !\FPGA_RESET_N~input_o  
// ) )

	.dataa(!\FPGA_RESET_N~input_o ),
	.datab(!\regFile|Equal0~0_combout ),
	.datac(!\instMem|data~106_combout ),
	.datad(!\controller|WideOr12~3_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R8|dataOut[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R8|dataOut[9]~0 .extended_lut = "off";
defparam \regFile|R8|dataOut[9]~0 .lut_mask = 64'hAAAAAAAAAABAAABA;
defparam \regFile|R8|dataOut[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \regFile|R8|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N12
cyclonev_lcell_comb \regFile|Mux34~2 (
// Equation(s):
// \regFile|Mux34~2_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R10|dataOut [29] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R8|dataOut [29] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R11|dataOut [29] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R9|dataOut [29] ) ) )

	.dataa(!\regFile|R9|dataOut [29]),
	.datab(!\regFile|R11|dataOut [29]),
	.datac(!\regFile|R10|dataOut [29]),
	.datad(!\regFile|R8|dataOut [29]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux34~2 .extended_lut = "off";
defparam \regFile|Mux34~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \regFile|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N15
cyclonev_lcell_comb \regFile|Mux34~4 (
// Equation(s):
// \regFile|Mux34~4_combout  = ( \regFile|Mux34~0_combout  & ( \regFile|Mux34~2_combout  & ( ((!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux34~3_combout ))) # (\rs2Mux|Mux0~1_combout  & (\regFile|Mux34~1_combout ))) # (\rs2Mux|Mux1~1_combout ) ) ) ) # ( 
// !\regFile|Mux34~0_combout  & ( \regFile|Mux34~2_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux34~3_combout ))) # (\rs2Mux|Mux0~1_combout  & (\regFile|Mux34~1_combout )))) # (\rs2Mux|Mux1~1_combout  & 
// (!\rs2Mux|Mux0~1_combout )) ) ) ) # ( \regFile|Mux34~0_combout  & ( !\regFile|Mux34~2_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux34~3_combout ))) # (\rs2Mux|Mux0~1_combout  & (\regFile|Mux34~1_combout )))) # 
// (\rs2Mux|Mux1~1_combout  & (\rs2Mux|Mux0~1_combout )) ) ) ) # ( !\regFile|Mux34~0_combout  & ( !\regFile|Mux34~2_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux34~3_combout ))) # (\rs2Mux|Mux0~1_combout  & 
// (\regFile|Mux34~1_combout )))) ) ) )

	.dataa(!\rs2Mux|Mux1~1_combout ),
	.datab(!\rs2Mux|Mux0~1_combout ),
	.datac(!\regFile|Mux34~1_combout ),
	.datad(!\regFile|Mux34~3_combout ),
	.datae(!\regFile|Mux34~0_combout ),
	.dataf(!\regFile|Mux34~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux34~4 .extended_lut = "off";
defparam \regFile|Mux34~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \regFile|Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N54
cyclonev_lcell_comb \alu2Mux|Mux2~0 (
// Equation(s):
// \alu2Mux|Mux2~0_combout  = ( \controller|WideOr3~5_combout  & ( \regFile|Mux34~4_combout  & ( (!\instMem|data~0_combout ) # (\instMem|data~69_combout ) ) ) ) # ( !\controller|WideOr3~5_combout  & ( \regFile|Mux34~4_combout  ) ) # ( 
// \controller|WideOr3~5_combout  & ( !\regFile|Mux34~4_combout  & ( (!\instMem|data~0_combout ) # (\instMem|data~69_combout ) ) ) )

	.dataa(gnd),
	.datab(!\instMem|data~69_combout ),
	.datac(!\instMem|data~0_combout ),
	.datad(gnd),
	.datae(!\controller|WideOr3~5_combout ),
	.dataf(!\regFile|Mux34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux2~0 .extended_lut = "off";
defparam \alu2Mux|Mux2~0 .lut_mask = 64'h0000F3F3FFFFF3F3;
defparam \alu2Mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N45
cyclonev_lcell_comb \rs1Mux|out[1]~1 (
// Equation(s):
// \rs1Mux|out[1]~1_combout  = ( \controller|WideOr1~1_combout  & ( \controller|WideOr1~0_combout  & ( (\instMem|data~49_combout  & \instMem|data~0_combout ) ) ) ) # ( !\controller|WideOr1~1_combout  & ( \controller|WideOr1~0_combout  & ( 
// (\instMem|data~49_combout  & \instMem|data~0_combout ) ) ) ) # ( \controller|WideOr1~1_combout  & ( !\controller|WideOr1~0_combout  & ( (\instMem|data~0_combout  & \instMem|data~52_combout ) ) ) ) # ( !\controller|WideOr1~1_combout  & ( 
// !\controller|WideOr1~0_combout  & ( (\instMem|data~49_combout  & \instMem|data~0_combout ) ) ) )

	.dataa(!\instMem|data~49_combout ),
	.datab(gnd),
	.datac(!\instMem|data~0_combout ),
	.datad(!\instMem|data~52_combout ),
	.datae(!\controller|WideOr1~1_combout ),
	.dataf(!\controller|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs1Mux|out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs1Mux|out[1]~1 .extended_lut = "off";
defparam \rs1Mux|out[1]~1 .lut_mask = 64'h0505000F05050505;
defparam \rs1Mux|out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N54
cyclonev_lcell_comb \rs1Mux|out[0]~0 (
// Equation(s):
// \rs1Mux|out[0]~0_combout  = ( \controller|WideOr1~1_combout  & ( \controller|WideOr1~0_combout  & ( (\instMem|data~149_combout  & \instMem|data~0_combout ) ) ) ) # ( !\controller|WideOr1~1_combout  & ( \controller|WideOr1~0_combout  & ( 
// (\instMem|data~149_combout  & \instMem|data~0_combout ) ) ) ) # ( \controller|WideOr1~1_combout  & ( !\controller|WideOr1~0_combout  & ( (!\pc|dataOut [8] & (\instMem|data~148_combout  & \instMem|data~0_combout )) ) ) ) # ( !\controller|WideOr1~1_combout  
// & ( !\controller|WideOr1~0_combout  & ( (\instMem|data~149_combout  & \instMem|data~0_combout ) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\instMem|data~148_combout ),
	.datac(!\instMem|data~149_combout ),
	.datad(!\instMem|data~0_combout ),
	.datae(!\controller|WideOr1~1_combout ),
	.dataf(!\controller|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs1Mux|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs1Mux|out[0]~0 .extended_lut = "off";
defparam \rs1Mux|out[0]~0 .lut_mask = 64'h000F0022000F000F;
defparam \rs1Mux|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N42
cyclonev_lcell_comb \controller|WideOr5~5 (
// Equation(s):
// \controller|WideOr5~5_combout  = ( !\controller|WideOr5~3_combout  & ( !\controller|WideOr5~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5~5 .extended_lut = "off";
defparam \controller|WideOr5~5 .lut_mask = 64'hF0F0F0F000000000;
defparam \controller|WideOr5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N54
cyclonev_lcell_comb \regFile|R1|dataOut[26]~0 (
// Equation(s):
// \regFile|R1|dataOut[26]~0_combout  = ( \instMem|data~44_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\controller|WideOr12~3_combout  & (!\instMem|data~106_combout  & \regFile|Equal0~1_combout ))) ) ) # ( !\instMem|data~44_combout  & ( !\FPGA_RESET_N~input_o 
//  ) )

	.dataa(!\controller|WideOr12~3_combout ),
	.datab(!\instMem|data~106_combout ),
	.datac(!\regFile|Equal0~1_combout ),
	.datad(!\FPGA_RESET_N~input_o ),
	.datae(gnd),
	.dataf(!\instMem|data~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[26]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[26]~0 .extended_lut = "off";
defparam \regFile|R1|dataOut[26]~0 .lut_mask = 64'hFF00FF00FF04FF04;
defparam \regFile|R1|dataOut[26]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N47
dffeas \regFile|R1|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\dstRegMux|Mux28~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N51
cyclonev_lcell_comb \regFile|R9|dataOut[15]~0 (
// Equation(s):
// \regFile|R9|dataOut[15]~0_combout  = ( \instMem|data~44_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\regFile|Equal0~4_combout  & (!\instMem|data~106_combout  & \controller|WideOr12~3_combout ))) ) ) # ( !\instMem|data~44_combout  & ( !\FPGA_RESET_N~input_o 
//  ) )

	.dataa(!\regFile|Equal0~4_combout ),
	.datab(!\instMem|data~106_combout ),
	.datac(!\FPGA_RESET_N~input_o ),
	.datad(!\controller|WideOr12~3_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R9|dataOut[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R9|dataOut[15]~0 .extended_lut = "off";
defparam \regFile|R9|dataOut[15]~0 .lut_mask = 64'hF0F0F0F0F0F4F0F4;
defparam \regFile|R9|dataOut[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N20
dffeas \regFile|R9|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N20
dffeas \regFile|R13|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N45
cyclonev_lcell_comb \instMem|data~66 (
// Equation(s):
// \instMem|data~66_combout  = ( \instMem|data~64_combout  & ( (!\pc|dataOut [8] & (((\pc|dataOut [3] & !\instMem|data~65_combout )))) # (\pc|dataOut [8] & (!\pc|dataOut [9] & (!\pc|dataOut [3]))) ) ) # ( !\instMem|data~64_combout  & ( (!\pc|dataOut [8] & 
// (((!\pc|dataOut [3]) # (!\instMem|data~65_combout )))) # (\pc|dataOut [8] & (!\pc|dataOut [9] & (!\pc|dataOut [3]))) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [3]),
	.datad(!\instMem|data~65_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~66 .extended_lut = "off";
defparam \instMem|data~66 .lut_mask = 64'hEAE0EAE04A404A40;
defparam \instMem|data~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N12
cyclonev_lcell_comb \rs2Mux|Mux1~0 (
// Equation(s):
// \rs2Mux|Mux1~0_combout  = ( \controller|Decoder0~0_combout  & ( \controller|Decoder0~1_combout  & ( (\instMem|data~0_combout  & \instMem|data~63_combout ) ) ) ) # ( !\controller|Decoder0~0_combout  & ( \controller|Decoder0~1_combout  & ( 
// (\instMem|data~0_combout  & ((!\instMem|data~27_combout  & ((\instMem|data~63_combout ))) # (\instMem|data~27_combout  & (\instMem|data~66_combout )))) ) ) ) # ( \controller|Decoder0~0_combout  & ( !\controller|Decoder0~1_combout  & ( 
// (\instMem|data~0_combout  & \instMem|data~63_combout ) ) ) ) # ( !\controller|Decoder0~0_combout  & ( !\controller|Decoder0~1_combout  & ( (\instMem|data~0_combout  & \instMem|data~63_combout ) ) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(!\instMem|data~66_combout ),
	.datac(!\instMem|data~27_combout ),
	.datad(!\instMem|data~63_combout ),
	.datae(!\controller|Decoder0~0_combout ),
	.dataf(!\controller|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs2Mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs2Mux|Mux1~0 .extended_lut = "off";
defparam \rs2Mux|Mux1~0 .lut_mask = 64'h0055005501510055;
defparam \rs2Mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N6
cyclonev_lcell_comb \rs2Mux|Mux1~1 (
// Equation(s):
// \rs2Mux|Mux1~1_combout  = ( \controller|WideOr1~0_combout  & ( \rs2Mux|Mux1~0_combout  & ( (!\instMem|data~59_combout  & (\instMem|data~0_combout  & !\controller|Decoder0~2_combout )) ) ) ) # ( !\controller|WideOr1~0_combout  & ( \rs2Mux|Mux1~0_combout  & 
// ( (!\controller|Decoder0~2_combout  & (!\instMem|data~59_combout  & (\instMem|data~0_combout  & !\controller|WideOr1~1_combout ))) # (\controller|Decoder0~2_combout  & (((\controller|WideOr1~1_combout )))) ) ) ) # ( \controller|WideOr1~0_combout  & ( 
// !\rs2Mux|Mux1~0_combout  & ( ((!\instMem|data~59_combout  & \instMem|data~0_combout )) # (\controller|Decoder0~2_combout ) ) ) ) # ( !\controller|WideOr1~0_combout  & ( !\rs2Mux|Mux1~0_combout  & ( (((!\instMem|data~59_combout  & \instMem|data~0_combout 
// )) # (\controller|WideOr1~1_combout )) # (\controller|Decoder0~2_combout ) ) ) )

	.dataa(!\instMem|data~59_combout ),
	.datab(!\instMem|data~0_combout ),
	.datac(!\controller|Decoder0~2_combout ),
	.datad(!\controller|WideOr1~1_combout ),
	.datae(!\controller|WideOr1~0_combout ),
	.dataf(!\rs2Mux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs2Mux|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs2Mux|Mux1~1 .extended_lut = "off";
defparam \rs2Mux|Mux1~1 .lut_mask = 64'h2FFF2F2F200F2020;
defparam \rs2Mux|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N42
cyclonev_lcell_comb \regFile|Mux60~1 (
// Equation(s):
// \regFile|Mux60~1_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R1|dataOut [3] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R5|dataOut [3] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R9|dataOut [3] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R13|dataOut [3] ) ) )

	.dataa(!\regFile|R5|dataOut [3]),
	.datab(!\regFile|R1|dataOut [3]),
	.datac(!\regFile|R9|dataOut [3]),
	.datad(!\regFile|R13|dataOut [3]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux60~1 .extended_lut = "off";
defparam \regFile|Mux60~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \regFile|Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N44
dffeas \regFile|R0|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N2
dffeas \regFile|R12|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \regFile|R4|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N0
cyclonev_lcell_comb \regFile|Mux60~0 (
// Equation(s):
// \regFile|Mux60~0_combout  = ( \regFile|R4|dataOut [3] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout ) # (\regFile|R0|dataOut [3]) ) ) ) # ( !\regFile|R4|dataOut [3] & ( \rs2Mux|Mux0~1_combout  & ( (\regFile|R0|dataOut [3] & 
// \rs2Mux|Mux1~1_combout ) ) ) ) # ( \regFile|R4|dataOut [3] & ( !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R12|dataOut [3]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R8|dataOut [3])) ) ) ) # ( !\regFile|R4|dataOut [3] & ( 
// !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R12|dataOut [3]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R8|dataOut [3])) ) ) )

	.dataa(!\regFile|R8|dataOut [3]),
	.datab(!\regFile|R0|dataOut [3]),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|R12|dataOut [3]),
	.datae(!\regFile|R4|dataOut [3]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux60~0 .extended_lut = "off";
defparam \regFile|Mux60~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \regFile|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N44
dffeas \regFile|R2|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N30
cyclonev_lcell_comb \regFile|R14|dataOut[3]~feeder (
// Equation(s):
// \regFile|R14|dataOut[3]~feeder_combout  = ( \dstRegMux|Mux28~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R14|dataOut[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R14|dataOut[3]~feeder .extended_lut = "off";
defparam \regFile|R14|dataOut[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R14|dataOut[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N45
cyclonev_lcell_comb \regFile|R14|dataOut[16]~0 (
// Equation(s):
// \regFile|R14|dataOut[16]~0_combout  = ( \instMem|data~44_combout  & ( !\FPGA_RESET_N~input_o  ) ) # ( !\instMem|data~44_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\controller|WideOr12~3_combout  & (\instMem|data~106_combout  & \regFile|Equal0~5_combout 
// ))) ) )

	.dataa(!\controller|WideOr12~3_combout ),
	.datab(!\instMem|data~106_combout ),
	.datac(!\regFile|Equal0~5_combout ),
	.datad(!\FPGA_RESET_N~input_o ),
	.datae(gnd),
	.dataf(!\instMem|data~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R14|dataOut[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R14|dataOut[16]~0 .extended_lut = "off";
defparam \regFile|R14|dataOut[16]~0 .lut_mask = 64'hFF01FF01FF00FF00;
defparam \regFile|R14|dataOut[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N32
dffeas \regFile|R14|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R14|dataOut[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N37
dffeas \regFile|R10|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N36
cyclonev_lcell_comb \regFile|Mux60~2 (
// Equation(s):
// \regFile|Mux60~2_combout  = ( \regFile|R10|dataOut [3] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R6|dataOut [3])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R2|dataOut [3]))) ) ) ) # ( !\regFile|R10|dataOut [3] & ( 
// \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R6|dataOut [3])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R2|dataOut [3]))) ) ) ) # ( \regFile|R10|dataOut [3] & ( !\rs2Mux|Mux0~1_combout  & ( (\regFile|R14|dataOut [3]) # 
// (\rs2Mux|Mux1~1_combout ) ) ) ) # ( !\regFile|R10|dataOut [3] & ( !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & \regFile|R14|dataOut [3]) ) ) )

	.dataa(!\regFile|R6|dataOut [3]),
	.datab(!\regFile|R2|dataOut [3]),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|R14|dataOut [3]),
	.datae(!\regFile|R10|dataOut [3]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux60~2 .extended_lut = "off";
defparam \regFile|Mux60~2 .lut_mask = 64'h00F00FFF53535353;
defparam \regFile|Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N18
cyclonev_lcell_comb \regFile|R15|dataOut[30]~0 (
// Equation(s):
// \regFile|R15|dataOut[30]~0_combout  = ( \instMem|data~44_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\instMem|data~106_combout  & (\regFile|Equal0~5_combout  & \controller|WideOr12~3_combout ))) ) ) # ( !\instMem|data~44_combout  & ( !\FPGA_RESET_N~input_o 
//  ) )

	.dataa(!\instMem|data~106_combout ),
	.datab(!\regFile|Equal0~5_combout ),
	.datac(!\controller|WideOr12~3_combout ),
	.datad(!\FPGA_RESET_N~input_o ),
	.datae(gnd),
	.dataf(!\instMem|data~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[30]~0 .extended_lut = "off";
defparam \regFile|R15|dataOut[30]~0 .lut_mask = 64'hFF00FF00FF01FF01;
defparam \regFile|R15|dataOut[30]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N26
dffeas \regFile|R15|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N57
cyclonev_lcell_comb \regFile|R3|dataOut[3]~feeder (
// Equation(s):
// \regFile|R3|dataOut[3]~feeder_combout  = ( \dstRegMux|Mux28~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[3]~feeder .extended_lut = "off";
defparam \regFile|R3|dataOut[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R3|dataOut[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N59
dffeas \regFile|R3|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R3|dataOut[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N18
cyclonev_lcell_comb \regFile|Mux60~3 (
// Equation(s):
// \regFile|Mux60~3_combout  = ( \regFile|R11|dataOut [3] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R7|dataOut [3])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R3|dataOut [3]))) ) ) ) # ( !\regFile|R11|dataOut [3] & ( 
// \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R7|dataOut [3])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R3|dataOut [3]))) ) ) ) # ( \regFile|R11|dataOut [3] & ( !\rs2Mux|Mux0~1_combout  & ( (\rs2Mux|Mux1~1_combout ) # 
// (\regFile|R15|dataOut [3]) ) ) ) # ( !\regFile|R11|dataOut [3] & ( !\rs2Mux|Mux0~1_combout  & ( (\regFile|R15|dataOut [3] & !\rs2Mux|Mux1~1_combout ) ) ) )

	.dataa(!\regFile|R7|dataOut [3]),
	.datab(!\regFile|R15|dataOut [3]),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|R3|dataOut [3]),
	.datae(!\regFile|R11|dataOut [3]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux60~3 .extended_lut = "off";
defparam \regFile|Mux60~3 .lut_mask = 64'h30303F3F505F505F;
defparam \regFile|Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N33
cyclonev_lcell_comb \regFile|Mux60~4 (
// Equation(s):
// \regFile|Mux60~4_combout  = ( \regFile|Mux60~2_combout  & ( \regFile|Mux60~3_combout  & ( ((!\rs2Mux|Mux3~1_combout  & (\regFile|Mux60~1_combout )) # (\rs2Mux|Mux3~1_combout  & ((\regFile|Mux60~0_combout )))) # (\rs2Mux|Mux2~1_combout ) ) ) ) # ( 
// !\regFile|Mux60~2_combout  & ( \regFile|Mux60~3_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((\regFile|Mux60~1_combout )) # (\rs2Mux|Mux2~1_combout ))) # (\rs2Mux|Mux3~1_combout  & (!\rs2Mux|Mux2~1_combout  & ((\regFile|Mux60~0_combout )))) ) ) ) # ( 
// \regFile|Mux60~2_combout  & ( !\regFile|Mux60~3_combout  & ( (!\rs2Mux|Mux3~1_combout  & (!\rs2Mux|Mux2~1_combout  & (\regFile|Mux60~1_combout ))) # (\rs2Mux|Mux3~1_combout  & (((\regFile|Mux60~0_combout )) # (\rs2Mux|Mux2~1_combout ))) ) ) ) # ( 
// !\regFile|Mux60~2_combout  & ( !\regFile|Mux60~3_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((!\rs2Mux|Mux3~1_combout  & (\regFile|Mux60~1_combout )) # (\rs2Mux|Mux3~1_combout  & ((\regFile|Mux60~0_combout ))))) ) ) )

	.dataa(!\rs2Mux|Mux3~1_combout ),
	.datab(!\rs2Mux|Mux2~1_combout ),
	.datac(!\regFile|Mux60~1_combout ),
	.datad(!\regFile|Mux60~0_combout ),
	.datae(!\regFile|Mux60~2_combout ),
	.dataf(!\regFile|Mux60~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux60~4 .extended_lut = "off";
defparam \regFile|Mux60~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regFile|Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N15
cyclonev_lcell_comb \alu2Mux|Mux28~0 (
// Equation(s):
// \alu2Mux|Mux28~0_combout  = ( \controller|WideOr3~5_combout  & ( \regFile|Mux60~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~82_combout ))) ) ) ) # ( !\controller|WideOr3~5_combout  & ( 
// \regFile|Mux60~4_combout  & ( !\controller|WideOr2~1_combout  ) ) ) # ( \controller|WideOr3~5_combout  & ( !\regFile|Mux60~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~82_combout ))) ) ) )

	.dataa(!\instMem|data~82_combout ),
	.datab(gnd),
	.datac(!\controller|WideOr2~1_combout ),
	.datad(!\instMem|data~0_combout ),
	.datae(!\controller|WideOr3~5_combout ),
	.dataf(!\regFile|Mux60~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux28~0 .extended_lut = "off";
defparam \alu2Mux|Mux28~0 .lut_mask = 64'h0000F050F0F0F050;
defparam \alu2Mux|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N42
cyclonev_lcell_comb \procAlu|Mux28~0 (
// Equation(s):
// \procAlu|Mux28~0_combout  = ( \regFile|Mux28~4_combout  & ( \alu2Mux|Mux28~0_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr6~11_combout  & ((!\controller|WideOr4~2_combout ))) # (\controller|WideOr6~11_combout  & 
// (!\controller|WideOr7~2_combout  & \controller|WideOr4~2_combout )))) ) ) ) # ( !\regFile|Mux28~4_combout  & ( \alu2Mux|Mux28~0_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  $ 
// (!\controller|WideOr4~2_combout ))) # (\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  & !\controller|WideOr4~2_combout )))) ) ) ) # ( \regFile|Mux28~4_combout  & ( !\alu2Mux|Mux28~0_combout  & ( (\controller|WideOr5~5_combout  & 
// ((!\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  $ (!\controller|WideOr4~2_combout ))) # (\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  & !\controller|WideOr4~2_combout )))) ) ) ) # ( !\regFile|Mux28~4_combout  & 
// ( !\alu2Mux|Mux28~0_combout  & ( (\controller|WideOr5~5_combout  & (\controller|WideOr4~2_combout  & ((!\controller|WideOr6~11_combout ) # (!\controller|WideOr7~2_combout )))) ) ) )

	.dataa(!\controller|WideOr6~11_combout ),
	.datab(!\controller|WideOr5~5_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\controller|WideOr4~2_combout ),
	.datae(!\regFile|Mux28~4_combout ),
	.dataf(!\alu2Mux|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux28~0 .extended_lut = "off";
defparam \procAlu|Mux28~0 .lut_mask = 64'h0032122012202210;
defparam \procAlu|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N36
cyclonev_lcell_comb \procAlu|Mux24~0 (
// Equation(s):
// \procAlu|Mux24~0_combout  = ( !\controller|WideOr6~10_combout  & ( (!\controller|WideOr6~5_combout  & (!\controller|WideOr4~2_combout  & ((\controller|WideOr5~3_combout ) # (\controller|WideOr5~4_combout )))) ) )

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\controller|WideOr5~3_combout ),
	.datac(!\controller|WideOr6~5_combout ),
	.datad(!\controller|WideOr4~2_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr6~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux24~0 .extended_lut = "off";
defparam \procAlu|Mux24~0 .lut_mask = 64'h7000700000000000;
defparam \procAlu|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N30
cyclonev_lcell_comb \instMem|data~81 (
// Equation(s):
// \instMem|data~81_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [5] & ( (!\pc|dataOut [7] & (\pc|dataOut [6] & \pc|dataOut [2])) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [5] & ( (!\pc|dataOut [6] & ((!\pc|dataOut [7] & (!\pc|dataOut [3] & !\pc|dataOut 
// [2])) # (\pc|dataOut [7] & (\pc|dataOut [3] & \pc|dataOut [2])))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [5] & ( (\pc|dataOut [7] & (!\pc|dataOut [6] & (\pc|dataOut [3] & \pc|dataOut [2]))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [5] & ( 
// (!\pc|dataOut [2] & (!\pc|dataOut [3] $ (((\pc|dataOut [7] & !\pc|dataOut [6]))))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~81 .extended_lut = "off";
defparam \instMem|data~81 .lut_mask = 64'hB400000480040022;
defparam \instMem|data~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N36
cyclonev_lcell_comb \instMem|data~80 (
// Equation(s):
// \instMem|data~80_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [5] & ( (\pc|dataOut [7] & ((!\pc|dataOut [6]) # ((!\pc|dataOut [3] & \pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [5] & ( (!\pc|dataOut [6] & ((!\pc|dataOut [3] $ 
// (\pc|dataOut [2])) # (\pc|dataOut [7]))) # (\pc|dataOut [6] & (!\pc|dataOut [2] & (!\pc|dataOut [7] $ (\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [5] & ( (\pc|dataOut [7] & ((!\pc|dataOut [6]) # ((!\pc|dataOut [3] & \pc|dataOut [2])))) 
// ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [6] & ((!\pc|dataOut [7] & (\pc|dataOut [3] & \pc|dataOut [2])) # (\pc|dataOut [7] & ((\pc|dataOut [2]) # (\pc|dataOut [3]))))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~80 .extended_lut = "off";
defparam \instMem|data~80 .lut_mask = 64'h044C4454E54C4454;
defparam \instMem|data~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N9
cyclonev_lcell_comb \instMem|data~79 (
// Equation(s):
// \instMem|data~79_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [4] & ( (!\pc|dataOut [5] & \pc|dataOut [3]) ) ) ) # ( \pc|dataOut [2] & ( !\pc|dataOut [4] & ( (\pc|dataOut [5] & \pc|dataOut [3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~79 .extended_lut = "off";
defparam \instMem|data~79 .lut_mask = 64'h0000000F000000F0;
defparam \instMem|data~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N27
cyclonev_lcell_comb \instMem|data~82 (
// Equation(s):
// \instMem|data~82_combout  = ( \instMem|data~79_combout  & ( ((!\pc|dataOut [9] & (\instMem|data~81_combout )) # (\pc|dataOut [9] & ((\instMem|data~80_combout )))) # (\pc|dataOut [8]) ) ) # ( !\instMem|data~79_combout  & ( (!\pc|dataOut [8] & 
// ((!\pc|dataOut [9] & (\instMem|data~81_combout )) # (\pc|dataOut [9] & ((\instMem|data~80_combout ))))) # (\pc|dataOut [8] & (\pc|dataOut [9])) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [9]),
	.datac(!\instMem|data~81_combout ),
	.datad(!\instMem|data~80_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~82 .extended_lut = "off";
defparam \instMem|data~82 .lut_mask = 64'h193B193B5D7F5D7F;
defparam \instMem|data~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N54
cyclonev_lcell_comb \alu2Mux|Mux28~1 (
// Equation(s):
// \alu2Mux|Mux28~1_combout  = ( \controller|WideOr3~5_combout  & ( \regFile|Mux60~4_combout  & ( (!\instMem|data~0_combout ) # (\instMem|data~82_combout ) ) ) ) # ( !\controller|WideOr3~5_combout  & ( \regFile|Mux60~4_combout  ) ) # ( 
// \controller|WideOr3~5_combout  & ( !\regFile|Mux60~4_combout  & ( (!\instMem|data~0_combout ) # (\instMem|data~82_combout ) ) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(gnd),
	.datac(!\instMem|data~82_combout ),
	.datad(gnd),
	.datae(!\controller|WideOr3~5_combout ),
	.dataf(!\regFile|Mux60~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux28~1 .extended_lut = "off";
defparam \alu2Mux|Mux28~1 .lut_mask = 64'h0000AFAFFFFFAFAF;
defparam \alu2Mux|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N30
cyclonev_lcell_comb \instMem|data~78 (
// Equation(s):
// \instMem|data~78_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [3] & ( (!\pc|dataOut [7] & ((!\pc|dataOut [4]) # ((\pc|dataOut [2])))) # (\pc|dataOut [7] & ((!\pc|dataOut [6]) # (!\pc|dataOut [4] $ (\pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [5] & ( 
// \pc|dataOut [3] & ( (!\pc|dataOut [2] & ((!\pc|dataOut [7] & (\pc|dataOut [4])) # (\pc|dataOut [7] & ((!\pc|dataOut [6]))))) # (\pc|dataOut [2] & (((!\pc|dataOut [4] & !\pc|dataOut [6])) # (\pc|dataOut [7]))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [3] 
// & ( (!\pc|dataOut [7] & (!\pc|dataOut [4] & (!\pc|dataOut [2]))) # (\pc|dataOut [7] & ((!\pc|dataOut [6]) # ((\pc|dataOut [4] & \pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [2] & ((!\pc|dataOut [4] & (!\pc|dataOut 
// [7] & !\pc|dataOut [6])) # (\pc|dataOut [4] & ((!\pc|dataOut [7]) # (!\pc|dataOut [6]))))) # (\pc|dataOut [2] & (!\pc|dataOut [7] $ (((!\pc|dataOut [6]) # (\pc|dataOut [4]))))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~78 .extended_lut = "off";
defparam \instMem|data~78 .lut_mask = 64'hC7618F816F43BFB9;
defparam \instMem|data~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N0
cyclonev_lcell_comb \instMem|data~77 (
// Equation(s):
// \instMem|data~77_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [6] & ( (!\pc|dataOut [7] & (\pc|dataOut [4] & ((!\pc|dataOut [3]) # (\pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [6] & ( (\pc|dataOut [7] & ((!\pc|dataOut [3] & 
// (!\pc|dataOut [4] & !\pc|dataOut [2])) # (\pc|dataOut [3] & ((!\pc|dataOut [4]) # (!\pc|dataOut [2]))))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & (!\pc|dataOut [2] & ((!\pc|dataOut [3]) # (\pc|dataOut [4])))) # (\pc|dataOut 
// [7] & (\pc|dataOut [2] & (!\pc|dataOut [3] $ (\pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [4] & ((!\pc|dataOut [7] & (!\pc|dataOut [3] & !\pc|dataOut [2])) # (\pc|dataOut [7] & (\pc|dataOut [3] & \pc|dataOut 
// [2])))) # (\pc|dataOut [4] & (((\pc|dataOut [2])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~77 .extended_lut = "off";
defparam \instMem|data~77 .lut_mask = 64'h801F8A415110080A;
defparam \instMem|data~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N6
cyclonev_lcell_comb \instMem|data~134 (
// Equation(s):
// \instMem|data~134_combout  = ( !\pc|dataOut [8] & ( (!\pc|dataOut [9] & (((\instMem|data~77_combout )))) # (\pc|dataOut [9] & ((((\instMem|data~78_combout ))))) ) ) # ( \pc|dataOut [8] & ( ((\pc|dataOut [2] & (((!\pc|dataOut [3])) # (\pc|dataOut [4])))) # 
// (\pc|dataOut [9]) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [8]),
	.dataf(!\instMem|data~78_combout ),
	.datag(!\instMem|data~77_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~134 .extended_lut = "on";
defparam \instMem|data~134 .lut_mask = 64'h0A0A5F575F5F5F57;
defparam \instMem|data~134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N35
dffeas \regFile|R9|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \regFile|R8|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N56
dffeas \regFile|R10|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N54
cyclonev_lcell_comb \regFile|Mux61~2 (
// Equation(s):
// \regFile|Mux61~2_combout  = ( \regFile|R10|dataOut [2] & ( \rs2Mux|Mux3~1_combout  & ( (\regFile|R8|dataOut [2]) # (\rs2Mux|Mux2~1_combout ) ) ) ) # ( !\regFile|R10|dataOut [2] & ( \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & 
// \regFile|R8|dataOut [2]) ) ) ) # ( \regFile|R10|dataOut [2] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R9|dataOut [2]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R11|dataOut [2])) ) ) ) # ( !\regFile|R10|dataOut [2] & ( 
// !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R9|dataOut [2]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R11|dataOut [2])) ) ) )

	.dataa(!\regFile|R11|dataOut [2]),
	.datab(!\rs2Mux|Mux2~1_combout ),
	.datac(!\regFile|R9|dataOut [2]),
	.datad(!\regFile|R8|dataOut [2]),
	.datae(!\regFile|R10|dataOut [2]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux61~2 .extended_lut = "off";
defparam \regFile|Mux61~2 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \regFile|Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N35
dffeas \regFile|R12|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N26
dffeas \regFile|R14|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N37
dffeas \regFile|R15|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N36
cyclonev_lcell_comb \regFile|Mux61~3 (
// Equation(s):
// \regFile|Mux61~3_combout  = ( \regFile|R15|dataOut [2] & ( \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & (\regFile|R12|dataOut [2])) # (\rs2Mux|Mux2~1_combout  & ((\regFile|R14|dataOut [2]))) ) ) ) # ( !\regFile|R15|dataOut [2] & ( 
// \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & (\regFile|R12|dataOut [2])) # (\rs2Mux|Mux2~1_combout  & ((\regFile|R14|dataOut [2]))) ) ) ) # ( \regFile|R15|dataOut [2] & ( !\rs2Mux|Mux3~1_combout  & ( (\rs2Mux|Mux2~1_combout ) # 
// (\regFile|R13|dataOut [2]) ) ) ) # ( !\regFile|R15|dataOut [2] & ( !\rs2Mux|Mux3~1_combout  & ( (\regFile|R13|dataOut [2] & !\rs2Mux|Mux2~1_combout ) ) ) )

	.dataa(!\regFile|R13|dataOut [2]),
	.datab(!\regFile|R12|dataOut [2]),
	.datac(!\regFile|R14|dataOut [2]),
	.datad(!\rs2Mux|Mux2~1_combout ),
	.datae(!\regFile|R15|dataOut [2]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux61~3 .extended_lut = "off";
defparam \regFile|Mux61~3 .lut_mask = 64'h550055FF330F330F;
defparam \regFile|Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N35
dffeas \regFile|R0|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N35
dffeas \regFile|R3|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N0
cyclonev_lcell_comb \regFile|Mux61~0 (
// Equation(s):
// \regFile|Mux61~0_combout  = ( \regFile|R2|dataOut [2] & ( \rs2Mux|Mux3~1_combout  & ( (\regFile|R0|dataOut [2]) # (\rs2Mux|Mux2~1_combout ) ) ) ) # ( !\regFile|R2|dataOut [2] & ( \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & \regFile|R0|dataOut 
// [2]) ) ) ) # ( \regFile|R2|dataOut [2] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & (\regFile|R1|dataOut [2])) # (\rs2Mux|Mux2~1_combout  & ((\regFile|R3|dataOut [2]))) ) ) ) # ( !\regFile|R2|dataOut [2] & ( !\rs2Mux|Mux3~1_combout  & ( 
// (!\rs2Mux|Mux2~1_combout  & (\regFile|R1|dataOut [2])) # (\rs2Mux|Mux2~1_combout  & ((\regFile|R3|dataOut [2]))) ) ) )

	.dataa(!\regFile|R1|dataOut [2]),
	.datab(!\rs2Mux|Mux2~1_combout ),
	.datac(!\regFile|R0|dataOut [2]),
	.datad(!\regFile|R3|dataOut [2]),
	.datae(!\regFile|R2|dataOut [2]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux61~0 .extended_lut = "off";
defparam \regFile|Mux61~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \regFile|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N12
cyclonev_lcell_comb \regFile|R5|dataOut[2]~feeder (
// Equation(s):
// \regFile|R5|dataOut[2]~feeder_combout  = ( \dstRegMux|Mux29~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[2]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N6
cyclonev_lcell_comb \regFile|R5|dataOut[1]~0 (
// Equation(s):
// \regFile|R5|dataOut[1]~0_combout  = ( \regFile|Equal0~3_combout  & ( (!\FPGA_RESET_N~input_o ) # ((\controller|WideOr12~3_combout  & (!\instMem|data~106_combout  & \instMem|data~44_combout ))) ) ) # ( !\regFile|Equal0~3_combout  & ( !\FPGA_RESET_N~input_o 
//  ) )

	.dataa(!\controller|WideOr12~3_combout ),
	.datab(!\instMem|data~106_combout ),
	.datac(!\instMem|data~44_combout ),
	.datad(!\FPGA_RESET_N~input_o ),
	.datae(gnd),
	.dataf(!\regFile|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[1]~0 .extended_lut = "off";
defparam \regFile|R5|dataOut[1]~0 .lut_mask = 64'hFF00FF00FF04FF04;
defparam \regFile|R5|dataOut[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N14
dffeas \regFile|R5|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N20
dffeas \regFile|R7|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N49
dffeas \regFile|R6|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N48
cyclonev_lcell_comb \regFile|Mux61~1 (
// Equation(s):
// \regFile|Mux61~1_combout  = ( \regFile|R6|dataOut [2] & ( \rs2Mux|Mux3~1_combout  & ( (\rs2Mux|Mux2~1_combout ) # (\regFile|R4|dataOut [2]) ) ) ) # ( !\regFile|R6|dataOut [2] & ( \rs2Mux|Mux3~1_combout  & ( (\regFile|R4|dataOut [2] & 
// !\rs2Mux|Mux2~1_combout ) ) ) ) # ( \regFile|R6|dataOut [2] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & (\regFile|R5|dataOut [2])) # (\rs2Mux|Mux2~1_combout  & ((\regFile|R7|dataOut [2]))) ) ) ) # ( !\regFile|R6|dataOut [2] & ( 
// !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & (\regFile|R5|dataOut [2])) # (\rs2Mux|Mux2~1_combout  & ((\regFile|R7|dataOut [2]))) ) ) )

	.dataa(!\regFile|R4|dataOut [2]),
	.datab(!\regFile|R5|dataOut [2]),
	.datac(!\regFile|R7|dataOut [2]),
	.datad(!\rs2Mux|Mux2~1_combout ),
	.datae(!\regFile|R6|dataOut [2]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux61~1 .extended_lut = "off";
defparam \regFile|Mux61~1 .lut_mask = 64'h330F330F550055FF;
defparam \regFile|Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N33
cyclonev_lcell_comb \regFile|Mux61~4 (
// Equation(s):
// \regFile|Mux61~4_combout  = ( \regFile|Mux61~0_combout  & ( \regFile|Mux61~1_combout  & ( ((!\rs2Mux|Mux1~1_combout  & ((\regFile|Mux61~3_combout ))) # (\rs2Mux|Mux1~1_combout  & (\regFile|Mux61~2_combout ))) # (\rs2Mux|Mux0~1_combout ) ) ) ) # ( 
// !\regFile|Mux61~0_combout  & ( \regFile|Mux61~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((\regFile|Mux61~3_combout )) # (\rs2Mux|Mux0~1_combout ))) # (\rs2Mux|Mux1~1_combout  & (!\rs2Mux|Mux0~1_combout  & (\regFile|Mux61~2_combout ))) ) ) ) # ( 
// \regFile|Mux61~0_combout  & ( !\regFile|Mux61~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux61~3_combout )))) # (\rs2Mux|Mux1~1_combout  & (((\regFile|Mux61~2_combout )) # (\rs2Mux|Mux0~1_combout ))) ) ) ) # ( 
// !\regFile|Mux61~0_combout  & ( !\regFile|Mux61~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & ((!\rs2Mux|Mux1~1_combout  & ((\regFile|Mux61~3_combout ))) # (\rs2Mux|Mux1~1_combout  & (\regFile|Mux61~2_combout )))) ) ) )

	.dataa(!\rs2Mux|Mux1~1_combout ),
	.datab(!\rs2Mux|Mux0~1_combout ),
	.datac(!\regFile|Mux61~2_combout ),
	.datad(!\regFile|Mux61~3_combout ),
	.datae(!\regFile|Mux61~0_combout ),
	.dataf(!\regFile|Mux61~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux61~4 .extended_lut = "off";
defparam \regFile|Mux61~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \regFile|Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N0
cyclonev_lcell_comb \alu2Mux|Mux29~1 (
// Equation(s):
// \alu2Mux|Mux29~1_combout  = ( \regFile|Mux61~4_combout  & ( (!\instMem|data~0_combout ) # ((!\controller|WideOr3~5_combout ) # (\instMem|data~134_combout )) ) ) # ( !\regFile|Mux61~4_combout  & ( (\controller|WideOr3~5_combout  & 
// ((!\instMem|data~0_combout ) # (\instMem|data~134_combout ))) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(!\controller|WideOr3~5_combout ),
	.datac(gnd),
	.datad(!\instMem|data~134_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux61~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux29~1 .extended_lut = "off";
defparam \alu2Mux|Mux29~1 .lut_mask = 64'h22332233EEFFEEFF;
defparam \alu2Mux|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N15
cyclonev_lcell_comb \datamem|key_reg[1]~4 (
// Equation(s):
// \datamem|key_reg[1]~4_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|key_reg[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|key_reg[1]~4 .extended_lut = "off";
defparam \datamem|key_reg[1]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \datamem|key_reg[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N16
dffeas \datamem|key_reg[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|key_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|key_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|key_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|key_reg[1] .is_wysiwyg = "true";
defparam \datamem|key_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N42
cyclonev_lcell_comb \dstRegMux|Mux29~2 (
// Equation(s):
// \dstRegMux|Mux29~2_combout  = ( \controller|WideOr14~0_combout  & ( \procAlu|Add0~1_sumout  & ( ((!\procAlu|Mux29~1_combout  & ((\procAlu|Mux2~0_combout ) # (\procAlu|Mux2~2_combout )))) # (\controller|WideOr13~0_combout ) ) ) ) # ( 
// \controller|WideOr14~0_combout  & ( !\procAlu|Add0~1_sumout  & ( ((\procAlu|Mux2~2_combout  & !\procAlu|Mux29~1_combout )) # (\controller|WideOr13~0_combout ) ) ) )

	.dataa(!\controller|WideOr13~0_combout ),
	.datab(!\procAlu|Mux2~2_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Mux29~1_combout ),
	.datae(!\controller|WideOr14~0_combout ),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux29~2 .extended_lut = "off";
defparam \dstRegMux|Mux29~2 .lut_mask = 64'h0000775500007F55;
defparam \dstRegMux|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N18
cyclonev_lcell_comb \dstRegMux|Mux29~3 (
// Equation(s):
// \dstRegMux|Mux29~3_combout  = ( \controller|WideOr14~0_combout  & ( \procAlu|Add0~1_sumout  & ( (!\controller|WideOr13~0_combout  & (!\procAlu|Mux29~1_combout  & ((\procAlu|Mux2~0_combout ) # (\procAlu|Mux2~2_combout )))) ) ) ) # ( 
// !\controller|WideOr14~0_combout  & ( \procAlu|Add0~1_sumout  & ( \controller|WideOr13~0_combout  ) ) ) # ( \controller|WideOr14~0_combout  & ( !\procAlu|Add0~1_sumout  & ( (!\controller|WideOr13~0_combout  & (\procAlu|Mux2~2_combout  & 
// !\procAlu|Mux29~1_combout )) ) ) ) # ( !\controller|WideOr14~0_combout  & ( !\procAlu|Add0~1_sumout  & ( \controller|WideOr13~0_combout  ) ) )

	.dataa(!\controller|WideOr13~0_combout ),
	.datab(!\procAlu|Mux2~2_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Mux29~1_combout ),
	.datae(!\controller|WideOr14~0_combout ),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux29~3 .extended_lut = "off";
defparam \dstRegMux|Mux29~3 .lut_mask = 64'h5555220055552A00;
defparam \dstRegMux|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N14
dffeas \regFile|R9|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N38
dffeas \regFile|R8|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \regFile|R10|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N3
cyclonev_lcell_comb \regFile|Mux30~2 (
// Equation(s):
// \regFile|Mux30~2_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R11|dataOut [1] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R9|dataOut [1] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R10|dataOut [1] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R8|dataOut [1] ) ) )

	.dataa(!\regFile|R11|dataOut [1]),
	.datab(!\regFile|R9|dataOut [1]),
	.datac(!\regFile|R8|dataOut [1]),
	.datad(!\regFile|R10|dataOut [1]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux30~2 .extended_lut = "off";
defparam \regFile|Mux30~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \regFile|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N26
dffeas \regFile|R15|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N12
cyclonev_lcell_comb \regFile|R12|dataOut[1]~feeder (
// Equation(s):
// \regFile|R12|dataOut[1]~feeder_combout  = ( \dstRegMux|Mux30~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R12|dataOut[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R12|dataOut[1]~feeder .extended_lut = "off";
defparam \regFile|R12|dataOut[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R12|dataOut[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N14
dffeas \regFile|R12|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R12|dataOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N14
dffeas \regFile|R13|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N27
cyclonev_lcell_comb \regFile|Mux30~3 (
// Equation(s):
// \regFile|Mux30~3_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R15|dataOut [1] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R13|dataOut [1] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R14|dataOut [1] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R12|dataOut [1] ) ) )

	.dataa(!\regFile|R14|dataOut [1]),
	.datab(!\regFile|R15|dataOut [1]),
	.datac(!\regFile|R12|dataOut [1]),
	.datad(!\regFile|R13|dataOut [1]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux30~3 .extended_lut = "off";
defparam \regFile|Mux30~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \regFile|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N15
cyclonev_lcell_comb \regFile|R5|dataOut[1]~feeder (
// Equation(s):
// \regFile|R5|dataOut[1]~feeder_combout  = ( \dstRegMux|Mux30~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[1]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \regFile|R5|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N38
dffeas \regFile|R6|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N59
dffeas \regFile|R7|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N0
cyclonev_lcell_comb \regFile|Mux30~1 (
// Equation(s):
// \regFile|Mux30~1_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R7|dataOut [1] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R5|dataOut [1] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R6|dataOut [1] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R4|dataOut [1] ) ) )

	.dataa(!\regFile|R4|dataOut [1]),
	.datab(!\regFile|R5|dataOut [1]),
	.datac(!\regFile|R6|dataOut [1]),
	.datad(!\regFile|R7|dataOut [1]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux30~1 .extended_lut = "off";
defparam \regFile|Mux30~1 .lut_mask = 64'h55550F0F333300FF;
defparam \regFile|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N44
dffeas \regFile|R3|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N15
cyclonev_lcell_comb \regFile|R0|dataOut[1]~feeder (
// Equation(s):
// \regFile|R0|dataOut[1]~feeder_combout  = ( \dstRegMux|Mux30~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R0|dataOut[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R0|dataOut[1]~feeder .extended_lut = "off";
defparam \regFile|R0|dataOut[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R0|dataOut[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \regFile|R0|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R0|dataOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N24
cyclonev_lcell_comb \regFile|R2|dataOut[1]~feeder (
// Equation(s):
// \regFile|R2|dataOut[1]~feeder_combout  = ( \dstRegMux|Mux30~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[1]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N26
dffeas \regFile|R2|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N54
cyclonev_lcell_comb \regFile|Mux30~0 (
// Equation(s):
// \regFile|Mux30~0_combout  = ( \regFile|R2|dataOut [1] & ( \rs1Mux|out[1]~1_combout  & ( (!\rs1Mux|out[0]~0_combout ) # (\regFile|R3|dataOut [1]) ) ) ) # ( !\regFile|R2|dataOut [1] & ( \rs1Mux|out[1]~1_combout  & ( (\regFile|R3|dataOut [1] & 
// \rs1Mux|out[0]~0_combout ) ) ) ) # ( \regFile|R2|dataOut [1] & ( !\rs1Mux|out[1]~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & ((\regFile|R0|dataOut [1]))) # (\rs1Mux|out[0]~0_combout  & (\regFile|R1|dataOut [1])) ) ) ) # ( !\regFile|R2|dataOut [1] & ( 
// !\rs1Mux|out[1]~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & ((\regFile|R0|dataOut [1]))) # (\rs1Mux|out[0]~0_combout  & (\regFile|R1|dataOut [1])) ) ) )

	.dataa(!\regFile|R1|dataOut [1]),
	.datab(!\regFile|R3|dataOut [1]),
	.datac(!\rs1Mux|out[0]~0_combout ),
	.datad(!\regFile|R0|dataOut [1]),
	.datae(!\regFile|R2|dataOut [1]),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux30~0 .extended_lut = "off";
defparam \regFile|Mux30~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \regFile|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N36
cyclonev_lcell_comb \regFile|Mux30~4 (
// Equation(s):
// \regFile|Mux30~4_combout  = ( \regFile|Mux30~1_combout  & ( \regFile|Mux30~0_combout  & ( (!\rs1Mux|out[3]~3_combout ) # ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux30~2_combout )) # (\rs1Mux|out[2]~2_combout  & ((\regFile|Mux30~3_combout )))) ) ) ) # ( 
// !\regFile|Mux30~1_combout  & ( \regFile|Mux30~0_combout  & ( (!\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout ) # ((\regFile|Mux30~2_combout )))) # (\rs1Mux|out[2]~2_combout  & (\rs1Mux|out[3]~3_combout  & ((\regFile|Mux30~3_combout )))) ) ) ) # 
// ( \regFile|Mux30~1_combout  & ( !\regFile|Mux30~0_combout  & ( (!\rs1Mux|out[2]~2_combout  & (\rs1Mux|out[3]~3_combout  & (\regFile|Mux30~2_combout ))) # (\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout ) # ((\regFile|Mux30~3_combout )))) ) ) ) # 
// ( !\regFile|Mux30~1_combout  & ( !\regFile|Mux30~0_combout  & ( (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux30~2_combout )) # (\rs1Mux|out[2]~2_combout  & ((\regFile|Mux30~3_combout ))))) ) ) )

	.dataa(!\rs1Mux|out[2]~2_combout ),
	.datab(!\rs1Mux|out[3]~3_combout ),
	.datac(!\regFile|Mux30~2_combout ),
	.datad(!\regFile|Mux30~3_combout ),
	.datae(!\regFile|Mux30~1_combout ),
	.dataf(!\regFile|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux30~4 .extended_lut = "off";
defparam \regFile|Mux30~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \regFile|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N39
cyclonev_lcell_comb \instMem|data~104 (
// Equation(s):
// \instMem|data~104_combout  = (\instMem|data~133_combout  & !\pc|dataOut [8])

	.dataa(!\instMem|data~133_combout ),
	.datab(!\pc|dataOut [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~104 .extended_lut = "off";
defparam \instMem|data~104 .lut_mask = 64'h4444444444444444;
defparam \instMem|data~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N45
cyclonev_lcell_comb \alu2Mux|Mux30~0 (
// Equation(s):
// \alu2Mux|Mux30~0_combout  = ( \regFile|Mux62~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\controller|WideOr3~5_combout ) # ((\instMem|data~0_combout  & \instMem|data~104_combout )))) ) ) # ( !\regFile|Mux62~4_combout  & ( 
// (\controller|WideOr3~5_combout  & (\instMem|data~0_combout  & (\instMem|data~104_combout  & !\controller|WideOr2~1_combout ))) ) )

	.dataa(!\controller|WideOr3~5_combout ),
	.datab(!\instMem|data~0_combout ),
	.datac(!\instMem|data~104_combout ),
	.datad(!\controller|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux30~0 .extended_lut = "off";
defparam \alu2Mux|Mux30~0 .lut_mask = 64'h01000100AB00AB00;
defparam \alu2Mux|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N42
cyclonev_lcell_comb \procAlu|Mux30~0 (
// Equation(s):
// \procAlu|Mux30~0_combout  = ( \regFile|Mux30~4_combout  & ( \alu2Mux|Mux30~0_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout )) # (\controller|WideOr6~11_combout  & 
// (\controller|WideOr4~2_combout  & !\controller|WideOr7~2_combout )))) ) ) ) # ( !\regFile|Mux30~4_combout  & ( \alu2Mux|Mux30~0_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout  $ 
// (!\controller|WideOr7~2_combout ))) # (\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout  & !\controller|WideOr7~2_combout )))) ) ) ) # ( \regFile|Mux30~4_combout  & ( !\alu2Mux|Mux30~0_combout  & ( (\controller|WideOr5~5_combout  & 
// ((!\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout  $ (!\controller|WideOr7~2_combout ))) # (\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout  & !\controller|WideOr7~2_combout )))) ) ) ) # ( !\regFile|Mux30~4_combout  & 
// ( !\alu2Mux|Mux30~0_combout  & ( (\controller|WideOr4~2_combout  & (\controller|WideOr5~5_combout  & ((!\controller|WideOr6~11_combout ) # (!\controller|WideOr7~2_combout )))) ) ) )

	.dataa(!\controller|WideOr6~11_combout ),
	.datab(!\controller|WideOr4~2_combout ),
	.datac(!\controller|WideOr5~5_combout ),
	.datad(!\controller|WideOr7~2_combout ),
	.datae(!\regFile|Mux30~4_combout ),
	.dataf(!\alu2Mux|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux30~0 .extended_lut = "off";
defparam \procAlu|Mux30~0 .lut_mask = 64'h0302060806080908;
defparam \procAlu|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N15
cyclonev_lcell_comb \controller|WideOr7~3 (
// Equation(s):
// \controller|WideOr7~3_combout  = ( \controller|WideOr7~1_combout  & ( (\instMem|data~30_combout  & (\instMem|data~37_combout  & !\instMem|data~27_combout )) ) )

	.dataa(!\instMem|data~30_combout ),
	.datab(gnd),
	.datac(!\instMem|data~37_combout ),
	.datad(!\instMem|data~27_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr7~3 .extended_lut = "off";
defparam \controller|WideOr7~3 .lut_mask = 64'h0000000005000500;
defparam \controller|WideOr7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N54
cyclonev_lcell_comb \instMem|data~84 (
// Equation(s):
// \instMem|data~84_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [4] & ( (!\pc|dataOut [2] & (!\pc|dataOut [5] & ((\pc|dataOut [6])))) # (\pc|dataOut [2] & (\pc|dataOut [3] & (!\pc|dataOut [5] $ (!\pc|dataOut [6])))) ) ) ) # ( !\pc|dataOut [7] & ( 
// \pc|dataOut [4] & ( (!\pc|dataOut [2] & (!\pc|dataOut [5])) # (\pc|dataOut [2] & ((\pc|dataOut [6]))) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [5] & (\pc|dataOut [2] & ((\pc|dataOut [6])))) # (\pc|dataOut [5] & (!\pc|dataOut [6] & 
// ((!\pc|dataOut [2]) # (\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [5] & (!\pc|dataOut [6] $ (((\pc|dataOut [3]) # (\pc|dataOut [2]))))) # (\pc|dataOut [5] & (!\pc|dataOut [2] & ((!\pc|dataOut [3]) # (!\pc|dataOut 
// [6])))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~84 .extended_lut = "off";
defparam \instMem|data~84 .lut_mask = 64'hA26C234488DD018C;
defparam \instMem|data~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N24
cyclonev_lcell_comb \instMem|data~83 (
// Equation(s):
// \instMem|data~83_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [4] & ( (!\pc|dataOut [6]) # ((!\pc|dataOut [2] & (!\pc|dataOut [5] & \pc|dataOut [3])) # (\pc|dataOut [2] & (\pc|dataOut [5] & !\pc|dataOut [3]))) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut 
// [4] & ( (!\pc|dataOut [2] & (\pc|dataOut [5] & (!\pc|dataOut [3] & \pc|dataOut [6]))) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [6] & (((\pc|dataOut [3]) # (\pc|dataOut [5])))) # (\pc|dataOut [6] & (!\pc|dataOut [2] & (!\pc|dataOut 
// [5] $ (\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [5] & (\pc|dataOut [6] & (!\pc|dataOut [2] $ (\pc|dataOut [3])))) # (\pc|dataOut [5] & (\pc|dataOut [2])) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~83 .extended_lut = "off";
defparam \instMem|data~83 .lut_mask = 64'h11953F820020FF18;
defparam \instMem|data~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N51
cyclonev_lcell_comb \instMem|data~85 (
// Equation(s):
// \instMem|data~85_combout  = ( \pc|dataOut [3] & ( \instMem|data~83_combout  & ( ((!\pc|dataOut [8] & ((\instMem|data~84_combout ))) # (\pc|dataOut [8] & (\pc|dataOut [2]))) # (\pc|dataOut [9]) ) ) ) # ( !\pc|dataOut [3] & ( \instMem|data~83_combout  & ( 
// ((!\pc|dataOut [8] & ((\instMem|data~84_combout ))) # (\pc|dataOut [8] & (!\pc|dataOut [2]))) # (\pc|dataOut [9]) ) ) ) # ( \pc|dataOut [3] & ( !\instMem|data~83_combout  & ( (!\pc|dataOut [8] & (((!\pc|dataOut [9] & \instMem|data~84_combout )))) # 
// (\pc|dataOut [8] & (((\pc|dataOut [9])) # (\pc|dataOut [2]))) ) ) ) # ( !\pc|dataOut [3] & ( !\instMem|data~83_combout  & ( (!\pc|dataOut [8] & (((!\pc|dataOut [9] & \instMem|data~84_combout )))) # (\pc|dataOut [8] & ((!\pc|dataOut [2]) # ((\pc|dataOut 
// [9])))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [9]),
	.datad(!\instMem|data~84_combout ),
	.datae(!\pc|dataOut [3]),
	.dataf(!\instMem|data~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~85 .extended_lut = "off";
defparam \instMem|data~85 .lut_mask = 64'h23E313D32FEF1FDF;
defparam \instMem|data~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N0
cyclonev_lcell_comb \alu2Mux|Mux31~0 (
// Equation(s):
// \alu2Mux|Mux31~0_combout  = ( \controller|WideOr3~5_combout  & ( \regFile|Mux63~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~85_combout ))) ) ) ) # ( !\controller|WideOr3~5_combout  & ( 
// \regFile|Mux63~4_combout  & ( !\controller|WideOr2~1_combout  ) ) ) # ( \controller|WideOr3~5_combout  & ( !\regFile|Mux63~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~85_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\instMem|data~0_combout ),
	.datac(!\controller|WideOr2~1_combout ),
	.datad(!\instMem|data~85_combout ),
	.datae(!\controller|WideOr3~5_combout ),
	.dataf(!\regFile|Mux63~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux31~0 .extended_lut = "off";
defparam \alu2Mux|Mux31~0 .lut_mask = 64'h0000C0F0F0F0C0F0;
defparam \alu2Mux|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N33
cyclonev_lcell_comb \regFile|R13|dataOut[0]~feeder (
// Equation(s):
// \regFile|R13|dataOut[0]~feeder_combout  = ( \dstRegMux|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R13|dataOut[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R13|dataOut[0]~feeder .extended_lut = "off";
defparam \regFile|R13|dataOut[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R13|dataOut[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N35
dffeas \regFile|R13|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R13|dataOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N41
dffeas \regFile|R5|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N38
dffeas \regFile|R1|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N21
cyclonev_lcell_comb \regFile|Mux31~1 (
// Equation(s):
// \regFile|Mux31~1_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R13|dataOut [0] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R5|dataOut [0] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R9|dataOut [0] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R1|dataOut [0] ) ) )

	.dataa(!\regFile|R9|dataOut [0]),
	.datab(!\regFile|R13|dataOut [0]),
	.datac(!\regFile|R5|dataOut [0]),
	.datad(!\regFile|R1|dataOut [0]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux31~1 .extended_lut = "off";
defparam \regFile|Mux31~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N26
dffeas \regFile|R4|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N17
dffeas \regFile|R12|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N3
cyclonev_lcell_comb \regFile|R8|dataOut[0]~feeder (
// Equation(s):
// \regFile|R8|dataOut[0]~feeder_combout  = ( \dstRegMux|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R8|dataOut[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R8|dataOut[0]~feeder .extended_lut = "off";
defparam \regFile|R8|dataOut[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R8|dataOut[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \regFile|R8|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R8|dataOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N48
cyclonev_lcell_comb \regFile|Mux31~0 (
// Equation(s):
// \regFile|Mux31~0_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R12|dataOut [0] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R4|dataOut [0] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R8|dataOut [0] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R0|dataOut [0] ) ) )

	.dataa(!\regFile|R0|dataOut [0]),
	.datab(!\regFile|R4|dataOut [0]),
	.datac(!\regFile|R12|dataOut [0]),
	.datad(!\regFile|R8|dataOut [0]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux31~0 .extended_lut = "off";
defparam \regFile|Mux31~0 .lut_mask = 64'h555500FF33330F0F;
defparam \regFile|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N32
dffeas \regFile|R15|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N14
dffeas \regFile|R7|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N38
dffeas \regFile|R11|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N33
cyclonev_lcell_comb \regFile|Mux31~3 (
// Equation(s):
// \regFile|Mux31~3_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R15|dataOut [0] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R11|dataOut [0] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R7|dataOut [0] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R3|dataOut [0] ) ) )

	.dataa(!\regFile|R3|dataOut [0]),
	.datab(!\regFile|R15|dataOut [0]),
	.datac(!\regFile|R7|dataOut [0]),
	.datad(!\regFile|R11|dataOut [0]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux31~3 .extended_lut = "off";
defparam \regFile|Mux31~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N33
cyclonev_lcell_comb \regFile|Mux31~4 (
// Equation(s):
// \regFile|Mux31~4_combout  = ( \regFile|Mux31~0_combout  & ( \regFile|Mux31~3_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout ) # (\regFile|Mux31~1_combout )))) # (\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout )) # 
// (\regFile|Mux31~2_combout ))) ) ) ) # ( !\regFile|Mux31~0_combout  & ( \regFile|Mux31~3_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout  & \regFile|Mux31~1_combout )))) # (\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout )) # 
// (\regFile|Mux31~2_combout ))) ) ) ) # ( \regFile|Mux31~0_combout  & ( !\regFile|Mux31~3_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout ) # (\regFile|Mux31~1_combout )))) # (\rs1Mux|out[1]~1_combout  & (\regFile|Mux31~2_combout  & 
// (!\rs1Mux|out[0]~0_combout ))) ) ) ) # ( !\regFile|Mux31~0_combout  & ( !\regFile|Mux31~3_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout  & \regFile|Mux31~1_combout )))) # (\rs1Mux|out[1]~1_combout  & (\regFile|Mux31~2_combout  & 
// (!\rs1Mux|out[0]~0_combout ))) ) ) )

	.dataa(!\regFile|Mux31~2_combout ),
	.datab(!\rs1Mux|out[1]~1_combout ),
	.datac(!\rs1Mux|out[0]~0_combout ),
	.datad(!\regFile|Mux31~1_combout ),
	.datae(!\regFile|Mux31~0_combout ),
	.dataf(!\regFile|Mux31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux31~4 .extended_lut = "off";
defparam \regFile|Mux31~4 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \regFile|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N33
cyclonev_lcell_comb \instMem|data~32 (
// Equation(s):
// \instMem|data~32_combout  = ( !\pc|dataOut [10] & ( (!\pc|dataOut [11] & !\pc|dataOut [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [11]),
	.datad(!\pc|dataOut [8]),
	.datae(gnd),
	.dataf(!\pc|dataOut [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~32 .extended_lut = "off";
defparam \instMem|data~32 .lut_mask = 64'hF000F00000000000;
defparam \instMem|data~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N15
cyclonev_lcell_comb \instMem|data~108 (
// Equation(s):
// \instMem|data~108_combout  = ( \instMem|data~32_combout  & ( \instMem|data~31_combout  & ( ((\instMem|data~33_combout ) # (\instMem|data~34_combout )) # (\pc|dataOut [2]) ) ) ) # ( !\instMem|data~32_combout  & ( \instMem|data~31_combout  & ( 
// \instMem|data~33_combout  ) ) ) # ( \instMem|data~32_combout  & ( !\instMem|data~31_combout  & ( ((!\pc|dataOut [2] & \instMem|data~34_combout )) # (\instMem|data~33_combout ) ) ) ) # ( !\instMem|data~32_combout  & ( !\instMem|data~31_combout  & ( 
// \instMem|data~33_combout  ) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [2]),
	.datac(!\instMem|data~34_combout ),
	.datad(!\instMem|data~33_combout ),
	.datae(!\instMem|data~32_combout ),
	.dataf(!\instMem|data~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~108 .extended_lut = "off";
defparam \instMem|data~108 .lut_mask = 64'h00FF0CFF00FF3FFF;
defparam \instMem|data~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N30
cyclonev_lcell_comb \procAlu|Add0~130 (
// Equation(s):
// \procAlu|Add0~130_cout  = CARRY(( VCC ) + ( (!\instMem|data~108_combout  & (((!\controller|WideOr7~3_combout )))) # (\instMem|data~108_combout  & ((!\pc|dataOut [12] & (!\controller|WideOr7~0_combout )) # (\pc|dataOut [12] & 
// ((!\controller|WideOr7~3_combout ))))) ) + ( !VCC ))

	.dataa(!\controller|WideOr7~0_combout ),
	.datab(!\controller|WideOr7~3_combout ),
	.datac(!\instMem|data~108_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc|dataOut [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\procAlu|Add0~130_cout ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~130 .extended_lut = "off";
defparam \procAlu|Add0~130 .lut_mask = 64'h000035330000FFFF;
defparam \procAlu|Add0~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N36
cyclonev_lcell_comb \procAlu|Add0~77 (
// Equation(s):
// \procAlu|Add0~77_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux30~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux30~4_combout  ) + ( \procAlu|Add0~14  ))
// \procAlu|Add0~78  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux30~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux30~4_combout  ) + ( \procAlu|Add0~14  ))

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\instMem|data~75_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux30~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux30~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~77_sumout ),
	.cout(\procAlu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~77 .extended_lut = "off";
defparam \procAlu|Add0~77 .lut_mask = 64'h0000FF000000F04B;
defparam \procAlu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N6
cyclonev_lcell_comb \procAlu|Mux30~1 (
// Equation(s):
// \procAlu|Mux30~1_combout  = ( !\procAlu|Add0~77_sumout  & ( \procAlu|Mux24~0_combout  & ( !\procAlu|Mux30~0_combout  ) ) ) # ( \procAlu|Add0~77_sumout  & ( !\procAlu|Mux24~0_combout  & ( !\procAlu|Mux30~0_combout  ) ) ) # ( !\procAlu|Add0~77_sumout  & ( 
// !\procAlu|Mux24~0_combout  & ( !\procAlu|Mux30~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\procAlu|Mux30~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\procAlu|Add0~77_sumout ),
	.dataf(!\procAlu|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux30~1 .extended_lut = "off";
defparam \procAlu|Mux30~1 .lut_mask = 64'hCCCCCCCCCCCC0000;
defparam \procAlu|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N36
cyclonev_lcell_comb \procAlu|Mux2~3 (
// Equation(s):
// \procAlu|Mux2~3_combout  = ( \procAlu|Add0~1_sumout  & ( (\procAlu|Mux2~0_combout ) # (\procAlu|Mux2~2_combout ) ) ) # ( !\procAlu|Add0~1_sumout  & ( \procAlu|Mux2~2_combout  ) )

	.dataa(gnd),
	.datab(!\procAlu|Mux2~2_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux2~3 .extended_lut = "off";
defparam \procAlu|Mux2~3 .lut_mask = 64'h333333333F3F3F3F;
defparam \procAlu|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N0
cyclonev_lcell_comb \SW1|Add0~29 (
// Equation(s):
// \SW1|Add0~29_sumout  = SUM(( \SW1|cnt [0] ) + ( VCC ) + ( !VCC ))
// \SW1|Add0~30  = CARRY(( \SW1|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~29_sumout ),
	.cout(\SW1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~29 .extended_lut = "off";
defparam \SW1|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \SW1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \SW1|gate_0~feeder (
// Equation(s):
// \SW1|gate_0~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW1|gate_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW1|gate_0~feeder .extended_lut = "off";
defparam \SW1|gate_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SW1|gate_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \SW1|gate_0 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|gate_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|gate_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|gate_0 .is_wysiwyg = "true";
defparam \SW1|gate_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \SW1|gate_1~feeder (
// Equation(s):
// \SW1|gate_1~feeder_combout  = \SW1|gate_0~q 

	.dataa(gnd),
	.datab(!\SW1|gate_0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW1|gate_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW1|gate_1~feeder .extended_lut = "off";
defparam \SW1|gate_1~feeder .lut_mask = 64'h3333333333333333;
defparam \SW1|gate_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N37
dffeas \SW1|gate_1 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|gate_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|gate_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|gate_1 .is_wysiwyg = "true";
defparam \SW1|gate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N36
cyclonev_lcell_comb \SW1|always2~0 (
// Equation(s):
// \SW1|always2~0_combout  = ( \SW1|out~q  & ( \SW1|gate_1~q  ) ) # ( !\SW1|out~q  & ( !\SW1|gate_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW1|out~q ),
	.dataf(!\SW1|gate_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW1|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW1|always2~0 .extended_lut = "off";
defparam \SW1|always2~0 .lut_mask = 64'hFFFF00000000FFFF;
defparam \SW1|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \SW1|cnt[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[0] .is_wysiwyg = "true";
defparam \SW1|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N3
cyclonev_lcell_comb \SW1|Add0~17 (
// Equation(s):
// \SW1|Add0~17_sumout  = SUM(( \SW1|cnt [1] ) + ( GND ) + ( \SW1|Add0~30  ))
// \SW1|Add0~18  = CARRY(( \SW1|cnt [1] ) + ( GND ) + ( \SW1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~17_sumout ),
	.cout(\SW1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~17 .extended_lut = "off";
defparam \SW1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \SW1|cnt[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[1] .is_wysiwyg = "true";
defparam \SW1|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N6
cyclonev_lcell_comb \SW1|Add0~21 (
// Equation(s):
// \SW1|Add0~21_sumout  = SUM(( \SW1|cnt [2] ) + ( GND ) + ( \SW1|Add0~18  ))
// \SW1|Add0~22  = CARRY(( \SW1|cnt [2] ) + ( GND ) + ( \SW1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~21_sumout ),
	.cout(\SW1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~21 .extended_lut = "off";
defparam \SW1|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \SW1|cnt[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[2] .is_wysiwyg = "true";
defparam \SW1|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N9
cyclonev_lcell_comb \SW1|Add0~13 (
// Equation(s):
// \SW1|Add0~13_sumout  = SUM(( \SW1|cnt [3] ) + ( GND ) + ( \SW1|Add0~22  ))
// \SW1|Add0~14  = CARRY(( \SW1|cnt [3] ) + ( GND ) + ( \SW1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~13_sumout ),
	.cout(\SW1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~13 .extended_lut = "off";
defparam \SW1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \SW1|cnt[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[3] .is_wysiwyg = "true";
defparam \SW1|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N12
cyclonev_lcell_comb \SW1|Add0~9 (
// Equation(s):
// \SW1|Add0~9_sumout  = SUM(( \SW1|cnt [4] ) + ( GND ) + ( \SW1|Add0~14  ))
// \SW1|Add0~10  = CARRY(( \SW1|cnt [4] ) + ( GND ) + ( \SW1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~9_sumout ),
	.cout(\SW1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~9 .extended_lut = "off";
defparam \SW1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N14
dffeas \SW1|cnt[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[4] .is_wysiwyg = "true";
defparam \SW1|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N15
cyclonev_lcell_comb \SW1|Add0~5 (
// Equation(s):
// \SW1|Add0~5_sumout  = SUM(( \SW1|cnt [5] ) + ( GND ) + ( \SW1|Add0~10  ))
// \SW1|Add0~6  = CARRY(( \SW1|cnt [5] ) + ( GND ) + ( \SW1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~5_sumout ),
	.cout(\SW1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~5 .extended_lut = "off";
defparam \SW1|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N16
dffeas \SW1|cnt[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[5] .is_wysiwyg = "true";
defparam \SW1|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N48
cyclonev_lcell_comb \SW1|out~0 (
// Equation(s):
// \SW1|out~0_combout  = ( \SW1|cnt [3] & ( (\SW1|cnt [4] & (\SW1|cnt [1] & \SW1|cnt [2])) ) )

	.dataa(gnd),
	.datab(!\SW1|cnt [4]),
	.datac(!\SW1|cnt [1]),
	.datad(!\SW1|cnt [2]),
	.datae(gnd),
	.dataf(!\SW1|cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW1|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW1|out~0 .extended_lut = "off";
defparam \SW1|out~0 .lut_mask = 64'h0000000000030003;
defparam \SW1|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N18
cyclonev_lcell_comb \SW1|Add0~1 (
// Equation(s):
// \SW1|Add0~1_sumout  = SUM(( \SW1|cnt [6] ) + ( GND ) + ( \SW1|Add0~6  ))
// \SW1|Add0~2  = CARRY(( \SW1|cnt [6] ) + ( GND ) + ( \SW1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~1_sumout ),
	.cout(\SW1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~1 .extended_lut = "off";
defparam \SW1|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \SW1|cnt[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[6] .is_wysiwyg = "true";
defparam \SW1|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N21
cyclonev_lcell_comb \SW1|Add0~25 (
// Equation(s):
// \SW1|Add0~25_sumout  = SUM(( \SW1|cnt [7] ) + ( GND ) + ( \SW1|Add0~2  ))
// \SW1|Add0~26  = CARRY(( \SW1|cnt [7] ) + ( GND ) + ( \SW1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~25_sumout ),
	.cout(\SW1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~25 .extended_lut = "off";
defparam \SW1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \SW1|cnt[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[7] .is_wysiwyg = "true";
defparam \SW1|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N24
cyclonev_lcell_comb \SW1|Add0~37 (
// Equation(s):
// \SW1|Add0~37_sumout  = SUM(( \SW1|cnt [8] ) + ( GND ) + ( \SW1|Add0~26  ))
// \SW1|Add0~38  = CARRY(( \SW1|cnt [8] ) + ( GND ) + ( \SW1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~37_sumout ),
	.cout(\SW1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~37 .extended_lut = "off";
defparam \SW1|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \SW1|cnt[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[8] .is_wysiwyg = "true";
defparam \SW1|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N27
cyclonev_lcell_comb \SW1|Add0~33 (
// Equation(s):
// \SW1|Add0~33_sumout  = SUM(( \SW1|cnt [9] ) + ( GND ) + ( \SW1|Add0~38  ))
// \SW1|Add0~34  = CARRY(( \SW1|cnt [9] ) + ( GND ) + ( \SW1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~33_sumout ),
	.cout(\SW1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~33 .extended_lut = "off";
defparam \SW1|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N28
dffeas \SW1|cnt[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[9] .is_wysiwyg = "true";
defparam \SW1|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N30
cyclonev_lcell_comb \SW1|Add0~45 (
// Equation(s):
// \SW1|Add0~45_sumout  = SUM(( \SW1|cnt [10] ) + ( GND ) + ( \SW1|Add0~34  ))
// \SW1|Add0~46  = CARRY(( \SW1|cnt [10] ) + ( GND ) + ( \SW1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW1|cnt [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW1|Add0~45_sumout ),
	.cout(\SW1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \SW1|Add0~45 .extended_lut = "off";
defparam \SW1|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N32
dffeas \SW1|cnt[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[10] .is_wysiwyg = "true";
defparam \SW1|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N35
dffeas \SW1|cnt[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW1|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|cnt[11] .is_wysiwyg = "true";
defparam \SW1|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N18
cyclonev_lcell_comb \SW1|out~1 (
// Equation(s):
// \SW1|out~1_combout  = ( \SW1|out~q  & ( \SW1|cnt [8] & ( (!\SW1|gate_1~q  & (\SW1|cnt [0] & \SW1|cnt [9])) ) ) ) # ( !\SW1|out~q  & ( \SW1|cnt [8] & ( (\SW1|gate_1~q  & (\SW1|cnt [0] & \SW1|cnt [9])) ) ) )

	.dataa(!\SW1|gate_1~q ),
	.datab(!\SW1|cnt [0]),
	.datac(!\SW1|cnt [9]),
	.datad(gnd),
	.datae(!\SW1|out~q ),
	.dataf(!\SW1|cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW1|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW1|out~1 .extended_lut = "off";
defparam \SW1|out~1 .lut_mask = 64'h0000000001010202;
defparam \SW1|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \SW1|out~3 (
// Equation(s):
// \SW1|out~3_combout  = ( \SW1|cnt [7] & ( \SW1|out~1_combout  & ( (\SW1|out~2_combout  & (\SW1|cnt [10] & \SW1|cnt [11])) ) ) )

	.dataa(!\SW1|out~2_combout ),
	.datab(!\SW1|cnt [10]),
	.datac(!\SW1|cnt [11]),
	.datad(gnd),
	.datae(!\SW1|cnt [7]),
	.dataf(!\SW1|out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW1|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW1|out~3 .extended_lut = "off";
defparam \SW1|out~3 .lut_mask = 64'h0000000000000101;
defparam \SW1|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N51
cyclonev_lcell_comb \SW1|out~4 (
// Equation(s):
// \SW1|out~4_combout  = ( \SW1|out~q  & ( (!\SW1|cnt [6]) # ((!\SW1|cnt [5]) # ((!\SW1|out~0_combout ) # (!\SW1|out~3_combout ))) ) ) # ( !\SW1|out~q  & ( (\SW1|cnt [6] & (\SW1|cnt [5] & (\SW1|out~0_combout  & \SW1|out~3_combout ))) ) )

	.dataa(!\SW1|cnt [6]),
	.datab(!\SW1|cnt [5]),
	.datac(!\SW1|out~0_combout ),
	.datad(!\SW1|out~3_combout ),
	.datae(!\SW1|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW1|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW1|out~4 .extended_lut = "off";
defparam \SW1|out~4 .lut_mask = 64'h0001FFFE0001FFFE;
defparam \SW1|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N52
dffeas \SW1|out (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW1|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW1|out .is_wysiwyg = "true";
defparam \SW1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \datamem|sw_reg[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW1|out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|sw_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|sw_reg[1] .is_wysiwyg = "true";
defparam \datamem|sw_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N42
cyclonev_lcell_comb \instMem|data~97 (
// Equation(s):
// \instMem|data~97_combout  = ( \pc|dataOut [9] & ( \pc|dataOut [5] & ( (!\pc|dataOut [7] & (!\pc|dataOut [3])) # (\pc|dataOut [7] & ((\pc|dataOut [6]))) ) ) ) # ( !\pc|dataOut [9] & ( \pc|dataOut [5] & ( (!\pc|dataOut [3] & (!\pc|dataOut [7] & !\pc|dataOut 
// [6])) ) ) ) # ( !\pc|dataOut [9] & ( !\pc|dataOut [5] & ( (\pc|dataOut [7] & (!\pc|dataOut [3] $ (!\pc|dataOut [6]))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(gnd),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [9]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~97 .extended_lut = "off";
defparam \instMem|data~97 .lut_mask = 64'h050A0000A000A0AF;
defparam \instMem|data~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N24
cyclonev_lcell_comb \instMem|data~96 (
// Equation(s):
// \instMem|data~96_combout  = ( \pc|dataOut [5] & ( (!\pc|dataOut [9] & \pc|dataOut [6]) ) ) # ( !\pc|dataOut [5] & ( (!\pc|dataOut [9] & (!\pc|dataOut [4] $ (\pc|dataOut [6]))) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [6]),
	.datae(gnd),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~96 .extended_lut = "off";
defparam \instMem|data~96 .lut_mask = 64'hC00CC00C00CC00CC;
defparam \instMem|data~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N12
cyclonev_lcell_comb \instMem|data~113 (
// Equation(s):
// \instMem|data~113_combout  = ( !\pc|dataOut [2] & ( ((\instMem|data~97_combout  & (!\pc|dataOut [4] & (!\pc|dataOut [8])))) ) ) # ( \pc|dataOut [2] & ( ((!\pc|dataOut [8] & (\instMem|data~117_combout )) # (\pc|dataOut [8] & (((\pc|dataOut [3] & 
// \instMem|data~96_combout ))))) ) )

	.dataa(!\instMem|data~117_combout ),
	.datab(!\instMem|data~97_combout ),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\instMem|data~96_combout ),
	.datag(!\pc|dataOut [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~113 .extended_lut = "on";
defparam \instMem|data~113 .lut_mask = 64'h300055003000550F;
defparam \instMem|data~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N27
cyclonev_lcell_comb \datamem|sw_reg[4]~feeder (
// Equation(s):
// \datamem|sw_reg[4]~feeder_combout  = \SW4|out~q 

	.dataa(!\SW4|out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|sw_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|sw_reg[4]~feeder .extended_lut = "off";
defparam \datamem|sw_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \datamem|sw_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N28
dffeas \datamem|sw_reg[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|sw_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|sw_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|sw_reg[4] .is_wysiwyg = "true";
defparam \datamem|sw_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N51
cyclonev_lcell_comb \dstRegMux|Mux27~0 (
// Equation(s):
// \dstRegMux|Mux27~0_combout  = ( \procAlu|Mux2~3_combout  & ( (\procAlu|Mux27~1_combout  & !\controller|WideOr14~0_combout ) ) ) # ( !\procAlu|Mux2~3_combout  & ( (!\controller|WideOr14~0_combout  & (((\procAlu|Mux27~1_combout )))) # 
// (\controller|WideOr14~0_combout  & (\datamem|data_rtl_0|auto_generated|ram_block1a4  & ((!\controller|WideOr13~0_combout )))) ) )

	.dataa(!\datamem|data_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\procAlu|Mux27~1_combout ),
	.datac(!\controller|WideOr14~0_combout ),
	.datad(!\controller|WideOr13~0_combout ),
	.datae(gnd),
	.dataf(!\procAlu|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux27~0 .extended_lut = "off";
defparam \dstRegMux|Mux27~0 .lut_mask = 64'h3530353030303030;
defparam \dstRegMux|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N54
cyclonev_lcell_comb \dstRegMux|Mux27~1 (
// Equation(s):
// \dstRegMux|Mux27~1_combout  = ( !\controller|WideOr14~0_combout  & ( (!\controller|WideOr13~0_combout  & ((((\dstRegMux|Mux27~0_combout ))))) # (\controller|WideOr13~0_combout  & (((\pcIncrementer|Add0~29_sumout )))) ) ) # ( \controller|WideOr14~0_combout 
//  & ( ((!\controller|WideOr13~0_combout  & (\datamem|sw_reg [4] & (\procAlu|Mux2~3_combout  & \procAlu|Mux29~1_combout )))) # (\dstRegMux|Mux27~0_combout ) ) )

	.dataa(!\controller|WideOr13~0_combout ),
	.datab(!\datamem|sw_reg [4]),
	.datac(!\procAlu|Mux2~3_combout ),
	.datad(!\procAlu|Mux29~1_combout ),
	.datae(!\controller|WideOr14~0_combout ),
	.dataf(!\dstRegMux|Mux27~0_combout ),
	.datag(!\pcIncrementer|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux27~1 .extended_lut = "on";
defparam \dstRegMux|Mux27~1 .lut_mask = 64'h05050002AFAFFFFF;
defparam \dstRegMux|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N54
cyclonev_lcell_comb \regFile|R11|dataOut[4]~feeder (
// Equation(s):
// \regFile|R11|dataOut[4]~feeder_combout  = ( \dstRegMux|Mux27~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R11|dataOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R11|dataOut[4]~feeder .extended_lut = "off";
defparam \regFile|R11|dataOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R11|dataOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N56
dffeas \regFile|R11|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R11|dataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N0
cyclonev_lcell_comb \regFile|R9|dataOut[4]~feeder (
// Equation(s):
// \regFile|R9|dataOut[4]~feeder_combout  = ( \dstRegMux|Mux27~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R9|dataOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R9|dataOut[4]~feeder .extended_lut = "off";
defparam \regFile|R9|dataOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R9|dataOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N2
dffeas \regFile|R9|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R9|dataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N38
dffeas \regFile|R10|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N36
cyclonev_lcell_comb \regFile|Mux59~2 (
// Equation(s):
// \regFile|Mux59~2_combout  = ( \regFile|R10|dataOut [4] & ( \rs2Mux|Mux3~1_combout  & ( (\rs2Mux|Mux2~1_combout ) # (\regFile|R8|dataOut [4]) ) ) ) # ( !\regFile|R10|dataOut [4] & ( \rs2Mux|Mux3~1_combout  & ( (\regFile|R8|dataOut [4] & 
// !\rs2Mux|Mux2~1_combout ) ) ) ) # ( \regFile|R10|dataOut [4] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R9|dataOut [4]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R11|dataOut [4])) ) ) ) # ( !\regFile|R10|dataOut [4] & ( 
// !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R9|dataOut [4]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R11|dataOut [4])) ) ) )

	.dataa(!\regFile|R8|dataOut [4]),
	.datab(!\rs2Mux|Mux2~1_combout ),
	.datac(!\regFile|R11|dataOut [4]),
	.datad(!\regFile|R9|dataOut [4]),
	.datae(!\regFile|R10|dataOut [4]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux59~2 .extended_lut = "off";
defparam \regFile|Mux59~2 .lut_mask = 64'h03CF03CF44447777;
defparam \regFile|Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N51
cyclonev_lcell_comb \regFile|R4|dataOut[4]~feeder (
// Equation(s):
// \regFile|R4|dataOut[4]~feeder_combout  = ( \dstRegMux|Mux27~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R4|dataOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R4|dataOut[4]~feeder .extended_lut = "off";
defparam \regFile|R4|dataOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R4|dataOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N53
dffeas \regFile|R4|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R4|dataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N3
cyclonev_lcell_comb \regFile|R5|dataOut[4]~feeder (
// Equation(s):
// \regFile|R5|dataOut[4]~feeder_combout  = ( \dstRegMux|Mux27~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[4]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \regFile|R5|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N50
dffeas \regFile|R6|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N39
cyclonev_lcell_comb \regFile|Mux59~1 (
// Equation(s):
// \regFile|Mux59~1_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R6|dataOut [4] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R4|dataOut [4] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R7|dataOut [4] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R5|dataOut [4] ) ) )

	.dataa(!\regFile|R7|dataOut [4]),
	.datab(!\regFile|R4|dataOut [4]),
	.datac(!\regFile|R5|dataOut [4]),
	.datad(!\regFile|R6|dataOut [4]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux59~1 .extended_lut = "off";
defparam \regFile|Mux59~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N24
cyclonev_lcell_comb \regFile|R1|dataOut[4]~feeder (
// Equation(s):
// \regFile|R1|dataOut[4]~feeder_combout  = ( \dstRegMux|Mux27~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[4]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N26
dffeas \regFile|R1|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N30
cyclonev_lcell_comb \regFile|R0|dataOut[4]~feeder (
// Equation(s):
// \regFile|R0|dataOut[4]~feeder_combout  = ( \dstRegMux|Mux27~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R0|dataOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R0|dataOut[4]~feeder .extended_lut = "off";
defparam \regFile|R0|dataOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R0|dataOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N32
dffeas \regFile|R0|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R0|dataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N34
dffeas \regFile|R3|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N33
cyclonev_lcell_comb \regFile|Mux59~0 (
// Equation(s):
// \regFile|Mux59~0_combout  = ( \regFile|R3|dataOut [4] & ( \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R0|dataOut [4]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R2|dataOut [4])) ) ) ) # ( !\regFile|R3|dataOut [4] & ( 
// \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R0|dataOut [4]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R2|dataOut [4])) ) ) ) # ( \regFile|R3|dataOut [4] & ( !\rs2Mux|Mux3~1_combout  & ( (\rs2Mux|Mux2~1_combout ) # 
// (\regFile|R1|dataOut [4]) ) ) ) # ( !\regFile|R3|dataOut [4] & ( !\rs2Mux|Mux3~1_combout  & ( (\regFile|R1|dataOut [4] & !\rs2Mux|Mux2~1_combout ) ) ) )

	.dataa(!\regFile|R2|dataOut [4]),
	.datab(!\regFile|R1|dataOut [4]),
	.datac(!\rs2Mux|Mux2~1_combout ),
	.datad(!\regFile|R0|dataOut [4]),
	.datae(!\regFile|R3|dataOut [4]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux59~0 .extended_lut = "off";
defparam \regFile|Mux59~0 .lut_mask = 64'h30303F3F05F505F5;
defparam \regFile|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N15
cyclonev_lcell_comb \regFile|Mux59~4 (
// Equation(s):
// \regFile|Mux59~4_combout  = ( \regFile|Mux59~1_combout  & ( \regFile|Mux59~0_combout  & ( ((!\rs2Mux|Mux1~1_combout  & (\regFile|Mux59~3_combout )) # (\rs2Mux|Mux1~1_combout  & ((\regFile|Mux59~2_combout )))) # (\rs2Mux|Mux0~1_combout ) ) ) ) # ( 
// !\regFile|Mux59~1_combout  & ( \regFile|Mux59~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|Mux59~3_combout  & (!\rs2Mux|Mux0~1_combout ))) # (\rs2Mux|Mux1~1_combout  & (((\regFile|Mux59~2_combout ) # (\rs2Mux|Mux0~1_combout )))) ) ) ) # ( 
// \regFile|Mux59~1_combout  & ( !\regFile|Mux59~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((\rs2Mux|Mux0~1_combout )) # (\regFile|Mux59~3_combout ))) # (\rs2Mux|Mux1~1_combout  & (((!\rs2Mux|Mux0~1_combout  & \regFile|Mux59~2_combout )))) ) ) ) # ( 
// !\regFile|Mux59~1_combout  & ( !\regFile|Mux59~0_combout  & ( (!\rs2Mux|Mux0~1_combout  & ((!\rs2Mux|Mux1~1_combout  & (\regFile|Mux59~3_combout )) # (\rs2Mux|Mux1~1_combout  & ((\regFile|Mux59~2_combout ))))) ) ) )

	.dataa(!\regFile|Mux59~3_combout ),
	.datab(!\rs2Mux|Mux1~1_combout ),
	.datac(!\rs2Mux|Mux0~1_combout ),
	.datad(!\regFile|Mux59~2_combout ),
	.datae(!\regFile|Mux59~1_combout ),
	.dataf(!\regFile|Mux59~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux59~4 .extended_lut = "off";
defparam \regFile|Mux59~4 .lut_mask = 64'h40704C7C43734F7F;
defparam \regFile|Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N57
cyclonev_lcell_comb \alu2Mux|Mux27~0 (
// Equation(s):
// \alu2Mux|Mux27~0_combout  = ( !\controller|WideOr2~1_combout  & ( \regFile|Mux59~4_combout  & ( (!\controller|WideOr3~5_combout ) # ((\instMem|data~113_combout  & \instMem|data~0_combout )) ) ) ) # ( !\controller|WideOr2~1_combout  & ( 
// !\regFile|Mux59~4_combout  & ( (\controller|WideOr3~5_combout  & (\instMem|data~113_combout  & \instMem|data~0_combout )) ) ) )

	.dataa(!\controller|WideOr3~5_combout ),
	.datab(!\instMem|data~113_combout ),
	.datac(gnd),
	.datad(!\instMem|data~0_combout ),
	.datae(!\controller|WideOr2~1_combout ),
	.dataf(!\regFile|Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux27~0 .extended_lut = "off";
defparam \alu2Mux|Mux27~0 .lut_mask = 64'h00110000AABB0000;
defparam \alu2Mux|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N32
dffeas \regFile|R8|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N59
dffeas \regFile|R12|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N45
cyclonev_lcell_comb \regFile|Mux27~0 (
// Equation(s):
// \regFile|Mux27~0_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R12|dataOut [4] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R4|dataOut [4] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R8|dataOut [4] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R0|dataOut [4] ) ) )

	.dataa(!\regFile|R4|dataOut [4]),
	.datab(!\regFile|R8|dataOut [4]),
	.datac(!\regFile|R0|dataOut [4]),
	.datad(!\regFile|R12|dataOut [4]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux27~0 .extended_lut = "off";
defparam \regFile|Mux27~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \regFile|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \regFile|R14|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N27
cyclonev_lcell_comb \regFile|R2|dataOut[4]~feeder (
// Equation(s):
// \regFile|R2|dataOut[4]~feeder_combout  = ( \dstRegMux|Mux27~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[4]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \regFile|R2|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N33
cyclonev_lcell_comb \regFile|Mux27~2 (
// Equation(s):
// \regFile|Mux27~2_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R14|dataOut [4] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R6|dataOut [4] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R10|dataOut [4] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R2|dataOut [4] ) ) )

	.dataa(!\regFile|R6|dataOut [4]),
	.datab(!\regFile|R14|dataOut [4]),
	.datac(!\regFile|R10|dataOut [4]),
	.datad(!\regFile|R2|dataOut [4]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux27~2 .extended_lut = "off";
defparam \regFile|Mux27~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \regFile|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N26
dffeas \regFile|R15|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N21
cyclonev_lcell_comb \regFile|R7|dataOut[4]~feeder (
// Equation(s):
// \regFile|R7|dataOut[4]~feeder_combout  = ( \dstRegMux|Mux27~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R7|dataOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R7|dataOut[4]~feeder .extended_lut = "off";
defparam \regFile|R7|dataOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R7|dataOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N23
dffeas \regFile|R7|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R7|dataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N54
cyclonev_lcell_comb \regFile|Mux27~3 (
// Equation(s):
// \regFile|Mux27~3_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R15|dataOut [4] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R7|dataOut [4] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R11|dataOut [4] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R3|dataOut [4] ) ) )

	.dataa(!\regFile|R11|dataOut [4]),
	.datab(!\regFile|R15|dataOut [4]),
	.datac(!\regFile|R3|dataOut [4]),
	.datad(!\regFile|R7|dataOut [4]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux27~3 .extended_lut = "off";
defparam \regFile|Mux27~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \regFile|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N21
cyclonev_lcell_comb \regFile|R13|dataOut[4]~feeder (
// Equation(s):
// \regFile|R13|dataOut[4]~feeder_combout  = ( \dstRegMux|Mux27~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R13|dataOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R13|dataOut[4]~feeder .extended_lut = "off";
defparam \regFile|R13|dataOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R13|dataOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \regFile|R13|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R13|dataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[4] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N24
cyclonev_lcell_comb \regFile|Mux27~1 (
// Equation(s):
// \regFile|Mux27~1_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R13|dataOut [4] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R5|dataOut [4] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R9|dataOut [4] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R1|dataOut [4] ) ) )

	.dataa(!\regFile|R5|dataOut [4]),
	.datab(!\regFile|R1|dataOut [4]),
	.datac(!\regFile|R13|dataOut [4]),
	.datad(!\regFile|R9|dataOut [4]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux27~1 .extended_lut = "off";
defparam \regFile|Mux27~1 .lut_mask = 64'h333300FF55550F0F;
defparam \regFile|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N39
cyclonev_lcell_comb \regFile|Mux27~4 (
// Equation(s):
// \regFile|Mux27~4_combout  = ( \regFile|Mux27~3_combout  & ( \regFile|Mux27~1_combout  & ( ((!\rs1Mux|out[1]~1_combout  & (\regFile|Mux27~0_combout )) # (\rs1Mux|out[1]~1_combout  & ((\regFile|Mux27~2_combout )))) # (\rs1Mux|out[0]~0_combout ) ) ) ) # ( 
// !\regFile|Mux27~3_combout  & ( \regFile|Mux27~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & ((!\rs1Mux|out[1]~1_combout  & (\regFile|Mux27~0_combout )) # (\rs1Mux|out[1]~1_combout  & ((\regFile|Mux27~2_combout ))))) # (\rs1Mux|out[0]~0_combout  & 
// (!\rs1Mux|out[1]~1_combout )) ) ) ) # ( \regFile|Mux27~3_combout  & ( !\regFile|Mux27~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & ((!\rs1Mux|out[1]~1_combout  & (\regFile|Mux27~0_combout )) # (\rs1Mux|out[1]~1_combout  & ((\regFile|Mux27~2_combout ))))) 
// # (\rs1Mux|out[0]~0_combout  & (\rs1Mux|out[1]~1_combout )) ) ) ) # ( !\regFile|Mux27~3_combout  & ( !\regFile|Mux27~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & ((!\rs1Mux|out[1]~1_combout  & (\regFile|Mux27~0_combout )) # (\rs1Mux|out[1]~1_combout  & 
// ((\regFile|Mux27~2_combout ))))) ) ) )

	.dataa(!\rs1Mux|out[0]~0_combout ),
	.datab(!\rs1Mux|out[1]~1_combout ),
	.datac(!\regFile|Mux27~0_combout ),
	.datad(!\regFile|Mux27~2_combout ),
	.datae(!\regFile|Mux27~3_combout ),
	.dataf(!\regFile|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux27~4 .extended_lut = "off";
defparam \regFile|Mux27~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regFile|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N48
cyclonev_lcell_comb \procAlu|Mux27~0 (
// Equation(s):
// \procAlu|Mux27~0_combout  = ( \regFile|Mux27~4_combout  & ( \controller|WideOr5~5_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ (!\controller|WideOr6~11_combout  $ (\alu2Mux|Mux27~0_combout )))) # 
// (\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout ))) ) ) ) # ( !\regFile|Mux27~4_combout  & ( \controller|WideOr5~5_combout  & ( (!\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout  $ 
// (((!\controller|WideOr7~2_combout ) # (!\alu2Mux|Mux27~0_combout ))))) # (\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ (!\alu2Mux|Mux27~0_combout )))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr6~11_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux27~0_combout ),
	.datae(!\regFile|Mux27~4_combout ),
	.dataf(!\controller|WideOr5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux27~0 .extended_lut = "off";
defparam \procAlu|Mux27~0 .lut_mask = 64'h0000000054686898;
defparam \procAlu|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N0
cyclonev_lcell_comb \alu2Mux|Mux27~1 (
// Equation(s):
// \alu2Mux|Mux27~1_combout  = ( \regFile|Mux59~4_combout  & ( (!\controller|WideOr3~5_combout ) # ((\instMem|data~0_combout  & \instMem|data~113_combout )) ) ) # ( !\regFile|Mux59~4_combout  & ( (\instMem|data~0_combout  & (\controller|WideOr3~5_combout  & 
// \instMem|data~113_combout )) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(gnd),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(!\instMem|data~113_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux27~1 .extended_lut = "off";
defparam \alu2Mux|Mux27~1 .lut_mask = 64'h00050005F0F5F0F5;
defparam \alu2Mux|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N42
cyclonev_lcell_comb \procAlu|Add0~9 (
// Equation(s):
// \procAlu|Add0~9_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux28~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux28~4_combout  ) + ( \procAlu|Add0~6  ))
// \procAlu|Add0~10  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux28~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux28~4_combout  ) + ( \procAlu|Add0~6  ))

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\instMem|data~75_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux28~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux28~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~9_sumout ),
	.cout(\procAlu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~9 .extended_lut = "off";
defparam \procAlu|Add0~9 .lut_mask = 64'h0000FF000000F04B;
defparam \procAlu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N45
cyclonev_lcell_comb \procAlu|Add0~37 (
// Equation(s):
// \procAlu|Add0~37_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux27~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux27~4_combout  ) + ( \procAlu|Add0~10  ))
// \procAlu|Add0~38  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux27~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux27~4_combout  ) + ( \procAlu|Add0~10  ))

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\instMem|data~75_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux27~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux27~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~37_sumout ),
	.cout(\procAlu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~37 .extended_lut = "off";
defparam \procAlu|Add0~37 .lut_mask = 64'h0000FF000000F04B;
defparam \procAlu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N6
cyclonev_lcell_comb \procAlu|Mux27~1 (
// Equation(s):
// \procAlu|Mux27~1_combout  = ( \procAlu|Mux27~0_combout  & ( \procAlu|Add0~37_sumout  ) ) # ( !\procAlu|Mux27~0_combout  & ( \procAlu|Add0~37_sumout  & ( \procAlu|Mux24~0_combout  ) ) ) # ( \procAlu|Mux27~0_combout  & ( !\procAlu|Add0~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(gnd),
	.datae(!\procAlu|Mux27~0_combout ),
	.dataf(!\procAlu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux27~1 .extended_lut = "off";
defparam \procAlu|Mux27~1 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \procAlu|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N0
cyclonev_lcell_comb \SW5|Add0~49 (
// Equation(s):
// \SW5|Add0~49_sumout  = SUM(( \SW5|cnt [0] ) + ( VCC ) + ( !VCC ))
// \SW5|Add0~50  = CARRY(( \SW5|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~49_sumout ),
	.cout(\SW5|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~49 .extended_lut = "off";
defparam \SW5|Add0~49 .lut_mask = 64'h00000000000000FF;
defparam \SW5|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N39
cyclonev_lcell_comb \SW5|gate_1~feeder (
// Equation(s):
// \SW5|gate_1~feeder_combout  = \SW5|gate_0~q 

	.dataa(!\SW5|gate_0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW5|gate_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW5|gate_1~feeder .extended_lut = "off";
defparam \SW5|gate_1~feeder .lut_mask = 64'h5555555555555555;
defparam \SW5|gate_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N40
dffeas \SW5|gate_1 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|gate_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|gate_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|gate_1 .is_wysiwyg = "true";
defparam \SW5|gate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N51
cyclonev_lcell_comb \SW5|always2~0 (
// Equation(s):
// \SW5|always2~0_combout  = ( \SW5|gate_1~q  & ( \SW5|out~q  ) ) # ( !\SW5|gate_1~q  & ( !\SW5|out~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW5|out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW5|gate_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW5|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW5|always2~0 .extended_lut = "off";
defparam \SW5|always2~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \SW5|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N2
dffeas \SW5|cnt[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[0] .is_wysiwyg = "true";
defparam \SW5|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N3
cyclonev_lcell_comb \SW5|Add0~45 (
// Equation(s):
// \SW5|Add0~45_sumout  = SUM(( \SW5|cnt [1] ) + ( GND ) + ( \SW5|Add0~50  ))
// \SW5|Add0~46  = CARRY(( \SW5|cnt [1] ) + ( GND ) + ( \SW5|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~45_sumout ),
	.cout(\SW5|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~45 .extended_lut = "off";
defparam \SW5|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \SW5|cnt[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[1] .is_wysiwyg = "true";
defparam \SW5|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N6
cyclonev_lcell_comb \SW5|Add0~41 (
// Equation(s):
// \SW5|Add0~41_sumout  = SUM(( \SW5|cnt [2] ) + ( GND ) + ( \SW5|Add0~46  ))
// \SW5|Add0~42  = CARRY(( \SW5|cnt [2] ) + ( GND ) + ( \SW5|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~41_sumout ),
	.cout(\SW5|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~41 .extended_lut = "off";
defparam \SW5|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N8
dffeas \SW5|cnt[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[2] .is_wysiwyg = "true";
defparam \SW5|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N9
cyclonev_lcell_comb \SW5|Add0~17 (
// Equation(s):
// \SW5|Add0~17_sumout  = SUM(( \SW5|cnt [3] ) + ( GND ) + ( \SW5|Add0~42  ))
// \SW5|Add0~18  = CARRY(( \SW5|cnt [3] ) + ( GND ) + ( \SW5|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~17_sumout ),
	.cout(\SW5|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~17 .extended_lut = "off";
defparam \SW5|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N10
dffeas \SW5|cnt[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[3] .is_wysiwyg = "true";
defparam \SW5|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N12
cyclonev_lcell_comb \SW5|Add0~21 (
// Equation(s):
// \SW5|Add0~21_sumout  = SUM(( \SW5|cnt [4] ) + ( GND ) + ( \SW5|Add0~18  ))
// \SW5|Add0~22  = CARRY(( \SW5|cnt [4] ) + ( GND ) + ( \SW5|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~21_sumout ),
	.cout(\SW5|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~21 .extended_lut = "off";
defparam \SW5|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N14
dffeas \SW5|cnt[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[4] .is_wysiwyg = "true";
defparam \SW5|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N15
cyclonev_lcell_comb \SW5|Add0~13 (
// Equation(s):
// \SW5|Add0~13_sumout  = SUM(( \SW5|cnt [5] ) + ( GND ) + ( \SW5|Add0~22  ))
// \SW5|Add0~14  = CARRY(( \SW5|cnt [5] ) + ( GND ) + ( \SW5|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~13_sumout ),
	.cout(\SW5|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~13 .extended_lut = "off";
defparam \SW5|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \SW5|cnt[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[5] .is_wysiwyg = "true";
defparam \SW5|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N18
cyclonev_lcell_comb \SW5|Add0~9 (
// Equation(s):
// \SW5|Add0~9_sumout  = SUM(( \SW5|cnt [6] ) + ( GND ) + ( \SW5|Add0~14  ))
// \SW5|Add0~10  = CARRY(( \SW5|cnt [6] ) + ( GND ) + ( \SW5|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~9_sumout ),
	.cout(\SW5|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~9 .extended_lut = "off";
defparam \SW5|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N20
dffeas \SW5|cnt[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[6] .is_wysiwyg = "true";
defparam \SW5|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N21
cyclonev_lcell_comb \SW5|Add0~5 (
// Equation(s):
// \SW5|Add0~5_sumout  = SUM(( \SW5|cnt [7] ) + ( GND ) + ( \SW5|Add0~10  ))
// \SW5|Add0~6  = CARRY(( \SW5|cnt [7] ) + ( GND ) + ( \SW5|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW5|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW5|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW5|Add0~5_sumout ),
	.cout(\SW5|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \SW5|Add0~5 .extended_lut = "off";
defparam \SW5|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW5|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N22
dffeas \SW5|cnt[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[7] .is_wysiwyg = "true";
defparam \SW5|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \SW5|cnt[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW5|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|cnt[8] .is_wysiwyg = "true";
defparam \SW5|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N51
cyclonev_lcell_comb \SW5|out~0 (
// Equation(s):
// \SW5|out~0_combout  = ( \SW5|cnt [4] & ( (\SW5|cnt [6] & (\SW5|cnt [5] & \SW5|cnt [3])) ) )

	.dataa(!\SW5|cnt [6]),
	.datab(gnd),
	.datac(!\SW5|cnt [5]),
	.datad(!\SW5|cnt [3]),
	.datae(gnd),
	.dataf(!\SW5|cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW5|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW5|out~0 .extended_lut = "off";
defparam \SW5|out~0 .lut_mask = 64'h0000000000050005;
defparam \SW5|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N12
cyclonev_lcell_comb \SW5|out~4 (
// Equation(s):
// \SW5|out~4_combout  = ( \SW5|out~q  & ( (!\SW5|out~3_combout ) # ((!\SW5|cnt [8]) # ((!\SW5|out~0_combout ) # (!\SW5|cnt [7]))) ) ) # ( !\SW5|out~q  & ( (\SW5|out~3_combout  & (\SW5|cnt [8] & (\SW5|out~0_combout  & \SW5|cnt [7]))) ) )

	.dataa(!\SW5|out~3_combout ),
	.datab(!\SW5|cnt [8]),
	.datac(!\SW5|out~0_combout ),
	.datad(!\SW5|cnt [7]),
	.datae(!\SW5|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW5|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW5|out~4 .extended_lut = "off";
defparam \SW5|out~4 .lut_mask = 64'h0001FFFE0001FFFE;
defparam \SW5|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \SW5|out (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW5|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW5|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW5|out .is_wysiwyg = "true";
defparam \SW5|out .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N40
dffeas \datamem|sw_reg[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW5|out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|sw_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|sw_reg[5] .is_wysiwyg = "true";
defparam \datamem|sw_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N12
cyclonev_lcell_comb \instMem|data~127 (
// Equation(s):
// \instMem|data~127_combout  = ( !\pc|dataOut [5] & ( \pc|dataOut [8] & ( (!\pc|dataOut [7] & (!\pc|dataOut [4] & (\pc|dataOut [6] & \pc|dataOut [2]))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [8] & ( (\pc|dataOut [7] & (!\pc|dataOut [6] & \pc|dataOut 
// [2])) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [8] & ( (\pc|dataOut [7] & ((!\pc|dataOut [4] & (!\pc|dataOut [6] & !\pc|dataOut [2])) # (\pc|dataOut [4] & ((\pc|dataOut [2]))))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~127 .extended_lut = "off";
defparam \instMem|data~127 .lut_mask = 64'h4011005000080000;
defparam \instMem|data~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N27
cyclonev_lcell_comb \instMem|data~129 (
// Equation(s):
// \instMem|data~129_combout  = ( \pc|dataOut [5] & ( !\pc|dataOut [8] & ( (\pc|dataOut [6] & (!\pc|dataOut [4] & (!\pc|dataOut [2] & \pc|dataOut [7]))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [6] & (!\pc|dataOut [4] & (\pc|dataOut 
// [2] & !\pc|dataOut [7]))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~129 .extended_lut = "off";
defparam \instMem|data~129 .lut_mask = 64'h0800004000000000;
defparam \instMem|data~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N0
cyclonev_lcell_comb \instMem|data~128 (
// Equation(s):
// \instMem|data~128_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [4] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [2] & (!\pc|dataOut [7] & \pc|dataOut [5])) # (\pc|dataOut [2] & (\pc|dataOut [7])))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [4] & ( 
// (!\pc|dataOut [2] & (!\pc|dataOut [8] & (!\pc|dataOut [7] & \pc|dataOut [5]))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [2] & (!\pc|dataOut [7] & \pc|dataOut [5])) # (\pc|dataOut [2] & (\pc|dataOut [7] & 
// !\pc|dataOut [5])))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~128 .extended_lut = "off";
defparam \instMem|data~128 .lut_mask = 64'h0480008000000484;
defparam \instMem|data~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N18
cyclonev_lcell_comb \instMem|data~130 (
// Equation(s):
// \instMem|data~130_combout  = ( \instMem|data~128_combout  & ( \pc|dataOut [9] & ( (!\pc|dataOut [3]) # (\instMem|data~129_combout ) ) ) ) # ( !\instMem|data~128_combout  & ( \pc|dataOut [9] & ( (\instMem|data~129_combout  & \pc|dataOut [3]) ) ) ) # ( 
// \instMem|data~128_combout  & ( !\pc|dataOut [9] & ( (!\pc|dataOut [3] & (\instMem|data~126_combout )) # (\pc|dataOut [3] & ((\instMem|data~127_combout ))) ) ) ) # ( !\instMem|data~128_combout  & ( !\pc|dataOut [9] & ( (!\pc|dataOut [3] & 
// (\instMem|data~126_combout )) # (\pc|dataOut [3] & ((\instMem|data~127_combout ))) ) ) )

	.dataa(!\instMem|data~126_combout ),
	.datab(!\instMem|data~127_combout ),
	.datac(!\instMem|data~129_combout ),
	.datad(!\pc|dataOut [3]),
	.datae(!\instMem|data~128_combout ),
	.dataf(!\pc|dataOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~130 .extended_lut = "off";
defparam \instMem|data~130 .lut_mask = 64'h55335533000FFF0F;
defparam \instMem|data~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \SW6|Add0~45 (
// Equation(s):
// \SW6|Add0~45_sumout  = SUM(( \SW6|cnt [0] ) + ( VCC ) + ( !VCC ))
// \SW6|Add0~46  = CARRY(( \SW6|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~45_sumout ),
	.cout(\SW6|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~45 .extended_lut = "off";
defparam \SW6|Add0~45 .lut_mask = 64'h00000000000000FF;
defparam \SW6|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N55
dffeas \SW6|gate_0 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|gate_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|gate_0 .is_wysiwyg = "true";
defparam \SW6|gate_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N57
cyclonev_lcell_comb \SW6|gate_1~feeder (
// Equation(s):
// \SW6|gate_1~feeder_combout  = \SW6|gate_0~q 

	.dataa(gnd),
	.datab(!\SW6|gate_0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW6|gate_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW6|gate_1~feeder .extended_lut = "off";
defparam \SW6|gate_1~feeder .lut_mask = 64'h3333333333333333;
defparam \SW6|gate_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N58
dffeas \SW6|gate_1 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|gate_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|gate_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|gate_1 .is_wysiwyg = "true";
defparam \SW6|gate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \SW6|always2~0 (
// Equation(s):
// \SW6|always2~0_combout  = ( \SW6|out~q  & ( \SW6|gate_1~q  ) ) # ( !\SW6|out~q  & ( !\SW6|gate_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW6|out~q ),
	.dataf(!\SW6|gate_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW6|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW6|always2~0 .extended_lut = "off";
defparam \SW6|always2~0 .lut_mask = 64'hFFFF00000000FFFF;
defparam \SW6|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N2
dffeas \SW6|cnt[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[0] .is_wysiwyg = "true";
defparam \SW6|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N3
cyclonev_lcell_comb \SW6|Add0~49 (
// Equation(s):
// \SW6|Add0~49_sumout  = SUM(( \SW6|cnt [1] ) + ( GND ) + ( \SW6|Add0~46  ))
// \SW6|Add0~50  = CARRY(( \SW6|cnt [1] ) + ( GND ) + ( \SW6|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~49_sumout ),
	.cout(\SW6|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~49 .extended_lut = "off";
defparam \SW6|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N5
dffeas \SW6|cnt[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[1] .is_wysiwyg = "true";
defparam \SW6|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \SW6|Add0~53 (
// Equation(s):
// \SW6|Add0~53_sumout  = SUM(( \SW6|cnt [2] ) + ( GND ) + ( \SW6|Add0~50  ))
// \SW6|Add0~54  = CARRY(( \SW6|cnt [2] ) + ( GND ) + ( \SW6|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~53_sumout ),
	.cout(\SW6|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~53 .extended_lut = "off";
defparam \SW6|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N7
dffeas \SW6|cnt[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[2] .is_wysiwyg = "true";
defparam \SW6|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N9
cyclonev_lcell_comb \SW6|Add0~61 (
// Equation(s):
// \SW6|Add0~61_sumout  = SUM(( \SW6|cnt [3] ) + ( GND ) + ( \SW6|Add0~54  ))
// \SW6|Add0~62  = CARRY(( \SW6|cnt [3] ) + ( GND ) + ( \SW6|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~61_sumout ),
	.cout(\SW6|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~61 .extended_lut = "off";
defparam \SW6|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N11
dffeas \SW6|cnt[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[3] .is_wysiwyg = "true";
defparam \SW6|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \SW6|Add0~57 (
// Equation(s):
// \SW6|Add0~57_sumout  = SUM(( \SW6|cnt [4] ) + ( GND ) + ( \SW6|Add0~62  ))
// \SW6|Add0~58  = CARRY(( \SW6|cnt [4] ) + ( GND ) + ( \SW6|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~57_sumout ),
	.cout(\SW6|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~57 .extended_lut = "off";
defparam \SW6|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N14
dffeas \SW6|cnt[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[4] .is_wysiwyg = "true";
defparam \SW6|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N15
cyclonev_lcell_comb \SW6|Add0~25 (
// Equation(s):
// \SW6|Add0~25_sumout  = SUM(( \SW6|cnt [5] ) + ( GND ) + ( \SW6|Add0~58  ))
// \SW6|Add0~26  = CARRY(( \SW6|cnt [5] ) + ( GND ) + ( \SW6|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~25_sumout ),
	.cout(\SW6|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~25 .extended_lut = "off";
defparam \SW6|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N17
dffeas \SW6|cnt[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[5] .is_wysiwyg = "true";
defparam \SW6|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N18
cyclonev_lcell_comb \SW6|Add0~29 (
// Equation(s):
// \SW6|Add0~29_sumout  = SUM(( \SW6|cnt [6] ) + ( GND ) + ( \SW6|Add0~26  ))
// \SW6|Add0~30  = CARRY(( \SW6|cnt [6] ) + ( GND ) + ( \SW6|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~29_sumout ),
	.cout(\SW6|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~29 .extended_lut = "off";
defparam \SW6|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N19
dffeas \SW6|cnt[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[6] .is_wysiwyg = "true";
defparam \SW6|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N21
cyclonev_lcell_comb \SW6|Add0~33 (
// Equation(s):
// \SW6|Add0~33_sumout  = SUM(( \SW6|cnt [7] ) + ( GND ) + ( \SW6|Add0~30  ))
// \SW6|Add0~34  = CARRY(( \SW6|cnt [7] ) + ( GND ) + ( \SW6|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~33_sumout ),
	.cout(\SW6|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~33 .extended_lut = "off";
defparam \SW6|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N22
dffeas \SW6|cnt[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[7] .is_wysiwyg = "true";
defparam \SW6|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \SW6|Add0~37 (
// Equation(s):
// \SW6|Add0~37_sumout  = SUM(( \SW6|cnt [8] ) + ( GND ) + ( \SW6|Add0~34  ))
// \SW6|Add0~38  = CARRY(( \SW6|cnt [8] ) + ( GND ) + ( \SW6|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~37_sumout ),
	.cout(\SW6|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~37 .extended_lut = "off";
defparam \SW6|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N25
dffeas \SW6|cnt[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[8] .is_wysiwyg = "true";
defparam \SW6|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N27
cyclonev_lcell_comb \SW6|Add0~1 (
// Equation(s):
// \SW6|Add0~1_sumout  = SUM(( \SW6|cnt [9] ) + ( GND ) + ( \SW6|Add0~38  ))
// \SW6|Add0~2  = CARRY(( \SW6|cnt [9] ) + ( GND ) + ( \SW6|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~1_sumout ),
	.cout(\SW6|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~1 .extended_lut = "off";
defparam \SW6|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N28
dffeas \SW6|cnt[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[9] .is_wysiwyg = "true";
defparam \SW6|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N30
cyclonev_lcell_comb \SW6|Add0~5 (
// Equation(s):
// \SW6|Add0~5_sumout  = SUM(( \SW6|cnt [10] ) + ( GND ) + ( \SW6|Add0~2  ))
// \SW6|Add0~6  = CARRY(( \SW6|cnt [10] ) + ( GND ) + ( \SW6|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~5_sumout ),
	.cout(\SW6|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~5 .extended_lut = "off";
defparam \SW6|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N31
dffeas \SW6|cnt[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[10] .is_wysiwyg = "true";
defparam \SW6|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N33
cyclonev_lcell_comb \SW6|Add0~41 (
// Equation(s):
// \SW6|Add0~41_sumout  = SUM(( \SW6|cnt [11] ) + ( GND ) + ( \SW6|Add0~6  ))
// \SW6|Add0~42  = CARRY(( \SW6|cnt [11] ) + ( GND ) + ( \SW6|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~41_sumout ),
	.cout(\SW6|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~41 .extended_lut = "off";
defparam \SW6|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N35
dffeas \SW6|cnt[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[11] .is_wysiwyg = "true";
defparam \SW6|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \SW6|Add0~17 (
// Equation(s):
// \SW6|Add0~17_sumout  = SUM(( \SW6|cnt [12] ) + ( GND ) + ( \SW6|Add0~42  ))
// \SW6|Add0~18  = CARRY(( \SW6|cnt [12] ) + ( GND ) + ( \SW6|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~17_sumout ),
	.cout(\SW6|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~17 .extended_lut = "off";
defparam \SW6|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N38
dffeas \SW6|cnt[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[12] .is_wysiwyg = "true";
defparam \SW6|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N39
cyclonev_lcell_comb \SW6|Add0~21 (
// Equation(s):
// \SW6|Add0~21_sumout  = SUM(( \SW6|cnt [13] ) + ( GND ) + ( \SW6|Add0~18  ))
// \SW6|Add0~22  = CARRY(( \SW6|cnt [13] ) + ( GND ) + ( \SW6|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~21_sumout ),
	.cout(\SW6|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~21 .extended_lut = "off";
defparam \SW6|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N40
dffeas \SW6|cnt[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[13] .is_wysiwyg = "true";
defparam \SW6|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \SW6|Add0~13 (
// Equation(s):
// \SW6|Add0~13_sumout  = SUM(( \SW6|cnt [14] ) + ( GND ) + ( \SW6|Add0~22  ))
// \SW6|Add0~14  = CARRY(( \SW6|cnt [14] ) + ( GND ) + ( \SW6|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~13_sumout ),
	.cout(\SW6|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~13 .extended_lut = "off";
defparam \SW6|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N44
dffeas \SW6|cnt[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[14] .is_wysiwyg = "true";
defparam \SW6|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N45
cyclonev_lcell_comb \SW6|Add0~9 (
// Equation(s):
// \SW6|Add0~9_sumout  = SUM(( \SW6|cnt [15] ) + ( GND ) + ( \SW6|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW6|cnt [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW6|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW6|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW6|Add0~9 .extended_lut = "off";
defparam \SW6|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW6|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N47
dffeas \SW6|cnt[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW6|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|cnt[15] .is_wysiwyg = "true";
defparam \SW6|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N51
cyclonev_lcell_comb \SW6|out~0 (
// Equation(s):
// \SW6|out~0_combout  = ( \SW6|cnt [14] & ( (\SW6|cnt [12] & (\SW6|cnt [15] & \SW6|cnt [13])) ) )

	.dataa(!\SW6|cnt [12]),
	.datab(gnd),
	.datac(!\SW6|cnt [15]),
	.datad(!\SW6|cnt [13]),
	.datae(gnd),
	.dataf(!\SW6|cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW6|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW6|out~0 .extended_lut = "off";
defparam \SW6|out~0 .lut_mask = 64'h0000000000050005;
defparam \SW6|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \SW6|out~4 (
// Equation(s):
// \SW6|out~4_combout  = ( \SW6|out~q  & ( \SW6|out~0_combout  & ( (!\SW6|out~3_combout ) # ((!\SW6|cnt [9]) # (!\SW6|cnt [10])) ) ) ) # ( !\SW6|out~q  & ( \SW6|out~0_combout  & ( (\SW6|out~3_combout  & (\SW6|cnt [9] & \SW6|cnt [10])) ) ) ) # ( \SW6|out~q  & 
// ( !\SW6|out~0_combout  ) )

	.dataa(!\SW6|out~3_combout ),
	.datab(!\SW6|cnt [9]),
	.datac(!\SW6|cnt [10]),
	.datad(gnd),
	.datae(!\SW6|out~q ),
	.dataf(!\SW6|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW6|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW6|out~4 .extended_lut = "off";
defparam \SW6|out~4 .lut_mask = 64'h0000FFFF0101FEFE;
defparam \SW6|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N37
dffeas \SW6|out (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW6|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW6|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW6|out .is_wysiwyg = "true";
defparam \SW6|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N30
cyclonev_lcell_comb \datamem|sw_reg[6]~feeder (
// Equation(s):
// \datamem|sw_reg[6]~feeder_combout  = ( \SW6|out~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW6|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|sw_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|sw_reg[6]~feeder .extended_lut = "off";
defparam \datamem|sw_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamem|sw_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \datamem|sw_reg[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|sw_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|sw_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|sw_reg[6] .is_wysiwyg = "true";
defparam \datamem|sw_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \SW8|Add0~45 (
// Equation(s):
// \SW8|Add0~45_sumout  = SUM(( \SW8|cnt [0] ) + ( VCC ) + ( !VCC ))
// \SW8|Add0~46  = CARRY(( \SW8|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~45_sumout ),
	.cout(\SW8|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~45 .extended_lut = "off";
defparam \SW8|Add0~45 .lut_mask = 64'h00000000000000FF;
defparam \SW8|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N9
cyclonev_lcell_comb \SW8|gate_0~feeder (
// Equation(s):
// \SW8|gate_0~feeder_combout  = ( \SW[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW8|gate_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW8|gate_0~feeder .extended_lut = "off";
defparam \SW8|gate_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SW8|gate_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N10
dffeas \SW8|gate_0 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|gate_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|gate_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|gate_0 .is_wysiwyg = "true";
defparam \SW8|gate_0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \SW8|gate_1~feeder (
// Equation(s):
// \SW8|gate_1~feeder_combout  = \SW8|gate_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW8|gate_0~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW8|gate_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW8|gate_1~feeder .extended_lut = "off";
defparam \SW8|gate_1~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SW8|gate_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N13
dffeas \SW8|gate_1 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|gate_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|gate_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|gate_1 .is_wysiwyg = "true";
defparam \SW8|gate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \SW8|always2~0 (
// Equation(s):
// \SW8|always2~0_combout  = ( \SW8|gate_1~q  & ( \SW8|out~q  ) ) # ( !\SW8|gate_1~q  & ( !\SW8|out~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW8|gate_1~q ),
	.dataf(!\SW8|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW8|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW8|always2~0 .extended_lut = "off";
defparam \SW8|always2~0 .lut_mask = 64'hFFFF00000000FFFF;
defparam \SW8|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N2
dffeas \SW8|cnt[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[0] .is_wysiwyg = "true";
defparam \SW8|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N3
cyclonev_lcell_comb \SW8|Add0~49 (
// Equation(s):
// \SW8|Add0~49_sumout  = SUM(( \SW8|cnt [1] ) + ( GND ) + ( \SW8|Add0~46  ))
// \SW8|Add0~50  = CARRY(( \SW8|cnt [1] ) + ( GND ) + ( \SW8|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~49_sumout ),
	.cout(\SW8|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~49 .extended_lut = "off";
defparam \SW8|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N5
dffeas \SW8|cnt[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[1] .is_wysiwyg = "true";
defparam \SW8|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \SW8|Add0~41 (
// Equation(s):
// \SW8|Add0~41_sumout  = SUM(( \SW8|cnt [2] ) + ( GND ) + ( \SW8|Add0~50  ))
// \SW8|Add0~42  = CARRY(( \SW8|cnt [2] ) + ( GND ) + ( \SW8|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~41_sumout ),
	.cout(\SW8|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~41 .extended_lut = "off";
defparam \SW8|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N8
dffeas \SW8|cnt[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[2] .is_wysiwyg = "true";
defparam \SW8|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \SW8|Add0~17 (
// Equation(s):
// \SW8|Add0~17_sumout  = SUM(( \SW8|cnt [3] ) + ( GND ) + ( \SW8|Add0~42  ))
// \SW8|Add0~18  = CARRY(( \SW8|cnt [3] ) + ( GND ) + ( \SW8|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~17_sumout ),
	.cout(\SW8|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~17 .extended_lut = "off";
defparam \SW8|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N10
dffeas \SW8|cnt[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[3] .is_wysiwyg = "true";
defparam \SW8|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \SW8|Add0~21 (
// Equation(s):
// \SW8|Add0~21_sumout  = SUM(( \SW8|cnt [4] ) + ( GND ) + ( \SW8|Add0~18  ))
// \SW8|Add0~22  = CARRY(( \SW8|cnt [4] ) + ( GND ) + ( \SW8|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~21_sumout ),
	.cout(\SW8|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~21 .extended_lut = "off";
defparam \SW8|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N14
dffeas \SW8|cnt[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[4] .is_wysiwyg = "true";
defparam \SW8|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N15
cyclonev_lcell_comb \SW8|Add0~13 (
// Equation(s):
// \SW8|Add0~13_sumout  = SUM(( \SW8|cnt [5] ) + ( GND ) + ( \SW8|Add0~22  ))
// \SW8|Add0~14  = CARRY(( \SW8|cnt [5] ) + ( GND ) + ( \SW8|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~13_sumout ),
	.cout(\SW8|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~13 .extended_lut = "off";
defparam \SW8|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N16
dffeas \SW8|cnt[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[5] .is_wysiwyg = "true";
defparam \SW8|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \SW8|Add0~9 (
// Equation(s):
// \SW8|Add0~9_sumout  = SUM(( \SW8|cnt [6] ) + ( GND ) + ( \SW8|Add0~14  ))
// \SW8|Add0~10  = CARRY(( \SW8|cnt [6] ) + ( GND ) + ( \SW8|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~9_sumout ),
	.cout(\SW8|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~9 .extended_lut = "off";
defparam \SW8|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N20
dffeas \SW8|cnt[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[6] .is_wysiwyg = "true";
defparam \SW8|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N21
cyclonev_lcell_comb \SW8|Add0~5 (
// Equation(s):
// \SW8|Add0~5_sumout  = SUM(( \SW8|cnt [7] ) + ( GND ) + ( \SW8|Add0~10  ))
// \SW8|Add0~6  = CARRY(( \SW8|cnt [7] ) + ( GND ) + ( \SW8|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~5_sumout ),
	.cout(\SW8|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~5 .extended_lut = "off";
defparam \SW8|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N23
dffeas \SW8|cnt[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[7] .is_wysiwyg = "true";
defparam \SW8|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \SW8|Add0~1 (
// Equation(s):
// \SW8|Add0~1_sumout  = SUM(( \SW8|cnt [8] ) + ( GND ) + ( \SW8|Add0~6  ))
// \SW8|Add0~2  = CARRY(( \SW8|cnt [8] ) + ( GND ) + ( \SW8|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~1_sumout ),
	.cout(\SW8|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~1 .extended_lut = "off";
defparam \SW8|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N25
dffeas \SW8|cnt[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[8] .is_wysiwyg = "true";
defparam \SW8|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N27
cyclonev_lcell_comb \SW8|Add0~37 (
// Equation(s):
// \SW8|Add0~37_sumout  = SUM(( \SW8|cnt [9] ) + ( GND ) + ( \SW8|Add0~2  ))
// \SW8|Add0~38  = CARRY(( \SW8|cnt [9] ) + ( GND ) + ( \SW8|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~37_sumout ),
	.cout(\SW8|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~37 .extended_lut = "off";
defparam \SW8|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N28
dffeas \SW8|cnt[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[9] .is_wysiwyg = "true";
defparam \SW8|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \SW8|Add0~53 (
// Equation(s):
// \SW8|Add0~53_sumout  = SUM(( \SW8|cnt [10] ) + ( GND ) + ( \SW8|Add0~38  ))
// \SW8|Add0~54  = CARRY(( \SW8|cnt [10] ) + ( GND ) + ( \SW8|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~53_sumout ),
	.cout(\SW8|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~53 .extended_lut = "off";
defparam \SW8|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N32
dffeas \SW8|cnt[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[10] .is_wysiwyg = "true";
defparam \SW8|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \SW8|Add0~61 (
// Equation(s):
// \SW8|Add0~61_sumout  = SUM(( \SW8|cnt [11] ) + ( GND ) + ( \SW8|Add0~54  ))
// \SW8|Add0~62  = CARRY(( \SW8|cnt [11] ) + ( GND ) + ( \SW8|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~61_sumout ),
	.cout(\SW8|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~61 .extended_lut = "off";
defparam \SW8|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N35
dffeas \SW8|cnt[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[11] .is_wysiwyg = "true";
defparam \SW8|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \SW8|Add0~57 (
// Equation(s):
// \SW8|Add0~57_sumout  = SUM(( \SW8|cnt [12] ) + ( GND ) + ( \SW8|Add0~62  ))
// \SW8|Add0~58  = CARRY(( \SW8|cnt [12] ) + ( GND ) + ( \SW8|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~57_sumout ),
	.cout(\SW8|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~57 .extended_lut = "off";
defparam \SW8|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N37
dffeas \SW8|cnt[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[12] .is_wysiwyg = "true";
defparam \SW8|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \SW8|Add0~25 (
// Equation(s):
// \SW8|Add0~25_sumout  = SUM(( \SW8|cnt [13] ) + ( GND ) + ( \SW8|Add0~58  ))
// \SW8|Add0~26  = CARRY(( \SW8|cnt [13] ) + ( GND ) + ( \SW8|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW8|cnt [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW8|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW8|Add0~25_sumout ),
	.cout(\SW8|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \SW8|Add0~25 .extended_lut = "off";
defparam \SW8|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW8|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N41
dffeas \SW8|cnt[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[13] .is_wysiwyg = "true";
defparam \SW8|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N44
dffeas \SW8|cnt[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW8|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|cnt[14] .is_wysiwyg = "true";
defparam \SW8|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N45
cyclonev_lcell_comb \SW8|out~1 (
// Equation(s):
// \SW8|out~1_combout  = ( \SW8|gate_1~q  & ( \SW8|cnt [9] & ( (\SW8|cnt [15] & (\SW8|cnt [14] & !\SW8|out~q )) ) ) ) # ( !\SW8|gate_1~q  & ( \SW8|cnt [9] & ( (\SW8|cnt [15] & (\SW8|cnt [14] & \SW8|out~q )) ) ) )

	.dataa(!\SW8|cnt [15]),
	.datab(!\SW8|cnt [14]),
	.datac(!\SW8|out~q ),
	.datad(gnd),
	.datae(!\SW8|gate_1~q ),
	.dataf(!\SW8|cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW8|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW8|out~1 .extended_lut = "off";
defparam \SW8|out~1 .lut_mask = 64'h0000000001011010;
defparam \SW8|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \SW8|out~3 (
// Equation(s):
// \SW8|out~3_combout  = ( \SW8|cnt [0] & ( \SW8|cnt [13] & ( (\SW8|out~2_combout  & (\SW8|cnt [2] & \SW8|out~1_combout )) ) ) )

	.dataa(!\SW8|out~2_combout ),
	.datab(!\SW8|cnt [2]),
	.datac(!\SW8|out~1_combout ),
	.datad(gnd),
	.datae(!\SW8|cnt [0]),
	.dataf(!\SW8|cnt [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW8|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW8|out~3 .extended_lut = "off";
defparam \SW8|out~3 .lut_mask = 64'h0000000000000101;
defparam \SW8|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \SW8|out~0 (
// Equation(s):
// \SW8|out~0_combout  = ( \SW8|cnt [5] & ( (\SW8|cnt [4] & (\SW8|cnt [6] & \SW8|cnt [3])) ) )

	.dataa(gnd),
	.datab(!\SW8|cnt [4]),
	.datac(!\SW8|cnt [6]),
	.datad(!\SW8|cnt [3]),
	.datae(gnd),
	.dataf(!\SW8|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW8|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW8|out~0 .extended_lut = "off";
defparam \SW8|out~0 .lut_mask = 64'h0000000000030003;
defparam \SW8|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \SW8|out~4 (
// Equation(s):
// \SW8|out~4_combout  = ( \SW8|out~q  & ( \SW8|out~0_combout  & ( (!\SW8|cnt [7]) # ((!\SW8|out~3_combout ) # (!\SW8|cnt [8])) ) ) ) # ( !\SW8|out~q  & ( \SW8|out~0_combout  & ( (\SW8|cnt [7] & (\SW8|out~3_combout  & \SW8|cnt [8])) ) ) ) # ( \SW8|out~q  & ( 
// !\SW8|out~0_combout  ) )

	.dataa(!\SW8|cnt [7]),
	.datab(!\SW8|out~3_combout ),
	.datac(gnd),
	.datad(!\SW8|cnt [8]),
	.datae(!\SW8|out~q ),
	.dataf(!\SW8|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW8|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW8|out~4 .extended_lut = "off";
defparam \SW8|out~4 .lut_mask = 64'h0000FFFF0011FFEE;
defparam \SW8|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N16
dffeas \SW8|out (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW8|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW8|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW8|out .is_wysiwyg = "true";
defparam \SW8|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N39
cyclonev_lcell_comb \datamem|sw_reg[8]~feeder (
// Equation(s):
// \datamem|sw_reg[8]~feeder_combout  = ( \SW8|out~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW8|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|sw_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|sw_reg[8]~feeder .extended_lut = "off";
defparam \datamem|sw_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamem|sw_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N40
dffeas \datamem|sw_reg[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|sw_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|sw_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|sw_reg[8] .is_wysiwyg = "true";
defparam \datamem|sw_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N17
dffeas \regFile|R0|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N8
dffeas \regFile|R3|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N17
dffeas \regFile|R1|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N42
cyclonev_lcell_comb \regFile|Mux55~0 (
// Equation(s):
// \regFile|Mux55~0_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R2|dataOut [8] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R3|dataOut [8] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R0|dataOut [8] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R1|dataOut [8] ) ) )

	.dataa(!\regFile|R2|dataOut [8]),
	.datab(!\regFile|R0|dataOut [8]),
	.datac(!\regFile|R3|dataOut [8]),
	.datad(!\regFile|R1|dataOut [8]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux55~0 .extended_lut = "off";
defparam \regFile|Mux55~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \regFile|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N35
dffeas \regFile|R14|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N54
cyclonev_lcell_comb \regFile|R15|dataOut[8]~feeder (
// Equation(s):
// \regFile|R15|dataOut[8]~feeder_combout  = ( \dstRegMux|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[8]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N56
dffeas \regFile|R15|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N33
cyclonev_lcell_comb \regFile|Mux55~3 (
// Equation(s):
// \regFile|Mux55~3_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R14|dataOut [8] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R15|dataOut [8] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R12|dataOut [8] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R13|dataOut [8] ) ) )

	.dataa(!\regFile|R13|dataOut [8]),
	.datab(!\regFile|R14|dataOut [8]),
	.datac(!\regFile|R12|dataOut [8]),
	.datad(!\regFile|R15|dataOut [8]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux55~3 .extended_lut = "off";
defparam \regFile|Mux55~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N8
dffeas \regFile|R10|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N50
dffeas \regFile|R9|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N44
dffeas \regFile|R8|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N3
cyclonev_lcell_comb \regFile|Mux55~2 (
// Equation(s):
// \regFile|Mux55~2_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R10|dataOut [8] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R11|dataOut [8] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R8|dataOut [8] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R9|dataOut [8] ) ) )

	.dataa(!\regFile|R11|dataOut [8]),
	.datab(!\regFile|R10|dataOut [8]),
	.datac(!\regFile|R9|dataOut [8]),
	.datad(!\regFile|R8|dataOut [8]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux55~2 .extended_lut = "off";
defparam \regFile|Mux55~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N26
dffeas \regFile|R7|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \regFile|R6|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N47
dffeas \regFile|R4|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N45
cyclonev_lcell_comb \regFile|Mux55~1 (
// Equation(s):
// \regFile|Mux55~1_combout  = ( \regFile|R4|dataOut [8] & ( \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout ) # (\regFile|R6|dataOut [8]) ) ) ) # ( !\regFile|R4|dataOut [8] & ( \rs2Mux|Mux3~1_combout  & ( (\rs2Mux|Mux2~1_combout  & \regFile|R6|dataOut 
// [8]) ) ) ) # ( \regFile|R4|dataOut [8] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & (\regFile|R5|dataOut [8])) # (\rs2Mux|Mux2~1_combout  & ((\regFile|R7|dataOut [8]))) ) ) ) # ( !\regFile|R4|dataOut [8] & ( !\rs2Mux|Mux3~1_combout  & ( 
// (!\rs2Mux|Mux2~1_combout  & (\regFile|R5|dataOut [8])) # (\rs2Mux|Mux2~1_combout  & ((\regFile|R7|dataOut [8]))) ) ) )

	.dataa(!\regFile|R5|dataOut [8]),
	.datab(!\regFile|R7|dataOut [8]),
	.datac(!\rs2Mux|Mux2~1_combout ),
	.datad(!\regFile|R6|dataOut [8]),
	.datae(!\regFile|R4|dataOut [8]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux55~1 .extended_lut = "off";
defparam \regFile|Mux55~1 .lut_mask = 64'h53535353000FF0FF;
defparam \regFile|Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N15
cyclonev_lcell_comb \regFile|Mux55~4 (
// Equation(s):
// \regFile|Mux55~4_combout  = ( \regFile|Mux55~2_combout  & ( \regFile|Mux55~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((\regFile|Mux55~3_combout )) # (\rs2Mux|Mux0~1_combout ))) # (\rs2Mux|Mux1~1_combout  & ((!\rs2Mux|Mux0~1_combout ) # 
// ((\regFile|Mux55~0_combout )))) ) ) ) # ( !\regFile|Mux55~2_combout  & ( \regFile|Mux55~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((\regFile|Mux55~3_combout )) # (\rs2Mux|Mux0~1_combout ))) # (\rs2Mux|Mux1~1_combout  & (\rs2Mux|Mux0~1_combout  & 
// (\regFile|Mux55~0_combout ))) ) ) ) # ( \regFile|Mux55~2_combout  & ( !\regFile|Mux55~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux55~3_combout )))) # (\rs2Mux|Mux1~1_combout  & ((!\rs2Mux|Mux0~1_combout ) # 
// ((\regFile|Mux55~0_combout )))) ) ) ) # ( !\regFile|Mux55~2_combout  & ( !\regFile|Mux55~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux55~3_combout )))) # (\rs2Mux|Mux1~1_combout  & (\rs2Mux|Mux0~1_combout  & 
// (\regFile|Mux55~0_combout ))) ) ) )

	.dataa(!\rs2Mux|Mux1~1_combout ),
	.datab(!\rs2Mux|Mux0~1_combout ),
	.datac(!\regFile|Mux55~0_combout ),
	.datad(!\regFile|Mux55~3_combout ),
	.datae(!\regFile|Mux55~2_combout ),
	.dataf(!\regFile|Mux55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux55~4 .extended_lut = "off";
defparam \regFile|Mux55~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \regFile|Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \SW9|Add0~21 (
// Equation(s):
// \SW9|Add0~21_sumout  = SUM(( \SW9|cnt [0] ) + ( VCC ) + ( !VCC ))
// \SW9|Add0~22  = CARRY(( \SW9|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~21_sumout ),
	.cout(\SW9|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~21 .extended_lut = "off";
defparam \SW9|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \SW9|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \SW9|gate_1~feeder (
// Equation(s):
// \SW9|gate_1~feeder_combout  = \SW9|gate_0~q 

	.dataa(!\SW9|gate_0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW9|gate_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW9|gate_1~feeder .extended_lut = "off";
defparam \SW9|gate_1~feeder .lut_mask = 64'h5555555555555555;
defparam \SW9|gate_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N34
dffeas \SW9|gate_1 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|gate_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|gate_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|gate_1 .is_wysiwyg = "true";
defparam \SW9|gate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N51
cyclonev_lcell_comb \SW9|always2~0 (
// Equation(s):
// \SW9|always2~0_combout  = ( \SW9|gate_1~q  & ( \SW9|out~q  ) ) # ( !\SW9|gate_1~q  & ( !\SW9|out~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW9|out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW9|gate_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW9|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW9|always2~0 .extended_lut = "off";
defparam \SW9|always2~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \SW9|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N2
dffeas \SW9|cnt[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[0] .is_wysiwyg = "true";
defparam \SW9|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N3
cyclonev_lcell_comb \SW9|Add0~45 (
// Equation(s):
// \SW9|Add0~45_sumout  = SUM(( \SW9|cnt [1] ) + ( GND ) + ( \SW9|Add0~22  ))
// \SW9|Add0~46  = CARRY(( \SW9|cnt [1] ) + ( GND ) + ( \SW9|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~45_sumout ),
	.cout(\SW9|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~45 .extended_lut = "off";
defparam \SW9|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \SW9|cnt[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[1] .is_wysiwyg = "true";
defparam \SW9|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \SW9|Add0~17 (
// Equation(s):
// \SW9|Add0~17_sumout  = SUM(( \SW9|cnt [2] ) + ( GND ) + ( \SW9|Add0~46  ))
// \SW9|Add0~18  = CARRY(( \SW9|cnt [2] ) + ( GND ) + ( \SW9|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~17_sumout ),
	.cout(\SW9|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~17 .extended_lut = "off";
defparam \SW9|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \SW9|cnt[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[2] .is_wysiwyg = "true";
defparam \SW9|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N9
cyclonev_lcell_comb \SW9|Add0~49 (
// Equation(s):
// \SW9|Add0~49_sumout  = SUM(( \SW9|cnt [3] ) + ( GND ) + ( \SW9|Add0~18  ))
// \SW9|Add0~50  = CARRY(( \SW9|cnt [3] ) + ( GND ) + ( \SW9|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~49_sumout ),
	.cout(\SW9|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~49 .extended_lut = "off";
defparam \SW9|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \SW9|cnt[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[3] .is_wysiwyg = "true";
defparam \SW9|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \SW9|Add0~53 (
// Equation(s):
// \SW9|Add0~53_sumout  = SUM(( \SW9|cnt [4] ) + ( GND ) + ( \SW9|Add0~50  ))
// \SW9|Add0~54  = CARRY(( \SW9|cnt [4] ) + ( GND ) + ( \SW9|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~53_sumout ),
	.cout(\SW9|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~53 .extended_lut = "off";
defparam \SW9|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N14
dffeas \SW9|cnt[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[4] .is_wysiwyg = "true";
defparam \SW9|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N15
cyclonev_lcell_comb \SW9|Add0~61 (
// Equation(s):
// \SW9|Add0~61_sumout  = SUM(( \SW9|cnt [5] ) + ( GND ) + ( \SW9|Add0~54  ))
// \SW9|Add0~62  = CARRY(( \SW9|cnt [5] ) + ( GND ) + ( \SW9|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~61_sumout ),
	.cout(\SW9|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~61 .extended_lut = "off";
defparam \SW9|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \SW9|cnt[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[5] .is_wysiwyg = "true";
defparam \SW9|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N18
cyclonev_lcell_comb \SW9|Add0~25 (
// Equation(s):
// \SW9|Add0~25_sumout  = SUM(( \SW9|cnt [6] ) + ( GND ) + ( \SW9|Add0~62  ))
// \SW9|Add0~26  = CARRY(( \SW9|cnt [6] ) + ( GND ) + ( \SW9|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~25_sumout ),
	.cout(\SW9|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~25 .extended_lut = "off";
defparam \SW9|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \SW9|cnt[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[6] .is_wysiwyg = "true";
defparam \SW9|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N21
cyclonev_lcell_comb \SW9|Add0~29 (
// Equation(s):
// \SW9|Add0~29_sumout  = SUM(( \SW9|cnt [7] ) + ( GND ) + ( \SW9|Add0~26  ))
// \SW9|Add0~30  = CARRY(( \SW9|cnt [7] ) + ( GND ) + ( \SW9|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~29_sumout ),
	.cout(\SW9|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~29 .extended_lut = "off";
defparam \SW9|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N22
dffeas \SW9|cnt[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[7] .is_wysiwyg = "true";
defparam \SW9|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \SW9|Add0~33 (
// Equation(s):
// \SW9|Add0~33_sumout  = SUM(( \SW9|cnt [8] ) + ( GND ) + ( \SW9|Add0~30  ))
// \SW9|Add0~34  = CARRY(( \SW9|cnt [8] ) + ( GND ) + ( \SW9|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~33_sumout ),
	.cout(\SW9|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~33 .extended_lut = "off";
defparam \SW9|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \SW9|cnt[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[8] .is_wysiwyg = "true";
defparam \SW9|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N27
cyclonev_lcell_comb \SW9|Add0~41 (
// Equation(s):
// \SW9|Add0~41_sumout  = SUM(( \SW9|cnt [9] ) + ( GND ) + ( \SW9|Add0~34  ))
// \SW9|Add0~42  = CARRY(( \SW9|cnt [9] ) + ( GND ) + ( \SW9|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~41_sumout ),
	.cout(\SW9|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~41 .extended_lut = "off";
defparam \SW9|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \SW9|cnt[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[9] .is_wysiwyg = "true";
defparam \SW9|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \SW9|Add0~13 (
// Equation(s):
// \SW9|Add0~13_sumout  = SUM(( \SW9|cnt [10] ) + ( GND ) + ( \SW9|Add0~42  ))
// \SW9|Add0~14  = CARRY(( \SW9|cnt [10] ) + ( GND ) + ( \SW9|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~13_sumout ),
	.cout(\SW9|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~13 .extended_lut = "off";
defparam \SW9|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \SW9|cnt[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[10] .is_wysiwyg = "true";
defparam \SW9|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N33
cyclonev_lcell_comb \SW9|Add0~9 (
// Equation(s):
// \SW9|Add0~9_sumout  = SUM(( \SW9|cnt [11] ) + ( GND ) + ( \SW9|Add0~14  ))
// \SW9|Add0~10  = CARRY(( \SW9|cnt [11] ) + ( GND ) + ( \SW9|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~9_sumout ),
	.cout(\SW9|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~9 .extended_lut = "off";
defparam \SW9|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N35
dffeas \SW9|cnt[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[11] .is_wysiwyg = "true";
defparam \SW9|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N36
cyclonev_lcell_comb \SW9|Add0~5 (
// Equation(s):
// \SW9|Add0~5_sumout  = SUM(( \SW9|cnt [12] ) + ( GND ) + ( \SW9|Add0~10  ))
// \SW9|Add0~6  = CARRY(( \SW9|cnt [12] ) + ( GND ) + ( \SW9|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW9|cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW9|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW9|Add0~5_sumout ),
	.cout(\SW9|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \SW9|Add0~5 .extended_lut = "off";
defparam \SW9|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW9|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N37
dffeas \SW9|cnt[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[12] .is_wysiwyg = "true";
defparam \SW9|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N40
dffeas \SW9|cnt[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW9|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|cnt[13] .is_wysiwyg = "true";
defparam \SW9|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N48
cyclonev_lcell_comb \SW9|out~0 (
// Equation(s):
// \SW9|out~0_combout  = ( \SW9|cnt [11] & ( (\SW9|cnt [10] & (\SW9|cnt [0] & \SW9|cnt [2])) ) )

	.dataa(!\SW9|cnt [10]),
	.datab(gnd),
	.datac(!\SW9|cnt [0]),
	.datad(!\SW9|cnt [2]),
	.datae(gnd),
	.dataf(!\SW9|cnt [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW9|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW9|out~0 .extended_lut = "off";
defparam \SW9|out~0 .lut_mask = 64'h0000000000050005;
defparam \SW9|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \SW9|out~4 (
// Equation(s):
// \SW9|out~4_combout  = ( \SW9|out~q  & ( (!\SW9|out~3_combout ) # ((!\SW9|cnt [13]) # ((!\SW9|cnt [12]) # (!\SW9|out~0_combout ))) ) ) # ( !\SW9|out~q  & ( (\SW9|out~3_combout  & (\SW9|cnt [13] & (\SW9|cnt [12] & \SW9|out~0_combout ))) ) )

	.dataa(!\SW9|out~3_combout ),
	.datab(!\SW9|cnt [13]),
	.datac(!\SW9|cnt [12]),
	.datad(!\SW9|out~0_combout ),
	.datae(!\SW9|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW9|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW9|out~4 .extended_lut = "off";
defparam \SW9|out~4 .lut_mask = 64'h0001FFFE0001FFFE;
defparam \SW9|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \SW9|out (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW9|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW9|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW9|out .is_wysiwyg = "true";
defparam \SW9|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N33
cyclonev_lcell_comb \datamem|sw_reg[9]~feeder (
// Equation(s):
// \datamem|sw_reg[9]~feeder_combout  = ( \SW9|out~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW9|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|sw_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|sw_reg[9]~feeder .extended_lut = "off";
defparam \datamem|sw_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamem|sw_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N34
dffeas \datamem|sw_reg[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|sw_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|sw_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|sw_reg[9] .is_wysiwyg = "true";
defparam \datamem|sw_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N9
cyclonev_lcell_comb \dstRegMux|Mux22~0 (
// Equation(s):
// \dstRegMux|Mux22~0_combout  = ( \procAlu|Mux22~1_combout  & ( \procAlu|Mux2~3_combout  & ( !\controller|WideOr14~0_combout  ) ) ) # ( \procAlu|Mux22~1_combout  & ( !\procAlu|Mux2~3_combout  & ( (!\controller|WideOr14~0_combout ) # 
// ((\datamem|data_rtl_0|auto_generated|ram_block1a9  & !\controller|WideOr13~0_combout )) ) ) ) # ( !\procAlu|Mux22~1_combout  & ( !\procAlu|Mux2~3_combout  & ( (\datamem|data_rtl_0|auto_generated|ram_block1a9  & (!\controller|WideOr13~0_combout  & 
// \controller|WideOr14~0_combout )) ) ) )

	.dataa(!\datamem|data_rtl_0|auto_generated|ram_block1a9 ),
	.datab(!\controller|WideOr13~0_combout ),
	.datac(!\controller|WideOr14~0_combout ),
	.datad(gnd),
	.datae(!\procAlu|Mux22~1_combout ),
	.dataf(!\procAlu|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux22~0 .extended_lut = "off";
defparam \dstRegMux|Mux22~0 .lut_mask = 64'h0404F4F40000F0F0;
defparam \dstRegMux|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N21
cyclonev_lcell_comb \pcIncrementer|Add0~13 (
// Equation(s):
// \pcIncrementer|Add0~13_sumout  = SUM(( \pc|dataOut [9] ) + ( GND ) + ( \pcIncrementer|Add0~18  ))
// \pcIncrementer|Add0~14  = CARRY(( \pc|dataOut [9] ) + ( GND ) + ( \pcIncrementer|Add0~18  ))

	.dataa(!\pc|dataOut [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~13_sumout ),
	.cout(\pcIncrementer|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~13 .extended_lut = "off";
defparam \pcIncrementer|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \pcIncrementer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N12
cyclonev_lcell_comb \dstRegMux|Mux22~1 (
// Equation(s):
// \dstRegMux|Mux22~1_combout  = ( !\controller|WideOr14~0_combout  & ( (!\controller|WideOr13~0_combout  & ((((\dstRegMux|Mux22~0_combout ))))) # (\controller|WideOr13~0_combout  & (((\pcIncrementer|Add0~13_sumout )))) ) ) # ( \controller|WideOr14~0_combout 
//  & ( ((!\controller|WideOr13~0_combout  & (\procAlu|Mux29~1_combout  & (\procAlu|Mux2~3_combout  & \datamem|sw_reg [9])))) # (\dstRegMux|Mux22~0_combout ) ) )

	.dataa(!\controller|WideOr13~0_combout ),
	.datab(!\procAlu|Mux29~1_combout ),
	.datac(!\procAlu|Mux2~3_combout ),
	.datad(!\datamem|sw_reg [9]),
	.datae(!\controller|WideOr14~0_combout ),
	.dataf(!\dstRegMux|Mux22~0_combout ),
	.datag(!\pcIncrementer|Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux22~1 .extended_lut = "on";
defparam \dstRegMux|Mux22~1 .lut_mask = 64'h05050002AFAFFFFF;
defparam \dstRegMux|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N36
cyclonev_lcell_comb \regFile|R15|dataOut[9]~feeder (
// Equation(s):
// \regFile|R15|dataOut[9]~feeder_combout  = ( \dstRegMux|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[9]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N38
dffeas \regFile|R15|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N8
dffeas \regFile|R11|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N8
dffeas \regFile|R7|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N39
cyclonev_lcell_comb \regFile|Mux54~3 (
// Equation(s):
// \regFile|Mux54~3_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R3|dataOut [9] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R7|dataOut [9] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R11|dataOut [9] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R15|dataOut [9] ) ) )

	.dataa(!\regFile|R3|dataOut [9]),
	.datab(!\regFile|R15|dataOut [9]),
	.datac(!\regFile|R11|dataOut [9]),
	.datad(!\regFile|R7|dataOut [9]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux54~3 .extended_lut = "off";
defparam \regFile|Mux54~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \regFile|Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N38
dffeas \regFile|R4|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N44
dffeas \regFile|R8|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N39
cyclonev_lcell_comb \regFile|R0|dataOut[9]~feeder (
// Equation(s):
// \regFile|R0|dataOut[9]~feeder_combout  = ( \dstRegMux|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R0|dataOut[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R0|dataOut[9]~feeder .extended_lut = "off";
defparam \regFile|R0|dataOut[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R0|dataOut[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N41
dffeas \regFile|R0|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R0|dataOut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N3
cyclonev_lcell_comb \regFile|Mux54~0 (
// Equation(s):
// \regFile|Mux54~0_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R0|dataOut [9] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R4|dataOut [9] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R8|dataOut [9] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R12|dataOut [9] ) ) )

	.dataa(!\regFile|R12|dataOut [9]),
	.datab(!\regFile|R4|dataOut [9]),
	.datac(!\regFile|R8|dataOut [9]),
	.datad(!\regFile|R0|dataOut [9]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux54~0 .extended_lut = "off";
defparam \regFile|Mux54~0 .lut_mask = 64'h55550F0F333300FF;
defparam \regFile|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N50
dffeas \regFile|R5|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N39
cyclonev_lcell_comb \regFile|R1|dataOut[9]~feeder (
// Equation(s):
// \regFile|R1|dataOut[9]~feeder_combout  = ( \dstRegMux|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[9]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N41
dffeas \regFile|R1|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N9
cyclonev_lcell_comb \regFile|R9|dataOut[9]~feeder (
// Equation(s):
// \regFile|R9|dataOut[9]~feeder_combout  = ( \dstRegMux|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R9|dataOut[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R9|dataOut[9]~feeder .extended_lut = "off";
defparam \regFile|R9|dataOut[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R9|dataOut[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N11
dffeas \regFile|R9|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R9|dataOut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N33
cyclonev_lcell_comb \regFile|Mux54~1 (
// Equation(s):
// \regFile|Mux54~1_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R1|dataOut [9] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R5|dataOut [9] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R9|dataOut [9] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R13|dataOut [9] ) ) )

	.dataa(!\regFile|R13|dataOut [9]),
	.datab(!\regFile|R5|dataOut [9]),
	.datac(!\regFile|R1|dataOut [9]),
	.datad(!\regFile|R9|dataOut [9]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux54~1 .extended_lut = "off";
defparam \regFile|Mux54~1 .lut_mask = 64'h555500FF33330F0F;
defparam \regFile|Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N42
cyclonev_lcell_comb \regFile|Mux54~4 (
// Equation(s):
// \regFile|Mux54~4_combout  = ( \regFile|Mux54~0_combout  & ( \regFile|Mux54~1_combout  & ( (!\rs2Mux|Mux2~1_combout ) # ((!\rs2Mux|Mux3~1_combout  & ((\regFile|Mux54~3_combout ))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux54~2_combout ))) ) ) ) # ( 
// !\regFile|Mux54~0_combout  & ( \regFile|Mux54~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout ) # (\regFile|Mux54~3_combout )))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux54~2_combout  & ((\rs2Mux|Mux2~1_combout )))) ) ) ) # ( 
// \regFile|Mux54~0_combout  & ( !\regFile|Mux54~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((\regFile|Mux54~3_combout  & \rs2Mux|Mux2~1_combout )))) # (\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout )) # (\regFile|Mux54~2_combout ))) ) ) ) # ( 
// !\regFile|Mux54~0_combout  & ( !\regFile|Mux54~1_combout  & ( (\rs2Mux|Mux2~1_combout  & ((!\rs2Mux|Mux3~1_combout  & ((\regFile|Mux54~3_combout ))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux54~2_combout )))) ) ) )

	.dataa(!\regFile|Mux54~2_combout ),
	.datab(!\regFile|Mux54~3_combout ),
	.datac(!\rs2Mux|Mux3~1_combout ),
	.datad(!\rs2Mux|Mux2~1_combout ),
	.datae(!\regFile|Mux54~0_combout ),
	.dataf(!\regFile|Mux54~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux54~4 .extended_lut = "off";
defparam \regFile|Mux54~4 .lut_mask = 64'h00350F35F035FF35;
defparam \regFile|Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N36
cyclonev_lcell_comb \alu2Mux|Mux22~1 (
// Equation(s):
// \alu2Mux|Mux22~1_combout  = ( \regFile|Mux54~4_combout  & ( ((!\instMem|data~0_combout ) # (!\controller|WideOr3~5_combout )) # (\instMem|data~88_combout ) ) ) # ( !\regFile|Mux54~4_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout 
// ) # (\instMem|data~88_combout ))) ) )

	.dataa(!\instMem|data~88_combout ),
	.datab(!\instMem|data~0_combout ),
	.datac(gnd),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux22~1 .extended_lut = "off";
defparam \alu2Mux|Mux22~1 .lut_mask = 64'h00DD00DDFFDDFFDD;
defparam \alu2Mux|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N48
cyclonev_lcell_comb \instMem|data~92 (
// Equation(s):
// \instMem|data~92_combout  = ( \pc|dataOut [7] & ( (!\pc|dataOut [9] & (\pc|dataOut [2] & (!\pc|dataOut [6] & !\pc|dataOut [5]))) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [5]),
	.datae(gnd),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~92 .extended_lut = "off";
defparam \instMem|data~92 .lut_mask = 64'h0000000020002000;
defparam \instMem|data~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N42
cyclonev_lcell_comb \instMem|data~91 (
// Equation(s):
// \instMem|data~91_combout  = ( \pc|dataOut [2] & ( (!\pc|dataOut [9] & (\pc|dataOut [5] & (!\pc|dataOut [7] $ (!\pc|dataOut [6])))) # (\pc|dataOut [9] & (\pc|dataOut [7] & ((\pc|dataOut [6])))) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [9]),
	.datad(!\pc|dataOut [6]),
	.datae(gnd),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~91 .extended_lut = "off";
defparam \instMem|data~91 .lut_mask = 64'h0000000010251025;
defparam \instMem|data~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N48
cyclonev_lcell_comb \instMem|data~90 (
// Equation(s):
// \instMem|data~90_combout  = ( !\pc|dataOut [6] & ( \pc|dataOut [2] & ( (\pc|dataOut [9] & (!\pc|dataOut [7] & !\pc|dataOut [5])) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [2] & ( (\pc|dataOut [9] & (\pc|dataOut [7] & \pc|dataOut [5])) ) ) ) # ( 
// !\pc|dataOut [6] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [9] & (\pc|dataOut [7] & !\pc|dataOut [5])) ) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\pc|dataOut [7]),
	.datac(gnd),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~90 .extended_lut = "off";
defparam \instMem|data~90 .lut_mask = 64'h2200001144000000;
defparam \instMem|data~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N15
cyclonev_lcell_comb \instMem|data~89 (
// Equation(s):
// \instMem|data~89_combout  = ( \pc|dataOut [7] & ( (!\pc|dataOut [5] & ((!\pc|dataOut [9] & (!\pc|dataOut [2] & \pc|dataOut [6])) # (\pc|dataOut [9] & (\pc|dataOut [2] & !\pc|dataOut [6])))) ) ) # ( !\pc|dataOut [7] & ( (!\pc|dataOut [2] & ((!\pc|dataOut 
// [9] & ((!\pc|dataOut [6]))) # (\pc|dataOut [9] & (\pc|dataOut [5])))) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [6]),
	.datae(gnd),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~89 .extended_lut = "off";
defparam \instMem|data~89 .lut_mask = 64'hB010B01004800480;
defparam \instMem|data~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N36
cyclonev_lcell_comb \instMem|data~122 (
// Equation(s):
// \instMem|data~122_combout  = ( !\pc|dataOut [4] & ( (!\pc|dataOut [8] & (((!\pc|dataOut [3] & (\instMem|data~89_combout )) # (\pc|dataOut [3] & ((\instMem|data~90_combout )))))) ) ) # ( \pc|dataOut [4] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [3] & 
// (((\instMem|data~91_combout )))) # (\pc|dataOut [3] & (\instMem|data~92_combout )))) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\instMem|data~92_combout ),
	.datac(!\instMem|data~91_combout ),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\instMem|data~90_combout ),
	.datag(!\instMem|data~89_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~122 .extended_lut = "on";
defparam \instMem|data~122 .lut_mask = 64'h0A000A220AAA0A22;
defparam \instMem|data~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N18
cyclonev_lcell_comb \alu2Mux|Mux23~1 (
// Equation(s):
// \alu2Mux|Mux23~1_combout  = ( \controller|WideOr3~5_combout  & ( \regFile|Mux55~4_combout  & ( (\instMem|data~0_combout  & \instMem|data~122_combout ) ) ) ) # ( !\controller|WideOr3~5_combout  & ( \regFile|Mux55~4_combout  ) ) # ( 
// \controller|WideOr3~5_combout  & ( !\regFile|Mux55~4_combout  & ( (\instMem|data~0_combout  & \instMem|data~122_combout ) ) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(gnd),
	.datac(!\instMem|data~122_combout ),
	.datad(gnd),
	.datae(!\controller|WideOr3~5_combout ),
	.dataf(!\regFile|Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux23~1 .extended_lut = "off";
defparam \alu2Mux|Mux23~1 .lut_mask = 64'h00000505FFFF0505;
defparam \alu2Mux|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N12
cyclonev_lcell_comb \instMem|data~99 (
// Equation(s):
// \instMem|data~99_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [3] & ( (!\pc|dataOut [4] & (!\pc|dataOut [2] & (\pc|dataOut [7] & \pc|dataOut [5]))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [3] & ( ((!\pc|dataOut [4] & (\pc|dataOut [2])) # (\pc|dataOut 
// [4] & (!\pc|dataOut [2] & \pc|dataOut [5]))) # (\pc|dataOut [7]) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [2] & (((!\pc|dataOut [7] & \pc|dataOut [5])))) # (\pc|dataOut [2] & (\pc|dataOut [4] & (\pc|dataOut [7]))) ) ) ) # ( 
// !\pc|dataOut [6] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [4] & ((!\pc|dataOut [2] & ((\pc|dataOut [5]))) # (\pc|dataOut [2] & (\pc|dataOut [7])))) # (\pc|dataOut [4] & (((\pc|dataOut [7])))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~99 .extended_lut = "off";
defparam \instMem|data~99 .lut_mask = 64'h078F01C12F6F0008;
defparam \instMem|data~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N42
cyclonev_lcell_comb \instMem|data~98 (
// Equation(s):
// \instMem|data~98_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [3] & ( (\pc|dataOut [4] & (\pc|dataOut [2] & (!\pc|dataOut [7] $ (!\pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [3] & ( (\pc|dataOut [7] & (!\pc|dataOut [5] & (!\pc|dataOut 
// [4] $ (\pc|dataOut [2])))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [4] & (!\pc|dataOut [2] & (\pc|dataOut [7] & !\pc|dataOut [5]))) # (\pc|dataOut [4] & (\pc|dataOut [2] & (!\pc|dataOut [7] & \pc|dataOut [5]))) ) ) ) # ( 
// !\pc|dataOut [6] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [4] & (!\pc|dataOut [2] & (!\pc|dataOut [7]))) # (\pc|dataOut [4] & (\pc|dataOut [2] & (\pc|dataOut [7] & \pc|dataOut [5]))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~98 .extended_lut = "off";
defparam \instMem|data~98 .lut_mask = 64'h8081081009000110;
defparam \instMem|data~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N54
cyclonev_lcell_comb \instMem|data~100 (
// Equation(s):
// \instMem|data~100_combout  = ( \pc|dataOut [8] & ( \instMem|data~98_combout  & ( \pc|dataOut [9] ) ) ) # ( !\pc|dataOut [8] & ( \instMem|data~98_combout  & ( (!\pc|dataOut [9]) # (\instMem|data~99_combout ) ) ) ) # ( \pc|dataOut [8] & ( 
// !\instMem|data~98_combout  & ( \pc|dataOut [9] ) ) ) # ( !\pc|dataOut [8] & ( !\instMem|data~98_combout  & ( (\pc|dataOut [9] & \instMem|data~99_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [9]),
	.datad(!\instMem|data~99_combout ),
	.datae(!\pc|dataOut [8]),
	.dataf(!\instMem|data~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~100 .extended_lut = "off";
defparam \instMem|data~100 .lut_mask = 64'h000F0F0FF0FF0F0F;
defparam \instMem|data~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N41
dffeas \regFile|R2|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N13
dffeas \regFile|R10|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N12
cyclonev_lcell_comb \regFile|Mux56~2 (
// Equation(s):
// \regFile|Mux56~2_combout  = ( \regFile|R10|dataOut [7] & ( \rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout ) # (\regFile|R2|dataOut [7]) ) ) ) # ( !\regFile|R10|dataOut [7] & ( \rs2Mux|Mux1~1_combout  & ( (\regFile|R2|dataOut [7] & 
// \rs2Mux|Mux0~1_combout ) ) ) ) # ( \regFile|R10|dataOut [7] & ( !\rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\regFile|R14|dataOut [7])) # (\rs2Mux|Mux0~1_combout  & ((\regFile|R6|dataOut [7]))) ) ) ) # ( !\regFile|R10|dataOut [7] & ( 
// !\rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\regFile|R14|dataOut [7])) # (\rs2Mux|Mux0~1_combout  & ((\regFile|R6|dataOut [7]))) ) ) )

	.dataa(!\regFile|R14|dataOut [7]),
	.datab(!\regFile|R6|dataOut [7]),
	.datac(!\regFile|R2|dataOut [7]),
	.datad(!\rs2Mux|Mux0~1_combout ),
	.datae(!\regFile|R10|dataOut [7]),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux56~2 .extended_lut = "off";
defparam \regFile|Mux56~2 .lut_mask = 64'h55335533000FFF0F;
defparam \regFile|Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N9
cyclonev_lcell_comb \regFile|R7|dataOut[7]~feeder (
// Equation(s):
// \regFile|R7|dataOut[7]~feeder_combout  = ( \dstRegMux|Mux24~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R7|dataOut[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R7|dataOut[7]~feeder .extended_lut = "off";
defparam \regFile|R7|dataOut[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R7|dataOut[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \regFile|R7|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R7|dataOut[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N44
dffeas \regFile|R3|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N44
dffeas \regFile|R11|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N42
cyclonev_lcell_comb \regFile|Mux56~3 (
// Equation(s):
// \regFile|Mux56~3_combout  = ( \regFile|R11|dataOut [7] & ( \rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout ) # (\regFile|R3|dataOut [7]) ) ) ) # ( !\regFile|R11|dataOut [7] & ( \rs2Mux|Mux1~1_combout  & ( (\regFile|R3|dataOut [7] & 
// \rs2Mux|Mux0~1_combout ) ) ) ) # ( \regFile|R11|dataOut [7] & ( !\rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\regFile|R15|dataOut [7])) # (\rs2Mux|Mux0~1_combout  & ((\regFile|R7|dataOut [7]))) ) ) ) # ( !\regFile|R11|dataOut [7] & ( 
// !\rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\regFile|R15|dataOut [7])) # (\rs2Mux|Mux0~1_combout  & ((\regFile|R7|dataOut [7]))) ) ) )

	.dataa(!\regFile|R15|dataOut [7]),
	.datab(!\regFile|R7|dataOut [7]),
	.datac(!\regFile|R3|dataOut [7]),
	.datad(!\rs2Mux|Mux0~1_combout ),
	.datae(!\regFile|R11|dataOut [7]),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux56~3 .extended_lut = "off";
defparam \regFile|Mux56~3 .lut_mask = 64'h55335533000FFF0F;
defparam \regFile|Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N11
dffeas \regFile|R9|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N36
cyclonev_lcell_comb \regFile|R5|dataOut[7]~feeder (
// Equation(s):
// \regFile|R5|dataOut[7]~feeder_combout  = ( \dstRegMux|Mux24~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[7]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N38
dffeas \regFile|R5|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N14
dffeas \regFile|R13|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N12
cyclonev_lcell_comb \regFile|Mux56~1 (
// Equation(s):
// \regFile|Mux56~1_combout  = ( \regFile|R13|dataOut [7] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R5|dataOut [7]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R1|dataOut [7])) ) ) ) # ( !\regFile|R13|dataOut [7] & ( 
// \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R5|dataOut [7]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R1|dataOut [7])) ) ) ) # ( \regFile|R13|dataOut [7] & ( !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout ) # 
// (\regFile|R9|dataOut [7]) ) ) ) # ( !\regFile|R13|dataOut [7] & ( !\rs2Mux|Mux0~1_combout  & ( (\regFile|R9|dataOut [7] & \rs2Mux|Mux1~1_combout ) ) ) )

	.dataa(!\regFile|R1|dataOut [7]),
	.datab(!\regFile|R9|dataOut [7]),
	.datac(!\regFile|R5|dataOut [7]),
	.datad(!\rs2Mux|Mux1~1_combout ),
	.datae(!\regFile|R13|dataOut [7]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux56~1 .extended_lut = "off";
defparam \regFile|Mux56~1 .lut_mask = 64'h0033FF330F550F55;
defparam \regFile|Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N35
dffeas \regFile|R0|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N47
dffeas \regFile|R8|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \regFile|R12|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N24
cyclonev_lcell_comb \regFile|Mux56~0 (
// Equation(s):
// \regFile|Mux56~0_combout  = ( \regFile|R12|dataOut [7] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R4|dataOut [7])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R0|dataOut [7]))) ) ) ) # ( !\regFile|R12|dataOut [7] & ( 
// \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R4|dataOut [7])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R0|dataOut [7]))) ) ) ) # ( \regFile|R12|dataOut [7] & ( !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout ) # 
// (\regFile|R8|dataOut [7]) ) ) ) # ( !\regFile|R12|dataOut [7] & ( !\rs2Mux|Mux0~1_combout  & ( (\regFile|R8|dataOut [7] & \rs2Mux|Mux1~1_combout ) ) ) )

	.dataa(!\regFile|R4|dataOut [7]),
	.datab(!\regFile|R0|dataOut [7]),
	.datac(!\regFile|R8|dataOut [7]),
	.datad(!\rs2Mux|Mux1~1_combout ),
	.datae(!\regFile|R12|dataOut [7]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux56~0 .extended_lut = "off";
defparam \regFile|Mux56~0 .lut_mask = 64'h000FFF0F55335533;
defparam \regFile|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N0
cyclonev_lcell_comb \regFile|Mux56~4 (
// Equation(s):
// \regFile|Mux56~4_combout  = ( \regFile|Mux56~1_combout  & ( \regFile|Mux56~0_combout  & ( (!\rs2Mux|Mux2~1_combout ) # ((!\rs2Mux|Mux3~1_combout  & ((\regFile|Mux56~3_combout ))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux56~2_combout ))) ) ) ) # ( 
// !\regFile|Mux56~1_combout  & ( \regFile|Mux56~0_combout  & ( (!\rs2Mux|Mux2~1_combout  & (((\rs2Mux|Mux3~1_combout )))) # (\rs2Mux|Mux2~1_combout  & ((!\rs2Mux|Mux3~1_combout  & ((\regFile|Mux56~3_combout ))) # (\rs2Mux|Mux3~1_combout  & 
// (\regFile|Mux56~2_combout )))) ) ) ) # ( \regFile|Mux56~1_combout  & ( !\regFile|Mux56~0_combout  & ( (!\rs2Mux|Mux2~1_combout  & (((!\rs2Mux|Mux3~1_combout )))) # (\rs2Mux|Mux2~1_combout  & ((!\rs2Mux|Mux3~1_combout  & ((\regFile|Mux56~3_combout ))) # 
// (\rs2Mux|Mux3~1_combout  & (\regFile|Mux56~2_combout )))) ) ) ) # ( !\regFile|Mux56~1_combout  & ( !\regFile|Mux56~0_combout  & ( (\rs2Mux|Mux2~1_combout  & ((!\rs2Mux|Mux3~1_combout  & ((\regFile|Mux56~3_combout ))) # (\rs2Mux|Mux3~1_combout  & 
// (\regFile|Mux56~2_combout )))) ) ) )

	.dataa(!\rs2Mux|Mux2~1_combout ),
	.datab(!\regFile|Mux56~2_combout ),
	.datac(!\rs2Mux|Mux3~1_combout ),
	.datad(!\regFile|Mux56~3_combout ),
	.datae(!\regFile|Mux56~1_combout ),
	.dataf(!\regFile|Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux56~4 .extended_lut = "off";
defparam \regFile|Mux56~4 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \regFile|Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N54
cyclonev_lcell_comb \alu2Mux|Mux24~1 (
// Equation(s):
// \alu2Mux|Mux24~1_combout  = ( \controller|WideOr3~5_combout  & ( \regFile|Mux56~4_combout  & ( (!\instMem|data~0_combout ) # (\instMem|data~100_combout ) ) ) ) # ( !\controller|WideOr3~5_combout  & ( \regFile|Mux56~4_combout  ) ) # ( 
// \controller|WideOr3~5_combout  & ( !\regFile|Mux56~4_combout  & ( (!\instMem|data~0_combout ) # (\instMem|data~100_combout ) ) ) )

	.dataa(gnd),
	.datab(!\instMem|data~0_combout ),
	.datac(!\instMem|data~100_combout ),
	.datad(gnd),
	.datae(!\controller|WideOr3~5_combout ),
	.dataf(!\regFile|Mux56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux24~1 .extended_lut = "off";
defparam \alu2Mux|Mux24~1 .lut_mask = 64'h0000CFCFFFFFCFCF;
defparam \alu2Mux|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N18
cyclonev_lcell_comb \alu2Mux|Mux25~1 (
// Equation(s):
// \alu2Mux|Mux25~1_combout  = ( \regFile|Mux57~4_combout  & ( (!\controller|WideOr3~5_combout ) # ((\instMem|data~130_combout  & \instMem|data~0_combout )) ) ) # ( !\regFile|Mux57~4_combout  & ( (\instMem|data~130_combout  & (\instMem|data~0_combout  & 
// \controller|WideOr3~5_combout )) ) )

	.dataa(gnd),
	.datab(!\instMem|data~130_combout ),
	.datac(!\instMem|data~0_combout ),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux57~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux25~1 .extended_lut = "off";
defparam \alu2Mux|Mux25~1 .lut_mask = 64'h00030003FF03FF03;
defparam \alu2Mux|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N44
dffeas \regFile|R6|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N20
dffeas \regFile|R2|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N44
dffeas \regFile|R10|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N36
cyclonev_lcell_comb \regFile|Mux25~2 (
// Equation(s):
// \regFile|Mux25~2_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R14|dataOut [6] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R6|dataOut [6] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R10|dataOut [6] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R2|dataOut [6] ) ) )

	.dataa(!\regFile|R14|dataOut [6]),
	.datab(!\regFile|R6|dataOut [6]),
	.datac(!\regFile|R2|dataOut [6]),
	.datad(!\regFile|R10|dataOut [6]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux25~2 .extended_lut = "off";
defparam \regFile|Mux25~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \regFile|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N32
dffeas \regFile|R9|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \regFile|R5|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \regFile|R1|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N6
cyclonev_lcell_comb \regFile|Mux25~1 (
// Equation(s):
// \regFile|Mux25~1_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R13|dataOut [6] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R9|dataOut [6] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R5|dataOut [6] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R1|dataOut [6] ) ) )

	.dataa(!\regFile|R13|dataOut [6]),
	.datab(!\regFile|R9|dataOut [6]),
	.datac(!\regFile|R5|dataOut [6]),
	.datad(!\regFile|R1|dataOut [6]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux25~1 .extended_lut = "off";
defparam \regFile|Mux25~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \regFile|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N14
dffeas \regFile|R4|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N14
dffeas \regFile|R8|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N6
cyclonev_lcell_comb \regFile|Mux25~0 (
// Equation(s):
// \regFile|Mux25~0_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R12|dataOut [6] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R8|dataOut [6] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R4|dataOut [6] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R0|dataOut [6] ) ) )

	.dataa(!\regFile|R0|dataOut [6]),
	.datab(!\regFile|R12|dataOut [6]),
	.datac(!\regFile|R4|dataOut [6]),
	.datad(!\regFile|R8|dataOut [6]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux25~0 .extended_lut = "off";
defparam \regFile|Mux25~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N30
cyclonev_lcell_comb \regFile|Mux25~4 (
// Equation(s):
// \regFile|Mux25~4_combout  = ( \regFile|Mux25~1_combout  & ( \regFile|Mux25~0_combout  & ( (!\rs1Mux|out[1]~1_combout ) # ((!\rs1Mux|out[0]~0_combout  & ((\regFile|Mux25~2_combout ))) # (\rs1Mux|out[0]~0_combout  & (\regFile|Mux25~3_combout ))) ) ) ) # ( 
// !\regFile|Mux25~1_combout  & ( \regFile|Mux25~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout )))) # (\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout  & ((\regFile|Mux25~2_combout ))) # (\rs1Mux|out[0]~0_combout  & 
// (\regFile|Mux25~3_combout )))) ) ) ) # ( \regFile|Mux25~1_combout  & ( !\regFile|Mux25~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout )))) # (\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout  & ((\regFile|Mux25~2_combout 
// ))) # (\rs1Mux|out[0]~0_combout  & (\regFile|Mux25~3_combout )))) ) ) ) # ( !\regFile|Mux25~1_combout  & ( !\regFile|Mux25~0_combout  & ( (\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout  & ((\regFile|Mux25~2_combout ))) # 
// (\rs1Mux|out[0]~0_combout  & (\regFile|Mux25~3_combout )))) ) ) )

	.dataa(!\regFile|Mux25~3_combout ),
	.datab(!\rs1Mux|out[1]~1_combout ),
	.datac(!\regFile|Mux25~2_combout ),
	.datad(!\rs1Mux|out[0]~0_combout ),
	.datae(!\regFile|Mux25~1_combout ),
	.dataf(!\regFile|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux25~4 .extended_lut = "off";
defparam \regFile|Mux25~4 .lut_mask = 64'h031103DDCF11CFDD;
defparam \regFile|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \regFile|R7|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N38
dffeas \regFile|R4|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \regFile|R6|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N39
cyclonev_lcell_comb \regFile|Mux26~1 (
// Equation(s):
// \regFile|Mux26~1_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R7|dataOut [5] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R6|dataOut [5] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R5|dataOut [5] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R4|dataOut [5] ) ) )

	.dataa(!\regFile|R5|dataOut [5]),
	.datab(!\regFile|R7|dataOut [5]),
	.datac(!\regFile|R4|dataOut [5]),
	.datad(!\regFile|R6|dataOut [5]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux26~1 .extended_lut = "off";
defparam \regFile|Mux26~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \regFile|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N44
dffeas \regFile|R8|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N56
dffeas \regFile|R11|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N4
dffeas \regFile|R10|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N3
cyclonev_lcell_comb \regFile|Mux26~2 (
// Equation(s):
// \regFile|Mux26~2_combout  = ( \regFile|R10|dataOut [5] & ( \rs1Mux|out[1]~1_combout  & ( (!\rs1Mux|out[0]~0_combout ) # (\regFile|R11|dataOut [5]) ) ) ) # ( !\regFile|R10|dataOut [5] & ( \rs1Mux|out[1]~1_combout  & ( (\rs1Mux|out[0]~0_combout  & 
// \regFile|R11|dataOut [5]) ) ) ) # ( \regFile|R10|dataOut [5] & ( !\rs1Mux|out[1]~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & ((\regFile|R8|dataOut [5]))) # (\rs1Mux|out[0]~0_combout  & (\regFile|R9|dataOut [5])) ) ) ) # ( !\regFile|R10|dataOut [5] & ( 
// !\rs1Mux|out[1]~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & ((\regFile|R8|dataOut [5]))) # (\rs1Mux|out[0]~0_combout  & (\regFile|R9|dataOut [5])) ) ) )

	.dataa(!\regFile|R9|dataOut [5]),
	.datab(!\regFile|R8|dataOut [5]),
	.datac(!\rs1Mux|out[0]~0_combout ),
	.datad(!\regFile|R11|dataOut [5]),
	.datae(!\regFile|R10|dataOut [5]),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux26~2 .extended_lut = "off";
defparam \regFile|Mux26~2 .lut_mask = 64'h35353535000FF0FF;
defparam \regFile|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \regFile|R2|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N44
dffeas \regFile|R1|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N32
dffeas \regFile|R3|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N6
cyclonev_lcell_comb \regFile|Mux26~0 (
// Equation(s):
// \regFile|Mux26~0_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R3|dataOut [5] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R1|dataOut [5] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R2|dataOut [5] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R0|dataOut [5] ) ) )

	.dataa(!\regFile|R0|dataOut [5]),
	.datab(!\regFile|R2|dataOut [5]),
	.datac(!\regFile|R1|dataOut [5]),
	.datad(!\regFile|R3|dataOut [5]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux26~0 .extended_lut = "off";
defparam \regFile|Mux26~0 .lut_mask = 64'h555533330F0F00FF;
defparam \regFile|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N30
cyclonev_lcell_comb \regFile|Mux26~4 (
// Equation(s):
// \regFile|Mux26~4_combout  = ( \regFile|Mux26~2_combout  & ( \regFile|Mux26~0_combout  & ( (!\rs1Mux|out[2]~2_combout ) # ((!\rs1Mux|out[3]~3_combout  & ((\regFile|Mux26~1_combout ))) # (\rs1Mux|out[3]~3_combout  & (\regFile|Mux26~3_combout ))) ) ) ) # ( 
// !\regFile|Mux26~2_combout  & ( \regFile|Mux26~0_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((!\rs1Mux|out[3]~3_combout )))) # (\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout  & ((\regFile|Mux26~1_combout ))) # (\rs1Mux|out[3]~3_combout  & 
// (\regFile|Mux26~3_combout )))) ) ) ) # ( \regFile|Mux26~2_combout  & ( !\regFile|Mux26~0_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((\rs1Mux|out[3]~3_combout )))) # (\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout  & ((\regFile|Mux26~1_combout 
// ))) # (\rs1Mux|out[3]~3_combout  & (\regFile|Mux26~3_combout )))) ) ) ) # ( !\regFile|Mux26~2_combout  & ( !\regFile|Mux26~0_combout  & ( (\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout  & ((\regFile|Mux26~1_combout ))) # 
// (\rs1Mux|out[3]~3_combout  & (\regFile|Mux26~3_combout )))) ) ) )

	.dataa(!\regFile|Mux26~3_combout ),
	.datab(!\rs1Mux|out[2]~2_combout ),
	.datac(!\regFile|Mux26~1_combout ),
	.datad(!\rs1Mux|out[3]~3_combout ),
	.datae(!\regFile|Mux26~2_combout ),
	.dataf(!\regFile|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux26~4 .extended_lut = "off";
defparam \regFile|Mux26~4 .lut_mask = 64'h031103DDCF11CFDD;
defparam \regFile|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N48
cyclonev_lcell_comb \procAlu|Add0~33 (
// Equation(s):
// \procAlu|Add0~33_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux26~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux26~4_combout  ) + ( \procAlu|Add0~38  ))
// \procAlu|Add0~34  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux26~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux26~4_combout  ) + ( \procAlu|Add0~38  ))

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\instMem|data~75_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux26~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux26~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~33_sumout ),
	.cout(\procAlu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~33 .extended_lut = "off";
defparam \procAlu|Add0~33 .lut_mask = 64'h0000FF000000F04B;
defparam \procAlu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N51
cyclonev_lcell_comb \procAlu|Add0~97 (
// Equation(s):
// \procAlu|Add0~97_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux25~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux25~4_combout  ) + ( \procAlu|Add0~34  ))
// \procAlu|Add0~98  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux25~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux25~4_combout  ) + ( \procAlu|Add0~34  ))

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\instMem|data~75_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux25~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux25~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~97_sumout ),
	.cout(\procAlu|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~97 .extended_lut = "off";
defparam \procAlu|Add0~97 .lut_mask = 64'h0000FF000000F04B;
defparam \procAlu|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N54
cyclonev_lcell_comb \procAlu|Add0~101 (
// Equation(s):
// \procAlu|Add0~101_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux24~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux24~4_combout  ) + ( \procAlu|Add0~98  ))
// \procAlu|Add0~102  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux24~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux24~4_combout  ) + ( \procAlu|Add0~98  ))

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\instMem|data~75_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux24~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux24~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~101_sumout ),
	.cout(\procAlu|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~101 .extended_lut = "off";
defparam \procAlu|Add0~101 .lut_mask = 64'h0000FF000000F04B;
defparam \procAlu|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N57
cyclonev_lcell_comb \procAlu|Add0~117 (
// Equation(s):
// \procAlu|Add0~117_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux23~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux23~4_combout  ) + ( \procAlu|Add0~102  ))
// \procAlu|Add0~118  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux23~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux23~4_combout  ) + ( \procAlu|Add0~102  ))

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\instMem|data~75_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux23~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux23~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~117_sumout ),
	.cout(\procAlu|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~117 .extended_lut = "off";
defparam \procAlu|Add0~117 .lut_mask = 64'h0000FF000000F04B;
defparam \procAlu|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N0
cyclonev_lcell_comb \procAlu|Add0~121 (
// Equation(s):
// \procAlu|Add0~121_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux22~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux22~4_combout  ) + ( \procAlu|Add0~118  ))
// \procAlu|Add0~122  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux22~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux22~4_combout  ) + ( \procAlu|Add0~118  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux22~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux22~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~121_sumout ),
	.cout(\procAlu|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~121 .extended_lut = "off";
defparam \procAlu|Add0~121 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N45
cyclonev_lcell_comb \instMem|data~87 (
// Equation(s):
// \instMem|data~87_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [4] & ( (\pc|dataOut [7] & ((!\pc|dataOut [3]) # (!\pc|dataOut [6]))) ) ) ) # ( !\pc|dataOut [2] & ( \pc|dataOut [4] & ( (\pc|dataOut [7] & !\pc|dataOut [6]) ) ) ) # ( \pc|dataOut [2] & ( 
// !\pc|dataOut [4] & ( (!\pc|dataOut [6] & (((\pc|dataOut [3] & !\pc|dataOut [5])) # (\pc|dataOut [7]))) ) ) ) # ( !\pc|dataOut [2] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [3] & (\pc|dataOut [5] & ((!\pc|dataOut [7]) # (!\pc|dataOut [6])))) # (\pc|dataOut 
// [3] & (\pc|dataOut [7] & ((!\pc|dataOut [6]) # (\pc|dataOut [5])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~87 .extended_lut = "off";
defparam \instMem|data~87 .lut_mask = 64'h10D9705050505454;
defparam \instMem|data~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N48
cyclonev_lcell_comb \instMem|data~86 (
// Equation(s):
// \instMem|data~86_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [4] & ( (\pc|dataOut [2] & (!\pc|dataOut [7] & \pc|dataOut [5])) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [4] & ( (\pc|dataOut [2] & (\pc|dataOut [7] & (!\pc|dataOut [3] $ (!\pc|dataOut 
// [5])))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [3] & (!\pc|dataOut [2] & (\pc|dataOut [7] & !\pc|dataOut [5]))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [2] & ((!\pc|dataOut [3] & (!\pc|dataOut [7])) # 
// (\pc|dataOut [3] & (\pc|dataOut [7] & !\pc|dataOut [5])))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~86 .extended_lut = "off";
defparam \instMem|data~86 .lut_mask = 64'h8480080001020030;
defparam \instMem|data~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N0
cyclonev_lcell_comb \instMem|data~88 (
// Equation(s):
// \instMem|data~88_combout  = ( \instMem|data~86_combout  & ( (!\pc|dataOut [9] & (!\pc|dataOut [8])) # (\pc|dataOut [9] & ((\instMem|data~87_combout ) # (\pc|dataOut [8]))) ) ) # ( !\instMem|data~86_combout  & ( (\pc|dataOut [9] & 
// ((\instMem|data~87_combout ) # (\pc|dataOut [8]))) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [8]),
	.datad(!\instMem|data~87_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~88 .extended_lut = "off";
defparam \instMem|data~88 .lut_mask = 64'h03330333C3F3C3F3;
defparam \instMem|data~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N21
cyclonev_lcell_comb \alu2Mux|Mux22~0 (
// Equation(s):
// \alu2Mux|Mux22~0_combout  = ( \regFile|Mux54~4_combout  & ( (!\controller|WideOr2~1_combout  & (((!\instMem|data~0_combout ) # (!\controller|WideOr3~5_combout )) # (\instMem|data~88_combout ))) ) ) # ( !\regFile|Mux54~4_combout  & ( 
// (!\controller|WideOr2~1_combout  & (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~88_combout )))) ) )

	.dataa(!\controller|WideOr2~1_combout ),
	.datab(!\instMem|data~88_combout ),
	.datac(!\instMem|data~0_combout ),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux22~0 .extended_lut = "off";
defparam \alu2Mux|Mux22~0 .lut_mask = 64'h00A200A2AAA2AAA2;
defparam \alu2Mux|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N15
cyclonev_lcell_comb \procAlu|Mux22~0 (
// Equation(s):
// \procAlu|Mux22~0_combout  = ( \controller|WideOr7~2_combout  & ( \alu2Mux|Mux22~0_combout  & ( (!\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout  & \controller|WideOr5~5_combout )) ) ) ) # ( !\controller|WideOr7~2_combout  & ( 
// \alu2Mux|Mux22~0_combout  & ( (\controller|WideOr5~5_combout  & (!\controller|WideOr4~2_combout  $ (!\controller|WideOr6~11_combout  $ (\regFile|Mux22~4_combout )))) ) ) ) # ( \controller|WideOr7~2_combout  & ( !\alu2Mux|Mux22~0_combout  & ( 
// (!\controller|WideOr6~11_combout  & (\controller|WideOr5~5_combout  & (!\controller|WideOr4~2_combout  $ (!\regFile|Mux22~4_combout )))) ) ) ) # ( !\controller|WideOr7~2_combout  & ( !\alu2Mux|Mux22~0_combout  & ( (\controller|WideOr5~5_combout  & 
// (!\controller|WideOr4~2_combout  $ (((!\controller|WideOr6~11_combout ) # (!\regFile|Mux22~4_combout ))))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr6~11_combout ),
	.datac(!\regFile|Mux22~4_combout ),
	.datad(!\controller|WideOr5~5_combout ),
	.datae(!\controller|WideOr7~2_combout ),
	.dataf(!\alu2Mux|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux22~0 .extended_lut = "off";
defparam \procAlu|Mux22~0 .lut_mask = 64'h0056004800690088;
defparam \procAlu|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N39
cyclonev_lcell_comb \procAlu|Mux22~1 (
// Equation(s):
// \procAlu|Mux22~1_combout  = ( \procAlu|Mux22~0_combout  ) # ( !\procAlu|Mux22~0_combout  & ( (\procAlu|Mux24~0_combout  & \procAlu|Add0~121_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(!\procAlu|Add0~121_sumout ),
	.datae(gnd),
	.dataf(!\procAlu|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux22~1 .extended_lut = "off";
defparam \procAlu|Mux22~1 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \procAlu|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N36
cyclonev_lcell_comb \instMem|data~101 (
// Equation(s):
// \instMem|data~101_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [5] & ( (\pc|dataOut [2] & ((!\pc|dataOut [6] & (!\pc|dataOut [3] & \pc|dataOut [7])) # (\pc|dataOut [6] & (\pc|dataOut [3] & !\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut 
// [5] & ( (!\pc|dataOut [6] & (!\pc|dataOut [3] & (!\pc|dataOut [7] & !\pc|dataOut [2]))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [6] & (\pc|dataOut [3] & (\pc|dataOut [7] & \pc|dataOut [2]))) ) ) ) # ( !\pc|dataOut [4] & ( 
// !\pc|dataOut [5] & ( (\pc|dataOut [7] & (!\pc|dataOut [2] & (!\pc|dataOut [6] $ (!\pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~101 .extended_lut = "off";
defparam \instMem|data~101 .lut_mask = 64'h0600000280000018;
defparam \instMem|data~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N24
cyclonev_lcell_comb \instMem|data~102 (
// Equation(s):
// \instMem|data~102_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [5] & ( (!\pc|dataOut [6] & (((\pc|dataOut [7])))) # (\pc|dataOut [6] & (!\pc|dataOut [3] & ((\pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [5] & ( (!\pc|dataOut [7] & 
// (((!\pc|dataOut [3] & !\pc|dataOut [2])))) # (\pc|dataOut [7] & ((!\pc|dataOut [6]) # ((\pc|dataOut [3] & !\pc|dataOut [2])))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [5] & ( (\pc|dataOut [7] & ((!\pc|dataOut [6]) # ((!\pc|dataOut [3] & \pc|dataOut 
// [2])))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [6] & ((!\pc|dataOut [3] & (\pc|dataOut [7] & \pc|dataOut [2])) # (\pc|dataOut [3] & ((\pc|dataOut [2]) # (\pc|dataOut [7]))))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~102 .extended_lut = "off";
defparam \instMem|data~102 .lut_mask = 64'h022A0A0ECB0A0A4E;
defparam \instMem|data~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N21
cyclonev_lcell_comb \instMem|data~103 (
// Equation(s):
// \instMem|data~103_combout  = ( \instMem|data~102_combout  & ( ((!\pc|dataOut [8] & \instMem|data~101_combout )) # (\pc|dataOut [9]) ) ) # ( !\instMem|data~102_combout  & ( (!\pc|dataOut [9] & (!\pc|dataOut [8] & \instMem|data~101_combout )) # (\pc|dataOut 
// [9] & (\pc|dataOut [8])) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\pc|dataOut [8]),
	.datac(gnd),
	.datad(!\instMem|data~101_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~103 .extended_lut = "off";
defparam \instMem|data~103 .lut_mask = 64'h1199119955DD55DD;
defparam \instMem|data~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N57
cyclonev_lcell_comb \regFile|R10|dataOut[10]~feeder (
// Equation(s):
// \regFile|R10|dataOut[10]~feeder_combout  = ( \dstRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R10|dataOut[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R10|dataOut[10]~feeder .extended_lut = "off";
defparam \regFile|R10|dataOut[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R10|dataOut[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N59
dffeas \regFile|R10|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R10|dataOut[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N41
dffeas \regFile|R8|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N2
dffeas \regFile|R11|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N30
cyclonev_lcell_comb \regFile|Mux53~2 (
// Equation(s):
// \regFile|Mux53~2_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R10|dataOut [10] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R8|dataOut [10] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R11|dataOut [10] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R9|dataOut [10] ) ) )

	.dataa(!\regFile|R9|dataOut [10]),
	.datab(!\regFile|R10|dataOut [10]),
	.datac(!\regFile|R8|dataOut [10]),
	.datad(!\regFile|R11|dataOut [10]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux53~2 .extended_lut = "off";
defparam \regFile|Mux53~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \regFile|Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N29
dffeas \regFile|R13|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N20
dffeas \regFile|R15|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N9
cyclonev_lcell_comb \regFile|Mux53~3 (
// Equation(s):
// \regFile|Mux53~3_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R14|dataOut [10] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R12|dataOut [10] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R15|dataOut [10] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R13|dataOut [10] ) ) )

	.dataa(!\regFile|R12|dataOut [10]),
	.datab(!\regFile|R13|dataOut [10]),
	.datac(!\regFile|R14|dataOut [10]),
	.datad(!\regFile|R15|dataOut [10]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux53~3 .extended_lut = "off";
defparam \regFile|Mux53~3 .lut_mask = 64'h333300FF55550F0F;
defparam \regFile|Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N32
dffeas \regFile|R2|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N26
dffeas \regFile|R3|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N8
dffeas \regFile|R0|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N24
cyclonev_lcell_comb \regFile|Mux53~0 (
// Equation(s):
// \regFile|Mux53~0_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R2|dataOut [10] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R0|dataOut [10] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R3|dataOut [10] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R1|dataOut [10] ) ) )

	.dataa(!\regFile|R1|dataOut [10]),
	.datab(!\regFile|R2|dataOut [10]),
	.datac(!\regFile|R3|dataOut [10]),
	.datad(!\regFile|R0|dataOut [10]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux53~0 .extended_lut = "off";
defparam \regFile|Mux53~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N42
cyclonev_lcell_comb \regFile|Mux53~4 (
// Equation(s):
// \regFile|Mux53~4_combout  = ( \rs2Mux|Mux0~1_combout  & ( \regFile|Mux53~0_combout  & ( (\rs2Mux|Mux1~1_combout ) # (\regFile|Mux53~1_combout ) ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( \regFile|Mux53~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & 
// ((\regFile|Mux53~3_combout ))) # (\rs2Mux|Mux1~1_combout  & (\regFile|Mux53~2_combout )) ) ) ) # ( \rs2Mux|Mux0~1_combout  & ( !\regFile|Mux53~0_combout  & ( (\regFile|Mux53~1_combout  & !\rs2Mux|Mux1~1_combout ) ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( 
// !\regFile|Mux53~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|Mux53~3_combout ))) # (\rs2Mux|Mux1~1_combout  & (\regFile|Mux53~2_combout )) ) ) )

	.dataa(!\regFile|Mux53~1_combout ),
	.datab(!\regFile|Mux53~2_combout ),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|Mux53~3_combout ),
	.datae(!\rs2Mux|Mux0~1_combout ),
	.dataf(!\regFile|Mux53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux53~4 .extended_lut = "off";
defparam \regFile|Mux53~4 .lut_mask = 64'h03F3505003F35F5F;
defparam \regFile|Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N45
cyclonev_lcell_comb \alu2Mux|Mux21~1 (
// Equation(s):
// \alu2Mux|Mux21~1_combout  = ( \regFile|Mux53~4_combout  & ( (!\instMem|data~0_combout ) # ((!\controller|WideOr3~5_combout ) # (\instMem|data~103_combout )) ) ) # ( !\regFile|Mux53~4_combout  & ( (\controller|WideOr3~5_combout  & 
// ((!\instMem|data~0_combout ) # (\instMem|data~103_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~0_combout ),
	.datac(!\instMem|data~103_combout ),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux53~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux21~1 .extended_lut = "off";
defparam \alu2Mux|Mux21~1 .lut_mask = 64'h00CF00CFFFCFFFCF;
defparam \alu2Mux|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N3
cyclonev_lcell_comb \procAlu|Add0~73 (
// Equation(s):
// \procAlu|Add0~73_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux21~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux21~4_combout  ) + ( \procAlu|Add0~122  ))
// \procAlu|Add0~74  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux21~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux21~4_combout  ) + ( \procAlu|Add0~122  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux21~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux21~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~73_sumout ),
	.cout(\procAlu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~73 .extended_lut = "off";
defparam \procAlu|Add0~73 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N51
cyclonev_lcell_comb \alu2Mux|Mux21~0 (
// Equation(s):
// \alu2Mux|Mux21~0_combout  = ( \regFile|Mux53~4_combout  & ( !\controller|WideOr2~1_combout  & ( (!\instMem|data~0_combout ) # ((!\controller|WideOr3~5_combout ) # (\instMem|data~103_combout )) ) ) ) # ( !\regFile|Mux53~4_combout  & ( 
// !\controller|WideOr2~1_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~103_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\instMem|data~0_combout ),
	.datac(!\instMem|data~103_combout ),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(!\regFile|Mux53~4_combout ),
	.dataf(!\controller|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux21~0 .extended_lut = "off";
defparam \alu2Mux|Mux21~0 .lut_mask = 64'h00CFFFCF00000000;
defparam \alu2Mux|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N48
cyclonev_lcell_comb \procAlu|Mux21~0 (
// Equation(s):
// \procAlu|Mux21~0_combout  = ( \controller|WideOr7~2_combout  & ( \alu2Mux|Mux21~0_combout  & ( (!\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout  & \controller|WideOr5~5_combout )) ) ) ) # ( !\controller|WideOr7~2_combout  & ( 
// \alu2Mux|Mux21~0_combout  & ( (\controller|WideOr5~5_combout  & (!\controller|WideOr4~2_combout  $ (!\controller|WideOr6~11_combout  $ (\regFile|Mux21~4_combout )))) ) ) ) # ( \controller|WideOr7~2_combout  & ( !\alu2Mux|Mux21~0_combout  & ( 
// (!\controller|WideOr6~11_combout  & (\controller|WideOr5~5_combout  & (!\controller|WideOr4~2_combout  $ (!\regFile|Mux21~4_combout )))) ) ) ) # ( !\controller|WideOr7~2_combout  & ( !\alu2Mux|Mux21~0_combout  & ( (\controller|WideOr5~5_combout  & 
// (!\controller|WideOr4~2_combout  $ (((!\controller|WideOr6~11_combout ) # (!\regFile|Mux21~4_combout ))))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr6~11_combout ),
	.datac(!\regFile|Mux21~4_combout ),
	.datad(!\controller|WideOr5~5_combout ),
	.datae(!\controller|WideOr7~2_combout ),
	.dataf(!\alu2Mux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux21~0 .extended_lut = "off";
defparam \procAlu|Mux21~0 .lut_mask = 64'h0056004800690088;
defparam \procAlu|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N57
cyclonev_lcell_comb \procAlu|Mux21~1 (
// Equation(s):
// \procAlu|Mux21~1_combout  = ( \procAlu|Mux21~0_combout  ) # ( !\procAlu|Mux21~0_combout  & ( (\procAlu|Mux24~0_combout  & \procAlu|Add0~73_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(!\procAlu|Add0~73_sumout ),
	.datae(gnd),
	.dataf(!\procAlu|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux21~1 .extended_lut = "off";
defparam \procAlu|Mux21~1 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \procAlu|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N24
cyclonev_lcell_comb \pcIncrementer|Add0~5 (
// Equation(s):
// \pcIncrementer|Add0~5_sumout  = SUM(( \pc|dataOut [10] ) + ( GND ) + ( \pcIncrementer|Add0~14  ))
// \pcIncrementer|Add0~6  = CARRY(( \pc|dataOut [10] ) + ( GND ) + ( \pcIncrementer|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~5_sumout ),
	.cout(\pcIncrementer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~5 .extended_lut = "off";
defparam \pcIncrementer|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N27
cyclonev_lcell_comb \pcIncrementer|Add0~9 (
// Equation(s):
// \pcIncrementer|Add0~9_sumout  = SUM(( \pc|dataOut [11] ) + ( GND ) + ( \pcIncrementer|Add0~6  ))
// \pcIncrementer|Add0~10  = CARRY(( \pc|dataOut [11] ) + ( GND ) + ( \pcIncrementer|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~9_sumout ),
	.cout(\pcIncrementer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~9 .extended_lut = "off";
defparam \pcIncrementer|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N53
dffeas \regFile|R1|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N42
cyclonev_lcell_comb \regFile|R9|dataOut[11]~feeder (
// Equation(s):
// \regFile|R9|dataOut[11]~feeder_combout  = ( \dstRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R9|dataOut[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R9|dataOut[11]~feeder .extended_lut = "off";
defparam \regFile|R9|dataOut[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R9|dataOut[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N44
dffeas \regFile|R9|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R9|dataOut[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N45
cyclonev_lcell_comb \regFile|R5|dataOut[11]~feeder (
// Equation(s):
// \regFile|R5|dataOut[11]~feeder_combout  = ( \dstRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[11]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N47
dffeas \regFile|R5|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N0
cyclonev_lcell_comb \regFile|Mux52~1 (
// Equation(s):
// \regFile|Mux52~1_combout  = ( \rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R1|dataOut [11] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R9|dataOut [11] ) ) ) # ( \rs2Mux|Mux0~1_combout  & ( 
// !\rs2Mux|Mux1~1_combout  & ( \regFile|R5|dataOut [11] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( !\rs2Mux|Mux1~1_combout  & ( \regFile|R13|dataOut [11] ) ) )

	.dataa(!\regFile|R13|dataOut [11]),
	.datab(!\regFile|R1|dataOut [11]),
	.datac(!\regFile|R9|dataOut [11]),
	.datad(!\regFile|R5|dataOut [11]),
	.datae(!\rs2Mux|Mux0~1_combout ),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux52~1 .extended_lut = "off";
defparam \regFile|Mux52~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \regFile|Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N47
dffeas \regFile|R8|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \regFile|R0|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \regFile|R12|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N30
cyclonev_lcell_comb \regFile|Mux52~0 (
// Equation(s):
// \regFile|Mux52~0_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R0|dataOut [11] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R4|dataOut [11] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R8|dataOut [11] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R12|dataOut [11] ) ) )

	.dataa(!\regFile|R4|dataOut [11]),
	.datab(!\regFile|R8|dataOut [11]),
	.datac(!\regFile|R0|dataOut [11]),
	.datad(!\regFile|R12|dataOut [11]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux52~0 .extended_lut = "off";
defparam \regFile|Mux52~0 .lut_mask = 64'h00FF333355550F0F;
defparam \regFile|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N59
dffeas \regFile|R3|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N24
cyclonev_lcell_comb \regFile|R7|dataOut[11]~feeder (
// Equation(s):
// \regFile|R7|dataOut[11]~feeder_combout  = ( \dstRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R7|dataOut[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R7|dataOut[11]~feeder .extended_lut = "off";
defparam \regFile|R7|dataOut[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R7|dataOut[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N26
dffeas \regFile|R7|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R7|dataOut[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N36
cyclonev_lcell_comb \regFile|Mux52~3 (
// Equation(s):
// \regFile|Mux52~3_combout  = ( \regFile|R11|dataOut [11] & ( \rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout ) # (\regFile|R3|dataOut [11]) ) ) ) # ( !\regFile|R11|dataOut [11] & ( \rs2Mux|Mux1~1_combout  & ( (\regFile|R3|dataOut [11] & 
// \rs2Mux|Mux0~1_combout ) ) ) ) # ( \regFile|R11|dataOut [11] & ( !\rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\regFile|R15|dataOut [11])) # (\rs2Mux|Mux0~1_combout  & ((\regFile|R7|dataOut [11]))) ) ) ) # ( !\regFile|R11|dataOut [11] & ( 
// !\rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\regFile|R15|dataOut [11])) # (\rs2Mux|Mux0~1_combout  & ((\regFile|R7|dataOut [11]))) ) ) )

	.dataa(!\regFile|R15|dataOut [11]),
	.datab(!\regFile|R3|dataOut [11]),
	.datac(!\rs2Mux|Mux0~1_combout ),
	.datad(!\regFile|R7|dataOut [11]),
	.datae(!\regFile|R11|dataOut [11]),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux52~3 .extended_lut = "off";
defparam \regFile|Mux52~3 .lut_mask = 64'h505F505F0303F3F3;
defparam \regFile|Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N27
cyclonev_lcell_comb \regFile|Mux52~4 (
// Equation(s):
// \regFile|Mux52~4_combout  = ( \regFile|Mux52~0_combout  & ( \regFile|Mux52~3_combout  & ( (!\rs2Mux|Mux2~1_combout  & (((\rs2Mux|Mux3~1_combout ) # (\regFile|Mux52~1_combout )))) # (\rs2Mux|Mux2~1_combout  & (((!\rs2Mux|Mux3~1_combout )) # 
// (\regFile|Mux52~2_combout ))) ) ) ) # ( !\regFile|Mux52~0_combout  & ( \regFile|Mux52~3_combout  & ( (!\rs2Mux|Mux2~1_combout  & (((\regFile|Mux52~1_combout  & !\rs2Mux|Mux3~1_combout )))) # (\rs2Mux|Mux2~1_combout  & (((!\rs2Mux|Mux3~1_combout )) # 
// (\regFile|Mux52~2_combout ))) ) ) ) # ( \regFile|Mux52~0_combout  & ( !\regFile|Mux52~3_combout  & ( (!\rs2Mux|Mux2~1_combout  & (((\rs2Mux|Mux3~1_combout ) # (\regFile|Mux52~1_combout )))) # (\rs2Mux|Mux2~1_combout  & (\regFile|Mux52~2_combout  & 
// ((\rs2Mux|Mux3~1_combout )))) ) ) ) # ( !\regFile|Mux52~0_combout  & ( !\regFile|Mux52~3_combout  & ( (!\rs2Mux|Mux2~1_combout  & (((\regFile|Mux52~1_combout  & !\rs2Mux|Mux3~1_combout )))) # (\rs2Mux|Mux2~1_combout  & (\regFile|Mux52~2_combout  & 
// ((\rs2Mux|Mux3~1_combout )))) ) ) )

	.dataa(!\regFile|Mux52~2_combout ),
	.datab(!\rs2Mux|Mux2~1_combout ),
	.datac(!\regFile|Mux52~1_combout ),
	.datad(!\rs2Mux|Mux3~1_combout ),
	.datae(!\regFile|Mux52~0_combout ),
	.dataf(!\regFile|Mux52~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux52~4 .extended_lut = "off";
defparam \regFile|Mux52~4 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \regFile|Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N38
dffeas \regFile|R15|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N39
cyclonev_lcell_comb \regFile|R13|dataOut[12]~feeder (
// Equation(s):
// \regFile|R13|dataOut[12]~feeder_combout  = ( \dstRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R13|dataOut[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R13|dataOut[12]~feeder .extended_lut = "off";
defparam \regFile|R13|dataOut[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R13|dataOut[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N41
dffeas \regFile|R13|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R13|dataOut[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N56
dffeas \regFile|R14|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N36
cyclonev_lcell_comb \regFile|Mux51~3 (
// Equation(s):
// \regFile|Mux51~3_combout  = ( \regFile|R14|dataOut [12] & ( \rs2Mux|Mux3~1_combout  & ( (\rs2Mux|Mux2~1_combout ) # (\regFile|R12|dataOut [12]) ) ) ) # ( !\regFile|R14|dataOut [12] & ( \rs2Mux|Mux3~1_combout  & ( (\regFile|R12|dataOut [12] & 
// !\rs2Mux|Mux2~1_combout ) ) ) ) # ( \regFile|R14|dataOut [12] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R13|dataOut [12]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R15|dataOut [12])) ) ) ) # ( !\regFile|R14|dataOut [12] & ( 
// !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R13|dataOut [12]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R15|dataOut [12])) ) ) )

	.dataa(!\regFile|R12|dataOut [12]),
	.datab(!\rs2Mux|Mux2~1_combout ),
	.datac(!\regFile|R15|dataOut [12]),
	.datad(!\regFile|R13|dataOut [12]),
	.datae(!\regFile|R14|dataOut [12]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux51~3 .extended_lut = "off";
defparam \regFile|Mux51~3 .lut_mask = 64'h03CF03CF44447777;
defparam \regFile|Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N38
dffeas \regFile|R3|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N56
dffeas \regFile|R0|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N48
cyclonev_lcell_comb \regFile|R1|dataOut[12]~feeder (
// Equation(s):
// \regFile|R1|dataOut[12]~feeder_combout  = ( \dstRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[12]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N50
dffeas \regFile|R1|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N57
cyclonev_lcell_comb \regFile|Mux51~0 (
// Equation(s):
// \regFile|Mux51~0_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R2|dataOut [12] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R3|dataOut [12] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R0|dataOut [12] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R1|dataOut [12] ) ) )

	.dataa(!\regFile|R2|dataOut [12]),
	.datab(!\regFile|R3|dataOut [12]),
	.datac(!\regFile|R0|dataOut [12]),
	.datad(!\regFile|R1|dataOut [12]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux51~0 .extended_lut = "off";
defparam \regFile|Mux51~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \regFile|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N2
dffeas \regFile|R4|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N34
dffeas \regFile|R5|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N50
dffeas \regFile|R6|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N15
cyclonev_lcell_comb \regFile|Mux51~1 (
// Equation(s):
// \regFile|Mux51~1_combout  = ( \regFile|R6|dataOut [12] & ( \rs2Mux|Mux3~1_combout  & ( (\rs2Mux|Mux2~1_combout ) # (\regFile|R4|dataOut [12]) ) ) ) # ( !\regFile|R6|dataOut [12] & ( \rs2Mux|Mux3~1_combout  & ( (\regFile|R4|dataOut [12] & 
// !\rs2Mux|Mux2~1_combout ) ) ) ) # ( \regFile|R6|dataOut [12] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R5|dataOut [12]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R7|dataOut [12])) ) ) ) # ( !\regFile|R6|dataOut [12] & ( 
// !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R5|dataOut [12]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R7|dataOut [12])) ) ) )

	.dataa(!\regFile|R7|dataOut [12]),
	.datab(!\regFile|R4|dataOut [12]),
	.datac(!\regFile|R5|dataOut [12]),
	.datad(!\rs2Mux|Mux2~1_combout ),
	.datae(!\regFile|R6|dataOut [12]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux51~1 .extended_lut = "off";
defparam \regFile|Mux51~1 .lut_mask = 64'h0F550F55330033FF;
defparam \regFile|Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N21
cyclonev_lcell_comb \regFile|R9|dataOut[12]~feeder (
// Equation(s):
// \regFile|R9|dataOut[12]~feeder_combout  = ( \dstRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R9|dataOut[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R9|dataOut[12]~feeder .extended_lut = "off";
defparam \regFile|R9|dataOut[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R9|dataOut[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N23
dffeas \regFile|R9|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R9|dataOut[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N26
dffeas \regFile|R11|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N35
dffeas \regFile|R8|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N20
dffeas \regFile|R10|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N18
cyclonev_lcell_comb \regFile|Mux51~2 (
// Equation(s):
// \regFile|Mux51~2_combout  = ( \regFile|R10|dataOut [12] & ( \rs2Mux|Mux3~1_combout  & ( (\regFile|R8|dataOut [12]) # (\rs2Mux|Mux2~1_combout ) ) ) ) # ( !\regFile|R10|dataOut [12] & ( \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & 
// \regFile|R8|dataOut [12]) ) ) ) # ( \regFile|R10|dataOut [12] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & (\regFile|R9|dataOut [12])) # (\rs2Mux|Mux2~1_combout  & ((\regFile|R11|dataOut [12]))) ) ) ) # ( !\regFile|R10|dataOut [12] & ( 
// !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & (\regFile|R9|dataOut [12])) # (\rs2Mux|Mux2~1_combout  & ((\regFile|R11|dataOut [12]))) ) ) )

	.dataa(!\rs2Mux|Mux2~1_combout ),
	.datab(!\regFile|R9|dataOut [12]),
	.datac(!\regFile|R11|dataOut [12]),
	.datad(!\regFile|R8|dataOut [12]),
	.datae(!\regFile|R10|dataOut [12]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux51~2 .extended_lut = "off";
defparam \regFile|Mux51~2 .lut_mask = 64'h2727272700AA55FF;
defparam \regFile|Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N51
cyclonev_lcell_comb \regFile|Mux51~4 (
// Equation(s):
// \regFile|Mux51~4_combout  = ( \regFile|Mux51~1_combout  & ( \regFile|Mux51~2_combout  & ( (!\rs2Mux|Mux0~1_combout  & (((\rs2Mux|Mux1~1_combout )) # (\regFile|Mux51~3_combout ))) # (\rs2Mux|Mux0~1_combout  & (((!\rs2Mux|Mux1~1_combout ) # 
// (\regFile|Mux51~0_combout )))) ) ) ) # ( !\regFile|Mux51~1_combout  & ( \regFile|Mux51~2_combout  & ( (!\rs2Mux|Mux0~1_combout  & (((\rs2Mux|Mux1~1_combout )) # (\regFile|Mux51~3_combout ))) # (\rs2Mux|Mux0~1_combout  & (((\regFile|Mux51~0_combout  & 
// \rs2Mux|Mux1~1_combout )))) ) ) ) # ( \regFile|Mux51~1_combout  & ( !\regFile|Mux51~2_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\regFile|Mux51~3_combout  & ((!\rs2Mux|Mux1~1_combout )))) # (\rs2Mux|Mux0~1_combout  & (((!\rs2Mux|Mux1~1_combout ) # 
// (\regFile|Mux51~0_combout )))) ) ) ) # ( !\regFile|Mux51~1_combout  & ( !\regFile|Mux51~2_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\regFile|Mux51~3_combout  & ((!\rs2Mux|Mux1~1_combout )))) # (\rs2Mux|Mux0~1_combout  & (((\regFile|Mux51~0_combout  & 
// \rs2Mux|Mux1~1_combout )))) ) ) )

	.dataa(!\rs2Mux|Mux0~1_combout ),
	.datab(!\regFile|Mux51~3_combout ),
	.datac(!\regFile|Mux51~0_combout ),
	.datad(!\rs2Mux|Mux1~1_combout ),
	.datae(!\regFile|Mux51~1_combout ),
	.dataf(!\regFile|Mux51~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux51~4 .extended_lut = "off";
defparam \regFile|Mux51~4 .lut_mask = 64'h2205770522AF77AF;
defparam \regFile|Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N27
cyclonev_lcell_comb \dstRegMux|Mux11~0 (
// Equation(s):
// \dstRegMux|Mux11~0_combout  = ( \controller|WideOr13~0_combout  & ( \procAlu|Add0~1_sumout  & ( \controller|WideOr14~0_combout  ) ) ) # ( !\controller|WideOr13~0_combout  & ( \procAlu|Add0~1_sumout  & ( ((!\controller|WideOr14~0_combout ) # 
// (\procAlu|Mux2~2_combout )) # (\procAlu|Mux2~0_combout ) ) ) ) # ( \controller|WideOr13~0_combout  & ( !\procAlu|Add0~1_sumout  & ( \controller|WideOr14~0_combout  ) ) ) # ( !\controller|WideOr13~0_combout  & ( !\procAlu|Add0~1_sumout  & ( 
// (!\controller|WideOr14~0_combout ) # (\procAlu|Mux2~2_combout ) ) ) )

	.dataa(!\procAlu|Mux2~0_combout ),
	.datab(!\procAlu|Mux2~2_combout ),
	.datac(!\controller|WideOr14~0_combout ),
	.datad(gnd),
	.datae(!\controller|WideOr13~0_combout ),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux11~0 .extended_lut = "off";
defparam \dstRegMux|Mux11~0 .lut_mask = 64'hF3F30F0FF7F70F0F;
defparam \dstRegMux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N39
cyclonev_lcell_comb \dstRegMux|Mux19~0 (
// Equation(s):
// \dstRegMux|Mux19~0_combout  = ( \dstRegMux|Mux11~0_combout  & ( \procAlu|Mux19~1_combout  & ( !\controller|WideOr14~0_combout  ) ) ) # ( !\dstRegMux|Mux11~0_combout  & ( \procAlu|Mux19~1_combout  & ( (!\controller|WideOr14~0_combout  & 
// (\pcIncrementer|Add0~1_sumout )) # (\controller|WideOr14~0_combout  & ((\datamem|data_rtl_0|auto_generated|ram_block1a12 ))) ) ) ) # ( !\dstRegMux|Mux11~0_combout  & ( !\procAlu|Mux19~1_combout  & ( (!\controller|WideOr14~0_combout  & 
// (\pcIncrementer|Add0~1_sumout )) # (\controller|WideOr14~0_combout  & ((\datamem|data_rtl_0|auto_generated|ram_block1a12 ))) ) ) )

	.dataa(!\pcIncrementer|Add0~1_sumout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\datamem|data_rtl_0|auto_generated|ram_block1a12 ),
	.datad(gnd),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux19~0 .extended_lut = "off";
defparam \dstRegMux|Mux19~0 .lut_mask = 64'h474700004747CCCC;
defparam \dstRegMux|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N47
dffeas \regFile|R7|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N39
cyclonev_lcell_comb \regFile|Mux19~3 (
// Equation(s):
// \regFile|Mux19~3_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R15|dataOut [12] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R11|dataOut [12] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R7|dataOut [12] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R3|dataOut [12] ) ) )

	.dataa(!\regFile|R15|dataOut [12]),
	.datab(!\regFile|R7|dataOut [12]),
	.datac(!\regFile|R11|dataOut [12]),
	.datad(!\regFile|R3|dataOut [12]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux19~3 .extended_lut = "off";
defparam \regFile|Mux19~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \regFile|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N12
cyclonev_lcell_comb \regFile|Mux19~0 (
// Equation(s):
// \regFile|Mux19~0_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R12|dataOut [12] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R4|dataOut [12] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R8|dataOut [12] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R0|dataOut [12] ) ) )

	.dataa(!\regFile|R12|dataOut [12]),
	.datab(!\regFile|R0|dataOut [12]),
	.datac(!\regFile|R8|dataOut [12]),
	.datad(!\regFile|R4|dataOut [12]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux19~0 .extended_lut = "off";
defparam \regFile|Mux19~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \regFile|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N42
cyclonev_lcell_comb \regFile|Mux19~1 (
// Equation(s):
// \regFile|Mux19~1_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R13|dataOut [12] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R9|dataOut [12] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R5|dataOut [12] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R1|dataOut [12] ) ) )

	.dataa(!\regFile|R9|dataOut [12]),
	.datab(!\regFile|R13|dataOut [12]),
	.datac(!\regFile|R1|dataOut [12]),
	.datad(!\regFile|R5|dataOut [12]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux19~1 .extended_lut = "off";
defparam \regFile|Mux19~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N23
dffeas \regFile|R2|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[12] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N15
cyclonev_lcell_comb \regFile|Mux19~2 (
// Equation(s):
// \regFile|Mux19~2_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R14|dataOut [12] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R10|dataOut [12] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R6|dataOut [12] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R2|dataOut [12] ) ) )

	.dataa(!\regFile|R14|dataOut [12]),
	.datab(!\regFile|R6|dataOut [12]),
	.datac(!\regFile|R10|dataOut [12]),
	.datad(!\regFile|R2|dataOut [12]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux19~2 .extended_lut = "off";
defparam \regFile|Mux19~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \regFile|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N54
cyclonev_lcell_comb \regFile|Mux19~4 (
// Equation(s):
// \regFile|Mux19~4_combout  = ( \regFile|Mux19~1_combout  & ( \regFile|Mux19~2_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((\regFile|Mux19~0_combout )) # (\rs1Mux|out[0]~0_combout ))) # (\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout ) # 
// ((\regFile|Mux19~3_combout )))) ) ) ) # ( !\regFile|Mux19~1_combout  & ( \regFile|Mux19~2_combout  & ( (!\rs1Mux|out[1]~1_combout  & (!\rs1Mux|out[0]~0_combout  & ((\regFile|Mux19~0_combout )))) # (\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout ) 
// # ((\regFile|Mux19~3_combout )))) ) ) ) # ( \regFile|Mux19~1_combout  & ( !\regFile|Mux19~2_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((\regFile|Mux19~0_combout )) # (\rs1Mux|out[0]~0_combout ))) # (\rs1Mux|out[1]~1_combout  & (\rs1Mux|out[0]~0_combout  
// & (\regFile|Mux19~3_combout ))) ) ) ) # ( !\regFile|Mux19~1_combout  & ( !\regFile|Mux19~2_combout  & ( (!\rs1Mux|out[1]~1_combout  & (!\rs1Mux|out[0]~0_combout  & ((\regFile|Mux19~0_combout )))) # (\rs1Mux|out[1]~1_combout  & (\rs1Mux|out[0]~0_combout  & 
// (\regFile|Mux19~3_combout ))) ) ) )

	.dataa(!\rs1Mux|out[1]~1_combout ),
	.datab(!\rs1Mux|out[0]~0_combout ),
	.datac(!\regFile|Mux19~3_combout ),
	.datad(!\regFile|Mux19~0_combout ),
	.datae(!\regFile|Mux19~1_combout ),
	.dataf(!\regFile|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux19~4 .extended_lut = "off";
defparam \regFile|Mux19~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \regFile|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N0
cyclonev_lcell_comb \alu2Mux|Mux19~0 (
// Equation(s):
// \alu2Mux|Mux19~0_combout  = ( \regFile|Mux51~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\controller|WideOr3~5_combout ) # ((!\instMem|data~0_combout ) # (\instMem|data~5_combout )))) ) ) # ( !\regFile|Mux51~4_combout  & ( 
// (\controller|WideOr3~5_combout  & (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~5_combout )))) ) )

	.dataa(!\controller|WideOr3~5_combout ),
	.datab(!\instMem|data~0_combout ),
	.datac(!\instMem|data~5_combout ),
	.datad(!\controller|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux51~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux19~0 .extended_lut = "off";
defparam \alu2Mux|Mux19~0 .lut_mask = 64'h45004500EF00EF00;
defparam \alu2Mux|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N33
cyclonev_lcell_comb \procAlu|Mux19~0 (
// Equation(s):
// \procAlu|Mux19~0_combout  = ( \regFile|Mux19~4_combout  & ( \alu2Mux|Mux19~0_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr6~11_combout  & ((!\controller|WideOr4~2_combout ))) # (\controller|WideOr6~11_combout  & 
// (!\controller|WideOr7~2_combout  & \controller|WideOr4~2_combout )))) ) ) ) # ( !\regFile|Mux19~4_combout  & ( \alu2Mux|Mux19~0_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  $ 
// (!\controller|WideOr4~2_combout ))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & !\controller|WideOr4~2_combout )))) ) ) ) # ( \regFile|Mux19~4_combout  & ( !\alu2Mux|Mux19~0_combout  & ( (\controller|WideOr5~5_combout  & 
// ((!\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  $ (!\controller|WideOr4~2_combout ))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & !\controller|WideOr4~2_combout )))) ) ) ) # ( !\regFile|Mux19~4_combout  & 
// ( !\alu2Mux|Mux19~0_combout  & ( (\controller|WideOr4~2_combout  & (\controller|WideOr5~5_combout  & ((!\controller|WideOr7~2_combout ) # (!\controller|WideOr6~11_combout )))) ) ) )

	.dataa(!\controller|WideOr7~2_combout ),
	.datab(!\controller|WideOr6~11_combout ),
	.datac(!\controller|WideOr4~2_combout ),
	.datad(!\controller|WideOr5~5_combout ),
	.datae(!\regFile|Mux19~4_combout ),
	.dataf(!\alu2Mux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux19~0 .extended_lut = "off";
defparam \procAlu|Mux19~0 .lut_mask = 64'h000E0068006800C2;
defparam \procAlu|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N42
cyclonev_lcell_comb \alu2Mux|Mux19~1 (
// Equation(s):
// \alu2Mux|Mux19~1_combout  = ( \regFile|Mux51~4_combout  & ( (!\instMem|data~0_combout ) # ((!\controller|WideOr3~5_combout ) # (\instMem|data~5_combout )) ) ) # ( !\regFile|Mux51~4_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout 
// ) # (\instMem|data~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~0_combout ),
	.datac(!\instMem|data~5_combout ),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux51~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux19~1 .extended_lut = "off";
defparam \alu2Mux|Mux19~1 .lut_mask = 64'h00CF00CFFFCFFFCF;
defparam \alu2Mux|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N51
cyclonev_lcell_comb \alu2Mux|Mux20~1 (
// Equation(s):
// \alu2Mux|Mux20~1_combout  = ( \regFile|Mux52~4_combout  & ( (!\instMem|data~0_combout ) # ((!\controller|WideOr3~5_combout ) # (\instMem|data~88_combout )) ) ) # ( !\regFile|Mux52~4_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout 
// ) # (\instMem|data~88_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~0_combout ),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(!\instMem|data~88_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux52~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux20~1 .extended_lut = "off";
defparam \alu2Mux|Mux20~1 .lut_mask = 64'h0C0F0C0FFCFFFCFF;
defparam \alu2Mux|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N6
cyclonev_lcell_comb \procAlu|Add0~69 (
// Equation(s):
// \procAlu|Add0~69_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux20~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux20~4_combout  ) + ( \procAlu|Add0~74  ))
// \procAlu|Add0~70  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux20~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux20~4_combout  ) + ( \procAlu|Add0~74  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux20~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux20~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~69_sumout ),
	.cout(\procAlu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~69 .extended_lut = "off";
defparam \procAlu|Add0~69 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N9
cyclonev_lcell_comb \procAlu|Add0~53 (
// Equation(s):
// \procAlu|Add0~53_sumout  = SUM(( \regFile|Mux19~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux19~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~70  ))
// \procAlu|Add0~54  = CARRY(( \regFile|Mux19~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux19~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~70  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\regFile|Mux19~4_combout ),
	.datae(gnd),
	.dataf(!\alu2Mux|Mux19~1_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~53_sumout ),
	.cout(\procAlu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~53 .extended_lut = "off";
defparam \procAlu|Add0~53 .lut_mask = 64'h00000FD2000000FF;
defparam \procAlu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N30
cyclonev_lcell_comb \procAlu|Mux19~1 (
// Equation(s):
// \procAlu|Mux19~1_combout  = ( \procAlu|Add0~53_sumout  & ( (\procAlu|Mux19~0_combout ) # (\procAlu|Mux24~0_combout ) ) ) # ( !\procAlu|Add0~53_sumout  & ( \procAlu|Mux19~0_combout  ) )

	.dataa(gnd),
	.datab(!\procAlu|Mux24~0_combout ),
	.datac(!\procAlu|Mux19~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\procAlu|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux19~1 .extended_lut = "off";
defparam \procAlu|Mux19~1 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \procAlu|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N0
cyclonev_lcell_comb \dstRegMux|Mux20~0 (
// Equation(s):
// \dstRegMux|Mux20~0_combout  = ( \dstRegMux|Mux11~0_combout  & ( \procAlu|Mux20~1_combout  & ( !\controller|WideOr14~0_combout  ) ) ) # ( !\dstRegMux|Mux11~0_combout  & ( \procAlu|Mux20~1_combout  & ( (!\controller|WideOr14~0_combout  & 
// (\pcIncrementer|Add0~9_sumout )) # (\controller|WideOr14~0_combout  & ((\datamem|data_rtl_0|auto_generated|ram_block1a11 ))) ) ) ) # ( !\dstRegMux|Mux11~0_combout  & ( !\procAlu|Mux20~1_combout  & ( (!\controller|WideOr14~0_combout  & 
// (\pcIncrementer|Add0~9_sumout )) # (\controller|WideOr14~0_combout  & ((\datamem|data_rtl_0|auto_generated|ram_block1a11 ))) ) ) )

	.dataa(gnd),
	.datab(!\pcIncrementer|Add0~9_sumout ),
	.datac(!\controller|WideOr14~0_combout ),
	.datad(!\datamem|data_rtl_0|auto_generated|ram_block1a11 ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux20~0 .extended_lut = "off";
defparam \dstRegMux|Mux20~0 .lut_mask = 64'h303F0000303FF0F0;
defparam \dstRegMux|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N38
dffeas \regFile|R11|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N21
cyclonev_lcell_comb \regFile|Mux20~2 (
// Equation(s):
// \regFile|Mux20~2_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R11|dataOut [11] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R10|dataOut [11] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R9|dataOut [11] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R8|dataOut [11] ) ) )

	.dataa(!\regFile|R10|dataOut [11]),
	.datab(!\regFile|R11|dataOut [11]),
	.datac(!\regFile|R8|dataOut [11]),
	.datad(!\regFile|R9|dataOut [11]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux20~2 .extended_lut = "off";
defparam \regFile|Mux20~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N14
dffeas \regFile|R14|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N54
cyclonev_lcell_comb \regFile|R15|dataOut[11]~feeder (
// Equation(s):
// \regFile|R15|dataOut[11]~feeder_combout  = ( \dstRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[11]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N56
dffeas \regFile|R15|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N15
cyclonev_lcell_comb \regFile|Mux20~3 (
// Equation(s):
// \regFile|Mux20~3_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R15|dataOut [11] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R14|dataOut [11] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R13|dataOut [11] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R12|dataOut [11] ) ) )

	.dataa(!\regFile|R13|dataOut [11]),
	.datab(!\regFile|R14|dataOut [11]),
	.datac(!\regFile|R12|dataOut [11]),
	.datad(!\regFile|R15|dataOut [11]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux20~3 .extended_lut = "off";
defparam \regFile|Mux20~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N8
dffeas \regFile|R2|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N45
cyclonev_lcell_comb \regFile|Mux20~0 (
// Equation(s):
// \regFile|Mux20~0_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R3|dataOut [11] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R2|dataOut [11] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R1|dataOut [11] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R0|dataOut [11] ) ) )

	.dataa(!\regFile|R1|dataOut [11]),
	.datab(!\regFile|R3|dataOut [11]),
	.datac(!\regFile|R2|dataOut [11]),
	.datad(!\regFile|R0|dataOut [11]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux20~0 .extended_lut = "off";
defparam \regFile|Mux20~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N35
dffeas \regFile|R4|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[11] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N12
cyclonev_lcell_comb \regFile|Mux20~1 (
// Equation(s):
// \regFile|Mux20~1_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R7|dataOut [11] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R6|dataOut [11] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R5|dataOut [11] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R4|dataOut [11] ) ) )

	.dataa(!\regFile|R6|dataOut [11]),
	.datab(!\regFile|R4|dataOut [11]),
	.datac(!\regFile|R7|dataOut [11]),
	.datad(!\regFile|R5|dataOut [11]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux20~1 .extended_lut = "off";
defparam \regFile|Mux20~1 .lut_mask = 64'h333300FF55550F0F;
defparam \regFile|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N48
cyclonev_lcell_comb \regFile|Mux20~4 (
// Equation(s):
// \regFile|Mux20~4_combout  = ( \regFile|Mux20~0_combout  & ( \regFile|Mux20~1_combout  & ( (!\rs1Mux|out[3]~3_combout ) # ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux20~2_combout )) # (\rs1Mux|out[2]~2_combout  & ((\regFile|Mux20~3_combout )))) ) ) ) # ( 
// !\regFile|Mux20~0_combout  & ( \regFile|Mux20~1_combout  & ( (!\rs1Mux|out[3]~3_combout  & (\rs1Mux|out[2]~2_combout )) # (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux20~2_combout )) # (\rs1Mux|out[2]~2_combout  & 
// ((\regFile|Mux20~3_combout ))))) ) ) ) # ( \regFile|Mux20~0_combout  & ( !\regFile|Mux20~1_combout  & ( (!\rs1Mux|out[3]~3_combout  & (!\rs1Mux|out[2]~2_combout )) # (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux20~2_combout )) 
// # (\rs1Mux|out[2]~2_combout  & ((\regFile|Mux20~3_combout ))))) ) ) ) # ( !\regFile|Mux20~0_combout  & ( !\regFile|Mux20~1_combout  & ( (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux20~2_combout )) # (\rs1Mux|out[2]~2_combout  & 
// ((\regFile|Mux20~3_combout ))))) ) ) )

	.dataa(!\rs1Mux|out[3]~3_combout ),
	.datab(!\rs1Mux|out[2]~2_combout ),
	.datac(!\regFile|Mux20~2_combout ),
	.datad(!\regFile|Mux20~3_combout ),
	.datae(!\regFile|Mux20~0_combout ),
	.dataf(!\regFile|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux20~4 .extended_lut = "off";
defparam \regFile|Mux20~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regFile|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N21
cyclonev_lcell_comb \alu2Mux|Mux20~0 (
// Equation(s):
// \alu2Mux|Mux20~0_combout  = ( \regFile|Mux52~4_combout  & ( \controller|WideOr3~5_combout  & ( (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~88_combout ))) ) ) ) # ( !\regFile|Mux52~4_combout  & ( 
// \controller|WideOr3~5_combout  & ( (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~88_combout ))) ) ) ) # ( \regFile|Mux52~4_combout  & ( !\controller|WideOr3~5_combout  & ( !\controller|WideOr2~1_combout  ) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(gnd),
	.datac(!\instMem|data~88_combout ),
	.datad(!\controller|WideOr2~1_combout ),
	.datae(!\regFile|Mux52~4_combout ),
	.dataf(!\controller|WideOr3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux20~0 .extended_lut = "off";
defparam \alu2Mux|Mux20~0 .lut_mask = 64'h0000FF00AF00AF00;
defparam \alu2Mux|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N9
cyclonev_lcell_comb \procAlu|Mux20~0 (
// Equation(s):
// \procAlu|Mux20~0_combout  = ( \alu2Mux|Mux20~0_combout  & ( \controller|WideOr6~11_combout  & ( (!\controller|WideOr7~2_combout  & (\controller|WideOr5~5_combout  & (!\controller|WideOr4~2_combout  $ (\regFile|Mux20~4_combout )))) ) ) ) # ( 
// !\alu2Mux|Mux20~0_combout  & ( \controller|WideOr6~11_combout  & ( (!\controller|WideOr7~2_combout  & (\controller|WideOr5~5_combout  & (!\controller|WideOr4~2_combout  $ (!\regFile|Mux20~4_combout )))) ) ) ) # ( \alu2Mux|Mux20~0_combout  & ( 
// !\controller|WideOr6~11_combout  & ( (\controller|WideOr5~5_combout  & (!\controller|WideOr4~2_combout  $ (((!\controller|WideOr7~2_combout  & !\regFile|Mux20~4_combout ))))) ) ) ) # ( !\alu2Mux|Mux20~0_combout  & ( !\controller|WideOr6~11_combout  & ( 
// (\controller|WideOr5~5_combout  & (!\controller|WideOr4~2_combout  $ (((!\controller|WideOr7~2_combout ) # (!\regFile|Mux20~4_combout ))))) ) ) )

	.dataa(!\controller|WideOr7~2_combout ),
	.datab(!\controller|WideOr4~2_combout ),
	.datac(!\regFile|Mux20~4_combout ),
	.datad(!\controller|WideOr5~5_combout ),
	.datae(!\alu2Mux|Mux20~0_combout ),
	.dataf(!\controller|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux20~0 .extended_lut = "off";
defparam \procAlu|Mux20~0 .lut_mask = 64'h0036006C00280082;
defparam \procAlu|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N48
cyclonev_lcell_comb \procAlu|Mux20~1 (
// Equation(s):
// \procAlu|Mux20~1_combout  = ( \procAlu|Add0~69_sumout  & ( (\procAlu|Mux24~0_combout ) # (\procAlu|Mux20~0_combout ) ) ) # ( !\procAlu|Add0~69_sumout  & ( \procAlu|Mux20~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\procAlu|Mux20~0_combout ),
	.datad(!\procAlu|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\procAlu|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux20~1 .extended_lut = "off";
defparam \procAlu|Mux20~1 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \procAlu|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N33
cyclonev_lcell_comb \dstRegMux|Mux23~0 (
// Equation(s):
// \dstRegMux|Mux23~0_combout  = ( \datamem|data_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \procAlu|Mux2~3_combout  & ( (!\controller|WideOr14~0_combout  & \procAlu|Mux23~1_combout ) ) ) ) # ( 
// !\datamem|data_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \procAlu|Mux2~3_combout  & ( (!\controller|WideOr14~0_combout  & \procAlu|Mux23~1_combout ) ) ) ) # ( \datamem|data_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// !\procAlu|Mux2~3_combout  & ( (!\controller|WideOr14~0_combout  & ((\procAlu|Mux23~1_combout ))) # (\controller|WideOr14~0_combout  & (!\controller|WideOr13~0_combout )) ) ) ) # ( !\datamem|data_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// !\procAlu|Mux2~3_combout  & ( (!\controller|WideOr14~0_combout  & \procAlu|Mux23~1_combout ) ) ) )

	.dataa(!\controller|WideOr14~0_combout ),
	.datab(!\controller|WideOr13~0_combout ),
	.datac(!\procAlu|Mux23~1_combout ),
	.datad(gnd),
	.datae(!\datamem|data_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\procAlu|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux23~0 .extended_lut = "off";
defparam \dstRegMux|Mux23~0 .lut_mask = 64'h0A0A4E4E0A0A0A0A;
defparam \dstRegMux|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N18
cyclonev_lcell_comb \dstRegMux|Mux23~1 (
// Equation(s):
// \dstRegMux|Mux23~1_combout  = ( !\controller|WideOr14~0_combout  & ( (((!\controller|WideOr13~0_combout  & ((\dstRegMux|Mux23~0_combout ))) # (\controller|WideOr13~0_combout  & (\pcIncrementer|Add0~17_sumout )))) ) ) # ( \controller|WideOr14~0_combout  & 
// ( ((\procAlu|Mux29~1_combout  & (\datamem|sw_reg [8] & (\procAlu|Mux2~3_combout  & !\controller|WideOr13~0_combout )))) # (\dstRegMux|Mux23~0_combout ) ) )

	.dataa(!\procAlu|Mux29~1_combout ),
	.datab(!\datamem|sw_reg [8]),
	.datac(!\procAlu|Mux2~3_combout ),
	.datad(!\controller|WideOr13~0_combout ),
	.datae(!\controller|WideOr14~0_combout ),
	.dataf(!\dstRegMux|Mux23~0_combout ),
	.datag(!\pcIncrementer|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux23~1 .extended_lut = "on";
defparam \dstRegMux|Mux23~1 .lut_mask = 64'h000F0100FF0FFFFF;
defparam \dstRegMux|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N57
cyclonev_lcell_comb \regFile|R12|dataOut[8]~feeder (
// Equation(s):
// \regFile|R12|dataOut[8]~feeder_combout  = ( \dstRegMux|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R12|dataOut[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R12|dataOut[8]~feeder .extended_lut = "off";
defparam \regFile|R12|dataOut[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R12|dataOut[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N59
dffeas \regFile|R12|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R12|dataOut[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N36
cyclonev_lcell_comb \regFile|Mux23~0 (
// Equation(s):
// \regFile|Mux23~0_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R12|dataOut [8] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R8|dataOut [8] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R4|dataOut [8] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R0|dataOut [8] ) ) )

	.dataa(!\regFile|R0|dataOut [8]),
	.datab(!\regFile|R12|dataOut [8]),
	.datac(!\regFile|R4|dataOut [8]),
	.datad(!\regFile|R8|dataOut [8]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux23~0 .extended_lut = "off";
defparam \regFile|Mux23~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N50
dffeas \regFile|R11|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N0
cyclonev_lcell_comb \regFile|Mux23~3 (
// Equation(s):
// \regFile|Mux23~3_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R15|dataOut [8] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R11|dataOut [8] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R7|dataOut [8] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R3|dataOut [8] ) ) )

	.dataa(!\regFile|R3|dataOut [8]),
	.datab(!\regFile|R11|dataOut [8]),
	.datac(!\regFile|R7|dataOut [8]),
	.datad(!\regFile|R15|dataOut [8]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux23~3 .extended_lut = "off";
defparam \regFile|Mux23~3 .lut_mask = 64'h55550F0F333300FF;
defparam \regFile|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N0
cyclonev_lcell_comb \regFile|R5|dataOut[8]~feeder (
// Equation(s):
// \regFile|R5|dataOut[8]~feeder_combout  = ( \dstRegMux|Mux23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[8]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N2
dffeas \regFile|R5|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \regFile|R13|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N51
cyclonev_lcell_comb \regFile|Mux23~1 (
// Equation(s):
// \regFile|Mux23~1_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R13|dataOut [8] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R9|dataOut [8] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R5|dataOut [8] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R1|dataOut [8] ) ) )

	.dataa(!\regFile|R1|dataOut [8]),
	.datab(!\regFile|R5|dataOut [8]),
	.datac(!\regFile|R13|dataOut [8]),
	.datad(!\regFile|R9|dataOut [8]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux23~1 .extended_lut = "off";
defparam \regFile|Mux23~1 .lut_mask = 64'h5555333300FF0F0F;
defparam \regFile|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N29
dffeas \regFile|R2|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[8] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N12
cyclonev_lcell_comb \regFile|Mux23~2 (
// Equation(s):
// \regFile|Mux23~2_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R14|dataOut [8] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R10|dataOut [8] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R6|dataOut [8] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R2|dataOut [8] ) ) )

	.dataa(!\regFile|R10|dataOut [8]),
	.datab(!\regFile|R14|dataOut [8]),
	.datac(!\regFile|R6|dataOut [8]),
	.datad(!\regFile|R2|dataOut [8]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux23~2 .extended_lut = "off";
defparam \regFile|Mux23~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \regFile|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N21
cyclonev_lcell_comb \regFile|Mux23~4 (
// Equation(s):
// \regFile|Mux23~4_combout  = ( \regFile|Mux23~1_combout  & ( \regFile|Mux23~2_combout  & ( (!\rs1Mux|out[0]~0_combout  & (((\regFile|Mux23~0_combout )) # (\rs1Mux|out[1]~1_combout ))) # (\rs1Mux|out[0]~0_combout  & ((!\rs1Mux|out[1]~1_combout ) # 
// ((\regFile|Mux23~3_combout )))) ) ) ) # ( !\regFile|Mux23~1_combout  & ( \regFile|Mux23~2_combout  & ( (!\rs1Mux|out[0]~0_combout  & (((\regFile|Mux23~0_combout )) # (\rs1Mux|out[1]~1_combout ))) # (\rs1Mux|out[0]~0_combout  & (\rs1Mux|out[1]~1_combout  & 
// ((\regFile|Mux23~3_combout )))) ) ) ) # ( \regFile|Mux23~1_combout  & ( !\regFile|Mux23~2_combout  & ( (!\rs1Mux|out[0]~0_combout  & (!\rs1Mux|out[1]~1_combout  & (\regFile|Mux23~0_combout ))) # (\rs1Mux|out[0]~0_combout  & ((!\rs1Mux|out[1]~1_combout ) # 
// ((\regFile|Mux23~3_combout )))) ) ) ) # ( !\regFile|Mux23~1_combout  & ( !\regFile|Mux23~2_combout  & ( (!\rs1Mux|out[0]~0_combout  & (!\rs1Mux|out[1]~1_combout  & (\regFile|Mux23~0_combout ))) # (\rs1Mux|out[0]~0_combout  & (\rs1Mux|out[1]~1_combout  & 
// ((\regFile|Mux23~3_combout )))) ) ) )

	.dataa(!\rs1Mux|out[0]~0_combout ),
	.datab(!\rs1Mux|out[1]~1_combout ),
	.datac(!\regFile|Mux23~0_combout ),
	.datad(!\regFile|Mux23~3_combout ),
	.datae(!\regFile|Mux23~1_combout ),
	.dataf(!\regFile|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux23~4 .extended_lut = "off";
defparam \regFile|Mux23~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regFile|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N51
cyclonev_lcell_comb \alu2Mux|Mux23~0 (
// Equation(s):
// \alu2Mux|Mux23~0_combout  = ( \instMem|data~122_combout  & ( \regFile|Mux55~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\controller|WideOr3~5_combout ) # (\instMem|data~0_combout ))) ) ) ) # ( !\instMem|data~122_combout  & ( 
// \regFile|Mux55~4_combout  & ( (!\controller|WideOr3~5_combout  & !\controller|WideOr2~1_combout ) ) ) ) # ( \instMem|data~122_combout  & ( !\regFile|Mux55~4_combout  & ( (\instMem|data~0_combout  & (\controller|WideOr3~5_combout  & 
// !\controller|WideOr2~1_combout )) ) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(gnd),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(!\controller|WideOr2~1_combout ),
	.datae(!\instMem|data~122_combout ),
	.dataf(!\regFile|Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux23~0 .extended_lut = "off";
defparam \alu2Mux|Mux23~0 .lut_mask = 64'h00000500F000F500;
defparam \alu2Mux|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N18
cyclonev_lcell_comb \procAlu|Mux23~0 (
// Equation(s):
// \procAlu|Mux23~0_combout  = ( \regFile|Mux23~4_combout  & ( \alu2Mux|Mux23~0_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout )) # (\controller|WideOr4~2_combout  & 
// (\controller|WideOr6~11_combout  & !\controller|WideOr7~2_combout )))) ) ) ) # ( !\regFile|Mux23~4_combout  & ( \alu2Mux|Mux23~0_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout  $ 
// (!\controller|WideOr7~2_combout ))) # (\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout  & !\controller|WideOr7~2_combout )))) ) ) ) # ( \regFile|Mux23~4_combout  & ( !\alu2Mux|Mux23~0_combout  & ( (\controller|WideOr5~5_combout  & 
// ((!\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout  $ (!\controller|WideOr7~2_combout ))) # (\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout  & !\controller|WideOr7~2_combout )))) ) ) ) # ( !\regFile|Mux23~4_combout  & 
// ( !\alu2Mux|Mux23~0_combout  & ( (\controller|WideOr4~2_combout  & (\controller|WideOr5~5_combout  & ((!\controller|WideOr6~11_combout ) # (!\controller|WideOr7~2_combout )))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr6~11_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\controller|WideOr5~5_combout ),
	.datae(!\regFile|Mux23~4_combout ),
	.dataf(!\alu2Mux|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux23~0 .extended_lut = "off";
defparam \procAlu|Mux23~0 .lut_mask = 64'h0054006800680098;
defparam \procAlu|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N24
cyclonev_lcell_comb \procAlu|Mux23~1 (
// Equation(s):
// \procAlu|Mux23~1_combout  = ( \procAlu|Add0~117_sumout  & ( (\procAlu|Mux23~0_combout ) # (\procAlu|Mux24~0_combout ) ) ) # ( !\procAlu|Add0~117_sumout  & ( \procAlu|Mux23~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(!\procAlu|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\procAlu|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux23~1 .extended_lut = "off";
defparam \procAlu|Mux23~1 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \procAlu|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N51
cyclonev_lcell_comb \dstRegMux|Mux24~0 (
// Equation(s):
// \dstRegMux|Mux24~0_combout  = ( \procAlu|Mux2~3_combout  & ( (!\controller|WideOr14~0_combout  & \procAlu|Mux24~2_combout ) ) ) # ( !\procAlu|Mux2~3_combout  & ( (!\controller|WideOr14~0_combout  & (((\procAlu|Mux24~2_combout )))) # 
// (\controller|WideOr14~0_combout  & (!\controller|WideOr13~0_combout  & ((\datamem|data_rtl_0|auto_generated|ram_block1a7 )))) ) )

	.dataa(!\controller|WideOr14~0_combout ),
	.datab(!\controller|WideOr13~0_combout ),
	.datac(!\procAlu|Mux24~2_combout ),
	.datad(!\datamem|data_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\procAlu|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux24~0 .extended_lut = "off";
defparam \dstRegMux|Mux24~0 .lut_mask = 64'h0A4E0A4E0A0A0A0A;
defparam \dstRegMux|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N9
cyclonev_lcell_comb \pcIncrementer|Add0~33 (
// Equation(s):
// \pcIncrementer|Add0~33_sumout  = SUM(( \pc|dataOut [5] ) + ( GND ) + ( \pcIncrementer|Add0~30  ))
// \pcIncrementer|Add0~34  = CARRY(( \pc|dataOut [5] ) + ( GND ) + ( \pcIncrementer|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|dataOut [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~33_sumout ),
	.cout(\pcIncrementer|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~33 .extended_lut = "off";
defparam \pcIncrementer|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcIncrementer|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N12
cyclonev_lcell_comb \pcIncrementer|Add0~37 (
// Equation(s):
// \pcIncrementer|Add0~37_sumout  = SUM(( !\pc|dataOut [6] ) + ( GND ) + ( \pcIncrementer|Add0~34  ))
// \pcIncrementer|Add0~38  = CARRY(( !\pc|dataOut [6] ) + ( GND ) + ( \pcIncrementer|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~37_sumout ),
	.cout(\pcIncrementer|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~37 .extended_lut = "off";
defparam \pcIncrementer|Add0~37 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \pcIncrementer|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N15
cyclonev_lcell_comb \pcIncrementer|Add0~41 (
// Equation(s):
// \pcIncrementer|Add0~41_sumout  = SUM(( \pc|dataOut [7] ) + ( GND ) + ( \pcIncrementer|Add0~38  ))
// \pcIncrementer|Add0~42  = CARRY(( \pc|dataOut [7] ) + ( GND ) + ( \pcIncrementer|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~41_sumout ),
	.cout(\pcIncrementer|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~41 .extended_lut = "off";
defparam \pcIncrementer|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N12
cyclonev_lcell_comb \dstRegMux|Mux24~1 (
// Equation(s):
// \dstRegMux|Mux24~1_combout  = ( !\controller|WideOr14~0_combout  & ( (((!\controller|WideOr13~0_combout  & ((\dstRegMux|Mux24~0_combout ))) # (\controller|WideOr13~0_combout  & (\pcIncrementer|Add0~41_sumout )))) ) ) # ( \controller|WideOr14~0_combout  & 
// ( ((\datamem|sw_reg [7] & (\procAlu|Mux29~1_combout  & (\procAlu|Mux2~3_combout  & !\controller|WideOr13~0_combout )))) # (\dstRegMux|Mux24~0_combout ) ) )

	.dataa(!\datamem|sw_reg [7]),
	.datab(!\procAlu|Mux29~1_combout ),
	.datac(!\procAlu|Mux2~3_combout ),
	.datad(!\controller|WideOr13~0_combout ),
	.datae(!\controller|WideOr14~0_combout ),
	.dataf(!\dstRegMux|Mux24~0_combout ),
	.datag(!\pcIncrementer|Add0~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux24~1 .extended_lut = "on";
defparam \dstRegMux|Mux24~1 .lut_mask = 64'h000F0100FF0FFFFF;
defparam \dstRegMux|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N35
dffeas \regFile|R6|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N20
dffeas \regFile|R4|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N42
cyclonev_lcell_comb \regFile|Mux24~1 (
// Equation(s):
// \regFile|Mux24~1_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R7|dataOut [7] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R5|dataOut [7] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R6|dataOut [7] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R4|dataOut [7] ) ) )

	.dataa(!\regFile|R7|dataOut [7]),
	.datab(!\regFile|R6|dataOut [7]),
	.datac(!\regFile|R5|dataOut [7]),
	.datad(!\regFile|R4|dataOut [7]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux24~1 .extended_lut = "off";
defparam \regFile|Mux24~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \regFile|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N36
cyclonev_lcell_comb \regFile|Mux24~0 (
// Equation(s):
// \regFile|Mux24~0_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R3|dataOut [7] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R1|dataOut [7] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R2|dataOut [7] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R0|dataOut [7] ) ) )

	.dataa(!\regFile|R1|dataOut [7]),
	.datab(!\regFile|R2|dataOut [7]),
	.datac(!\regFile|R0|dataOut [7]),
	.datad(!\regFile|R3|dataOut [7]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux24~0 .extended_lut = "off";
defparam \regFile|Mux24~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \regFile|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N24
cyclonev_lcell_comb \regFile|R15|dataOut[7]~feeder (
// Equation(s):
// \regFile|R15|dataOut[7]~feeder_combout  = ( \dstRegMux|Mux24~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[7]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N26
dffeas \regFile|R15|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N32
dffeas \regFile|R14|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[7] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N39
cyclonev_lcell_comb \regFile|Mux24~3 (
// Equation(s):
// \regFile|Mux24~3_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R15|dataOut [7] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R13|dataOut [7] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R14|dataOut [7] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R12|dataOut [7] ) ) )

	.dataa(!\regFile|R12|dataOut [7]),
	.datab(!\regFile|R15|dataOut [7]),
	.datac(!\regFile|R14|dataOut [7]),
	.datad(!\regFile|R13|dataOut [7]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux24~3 .extended_lut = "off";
defparam \regFile|Mux24~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N33
cyclonev_lcell_comb \regFile|Mux24~2 (
// Equation(s):
// \regFile|Mux24~2_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R11|dataOut [7] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R9|dataOut [7] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R10|dataOut [7] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R8|dataOut [7] ) ) )

	.dataa(!\regFile|R10|dataOut [7]),
	.datab(!\regFile|R9|dataOut [7]),
	.datac(!\regFile|R8|dataOut [7]),
	.datad(!\regFile|R11|dataOut [7]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux24~2 .extended_lut = "off";
defparam \regFile|Mux24~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N27
cyclonev_lcell_comb \regFile|Mux24~4 (
// Equation(s):
// \regFile|Mux24~4_combout  = ( \regFile|Mux24~3_combout  & ( \regFile|Mux24~2_combout  & ( ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux24~0_combout ))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux24~1_combout ))) # (\rs1Mux|out[3]~3_combout ) ) ) ) # ( 
// !\regFile|Mux24~3_combout  & ( \regFile|Mux24~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux24~0_combout ))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux24~1_combout )))) # (\rs1Mux|out[3]~3_combout  & 
// (!\rs1Mux|out[2]~2_combout )) ) ) ) # ( \regFile|Mux24~3_combout  & ( !\regFile|Mux24~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux24~0_combout ))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux24~1_combout )))) 
// # (\rs1Mux|out[3]~3_combout  & (\rs1Mux|out[2]~2_combout )) ) ) ) # ( !\regFile|Mux24~3_combout  & ( !\regFile|Mux24~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux24~0_combout ))) # (\rs1Mux|out[2]~2_combout  & 
// (\regFile|Mux24~1_combout )))) ) ) )

	.dataa(!\rs1Mux|out[3]~3_combout ),
	.datab(!\rs1Mux|out[2]~2_combout ),
	.datac(!\regFile|Mux24~1_combout ),
	.datad(!\regFile|Mux24~0_combout ),
	.datae(!\regFile|Mux24~3_combout ),
	.dataf(!\regFile|Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux24~4 .extended_lut = "off";
defparam \regFile|Mux24~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \regFile|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N51
cyclonev_lcell_comb \alu2Mux|Mux24~0 (
// Equation(s):
// \alu2Mux|Mux24~0_combout  = ( \controller|WideOr3~5_combout  & ( \regFile|Mux56~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~100_combout ))) ) ) ) # ( !\controller|WideOr3~5_combout  & ( 
// \regFile|Mux56~4_combout  & ( !\controller|WideOr2~1_combout  ) ) ) # ( \controller|WideOr3~5_combout  & ( !\regFile|Mux56~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~100_combout ))) ) ) )

	.dataa(!\instMem|data~100_combout ),
	.datab(gnd),
	.datac(!\instMem|data~0_combout ),
	.datad(!\controller|WideOr2~1_combout ),
	.datae(!\controller|WideOr3~5_combout ),
	.dataf(!\regFile|Mux56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux24~0 .extended_lut = "off";
defparam \alu2Mux|Mux24~0 .lut_mask = 64'h0000F500FF00F500;
defparam \alu2Mux|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N0
cyclonev_lcell_comb \procAlu|Mux24~1 (
// Equation(s):
// \procAlu|Mux24~1_combout  = ( \regFile|Mux24~4_combout  & ( \alu2Mux|Mux24~0_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr4~2_combout  & ((!\controller|WideOr6~11_combout ))) # (\controller|WideOr4~2_combout  & 
// (!\controller|WideOr7~2_combout  & \controller|WideOr6~11_combout )))) ) ) ) # ( !\regFile|Mux24~4_combout  & ( \alu2Mux|Mux24~0_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr4~2_combout  & (!\controller|WideOr7~2_combout  $ 
// (!\controller|WideOr6~11_combout ))) # (\controller|WideOr4~2_combout  & (!\controller|WideOr7~2_combout  & !\controller|WideOr6~11_combout )))) ) ) ) # ( \regFile|Mux24~4_combout  & ( !\alu2Mux|Mux24~0_combout  & ( (\controller|WideOr5~5_combout  & 
// ((!\controller|WideOr4~2_combout  & (!\controller|WideOr7~2_combout  $ (!\controller|WideOr6~11_combout ))) # (\controller|WideOr4~2_combout  & (!\controller|WideOr7~2_combout  & !\controller|WideOr6~11_combout )))) ) ) ) # ( !\regFile|Mux24~4_combout  & 
// ( !\alu2Mux|Mux24~0_combout  & ( (\controller|WideOr4~2_combout  & (\controller|WideOr5~5_combout  & ((!\controller|WideOr7~2_combout ) # (!\controller|WideOr6~11_combout )))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr5~5_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\controller|WideOr6~11_combout ),
	.datae(!\regFile|Mux24~4_combout ),
	.dataf(!\alu2Mux|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux24~1 .extended_lut = "off";
defparam \procAlu|Mux24~1 .lut_mask = 64'h1110122012202210;
defparam \procAlu|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N45
cyclonev_lcell_comb \procAlu|Mux24~2 (
// Equation(s):
// \procAlu|Mux24~2_combout  = ( \procAlu|Add0~101_sumout  & ( (\procAlu|Mux24~1_combout ) # (\procAlu|Mux24~0_combout ) ) ) # ( !\procAlu|Add0~101_sumout  & ( \procAlu|Mux24~1_combout  ) )

	.dataa(gnd),
	.datab(!\procAlu|Mux24~0_combout ),
	.datac(!\procAlu|Mux24~1_combout ),
	.datad(gnd),
	.datae(!\procAlu|Add0~101_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux24~2 .extended_lut = "off";
defparam \procAlu|Mux24~2 .lut_mask = 64'h0F0F3F3F0F0F3F3F;
defparam \procAlu|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N48
cyclonev_lcell_comb \dstRegMux|Mux25~0 (
// Equation(s):
// \dstRegMux|Mux25~0_combout  = ( \procAlu|Mux25~1_combout  & ( (!\controller|WideOr14~0_combout ) # ((!\controller|WideOr13~0_combout  & (!\procAlu|Mux2~3_combout  & \datamem|data_rtl_0|auto_generated|ram_block1a6 ))) ) ) # ( !\procAlu|Mux25~1_combout  & ( 
// (\controller|WideOr14~0_combout  & (!\controller|WideOr13~0_combout  & (!\procAlu|Mux2~3_combout  & \datamem|data_rtl_0|auto_generated|ram_block1a6 ))) ) )

	.dataa(!\controller|WideOr14~0_combout ),
	.datab(!\controller|WideOr13~0_combout ),
	.datac(!\procAlu|Mux2~3_combout ),
	.datad(!\datamem|data_rtl_0|auto_generated|ram_block1a6 ),
	.datae(gnd),
	.dataf(!\procAlu|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux25~0 .extended_lut = "off";
defparam \dstRegMux|Mux25~0 .lut_mask = 64'h00400040AAEAAAEA;
defparam \dstRegMux|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N54
cyclonev_lcell_comb \dstRegMux|Mux25~1 (
// Equation(s):
// \dstRegMux|Mux25~1_combout  = ( !\controller|WideOr14~0_combout  & ( (((!\controller|WideOr13~0_combout  & ((\dstRegMux|Mux25~0_combout ))) # (\controller|WideOr13~0_combout  & (\pcIncrementer|Add0~37_sumout )))) ) ) # ( \controller|WideOr14~0_combout  & 
// ( ((\procAlu|Mux29~1_combout  & (\datamem|sw_reg [6] & (\procAlu|Mux2~3_combout  & !\controller|WideOr13~0_combout )))) # (\dstRegMux|Mux25~0_combout ) ) )

	.dataa(!\procAlu|Mux29~1_combout ),
	.datab(!\datamem|sw_reg [6]),
	.datac(!\procAlu|Mux2~3_combout ),
	.datad(!\controller|WideOr13~0_combout ),
	.datae(!\controller|WideOr14~0_combout ),
	.dataf(!\dstRegMux|Mux25~0_combout ),
	.datag(!\pcIncrementer|Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux25~1 .extended_lut = "on";
defparam \dstRegMux|Mux25~1 .lut_mask = 64'h000F0100FF0FFFFF;
defparam \dstRegMux|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N41
dffeas \regFile|R12|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N55
dffeas \regFile|R13|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N50
dffeas \regFile|R14|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N15
cyclonev_lcell_comb \regFile|Mux57~3 (
// Equation(s):
// \regFile|Mux57~3_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R14|dataOut [6] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R12|dataOut [6] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R15|dataOut [6] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R13|dataOut [6] ) ) )

	.dataa(!\regFile|R15|dataOut [6]),
	.datab(!\regFile|R12|dataOut [6]),
	.datac(!\regFile|R13|dataOut [6]),
	.datad(!\regFile|R14|dataOut [6]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux57~3 .extended_lut = "off";
defparam \regFile|Mux57~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N27
cyclonev_lcell_comb \regFile|Mux57~1 (
// Equation(s):
// \regFile|Mux57~1_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R6|dataOut [6] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R4|dataOut [6] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R7|dataOut [6] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R5|dataOut [6] ) ) )

	.dataa(!\regFile|R7|dataOut [6]),
	.datab(!\regFile|R4|dataOut [6]),
	.datac(!\regFile|R6|dataOut [6]),
	.datad(!\regFile|R5|dataOut [6]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux57~1 .extended_lut = "off";
defparam \regFile|Mux57~1 .lut_mask = 64'h00FF555533330F0F;
defparam \regFile|Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N14
dffeas \regFile|R0|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N57
cyclonev_lcell_comb \regFile|Mux57~0 (
// Equation(s):
// \regFile|Mux57~0_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R2|dataOut [6] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R0|dataOut [6] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R3|dataOut [6] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R1|dataOut [6] ) ) )

	.dataa(!\regFile|R3|dataOut [6]),
	.datab(!\regFile|R0|dataOut [6]),
	.datac(!\regFile|R1|dataOut [6]),
	.datad(!\regFile|R2|dataOut [6]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux57~0 .extended_lut = "off";
defparam \regFile|Mux57~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N41
dffeas \regFile|R11|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[6] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N30
cyclonev_lcell_comb \regFile|Mux57~2 (
// Equation(s):
// \regFile|Mux57~2_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R10|dataOut [6] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R8|dataOut [6] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R11|dataOut [6] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R9|dataOut [6] ) ) )

	.dataa(!\regFile|R8|dataOut [6]),
	.datab(!\regFile|R11|dataOut [6]),
	.datac(!\regFile|R9|dataOut [6]),
	.datad(!\regFile|R10|dataOut [6]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux57~2 .extended_lut = "off";
defparam \regFile|Mux57~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \regFile|Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N9
cyclonev_lcell_comb \regFile|Mux57~4 (
// Equation(s):
// \regFile|Mux57~4_combout  = ( \regFile|Mux57~0_combout  & ( \regFile|Mux57~2_combout  & ( ((!\rs2Mux|Mux0~1_combout  & (\regFile|Mux57~3_combout )) # (\rs2Mux|Mux0~1_combout  & ((\regFile|Mux57~1_combout )))) # (\rs2Mux|Mux1~1_combout ) ) ) ) # ( 
// !\regFile|Mux57~0_combout  & ( \regFile|Mux57~2_combout  & ( (!\rs2Mux|Mux0~1_combout  & (((\regFile|Mux57~3_combout )) # (\rs2Mux|Mux1~1_combout ))) # (\rs2Mux|Mux0~1_combout  & (!\rs2Mux|Mux1~1_combout  & ((\regFile|Mux57~1_combout )))) ) ) ) # ( 
// \regFile|Mux57~0_combout  & ( !\regFile|Mux57~2_combout  & ( (!\rs2Mux|Mux0~1_combout  & (!\rs2Mux|Mux1~1_combout  & (\regFile|Mux57~3_combout ))) # (\rs2Mux|Mux0~1_combout  & (((\regFile|Mux57~1_combout )) # (\rs2Mux|Mux1~1_combout ))) ) ) ) # ( 
// !\regFile|Mux57~0_combout  & ( !\regFile|Mux57~2_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((!\rs2Mux|Mux0~1_combout  & (\regFile|Mux57~3_combout )) # (\rs2Mux|Mux0~1_combout  & ((\regFile|Mux57~1_combout ))))) ) ) )

	.dataa(!\rs2Mux|Mux0~1_combout ),
	.datab(!\rs2Mux|Mux1~1_combout ),
	.datac(!\regFile|Mux57~3_combout ),
	.datad(!\regFile|Mux57~1_combout ),
	.datae(!\regFile|Mux57~0_combout ),
	.dataf(!\regFile|Mux57~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux57~4 .extended_lut = "off";
defparam \regFile|Mux57~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regFile|Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N15
cyclonev_lcell_comb \alu2Mux|Mux25~0 (
// Equation(s):
// \alu2Mux|Mux25~0_combout  = ( \regFile|Mux57~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\controller|WideOr3~5_combout ) # ((\instMem|data~130_combout  & \instMem|data~0_combout )))) ) ) # ( !\regFile|Mux57~4_combout  & ( 
// (\controller|WideOr3~5_combout  & (\instMem|data~130_combout  & (\instMem|data~0_combout  & !\controller|WideOr2~1_combout ))) ) )

	.dataa(!\controller|WideOr3~5_combout ),
	.datab(!\instMem|data~130_combout ),
	.datac(!\instMem|data~0_combout ),
	.datad(!\controller|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux57~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux25~0 .extended_lut = "off";
defparam \alu2Mux|Mux25~0 .lut_mask = 64'h01000100AB00AB00;
defparam \alu2Mux|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N30
cyclonev_lcell_comb \procAlu|Mux25~0 (
// Equation(s):
// \procAlu|Mux25~0_combout  = ( \controller|WideOr6~11_combout  & ( \regFile|Mux25~4_combout  & ( (\controller|WideOr5~5_combout  & (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ (\alu2Mux|Mux25~0_combout )))) ) ) ) # ( 
// !\controller|WideOr6~11_combout  & ( \regFile|Mux25~4_combout  & ( (\controller|WideOr5~5_combout  & (!\controller|WideOr4~2_combout  $ (((!\controller|WideOr7~2_combout  & !\alu2Mux|Mux25~0_combout ))))) ) ) ) # ( \controller|WideOr6~11_combout  & ( 
// !\regFile|Mux25~4_combout  & ( (\controller|WideOr5~5_combout  & (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ (!\alu2Mux|Mux25~0_combout )))) ) ) ) # ( !\controller|WideOr6~11_combout  & ( !\regFile|Mux25~4_combout  & ( 
// (\controller|WideOr5~5_combout  & (!\controller|WideOr4~2_combout  $ (((!\controller|WideOr7~2_combout ) # (!\alu2Mux|Mux25~0_combout ))))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr5~5_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux25~0_combout ),
	.datae(!\controller|WideOr6~11_combout ),
	.dataf(!\regFile|Mux25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux25~0 .extended_lut = "off";
defparam \procAlu|Mux25~0 .lut_mask = 64'h1112102012222010;
defparam \procAlu|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N0
cyclonev_lcell_comb \procAlu|Mux25~1 (
// Equation(s):
// \procAlu|Mux25~1_combout  = ( \procAlu|Mux24~0_combout  & ( \procAlu|Add0~97_sumout  ) ) # ( !\procAlu|Mux24~0_combout  & ( \procAlu|Add0~97_sumout  & ( \procAlu|Mux25~0_combout  ) ) ) # ( \procAlu|Mux24~0_combout  & ( !\procAlu|Add0~97_sumout  & ( 
// \procAlu|Mux25~0_combout  ) ) ) # ( !\procAlu|Mux24~0_combout  & ( !\procAlu|Add0~97_sumout  & ( \procAlu|Mux25~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\procAlu|Mux25~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\procAlu|Mux24~0_combout ),
	.dataf(!\procAlu|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux25~1 .extended_lut = "off";
defparam \procAlu|Mux25~1 .lut_mask = 64'h333333333333FFFF;
defparam \procAlu|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N6
cyclonev_lcell_comb \dstRegMux|Mux26~0 (
// Equation(s):
// \dstRegMux|Mux26~0_combout  = ( \procAlu|Mux2~3_combout  & ( (!\controller|WideOr14~0_combout  & \procAlu|Mux26~1_combout ) ) ) # ( !\procAlu|Mux2~3_combout  & ( (!\controller|WideOr14~0_combout  & (((\procAlu|Mux26~1_combout )))) # 
// (\controller|WideOr14~0_combout  & (!\controller|WideOr13~0_combout  & (\datamem|data_rtl_0|auto_generated|ram_block1a5 ))) ) )

	.dataa(!\controller|WideOr14~0_combout ),
	.datab(!\controller|WideOr13~0_combout ),
	.datac(!\datamem|data_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\procAlu|Mux26~1_combout ),
	.datae(gnd),
	.dataf(!\procAlu|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux26~0 .extended_lut = "off";
defparam \dstRegMux|Mux26~0 .lut_mask = 64'h04AE04AE00AA00AA;
defparam \dstRegMux|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N48
cyclonev_lcell_comb \dstRegMux|Mux26~1 (
// Equation(s):
// \dstRegMux|Mux26~1_combout  = ( !\controller|WideOr14~0_combout  & ( ((!\controller|WideOr13~0_combout  & (((\dstRegMux|Mux26~0_combout )))) # (\controller|WideOr13~0_combout  & (\pcIncrementer|Add0~33_sumout ))) ) ) # ( \controller|WideOr14~0_combout  & 
// ( ((\procAlu|Mux29~1_combout  & (!\controller|WideOr13~0_combout  & (\procAlu|Mux2~3_combout  & \datamem|sw_reg [5])))) # (\dstRegMux|Mux26~0_combout ) ) )

	.dataa(!\procAlu|Mux29~1_combout ),
	.datab(!\controller|WideOr13~0_combout ),
	.datac(!\procAlu|Mux2~3_combout ),
	.datad(!\datamem|sw_reg [5]),
	.datae(!\controller|WideOr14~0_combout ),
	.dataf(!\dstRegMux|Mux26~0_combout ),
	.datag(!\pcIncrementer|Add0~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux26~1 .extended_lut = "on";
defparam \dstRegMux|Mux26~1 .lut_mask = 64'h03030004CFCFFFFF;
defparam \dstRegMux|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N35
dffeas \regFile|R15|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N57
cyclonev_lcell_comb \regFile|Mux58~3 (
// Equation(s):
// \regFile|Mux58~3_combout  = ( \rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R3|dataOut [5] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R11|dataOut [5] ) ) ) # ( \rs2Mux|Mux0~1_combout  & ( 
// !\rs2Mux|Mux1~1_combout  & ( \regFile|R7|dataOut [5] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( !\rs2Mux|Mux1~1_combout  & ( \regFile|R15|dataOut [5] ) ) )

	.dataa(!\regFile|R11|dataOut [5]),
	.datab(!\regFile|R15|dataOut [5]),
	.datac(!\regFile|R3|dataOut [5]),
	.datad(!\regFile|R7|dataOut [5]),
	.datae(!\rs2Mux|Mux0~1_combout ),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux58~3 .extended_lut = "off";
defparam \regFile|Mux58~3 .lut_mask = 64'h333300FF55550F0F;
defparam \regFile|Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N2
dffeas \regFile|R14|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N3
cyclonev_lcell_comb \regFile|Mux58~2 (
// Equation(s):
// \regFile|Mux58~2_combout  = ( \rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R2|dataOut [5] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R10|dataOut [5] ) ) ) # ( \rs2Mux|Mux0~1_combout  & ( 
// !\rs2Mux|Mux1~1_combout  & ( \regFile|R6|dataOut [5] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( !\rs2Mux|Mux1~1_combout  & ( \regFile|R14|dataOut [5] ) ) )

	.dataa(!\regFile|R6|dataOut [5]),
	.datab(!\regFile|R10|dataOut [5]),
	.datac(!\regFile|R14|dataOut [5]),
	.datad(!\regFile|R2|dataOut [5]),
	.datae(!\rs2Mux|Mux0~1_combout ),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux58~2 .extended_lut = "off";
defparam \regFile|Mux58~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N38
dffeas \regFile|R5|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N30
cyclonev_lcell_comb \regFile|R13|dataOut[5]~feeder (
// Equation(s):
// \regFile|R13|dataOut[5]~feeder_combout  = ( \dstRegMux|Mux26~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R13|dataOut[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R13|dataOut[5]~feeder .extended_lut = "off";
defparam \regFile|R13|dataOut[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R13|dataOut[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N32
dffeas \regFile|R13|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R13|dataOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N12
cyclonev_lcell_comb \regFile|Mux58~1 (
// Equation(s):
// \regFile|Mux58~1_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R1|dataOut [5] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R5|dataOut [5] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R9|dataOut [5] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R13|dataOut [5] ) ) )

	.dataa(!\regFile|R9|dataOut [5]),
	.datab(!\regFile|R5|dataOut [5]),
	.datac(!\regFile|R13|dataOut [5]),
	.datad(!\regFile|R1|dataOut [5]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux58~1 .extended_lut = "off";
defparam \regFile|Mux58~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N47
dffeas \regFile|R12|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N26
dffeas \regFile|R0|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[5] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N21
cyclonev_lcell_comb \regFile|Mux58~0 (
// Equation(s):
// \regFile|Mux58~0_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R0|dataOut [5] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R4|dataOut [5] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R8|dataOut [5] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R12|dataOut [5] ) ) )

	.dataa(!\regFile|R4|dataOut [5]),
	.datab(!\regFile|R12|dataOut [5]),
	.datac(!\regFile|R8|dataOut [5]),
	.datad(!\regFile|R0|dataOut [5]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux58~0 .extended_lut = "off";
defparam \regFile|Mux58~0 .lut_mask = 64'h33330F0F555500FF;
defparam \regFile|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N15
cyclonev_lcell_comb \regFile|Mux58~4 (
// Equation(s):
// \regFile|Mux58~4_combout  = ( \regFile|Mux58~1_combout  & ( \regFile|Mux58~0_combout  & ( (!\rs2Mux|Mux2~1_combout ) # ((!\rs2Mux|Mux3~1_combout  & (\regFile|Mux58~3_combout )) # (\rs2Mux|Mux3~1_combout  & ((\regFile|Mux58~2_combout )))) ) ) ) # ( 
// !\regFile|Mux58~1_combout  & ( \regFile|Mux58~0_combout  & ( (!\rs2Mux|Mux3~1_combout  & (\regFile|Mux58~3_combout  & (\rs2Mux|Mux2~1_combout ))) # (\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout ) # (\regFile|Mux58~2_combout )))) ) ) ) # ( 
// \regFile|Mux58~1_combout  & ( !\regFile|Mux58~0_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout )) # (\regFile|Mux58~3_combout ))) # (\rs2Mux|Mux3~1_combout  & (((\rs2Mux|Mux2~1_combout  & \regFile|Mux58~2_combout )))) ) ) ) # ( 
// !\regFile|Mux58~1_combout  & ( !\regFile|Mux58~0_combout  & ( (\rs2Mux|Mux2~1_combout  & ((!\rs2Mux|Mux3~1_combout  & (\regFile|Mux58~3_combout )) # (\rs2Mux|Mux3~1_combout  & ((\regFile|Mux58~2_combout ))))) ) ) )

	.dataa(!\rs2Mux|Mux3~1_combout ),
	.datab(!\regFile|Mux58~3_combout ),
	.datac(!\rs2Mux|Mux2~1_combout ),
	.datad(!\regFile|Mux58~2_combout ),
	.datae(!\regFile|Mux58~1_combout ),
	.dataf(!\regFile|Mux58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux58~4 .extended_lut = "off";
defparam \regFile|Mux58~4 .lut_mask = 64'h0207A2A75257F2F7;
defparam \regFile|Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N48
cyclonev_lcell_comb \alu2Mux|Mux26~1 (
// Equation(s):
// \alu2Mux|Mux26~1_combout  = ( \regFile|Mux58~4_combout  & ( (!\instMem|data~0_combout ) # ((!\controller|WideOr3~5_combout ) # (\instMem|data~118_combout )) ) ) # ( !\regFile|Mux58~4_combout  & ( (\controller|WideOr3~5_combout  & 
// ((!\instMem|data~0_combout ) # (\instMem|data~118_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~0_combout ),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(!\instMem|data~118_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux26~1 .extended_lut = "off";
defparam \alu2Mux|Mux26~1 .lut_mask = 64'h0C0F0C0FFCFFFCFF;
defparam \alu2Mux|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N27
cyclonev_lcell_comb \alu2Mux|Mux26~0 (
// Equation(s):
// \alu2Mux|Mux26~0_combout  = ( \regFile|Mux58~4_combout  & ( (!\controller|WideOr2~1_combout  & (((!\instMem|data~0_combout ) # (!\controller|WideOr3~5_combout )) # (\instMem|data~118_combout ))) ) ) # ( !\regFile|Mux58~4_combout  & ( 
// (!\controller|WideOr2~1_combout  & (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~118_combout )))) ) )

	.dataa(!\instMem|data~118_combout ),
	.datab(!\controller|WideOr2~1_combout ),
	.datac(!\instMem|data~0_combout ),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux26~0 .extended_lut = "off";
defparam \alu2Mux|Mux26~0 .lut_mask = 64'h00C400C4CCC4CCC4;
defparam \alu2Mux|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N30
cyclonev_lcell_comb \procAlu|Mux26~0 (
// Equation(s):
// \procAlu|Mux26~0_combout  = ( \alu2Mux|Mux26~0_combout  & ( \regFile|Mux26~4_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr6~11_combout  & ((!\controller|WideOr4~2_combout ))) # (\controller|WideOr6~11_combout  & 
// (!\controller|WideOr7~2_combout  & \controller|WideOr4~2_combout )))) ) ) ) # ( !\alu2Mux|Mux26~0_combout  & ( \regFile|Mux26~4_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  $ 
// (!\controller|WideOr4~2_combout ))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & !\controller|WideOr4~2_combout )))) ) ) ) # ( \alu2Mux|Mux26~0_combout  & ( !\regFile|Mux26~4_combout  & ( (\controller|WideOr5~5_combout  & 
// ((!\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  $ (!\controller|WideOr4~2_combout ))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & !\controller|WideOr4~2_combout )))) ) ) ) # ( !\alu2Mux|Mux26~0_combout  & 
// ( !\regFile|Mux26~4_combout  & ( (\controller|WideOr5~5_combout  & (\controller|WideOr4~2_combout  & ((!\controller|WideOr7~2_combout ) # (!\controller|WideOr6~11_combout )))) ) ) )

	.dataa(!\controller|WideOr7~2_combout ),
	.datab(!\controller|WideOr6~11_combout ),
	.datac(!\controller|WideOr5~5_combout ),
	.datad(!\controller|WideOr4~2_combout ),
	.datae(!\alu2Mux|Mux26~0_combout ),
	.dataf(!\regFile|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux26~0 .extended_lut = "off";
defparam \procAlu|Mux26~0 .lut_mask = 64'h000E060806080C02;
defparam \procAlu|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N24
cyclonev_lcell_comb \procAlu|Mux26~1 (
// Equation(s):
// \procAlu|Mux26~1_combout  = ( \procAlu|Mux26~0_combout  ) # ( !\procAlu|Mux26~0_combout  & ( (\procAlu|Mux24~0_combout  & \procAlu|Add0~33_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(!\procAlu|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\procAlu|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux26~1 .extended_lut = "off";
defparam \procAlu|Mux26~1 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \procAlu|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N9
cyclonev_lcell_comb \alu2Mux|Mux18~1 (
// Equation(s):
// \alu2Mux|Mux18~1_combout  = ( \instMem|data~142_combout  & ( \regFile|Mux50~4_combout  & ( (!\controller|WideOr3~5_combout ) # (\instMem|data~0_combout ) ) ) ) # ( !\instMem|data~142_combout  & ( \regFile|Mux50~4_combout  & ( 
// !\controller|WideOr3~5_combout  ) ) ) # ( \instMem|data~142_combout  & ( !\regFile|Mux50~4_combout  & ( (\instMem|data~0_combout  & \controller|WideOr3~5_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~0_combout ),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(!\instMem|data~142_combout ),
	.dataf(!\regFile|Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux18~1 .extended_lut = "off";
defparam \alu2Mux|Mux18~1 .lut_mask = 64'h0000000FFF00FF0F;
defparam \alu2Mux|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N53
dffeas \regFile|R4|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N2
dffeas \regFile|R7|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N39
cyclonev_lcell_comb \regFile|Mux18~1 (
// Equation(s):
// \regFile|Mux18~1_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R7|dataOut [13] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R6|dataOut [13] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R5|dataOut [13] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R4|dataOut [13] ) ) )

	.dataa(!\regFile|R6|dataOut [13]),
	.datab(!\regFile|R4|dataOut [13]),
	.datac(!\regFile|R5|dataOut [13]),
	.datad(!\regFile|R7|dataOut [13]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux18~1 .extended_lut = "off";
defparam \regFile|Mux18~1 .lut_mask = 64'h33330F0F555500FF;
defparam \regFile|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N44
dffeas \regFile|R11|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N44
dffeas \regFile|R9|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N42
cyclonev_lcell_comb \regFile|R8|dataOut[13]~feeder (
// Equation(s):
// \regFile|R8|dataOut[13]~feeder_combout  = ( \dstRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R8|dataOut[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R8|dataOut[13]~feeder .extended_lut = "off";
defparam \regFile|R8|dataOut[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R8|dataOut[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N44
dffeas \regFile|R8|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R8|dataOut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N21
cyclonev_lcell_comb \regFile|Mux18~2 (
// Equation(s):
// \regFile|Mux18~2_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R11|dataOut [13] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R10|dataOut [13] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R9|dataOut [13] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R8|dataOut [13] ) ) )

	.dataa(!\regFile|R10|dataOut [13]),
	.datab(!\regFile|R11|dataOut [13]),
	.datac(!\regFile|R9|dataOut [13]),
	.datad(!\regFile|R8|dataOut [13]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux18~2 .extended_lut = "off";
defparam \regFile|Mux18~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \regFile|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N54
cyclonev_lcell_comb \regFile|R13|dataOut[13]~feeder (
// Equation(s):
// \regFile|R13|dataOut[13]~feeder_combout  = ( \dstRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R13|dataOut[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R13|dataOut[13]~feeder .extended_lut = "off";
defparam \regFile|R13|dataOut[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R13|dataOut[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N56
dffeas \regFile|R13|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R13|dataOut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N38
dffeas \regFile|R14|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N50
dffeas \regFile|R15|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N51
cyclonev_lcell_comb \regFile|Mux18~3 (
// Equation(s):
// \regFile|Mux18~3_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R15|dataOut [13] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R14|dataOut [13] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R13|dataOut [13] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R12|dataOut [13] ) ) )

	.dataa(!\regFile|R12|dataOut [13]),
	.datab(!\regFile|R13|dataOut [13]),
	.datac(!\regFile|R14|dataOut [13]),
	.datad(!\regFile|R15|dataOut [13]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux18~3 .extended_lut = "off";
defparam \regFile|Mux18~3 .lut_mask = 64'h555533330F0F00FF;
defparam \regFile|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N27
cyclonev_lcell_comb \regFile|Mux18~4 (
// Equation(s):
// \regFile|Mux18~4_combout  = ( \regFile|Mux18~2_combout  & ( \regFile|Mux18~3_combout  & ( ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux18~0_combout )) # (\rs1Mux|out[2]~2_combout  & ((\regFile|Mux18~1_combout )))) # (\rs1Mux|out[3]~3_combout ) ) ) ) # ( 
// !\regFile|Mux18~2_combout  & ( \regFile|Mux18~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & (\regFile|Mux18~0_combout  & ((!\rs1Mux|out[3]~3_combout )))) # (\rs1Mux|out[2]~2_combout  & (((\rs1Mux|out[3]~3_combout ) # (\regFile|Mux18~1_combout )))) ) ) ) # 
// ( \regFile|Mux18~2_combout  & ( !\regFile|Mux18~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((\rs1Mux|out[3]~3_combout )) # (\regFile|Mux18~0_combout ))) # (\rs1Mux|out[2]~2_combout  & (((\regFile|Mux18~1_combout  & !\rs1Mux|out[3]~3_combout )))) ) ) ) 
// # ( !\regFile|Mux18~2_combout  & ( !\regFile|Mux18~3_combout  & ( (!\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux18~0_combout )) # (\rs1Mux|out[2]~2_combout  & ((\regFile|Mux18~1_combout ))))) ) ) )

	.dataa(!\regFile|Mux18~0_combout ),
	.datab(!\rs1Mux|out[2]~2_combout ),
	.datac(!\regFile|Mux18~1_combout ),
	.datad(!\rs1Mux|out[3]~3_combout ),
	.datae(!\regFile|Mux18~2_combout ),
	.dataf(!\regFile|Mux18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux18~4 .extended_lut = "off";
defparam \regFile|Mux18~4 .lut_mask = 64'h470047CC473347FF;
defparam \regFile|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N12
cyclonev_lcell_comb \procAlu|Add0~49 (
// Equation(s):
// \procAlu|Add0~49_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux18~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux18~4_combout  ) + ( \procAlu|Add0~54  ))
// \procAlu|Add0~50  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux18~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux18~4_combout  ) + ( \procAlu|Add0~54  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux18~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux18~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~49_sumout ),
	.cout(\procAlu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~49 .extended_lut = "off";
defparam \procAlu|Add0~49 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N15
cyclonev_lcell_comb \brBaseMux|out[13]~11 (
// Equation(s):
// \brBaseMux|out[13]~11_combout  = ( \pcIncrementer|Add0~45_sumout  & ( \controller|Decoder0~4_combout  & ( \regFile|Mux18~4_combout  ) ) ) # ( !\pcIncrementer|Add0~45_sumout  & ( \controller|Decoder0~4_combout  & ( \regFile|Mux18~4_combout  ) ) ) # ( 
// \pcIncrementer|Add0~45_sumout  & ( !\controller|Decoder0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regFile|Mux18~4_combout ),
	.datad(gnd),
	.datae(!\pcIncrementer|Add0~45_sumout ),
	.dataf(!\controller|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[13]~11 .extended_lut = "off";
defparam \brBaseMux|out[13]~11 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \brBaseMux|out[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N30
cyclonev_lcell_comb \pcIncrementer|Add0~1 (
// Equation(s):
// \pcIncrementer|Add0~1_sumout  = SUM(( \pc|dataOut [12] ) + ( GND ) + ( \pcIncrementer|Add0~10  ))
// \pcIncrementer|Add0~2  = CARRY(( \pc|dataOut [12] ) + ( GND ) + ( \pcIncrementer|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~1_sumout ),
	.cout(\pcIncrementer|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~1 .extended_lut = "off";
defparam \pcIncrementer|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N33
cyclonev_lcell_comb \brBaseMux|out[12]~0 (
// Equation(s):
// \brBaseMux|out[12]~0_combout  = ( \pcIncrementer|Add0~1_sumout  & ( (!\controller|Decoder0~4_combout ) # (\regFile|Mux19~4_combout ) ) ) # ( !\pcIncrementer|Add0~1_sumout  & ( (\regFile|Mux19~4_combout  & \controller|Decoder0~4_combout ) ) )

	.dataa(!\regFile|Mux19~4_combout ),
	.datab(gnd),
	.datac(!\controller|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcIncrementer|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[12]~0 .extended_lut = "off";
defparam \brBaseMux|out[12]~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \brBaseMux|out[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N0
cyclonev_lcell_comb \brBaseMux|out[7]~10 (
// Equation(s):
// \brBaseMux|out[7]~10_combout  = ( \controller|Decoder0~4_combout  & ( \regFile|Mux24~4_combout  ) ) # ( !\controller|Decoder0~4_combout  & ( \regFile|Mux24~4_combout  & ( \pcIncrementer|Add0~41_sumout  ) ) ) # ( !\controller|Decoder0~4_combout  & ( 
// !\regFile|Mux24~4_combout  & ( \pcIncrementer|Add0~41_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcIncrementer|Add0~41_sumout ),
	.datad(gnd),
	.datae(!\controller|Decoder0~4_combout ),
	.dataf(!\regFile|Mux24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[7]~10 .extended_lut = "off";
defparam \brBaseMux|out[7]~10 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \brBaseMux|out[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N0
cyclonev_lcell_comb \brBaseMux|out[6]~9 (
// Equation(s):
// \brBaseMux|out[6]~9_combout  = ( \controller|Decoder0~4_combout  & ( \regFile|Mux25~4_combout  ) ) # ( !\controller|Decoder0~4_combout  & ( \regFile|Mux25~4_combout  & ( \pcIncrementer|Add0~37_sumout  ) ) ) # ( !\controller|Decoder0~4_combout  & ( 
// !\regFile|Mux25~4_combout  & ( \pcIncrementer|Add0~37_sumout  ) ) )

	.dataa(gnd),
	.datab(!\pcIncrementer|Add0~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|Decoder0~4_combout ),
	.dataf(!\regFile|Mux25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[6]~9 .extended_lut = "off";
defparam \brBaseMux|out[6]~9 .lut_mask = 64'h333300003333FFFF;
defparam \brBaseMux|out[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N0
cyclonev_lcell_comb \pcIncrementer|Add0~21 (
// Equation(s):
// \pcIncrementer|Add0~21_sumout  = SUM(( \pc|dataOut [2] ) + ( VCC ) + ( !VCC ))
// \pcIncrementer|Add0~22  = CARRY(( \pc|dataOut [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~21_sumout ),
	.cout(\pcIncrementer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~21 .extended_lut = "off";
defparam \pcIncrementer|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \pcIncrementer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N18
cyclonev_lcell_comb \brBaseMux|out[2]~5 (
// Equation(s):
// \brBaseMux|out[2]~5_combout  = ( \controller|Decoder0~4_combout  & ( \regFile|Mux29~4_combout  ) ) # ( !\controller|Decoder0~4_combout  & ( \regFile|Mux29~4_combout  & ( \pcIncrementer|Add0~21_sumout  ) ) ) # ( !\controller|Decoder0~4_combout  & ( 
// !\regFile|Mux29~4_combout  & ( \pcIncrementer|Add0~21_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcIncrementer|Add0~21_sumout ),
	.datad(gnd),
	.datae(!\controller|Decoder0~4_combout ),
	.dataf(!\regFile|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[2]~5 .extended_lut = "off";
defparam \brBaseMux|out[2]~5 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \brBaseMux|out[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N48
cyclonev_lcell_comb \pc|dataOut~3 (
// Equation(s):
// \pc|dataOut~3_combout  = ( \regFile|Mux30~4_combout  & ( (\FPGA_RESET_N~input_o  & ((\pc|dataOut [1]) # (\controller|Decoder0~4_combout ))) ) ) # ( !\regFile|Mux30~4_combout  & ( (\FPGA_RESET_N~input_o  & (!\controller|Decoder0~4_combout  & \pc|dataOut 
// [1])) ) )

	.dataa(gnd),
	.datab(!\FPGA_RESET_N~input_o ),
	.datac(!\controller|Decoder0~4_combout ),
	.datad(!\pc|dataOut [1]),
	.datae(gnd),
	.dataf(!\regFile|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut~3 .extended_lut = "off";
defparam \pc|dataOut~3 .lut_mask = 64'h0030003003330333;
defparam \pc|dataOut~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N30
cyclonev_lcell_comb \controller|WideOr9~1 (
// Equation(s):
// \controller|WideOr9~1_combout  = ( \instMem|data~30_combout  & ( !\instMem|data~38_combout  $ (!\instMem|data~40_combout  $ (\instMem|data~37_combout )) ) )

	.dataa(!\instMem|data~38_combout ),
	.datab(!\instMem|data~40_combout ),
	.datac(!\instMem|data~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr9~1 .extended_lut = "off";
defparam \controller|WideOr9~1 .lut_mask = 64'h0000000069696969;
defparam \controller|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N36
cyclonev_lcell_comb \controller|WideOr9~2 (
// Equation(s):
// \controller|WideOr9~2_combout  = ( \instMem|data~35_combout  & ( \controller|WideOr9~1_combout  & ( (\controller|WideOr9~0_combout  & (!\instMem|data~75_combout  & !\instMem|data~27_combout )) ) ) ) # ( !\instMem|data~35_combout  & ( 
// \controller|WideOr9~1_combout  & ( (\instMem|data~39_combout  & \instMem|data~27_combout ) ) ) ) # ( \instMem|data~35_combout  & ( !\controller|WideOr9~1_combout  & ( (\controller|WideOr9~0_combout  & (!\instMem|data~75_combout  & 
// !\instMem|data~27_combout )) ) ) )

	.dataa(!\controller|WideOr9~0_combout ),
	.datab(!\instMem|data~39_combout ),
	.datac(!\instMem|data~75_combout ),
	.datad(!\instMem|data~27_combout ),
	.datae(!\instMem|data~35_combout ),
	.dataf(!\controller|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr9~2 .extended_lut = "off";
defparam \controller|WideOr9~2 .lut_mask = 64'h0000500000335000;
defparam \controller|WideOr9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N50
dffeas \regFile|R14|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \regFile|R12|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N51
cyclonev_lcell_comb \regFile|R13|dataOut[23]~feeder (
// Equation(s):
// \regFile|R13|dataOut[23]~feeder_combout  = ( \dstRegMux|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R13|dataOut[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R13|dataOut[23]~feeder .extended_lut = "off";
defparam \regFile|R13|dataOut[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R13|dataOut[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N53
dffeas \regFile|R13|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R13|dataOut[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N57
cyclonev_lcell_comb \regFile|Mux40~3 (
// Equation(s):
// \regFile|Mux40~3_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R14|dataOut [23] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R12|dataOut [23] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R15|dataOut [23] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R13|dataOut [23] ) ) )

	.dataa(!\regFile|R15|dataOut [23]),
	.datab(!\regFile|R14|dataOut [23]),
	.datac(!\regFile|R12|dataOut [23]),
	.datad(!\regFile|R13|dataOut [23]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux40~3 .extended_lut = "off";
defparam \regFile|Mux40~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N47
dffeas \regFile|R8|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N50
dffeas \regFile|R10|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N32
dffeas \regFile|R9|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N9
cyclonev_lcell_comb \regFile|Mux40~2 (
// Equation(s):
// \regFile|Mux40~2_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R10|dataOut [23] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R8|dataOut [23] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R11|dataOut [23] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R9|dataOut [23] ) ) )

	.dataa(!\regFile|R11|dataOut [23]),
	.datab(!\regFile|R8|dataOut [23]),
	.datac(!\regFile|R10|dataOut [23]),
	.datad(!\regFile|R9|dataOut [23]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux40~2 .extended_lut = "off";
defparam \regFile|Mux40~2 .lut_mask = 64'h00FF555533330F0F;
defparam \regFile|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N59
dffeas \regFile|R4|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N42
cyclonev_lcell_comb \regFile|R5|dataOut[23]~feeder (
// Equation(s):
// \regFile|R5|dataOut[23]~feeder_combout  = ( \dstRegMux|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[23]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N44
dffeas \regFile|R5|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N27
cyclonev_lcell_comb \regFile|Mux40~1 (
// Equation(s):
// \regFile|Mux40~1_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R6|dataOut [23] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R4|dataOut [23] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R7|dataOut [23] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R5|dataOut [23] ) ) )

	.dataa(!\regFile|R6|dataOut [23]),
	.datab(!\regFile|R4|dataOut [23]),
	.datac(!\regFile|R5|dataOut [23]),
	.datad(!\regFile|R7|dataOut [23]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux40~1 .extended_lut = "off";
defparam \regFile|Mux40~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \regFile|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N38
dffeas \regFile|R2|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \regFile|R0|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N8
dffeas \regFile|R1|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N18
cyclonev_lcell_comb \regFile|Mux40~0 (
// Equation(s):
// \regFile|Mux40~0_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R2|dataOut [23] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R0|dataOut [23] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R3|dataOut [23] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R1|dataOut [23] ) ) )

	.dataa(!\regFile|R3|dataOut [23]),
	.datab(!\regFile|R2|dataOut [23]),
	.datac(!\regFile|R0|dataOut [23]),
	.datad(!\regFile|R1|dataOut [23]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux40~0 .extended_lut = "off";
defparam \regFile|Mux40~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N12
cyclonev_lcell_comb \regFile|Mux40~4 (
// Equation(s):
// \regFile|Mux40~4_combout  = ( \regFile|Mux40~1_combout  & ( \regFile|Mux40~0_combout  & ( ((!\rs2Mux|Mux1~1_combout  & (\regFile|Mux40~3_combout )) # (\rs2Mux|Mux1~1_combout  & ((\regFile|Mux40~2_combout )))) # (\rs2Mux|Mux0~1_combout ) ) ) ) # ( 
// !\regFile|Mux40~1_combout  & ( \regFile|Mux40~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|Mux40~3_combout  & (!\rs2Mux|Mux0~1_combout ))) # (\rs2Mux|Mux1~1_combout  & (((\regFile|Mux40~2_combout ) # (\rs2Mux|Mux0~1_combout )))) ) ) ) # ( 
// \regFile|Mux40~1_combout  & ( !\regFile|Mux40~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((\rs2Mux|Mux0~1_combout )) # (\regFile|Mux40~3_combout ))) # (\rs2Mux|Mux1~1_combout  & (((!\rs2Mux|Mux0~1_combout  & \regFile|Mux40~2_combout )))) ) ) ) # ( 
// !\regFile|Mux40~1_combout  & ( !\regFile|Mux40~0_combout  & ( (!\rs2Mux|Mux0~1_combout  & ((!\rs2Mux|Mux1~1_combout  & (\regFile|Mux40~3_combout )) # (\rs2Mux|Mux1~1_combout  & ((\regFile|Mux40~2_combout ))))) ) ) )

	.dataa(!\rs2Mux|Mux1~1_combout ),
	.datab(!\regFile|Mux40~3_combout ),
	.datac(!\rs2Mux|Mux0~1_combout ),
	.datad(!\regFile|Mux40~2_combout ),
	.datae(!\regFile|Mux40~1_combout ),
	.dataf(!\regFile|Mux40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux40~4 .extended_lut = "off";
defparam \regFile|Mux40~4 .lut_mask = 64'h20702A7A25752F7F;
defparam \regFile|Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \regFile|R4|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N36
cyclonev_lcell_comb \regFile|R6|dataOut[25]~feeder (
// Equation(s):
// \regFile|R6|dataOut[25]~feeder_combout  = ( \dstRegMux|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[25]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N38
dffeas \regFile|R6|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N39
cyclonev_lcell_comb \regFile|Mux6~1 (
// Equation(s):
// \regFile|Mux6~1_combout  = ( \regFile|R6|dataOut [25] & ( \rs1Mux|out[1]~1_combout  & ( (!\rs1Mux|out[0]~0_combout ) # (\regFile|R7|dataOut [25]) ) ) ) # ( !\regFile|R6|dataOut [25] & ( \rs1Mux|out[1]~1_combout  & ( (\regFile|R7|dataOut [25] & 
// \rs1Mux|out[0]~0_combout ) ) ) ) # ( \regFile|R6|dataOut [25] & ( !\rs1Mux|out[1]~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & ((\regFile|R4|dataOut [25]))) # (\rs1Mux|out[0]~0_combout  & (\regFile|R5|dataOut [25])) ) ) ) # ( !\regFile|R6|dataOut [25] & ( 
// !\rs1Mux|out[1]~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & ((\regFile|R4|dataOut [25]))) # (\rs1Mux|out[0]~0_combout  & (\regFile|R5|dataOut [25])) ) ) )

	.dataa(!\regFile|R5|dataOut [25]),
	.datab(!\regFile|R7|dataOut [25]),
	.datac(!\rs1Mux|out[0]~0_combout ),
	.datad(!\regFile|R4|dataOut [25]),
	.datae(!\regFile|R6|dataOut [25]),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux6~1 .extended_lut = "off";
defparam \regFile|Mux6~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \regFile|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N24
cyclonev_lcell_comb \regFile|R9|dataOut[25]~feeder (
// Equation(s):
// \regFile|R9|dataOut[25]~feeder_combout  = ( \dstRegMux|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R9|dataOut[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R9|dataOut[25]~feeder .extended_lut = "off";
defparam \regFile|R9|dataOut[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R9|dataOut[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N26
dffeas \regFile|R9|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R9|dataOut[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \regFile|R11|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N24
cyclonev_lcell_comb \regFile|R10|dataOut[25]~feeder (
// Equation(s):
// \regFile|R10|dataOut[25]~feeder_combout  = ( \dstRegMux|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R10|dataOut[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R10|dataOut[25]~feeder .extended_lut = "off";
defparam \regFile|R10|dataOut[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R10|dataOut[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N26
dffeas \regFile|R10|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R10|dataOut[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \regFile|Mux6~2 (
// Equation(s):
// \regFile|Mux6~2_combout  = ( \regFile|R10|dataOut [25] & ( \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (\regFile|R9|dataOut [25])) # (\rs1Mux|out[1]~1_combout  & ((\regFile|R11|dataOut [25]))) ) ) ) # ( !\regFile|R10|dataOut [25] & ( 
// \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (\regFile|R9|dataOut [25])) # (\rs1Mux|out[1]~1_combout  & ((\regFile|R11|dataOut [25]))) ) ) ) # ( \regFile|R10|dataOut [25] & ( !\rs1Mux|out[0]~0_combout  & ( (\rs1Mux|out[1]~1_combout ) # 
// (\regFile|R8|dataOut [25]) ) ) ) # ( !\regFile|R10|dataOut [25] & ( !\rs1Mux|out[0]~0_combout  & ( (\regFile|R8|dataOut [25] & !\rs1Mux|out[1]~1_combout ) ) ) )

	.dataa(!\regFile|R8|dataOut [25]),
	.datab(!\regFile|R9|dataOut [25]),
	.datac(!\rs1Mux|out[1]~1_combout ),
	.datad(!\regFile|R11|dataOut [25]),
	.datae(!\regFile|R10|dataOut [25]),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux6~2 .extended_lut = "off";
defparam \regFile|Mux6~2 .lut_mask = 64'h50505F5F303F303F;
defparam \regFile|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N27
cyclonev_lcell_comb \regFile|R1|dataOut[25]~feeder (
// Equation(s):
// \regFile|R1|dataOut[25]~feeder_combout  = ( \dstRegMux|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[25]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \regFile|R1|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N50
dffeas \regFile|R2|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N32
dffeas \regFile|R0|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N42
cyclonev_lcell_comb \regFile|Mux6~0 (
// Equation(s):
// \regFile|Mux6~0_combout  = ( \regFile|R0|dataOut [25] & ( \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((\regFile|R1|dataOut [25]))) # (\rs1Mux|out[1]~1_combout  & (\regFile|R3|dataOut [25])) ) ) ) # ( !\regFile|R0|dataOut [25] & ( 
// \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((\regFile|R1|dataOut [25]))) # (\rs1Mux|out[1]~1_combout  & (\regFile|R3|dataOut [25])) ) ) ) # ( \regFile|R0|dataOut [25] & ( !\rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout ) # 
// (\regFile|R2|dataOut [25]) ) ) ) # ( !\regFile|R0|dataOut [25] & ( !\rs1Mux|out[0]~0_combout  & ( (\rs1Mux|out[1]~1_combout  & \regFile|R2|dataOut [25]) ) ) )

	.dataa(!\regFile|R3|dataOut [25]),
	.datab(!\rs1Mux|out[1]~1_combout ),
	.datac(!\regFile|R1|dataOut [25]),
	.datad(!\regFile|R2|dataOut [25]),
	.datae(!\regFile|R0|dataOut [25]),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux6~0 .extended_lut = "off";
defparam \regFile|Mux6~0 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \regFile|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N56
dffeas \regFile|R13|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N44
dffeas \regFile|R15|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N21
cyclonev_lcell_comb \regFile|R14|dataOut[25]~feeder (
// Equation(s):
// \regFile|R14|dataOut[25]~feeder_combout  = ( \dstRegMux|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R14|dataOut[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R14|dataOut[25]~feeder .extended_lut = "off";
defparam \regFile|R14|dataOut[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R14|dataOut[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \regFile|R14|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R14|dataOut[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N54
cyclonev_lcell_comb \regFile|Mux6~3 (
// Equation(s):
// \regFile|Mux6~3_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R15|dataOut [25] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R14|dataOut [25] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R13|dataOut [25] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R12|dataOut [25] ) ) )

	.dataa(!\regFile|R12|dataOut [25]),
	.datab(!\regFile|R13|dataOut [25]),
	.datac(!\regFile|R15|dataOut [25]),
	.datad(!\regFile|R14|dataOut [25]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux6~3 .extended_lut = "off";
defparam \regFile|Mux6~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \regFile|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N3
cyclonev_lcell_comb \regFile|Mux6~4 (
// Equation(s):
// \regFile|Mux6~4_combout  = ( \regFile|Mux6~0_combout  & ( \regFile|Mux6~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((!\rs1Mux|out[3]~3_combout ) # (\regFile|Mux6~2_combout )))) # (\rs1Mux|out[2]~2_combout  & (((\rs1Mux|out[3]~3_combout )) # 
// (\regFile|Mux6~1_combout ))) ) ) ) # ( !\regFile|Mux6~0_combout  & ( \regFile|Mux6~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((\regFile|Mux6~2_combout  & \rs1Mux|out[3]~3_combout )))) # (\rs1Mux|out[2]~2_combout  & (((\rs1Mux|out[3]~3_combout )) # 
// (\regFile|Mux6~1_combout ))) ) ) ) # ( \regFile|Mux6~0_combout  & ( !\regFile|Mux6~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((!\rs1Mux|out[3]~3_combout ) # (\regFile|Mux6~2_combout )))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux6~1_combout  & 
// ((!\rs1Mux|out[3]~3_combout )))) ) ) ) # ( !\regFile|Mux6~0_combout  & ( !\regFile|Mux6~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((\regFile|Mux6~2_combout  & \rs1Mux|out[3]~3_combout )))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux6~1_combout  & 
// ((!\rs1Mux|out[3]~3_combout )))) ) ) )

	.dataa(!\rs1Mux|out[2]~2_combout ),
	.datab(!\regFile|Mux6~1_combout ),
	.datac(!\regFile|Mux6~2_combout ),
	.datad(!\rs1Mux|out[3]~3_combout ),
	.datae(!\regFile|Mux6~0_combout ),
	.dataf(!\regFile|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux6~4 .extended_lut = "off";
defparam \regFile|Mux6~4 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \regFile|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N45
cyclonev_lcell_comb \alu2Mux|Mux6~0 (
// Equation(s):
// \alu2Mux|Mux6~0_combout  = ( \instMem|data~0_combout  & ( \regFile|Mux38~4_combout  & ( (!\controller|WideOr3~5_combout ) # (\instMem|data~69_combout ) ) ) ) # ( !\instMem|data~0_combout  & ( \regFile|Mux38~4_combout  ) ) # ( \instMem|data~0_combout  & ( 
// !\regFile|Mux38~4_combout  & ( (\instMem|data~69_combout  & \controller|WideOr3~5_combout ) ) ) ) # ( !\instMem|data~0_combout  & ( !\regFile|Mux38~4_combout  & ( \controller|WideOr3~5_combout  ) ) )

	.dataa(!\instMem|data~69_combout ),
	.datab(gnd),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(gnd),
	.datae(!\instMem|data~0_combout ),
	.dataf(!\regFile|Mux38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux6~0 .extended_lut = "off";
defparam \alu2Mux|Mux6~0 .lut_mask = 64'h0F0F0505FFFFF5F5;
defparam \alu2Mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N45
cyclonev_lcell_comb \alu2Mux|Mux7~0 (
// Equation(s):
// \alu2Mux|Mux7~0_combout  = ( \regFile|Mux39~4_combout  & ( ((!\controller|WideOr3~5_combout ) # (!\instMem|data~0_combout )) # (\instMem|data~69_combout ) ) ) # ( !\regFile|Mux39~4_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout 
// ) # (\instMem|data~69_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~69_combout ),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(!\instMem|data~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux7~0 .extended_lut = "off";
defparam \alu2Mux|Mux7~0 .lut_mask = 64'h0F030F03FFF3FFF3;
defparam \alu2Mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N20
dffeas \regFile|R3|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N51
cyclonev_lcell_comb \regFile|R15|dataOut[24]~feeder (
// Equation(s):
// \regFile|R15|dataOut[24]~feeder_combout  = ( \dstRegMux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[24]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N53
dffeas \regFile|R15|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \regFile|R11|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N39
cyclonev_lcell_comb \regFile|Mux7~3 (
// Equation(s):
// \regFile|Mux7~3_combout  = ( \regFile|R11|dataOut [24] & ( \rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout ) # (\regFile|R15|dataOut [24]) ) ) ) # ( !\regFile|R11|dataOut [24] & ( \rs1Mux|out[3]~3_combout  & ( (\regFile|R15|dataOut [24] & 
// \rs1Mux|out[2]~2_combout ) ) ) ) # ( \regFile|R11|dataOut [24] & ( !\rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & ((\regFile|R3|dataOut [24]))) # (\rs1Mux|out[2]~2_combout  & (\regFile|R7|dataOut [24])) ) ) ) # ( !\regFile|R11|dataOut [24] & 
// ( !\rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & ((\regFile|R3|dataOut [24]))) # (\rs1Mux|out[2]~2_combout  & (\regFile|R7|dataOut [24])) ) ) )

	.dataa(!\regFile|R7|dataOut [24]),
	.datab(!\regFile|R3|dataOut [24]),
	.datac(!\regFile|R15|dataOut [24]),
	.datad(!\rs1Mux|out[2]~2_combout ),
	.datae(!\regFile|R11|dataOut [24]),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux7~3 .extended_lut = "off";
defparam \regFile|Mux7~3 .lut_mask = 64'h33553355000FFF0F;
defparam \regFile|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N49
dffeas \regFile|R8|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N14
dffeas \regFile|R0|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N54
cyclonev_lcell_comb \regFile|R4|dataOut[24]~feeder (
// Equation(s):
// \regFile|R4|dataOut[24]~feeder_combout  = ( \dstRegMux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R4|dataOut[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R4|dataOut[24]~feeder .extended_lut = "off";
defparam \regFile|R4|dataOut[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R4|dataOut[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N56
dffeas \regFile|R4|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R4|dataOut[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N21
cyclonev_lcell_comb \regFile|Mux7~0 (
// Equation(s):
// \regFile|Mux7~0_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R12|dataOut [24] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R4|dataOut [24] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R8|dataOut [24] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R0|dataOut [24] ) ) )

	.dataa(!\regFile|R12|dataOut [24]),
	.datab(!\regFile|R8|dataOut [24]),
	.datac(!\regFile|R0|dataOut [24]),
	.datad(!\regFile|R4|dataOut [24]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux7~0 .extended_lut = "off";
defparam \regFile|Mux7~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \regFile|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N56
dffeas \regFile|R14|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N48
cyclonev_lcell_comb \regFile|R6|dataOut[24]~feeder (
// Equation(s):
// \regFile|R6|dataOut[24]~feeder_combout  = ( \dstRegMux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[24]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N50
dffeas \regFile|R6|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N47
dffeas \regFile|R2|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N6
cyclonev_lcell_comb \regFile|Mux7~2 (
// Equation(s):
// \regFile|Mux7~2_combout  = ( \regFile|R2|dataOut [24] & ( \rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & ((\regFile|R6|dataOut [24]))) # (\rs1Mux|out[3]~3_combout  & (\regFile|R14|dataOut [24])) ) ) ) # ( !\regFile|R2|dataOut [24] & ( 
// \rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & ((\regFile|R6|dataOut [24]))) # (\rs1Mux|out[3]~3_combout  & (\regFile|R14|dataOut [24])) ) ) ) # ( \regFile|R2|dataOut [24] & ( !\rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout ) # 
// (\regFile|R10|dataOut [24]) ) ) ) # ( !\regFile|R2|dataOut [24] & ( !\rs1Mux|out[2]~2_combout  & ( (\regFile|R10|dataOut [24] & \rs1Mux|out[3]~3_combout ) ) ) )

	.dataa(!\regFile|R10|dataOut [24]),
	.datab(!\regFile|R14|dataOut [24]),
	.datac(!\regFile|R6|dataOut [24]),
	.datad(!\rs1Mux|out[3]~3_combout ),
	.datae(!\regFile|R2|dataOut [24]),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux7~2 .extended_lut = "off";
defparam \regFile|Mux7~2 .lut_mask = 64'h0055FF550F330F33;
defparam \regFile|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N50
dffeas \regFile|R9|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N9
cyclonev_lcell_comb \regFile|R13|dataOut[24]~feeder (
// Equation(s):
// \regFile|R13|dataOut[24]~feeder_combout  = ( \dstRegMux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R13|dataOut[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R13|dataOut[24]~feeder .extended_lut = "off";
defparam \regFile|R13|dataOut[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R13|dataOut[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \regFile|R13|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R13|dataOut[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N18
cyclonev_lcell_comb \regFile|Mux7~1 (
// Equation(s):
// \regFile|Mux7~1_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R13|dataOut [24] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R5|dataOut [24] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R9|dataOut [24] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R1|dataOut [24] ) ) )

	.dataa(!\regFile|R5|dataOut [24]),
	.datab(!\regFile|R1|dataOut [24]),
	.datac(!\regFile|R9|dataOut [24]),
	.datad(!\regFile|R13|dataOut [24]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux7~1 .extended_lut = "off";
defparam \regFile|Mux7~1 .lut_mask = 64'h33330F0F555500FF;
defparam \regFile|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N42
cyclonev_lcell_comb \regFile|Mux7~4 (
// Equation(s):
// \regFile|Mux7~4_combout  = ( \rs1Mux|out[1]~1_combout  & ( \regFile|Mux7~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & ((\regFile|Mux7~2_combout ))) # (\rs1Mux|out[0]~0_combout  & (\regFile|Mux7~3_combout )) ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( 
// \regFile|Mux7~1_combout  & ( (\regFile|Mux7~0_combout ) # (\rs1Mux|out[0]~0_combout ) ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( !\regFile|Mux7~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & ((\regFile|Mux7~2_combout ))) # (\rs1Mux|out[0]~0_combout  & 
// (\regFile|Mux7~3_combout )) ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\regFile|Mux7~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & \regFile|Mux7~0_combout ) ) ) )

	.dataa(!\rs1Mux|out[0]~0_combout ),
	.datab(!\regFile|Mux7~3_combout ),
	.datac(!\regFile|Mux7~0_combout ),
	.datad(!\regFile|Mux7~2_combout ),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\regFile|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux7~4 .extended_lut = "off";
defparam \regFile|Mux7~4 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \regFile|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N39
cyclonev_lcell_comb \alu2Mux|Mux8~0 (
// Equation(s):
// \alu2Mux|Mux8~0_combout  = ( \instMem|data~0_combout  & ( \regFile|Mux40~4_combout  & ( (!\controller|WideOr3~5_combout ) # (\instMem|data~69_combout ) ) ) ) # ( !\instMem|data~0_combout  & ( \regFile|Mux40~4_combout  ) ) # ( \instMem|data~0_combout  & ( 
// !\regFile|Mux40~4_combout  & ( (\instMem|data~69_combout  & \controller|WideOr3~5_combout ) ) ) ) # ( !\instMem|data~0_combout  & ( !\regFile|Mux40~4_combout  & ( \controller|WideOr3~5_combout  ) ) )

	.dataa(!\instMem|data~69_combout ),
	.datab(gnd),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(gnd),
	.datae(!\instMem|data~0_combout ),
	.dataf(!\regFile|Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux8~0 .extended_lut = "off";
defparam \alu2Mux|Mux8~0 .lut_mask = 64'h0F0F0505FFFFF5F5;
defparam \alu2Mux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N27
cyclonev_lcell_comb \regFile|R10|dataOut[22]~feeder (
// Equation(s):
// \regFile|R10|dataOut[22]~feeder_combout  = ( \dstRegMux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R10|dataOut[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R10|dataOut[22]~feeder .extended_lut = "off";
defparam \regFile|R10|dataOut[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R10|dataOut[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \regFile|R10|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R10|dataOut[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N5
dffeas \regFile|R14|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N32
dffeas \regFile|R6|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N45
cyclonev_lcell_comb \regFile|Mux41~2 (
// Equation(s):
// \regFile|Mux41~2_combout  = ( \regFile|R6|dataOut [22] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout ) # (\regFile|R2|dataOut [22]) ) ) ) # ( !\regFile|R6|dataOut [22] & ( \rs2Mux|Mux0~1_combout  & ( (\regFile|R2|dataOut [22] & 
// \rs2Mux|Mux1~1_combout ) ) ) ) # ( \regFile|R6|dataOut [22] & ( !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R14|dataOut [22]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R10|dataOut [22])) ) ) ) # ( !\regFile|R6|dataOut [22] & ( 
// !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R14|dataOut [22]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R10|dataOut [22])) ) ) )

	.dataa(!\regFile|R2|dataOut [22]),
	.datab(!\regFile|R10|dataOut [22]),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|R14|dataOut [22]),
	.datae(!\regFile|R6|dataOut [22]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux41~2 .extended_lut = "off";
defparam \regFile|Mux41~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \regFile|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N12
cyclonev_lcell_comb \regFile|R5|dataOut[22]~feeder (
// Equation(s):
// \regFile|R5|dataOut[22]~feeder_combout  = ( \dstRegMux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[22]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N14
dffeas \regFile|R5|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N42
cyclonev_lcell_comb \regFile|R1|dataOut[22]~feeder (
// Equation(s):
// \regFile|R1|dataOut[22]~feeder_combout  = ( \dstRegMux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[22]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N44
dffeas \regFile|R1|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N33
cyclonev_lcell_comb \regFile|R13|dataOut[22]~feeder (
// Equation(s):
// \regFile|R13|dataOut[22]~feeder_combout  = ( \dstRegMux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R13|dataOut[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R13|dataOut[22]~feeder .extended_lut = "off";
defparam \regFile|R13|dataOut[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R13|dataOut[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N35
dffeas \regFile|R13|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R13|dataOut[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N18
cyclonev_lcell_comb \regFile|Mux41~1 (
// Equation(s):
// \regFile|Mux41~1_combout  = ( \rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R1|dataOut [22] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R9|dataOut [22] ) ) ) # ( \rs2Mux|Mux0~1_combout  & ( 
// !\rs2Mux|Mux1~1_combout  & ( \regFile|R5|dataOut [22] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( !\rs2Mux|Mux1~1_combout  & ( \regFile|R13|dataOut [22] ) ) )

	.dataa(!\regFile|R9|dataOut [22]),
	.datab(!\regFile|R5|dataOut [22]),
	.datac(!\regFile|R1|dataOut [22]),
	.datad(!\regFile|R13|dataOut [22]),
	.datae(!\rs2Mux|Mux0~1_combout ),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux41~1 .extended_lut = "off";
defparam \regFile|Mux41~1 .lut_mask = 64'h00FF333355550F0F;
defparam \regFile|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N42
cyclonev_lcell_comb \regFile|R3|dataOut[22]~feeder (
// Equation(s):
// \regFile|R3|dataOut[22]~feeder_combout  = ( \dstRegMux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[22]~feeder .extended_lut = "off";
defparam \regFile|R3|dataOut[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R3|dataOut[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N43
dffeas \regFile|R3|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R3|dataOut[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N38
dffeas \regFile|R11|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N20
dffeas \regFile|R7|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N54
cyclonev_lcell_comb \regFile|Mux41~3 (
// Equation(s):
// \regFile|Mux41~3_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R3|dataOut [22] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R7|dataOut [22] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R11|dataOut [22] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R15|dataOut [22] ) ) )

	.dataa(!\regFile|R15|dataOut [22]),
	.datab(!\regFile|R3|dataOut [22]),
	.datac(!\regFile|R11|dataOut [22]),
	.datad(!\regFile|R7|dataOut [22]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux41~3 .extended_lut = "off";
defparam \regFile|Mux41~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N24
cyclonev_lcell_comb \regFile|Mux41~4 (
// Equation(s):
// \regFile|Mux41~4_combout  = ( \regFile|Mux41~1_combout  & ( \regFile|Mux41~3_combout  & ( (!\rs2Mux|Mux3~1_combout ) # ((!\rs2Mux|Mux2~1_combout  & (\regFile|Mux41~0_combout )) # (\rs2Mux|Mux2~1_combout  & ((\regFile|Mux41~2_combout )))) ) ) ) # ( 
// !\regFile|Mux41~1_combout  & ( \regFile|Mux41~3_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((\rs2Mux|Mux2~1_combout )))) # (\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout  & (\regFile|Mux41~0_combout )) # (\rs2Mux|Mux2~1_combout  & 
// ((\regFile|Mux41~2_combout ))))) ) ) ) # ( \regFile|Mux41~1_combout  & ( !\regFile|Mux41~3_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout )))) # (\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout  & (\regFile|Mux41~0_combout )) # 
// (\rs2Mux|Mux2~1_combout  & ((\regFile|Mux41~2_combout ))))) ) ) ) # ( !\regFile|Mux41~1_combout  & ( !\regFile|Mux41~3_combout  & ( (\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout  & (\regFile|Mux41~0_combout )) # (\rs2Mux|Mux2~1_combout  & 
// ((\regFile|Mux41~2_combout ))))) ) ) )

	.dataa(!\regFile|Mux41~0_combout ),
	.datab(!\rs2Mux|Mux3~1_combout ),
	.datac(!\regFile|Mux41~2_combout ),
	.datad(!\rs2Mux|Mux2~1_combout ),
	.datae(!\regFile|Mux41~1_combout ),
	.dataf(!\regFile|Mux41~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux41~4 .extended_lut = "off";
defparam \regFile|Mux41~4 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \regFile|Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N6
cyclonev_lcell_comb \alu2Mux|Mux9~0 (
// Equation(s):
// \alu2Mux|Mux9~0_combout  = ( \controller|WideOr3~5_combout  & ( \regFile|Mux41~4_combout  & ( (!\instMem|data~0_combout ) # (\instMem|data~69_combout ) ) ) ) # ( !\controller|WideOr3~5_combout  & ( \regFile|Mux41~4_combout  ) ) # ( 
// \controller|WideOr3~5_combout  & ( !\regFile|Mux41~4_combout  & ( (!\instMem|data~0_combout ) # (\instMem|data~69_combout ) ) ) )

	.dataa(gnd),
	.datab(!\instMem|data~69_combout ),
	.datac(!\instMem|data~0_combout ),
	.datad(gnd),
	.datae(!\controller|WideOr3~5_combout ),
	.dataf(!\regFile|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux9~0 .extended_lut = "off";
defparam \alu2Mux|Mux9~0 .lut_mask = 64'h0000F3F3FFFFF3F3;
defparam \alu2Mux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N57
cyclonev_lcell_comb \alu2Mux|Mux11~0 (
// Equation(s):
// \alu2Mux|Mux11~0_combout  = ( \regFile|Mux43~4_combout  & ( ((!\controller|WideOr3~5_combout ) # (!\instMem|data~0_combout )) # (\instMem|data~69_combout ) ) ) # ( !\regFile|Mux43~4_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout 
// ) # (\instMem|data~69_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~69_combout ),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(!\instMem|data~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux11~0 .extended_lut = "off";
defparam \alu2Mux|Mux11~0 .lut_mask = 64'h0F030F03FFF3FFF3;
defparam \alu2Mux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \regFile|R8|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N2
dffeas \regFile|R12|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N48
cyclonev_lcell_comb \regFile|Mux11~0 (
// Equation(s):
// \regFile|Mux11~0_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R12|dataOut [20] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R4|dataOut [20] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R8|dataOut [20] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R0|dataOut [20] ) ) )

	.dataa(!\regFile|R0|dataOut [20]),
	.datab(!\regFile|R8|dataOut [20]),
	.datac(!\regFile|R12|dataOut [20]),
	.datad(!\regFile|R4|dataOut [20]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux11~0 .extended_lut = "off";
defparam \regFile|Mux11~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \regFile|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N26
dffeas \regFile|R15|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N56
dffeas \regFile|R3|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N0
cyclonev_lcell_comb \regFile|R11|dataOut[20]~feeder (
// Equation(s):
// \regFile|R11|dataOut[20]~feeder_combout  = ( \dstRegMux|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R11|dataOut[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R11|dataOut[20]~feeder .extended_lut = "off";
defparam \regFile|R11|dataOut[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R11|dataOut[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N2
dffeas \regFile|R11|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R11|dataOut[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N21
cyclonev_lcell_comb \regFile|Mux11~3 (
// Equation(s):
// \regFile|Mux11~3_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R15|dataOut [20] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R7|dataOut [20] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R11|dataOut [20] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R3|dataOut [20] ) ) )

	.dataa(!\regFile|R7|dataOut [20]),
	.datab(!\regFile|R15|dataOut [20]),
	.datac(!\regFile|R3|dataOut [20]),
	.datad(!\regFile|R11|dataOut [20]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux11~3 .extended_lut = "off";
defparam \regFile|Mux11~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N42
cyclonev_lcell_comb \regFile|R6|dataOut[20]~feeder (
// Equation(s):
// \regFile|R6|dataOut[20]~feeder_combout  = ( \dstRegMux|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[20]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N44
dffeas \regFile|R6|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N54
cyclonev_lcell_comb \regFile|R14|dataOut[20]~feeder (
// Equation(s):
// \regFile|R14|dataOut[20]~feeder_combout  = ( \dstRegMux|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R14|dataOut[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R14|dataOut[20]~feeder .extended_lut = "off";
defparam \regFile|R14|dataOut[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R14|dataOut[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N56
dffeas \regFile|R14|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R14|dataOut[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N36
cyclonev_lcell_comb \regFile|R10|dataOut[20]~feeder (
// Equation(s):
// \regFile|R10|dataOut[20]~feeder_combout  = ( \dstRegMux|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R10|dataOut[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R10|dataOut[20]~feeder .extended_lut = "off";
defparam \regFile|R10|dataOut[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R10|dataOut[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N38
dffeas \regFile|R10|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R10|dataOut[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N27
cyclonev_lcell_comb \regFile|Mux11~2 (
// Equation(s):
// \regFile|Mux11~2_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R14|dataOut [20] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R6|dataOut [20] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R10|dataOut [20] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R2|dataOut [20] ) ) )

	.dataa(!\regFile|R2|dataOut [20]),
	.datab(!\regFile|R6|dataOut [20]),
	.datac(!\regFile|R14|dataOut [20]),
	.datad(!\regFile|R10|dataOut [20]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux11~2 .extended_lut = "off";
defparam \regFile|Mux11~2 .lut_mask = 64'h555500FF33330F0F;
defparam \regFile|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N14
dffeas \regFile|R13|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N36
cyclonev_lcell_comb \regFile|R5|dataOut[20]~feeder (
// Equation(s):
// \regFile|R5|dataOut[20]~feeder_combout  = ( \dstRegMux|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[20]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N38
dffeas \regFile|R5|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N48
cyclonev_lcell_comb \regFile|R1|dataOut[20]~feeder (
// Equation(s):
// \regFile|R1|dataOut[20]~feeder_combout  = ( \dstRegMux|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[20]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N50
dffeas \regFile|R1|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N24
cyclonev_lcell_comb \regFile|Mux11~1 (
// Equation(s):
// \regFile|Mux11~1_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R13|dataOut [20] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R5|dataOut [20] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R9|dataOut [20] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R1|dataOut [20] ) ) )

	.dataa(!\regFile|R9|dataOut [20]),
	.datab(!\regFile|R13|dataOut [20]),
	.datac(!\regFile|R5|dataOut [20]),
	.datad(!\regFile|R1|dataOut [20]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux11~1 .extended_lut = "off";
defparam \regFile|Mux11~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N54
cyclonev_lcell_comb \regFile|Mux11~4 (
// Equation(s):
// \regFile|Mux11~4_combout  = ( \regFile|Mux11~2_combout  & ( \regFile|Mux11~1_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout )) # (\regFile|Mux11~0_combout ))) # (\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout ) # 
// (\regFile|Mux11~3_combout )))) ) ) ) # ( !\regFile|Mux11~2_combout  & ( \regFile|Mux11~1_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout )) # (\regFile|Mux11~0_combout ))) # (\rs1Mux|out[1]~1_combout  & (((\regFile|Mux11~3_combout  
// & \rs1Mux|out[0]~0_combout )))) ) ) ) # ( \regFile|Mux11~2_combout  & ( !\regFile|Mux11~1_combout  & ( (!\rs1Mux|out[1]~1_combout  & (\regFile|Mux11~0_combout  & ((!\rs1Mux|out[0]~0_combout )))) # (\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout 
// ) # (\regFile|Mux11~3_combout )))) ) ) ) # ( !\regFile|Mux11~2_combout  & ( !\regFile|Mux11~1_combout  & ( (!\rs1Mux|out[1]~1_combout  & (\regFile|Mux11~0_combout  & ((!\rs1Mux|out[0]~0_combout )))) # (\rs1Mux|out[1]~1_combout  & 
// (((\regFile|Mux11~3_combout  & \rs1Mux|out[0]~0_combout )))) ) ) )

	.dataa(!\rs1Mux|out[1]~1_combout ),
	.datab(!\regFile|Mux11~0_combout ),
	.datac(!\regFile|Mux11~3_combout ),
	.datad(!\rs1Mux|out[0]~0_combout ),
	.datae(!\regFile|Mux11~2_combout ),
	.dataf(!\regFile|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux11~4 .extended_lut = "off";
defparam \regFile|Mux11~4 .lut_mask = 64'h2205770522AF77AF;
defparam \regFile|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N42
cyclonev_lcell_comb \regFile|R14|dataOut[19]~feeder (
// Equation(s):
// \regFile|R14|dataOut[19]~feeder_combout  = ( \dstRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R14|dataOut[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R14|dataOut[19]~feeder .extended_lut = "off";
defparam \regFile|R14|dataOut[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R14|dataOut[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N44
dffeas \regFile|R14|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R14|dataOut[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N59
dffeas \regFile|R15|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \regFile|R13|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N57
cyclonev_lcell_comb \regFile|Mux12~3 (
// Equation(s):
// \regFile|Mux12~3_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R15|dataOut [19] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R14|dataOut [19] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R13|dataOut [19] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R12|dataOut [19] ) ) )

	.dataa(!\regFile|R12|dataOut [19]),
	.datab(!\regFile|R14|dataOut [19]),
	.datac(!\regFile|R15|dataOut [19]),
	.datad(!\regFile|R13|dataOut [19]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux12~3 .extended_lut = "off";
defparam \regFile|Mux12~3 .lut_mask = 64'h555500FF33330F0F;
defparam \regFile|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N6
cyclonev_lcell_comb \regFile|R10|dataOut[19]~feeder (
// Equation(s):
// \regFile|R10|dataOut[19]~feeder_combout  = ( \dstRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R10|dataOut[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R10|dataOut[19]~feeder .extended_lut = "off";
defparam \regFile|R10|dataOut[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R10|dataOut[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N8
dffeas \regFile|R10|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R10|dataOut[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N59
dffeas \regFile|R8|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N51
cyclonev_lcell_comb \regFile|Mux12~2 (
// Equation(s):
// \regFile|Mux12~2_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R11|dataOut [19] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R10|dataOut [19] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R9|dataOut [19] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R8|dataOut [19] ) ) )

	.dataa(!\regFile|R9|dataOut [19]),
	.datab(!\regFile|R10|dataOut [19]),
	.datac(!\regFile|R11|dataOut [19]),
	.datad(!\regFile|R8|dataOut [19]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux12~2 .extended_lut = "off";
defparam \regFile|Mux12~2 .lut_mask = 64'h00FF555533330F0F;
defparam \regFile|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N26
dffeas \regFile|R4|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N30
cyclonev_lcell_comb \regFile|R6|dataOut[19]~feeder (
// Equation(s):
// \regFile|R6|dataOut[19]~feeder_combout  = ( \dstRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[19]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N32
dffeas \regFile|R6|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N35
dffeas \regFile|R7|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N21
cyclonev_lcell_comb \regFile|Mux12~1 (
// Equation(s):
// \regFile|Mux12~1_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R7|dataOut [19] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R6|dataOut [19] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R5|dataOut [19] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R4|dataOut [19] ) ) )

	.dataa(!\regFile|R5|dataOut [19]),
	.datab(!\regFile|R4|dataOut [19]),
	.datac(!\regFile|R6|dataOut [19]),
	.datad(!\regFile|R7|dataOut [19]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux12~1 .extended_lut = "off";
defparam \regFile|Mux12~1 .lut_mask = 64'h333355550F0F00FF;
defparam \regFile|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N24
cyclonev_lcell_comb \regFile|R0|dataOut[19]~feeder (
// Equation(s):
// \regFile|R0|dataOut[19]~feeder_combout  = ( \dstRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R0|dataOut[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R0|dataOut[19]~feeder .extended_lut = "off";
defparam \regFile|R0|dataOut[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R0|dataOut[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N26
dffeas \regFile|R0|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R0|dataOut[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N48
cyclonev_lcell_comb \regFile|R1|dataOut[19]~feeder (
// Equation(s):
// \regFile|R1|dataOut[19]~feeder_combout  = ( \dstRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[19]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N50
dffeas \regFile|R1|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \regFile|R2|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N33
cyclonev_lcell_comb \regFile|Mux12~0 (
// Equation(s):
// \regFile|Mux12~0_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R3|dataOut [19] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R2|dataOut [19] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R1|dataOut [19] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R0|dataOut [19] ) ) )

	.dataa(!\regFile|R3|dataOut [19]),
	.datab(!\regFile|R0|dataOut [19]),
	.datac(!\regFile|R1|dataOut [19]),
	.datad(!\regFile|R2|dataOut [19]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux12~0 .extended_lut = "off";
defparam \regFile|Mux12~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \regFile|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N39
cyclonev_lcell_comb \regFile|Mux12~4 (
// Equation(s):
// \regFile|Mux12~4_combout  = ( \regFile|Mux12~1_combout  & ( \regFile|Mux12~0_combout  & ( (!\rs1Mux|out[3]~3_combout ) # ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux12~2_combout ))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux12~3_combout ))) ) ) ) # ( 
// !\regFile|Mux12~1_combout  & ( \regFile|Mux12~0_combout  & ( (!\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout ) # ((\regFile|Mux12~2_combout )))) # (\rs1Mux|out[2]~2_combout  & (\rs1Mux|out[3]~3_combout  & (\regFile|Mux12~3_combout ))) ) ) ) # ( 
// \regFile|Mux12~1_combout  & ( !\regFile|Mux12~0_combout  & ( (!\rs1Mux|out[2]~2_combout  & (\rs1Mux|out[3]~3_combout  & ((\regFile|Mux12~2_combout )))) # (\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout ) # ((\regFile|Mux12~3_combout )))) ) ) ) # 
// ( !\regFile|Mux12~1_combout  & ( !\regFile|Mux12~0_combout  & ( (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux12~2_combout ))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux12~3_combout )))) ) ) )

	.dataa(!\rs1Mux|out[2]~2_combout ),
	.datab(!\rs1Mux|out[3]~3_combout ),
	.datac(!\regFile|Mux12~3_combout ),
	.datad(!\regFile|Mux12~2_combout ),
	.datae(!\regFile|Mux12~1_combout ),
	.dataf(!\regFile|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux12~4 .extended_lut = "off";
defparam \regFile|Mux12~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \regFile|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N2
dffeas \regFile|R15|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N26
dffeas \regFile|R11|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N39
cyclonev_lcell_comb \regFile|Mux45~3 (
// Equation(s):
// \regFile|Mux45~3_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R3|dataOut [18] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R7|dataOut [18] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R11|dataOut [18] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R15|dataOut [18] ) ) )

	.dataa(!\regFile|R7|dataOut [18]),
	.datab(!\regFile|R3|dataOut [18]),
	.datac(!\regFile|R15|dataOut [18]),
	.datad(!\regFile|R11|dataOut [18]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux45~3 .extended_lut = "off";
defparam \regFile|Mux45~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N44
dffeas \regFile|R8|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N8
dffeas \regFile|R0|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N26
dffeas \regFile|R12|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N9
cyclonev_lcell_comb \regFile|Mux45~0 (
// Equation(s):
// \regFile|Mux45~0_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R0|dataOut [18] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R4|dataOut [18] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R8|dataOut [18] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R12|dataOut [18] ) ) )

	.dataa(!\regFile|R4|dataOut [18]),
	.datab(!\regFile|R8|dataOut [18]),
	.datac(!\regFile|R0|dataOut [18]),
	.datad(!\regFile|R12|dataOut [18]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux45~0 .extended_lut = "off";
defparam \regFile|Mux45~0 .lut_mask = 64'h00FF333355550F0F;
defparam \regFile|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N54
cyclonev_lcell_comb \regFile|R14|dataOut[18]~feeder (
// Equation(s):
// \regFile|R14|dataOut[18]~feeder_combout  = ( \dstRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R14|dataOut[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R14|dataOut[18]~feeder .extended_lut = "off";
defparam \regFile|R14|dataOut[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R14|dataOut[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N56
dffeas \regFile|R14|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R14|dataOut[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N8
dffeas \regFile|R10|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \regFile|R6|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N45
cyclonev_lcell_comb \regFile|Mux45~2 (
// Equation(s):
// \regFile|Mux45~2_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R2|dataOut [18] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R6|dataOut [18] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R10|dataOut [18] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R14|dataOut [18] ) ) )

	.dataa(!\regFile|R2|dataOut [18]),
	.datab(!\regFile|R14|dataOut [18]),
	.datac(!\regFile|R10|dataOut [18]),
	.datad(!\regFile|R6|dataOut [18]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux45~2 .extended_lut = "off";
defparam \regFile|Mux45~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \regFile|Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N51
cyclonev_lcell_comb \regFile|R1|dataOut[18]~feeder (
// Equation(s):
// \regFile|R1|dataOut[18]~feeder_combout  = ( \dstRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[18]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N53
dffeas \regFile|R1|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N38
dffeas \regFile|R9|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N12
cyclonev_lcell_comb \regFile|R5|dataOut[18]~feeder (
// Equation(s):
// \regFile|R5|dataOut[18]~feeder_combout  = ( \dstRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[18]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N14
dffeas \regFile|R5|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N51
cyclonev_lcell_comb \regFile|Mux45~1 (
// Equation(s):
// \regFile|Mux45~1_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R1|dataOut [18] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R5|dataOut [18] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R9|dataOut [18] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R13|dataOut [18] ) ) )

	.dataa(!\regFile|R13|dataOut [18]),
	.datab(!\regFile|R1|dataOut [18]),
	.datac(!\regFile|R9|dataOut [18]),
	.datad(!\regFile|R5|dataOut [18]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux45~1 .extended_lut = "off";
defparam \regFile|Mux45~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N30
cyclonev_lcell_comb \regFile|Mux45~4 (
// Equation(s):
// \regFile|Mux45~4_combout  = ( \regFile|Mux45~2_combout  & ( \regFile|Mux45~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout )) # (\regFile|Mux45~3_combout ))) # (\rs2Mux|Mux3~1_combout  & (((\regFile|Mux45~0_combout ) # 
// (\rs2Mux|Mux2~1_combout )))) ) ) ) # ( !\regFile|Mux45~2_combout  & ( \regFile|Mux45~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout )) # (\regFile|Mux45~3_combout ))) # (\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout  & 
// \regFile|Mux45~0_combout )))) ) ) ) # ( \regFile|Mux45~2_combout  & ( !\regFile|Mux45~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (\regFile|Mux45~3_combout  & (\rs2Mux|Mux2~1_combout ))) # (\rs2Mux|Mux3~1_combout  & (((\regFile|Mux45~0_combout ) # 
// (\rs2Mux|Mux2~1_combout )))) ) ) ) # ( !\regFile|Mux45~2_combout  & ( !\regFile|Mux45~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (\regFile|Mux45~3_combout  & (\rs2Mux|Mux2~1_combout ))) # (\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout  & 
// \regFile|Mux45~0_combout )))) ) ) )

	.dataa(!\rs2Mux|Mux3~1_combout ),
	.datab(!\regFile|Mux45~3_combout ),
	.datac(!\rs2Mux|Mux2~1_combout ),
	.datad(!\regFile|Mux45~0_combout ),
	.datae(!\regFile|Mux45~2_combout ),
	.dataf(!\regFile|Mux45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux45~4 .extended_lut = "off";
defparam \regFile|Mux45~4 .lut_mask = 64'h02520757A2F2A7F7;
defparam \regFile|Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N12
cyclonev_lcell_comb \alu2Mux|Mux13~0 (
// Equation(s):
// \alu2Mux|Mux13~0_combout  = ( \controller|WideOr3~5_combout  & ( \regFile|Mux45~4_combout  & ( (!\instMem|data~0_combout ) # (\instMem|data~69_combout ) ) ) ) # ( !\controller|WideOr3~5_combout  & ( \regFile|Mux45~4_combout  ) ) # ( 
// \controller|WideOr3~5_combout  & ( !\regFile|Mux45~4_combout  & ( (!\instMem|data~0_combout ) # (\instMem|data~69_combout ) ) ) )

	.dataa(!\instMem|data~69_combout ),
	.datab(gnd),
	.datac(!\instMem|data~0_combout ),
	.datad(gnd),
	.datae(!\controller|WideOr3~5_combout ),
	.dataf(!\regFile|Mux45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux13~0 .extended_lut = "off";
defparam \alu2Mux|Mux13~0 .lut_mask = 64'h0000F5F5FFFFF5F5;
defparam \alu2Mux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N33
cyclonev_lcell_comb \procAlu|Mux13~0 (
// Equation(s):
// \procAlu|Mux13~0_combout  = ( \alu2Mux|Mux13~0_combout  & ( \regFile|Mux13~4_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ (!\controller|WideOr2~1_combout  $ (!\controller|WideOr6~11_combout )))) # 
// (\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  & ((!\controller|WideOr6~11_combout )))) ) ) ) # ( !\alu2Mux|Mux13~0_combout  & ( \regFile|Mux13~4_combout  & ( (!\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout  $ 
// (!\controller|WideOr7~2_combout ))) # (\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout  & !\controller|WideOr7~2_combout )) ) ) ) # ( \alu2Mux|Mux13~0_combout  & ( !\regFile|Mux13~4_combout  & ( (!\controller|WideOr6~11_combout  & 
// (!\controller|WideOr4~2_combout  $ (((!\controller|WideOr7~2_combout ) # (\controller|WideOr2~1_combout ))))) # (\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ (\controller|WideOr2~1_combout )))) ) 
// ) ) # ( !\alu2Mux|Mux13~0_combout  & ( !\regFile|Mux13~4_combout  & ( (\controller|WideOr4~2_combout  & ((!\controller|WideOr6~11_combout ) # (!\controller|WideOr7~2_combout ))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr2~1_combout ),
	.datac(!\controller|WideOr6~11_combout ),
	.datad(!\controller|WideOr7~2_combout ),
	.datae(!\alu2Mux|Mux13~0_combout ),
	.dataf(!\regFile|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux13~0 .extended_lut = "off";
defparam \procAlu|Mux13~0 .lut_mask = 64'h555059905AA096A0;
defparam \procAlu|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N45
cyclonev_lcell_comb \procAlu|Mux13~1 (
// Equation(s):
// \procAlu|Mux13~1_combout  = ( \procAlu|Mux8~1_combout  & ( (\procAlu|Mux8~0_combout  & \procAlu|Mux13~0_combout ) ) ) # ( !\procAlu|Mux8~1_combout  & ( (\alu2Mux|Mux29~0_combout  & \procAlu|Mux8~0_combout ) ) )

	.dataa(!\alu2Mux|Mux29~0_combout ),
	.datab(!\procAlu|Mux8~0_combout ),
	.datac(gnd),
	.datad(!\procAlu|Mux13~0_combout ),
	.datae(!\procAlu|Mux8~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux13~1 .extended_lut = "off";
defparam \procAlu|Mux13~1 .lut_mask = 64'h1111003311110033;
defparam \procAlu|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N50
dffeas \regFile|R13|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N48
cyclonev_lcell_comb \regFile|R14|dataOut[17]~feeder (
// Equation(s):
// \regFile|R14|dataOut[17]~feeder_combout  = ( \dstRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R14|dataOut[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R14|dataOut[17]~feeder .extended_lut = "off";
defparam \regFile|R14|dataOut[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R14|dataOut[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N50
dffeas \regFile|R14|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R14|dataOut[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N47
dffeas \regFile|R12|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N36
cyclonev_lcell_comb \regFile|Mux46~3 (
// Equation(s):
// \regFile|Mux46~3_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R14|dataOut [17] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R12|dataOut [17] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R15|dataOut [17] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R13|dataOut [17] ) ) )

	.dataa(!\regFile|R15|dataOut [17]),
	.datab(!\regFile|R13|dataOut [17]),
	.datac(!\regFile|R14|dataOut [17]),
	.datad(!\regFile|R12|dataOut [17]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux46~3 .extended_lut = "off";
defparam \regFile|Mux46~3 .lut_mask = 64'h3333555500FF0F0F;
defparam \regFile|Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N18
cyclonev_lcell_comb \regFile|R0|dataOut[17]~feeder (
// Equation(s):
// \regFile|R0|dataOut[17]~feeder_combout  = ( \dstRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R0|dataOut[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R0|dataOut[17]~feeder .extended_lut = "off";
defparam \regFile|R0|dataOut[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R0|dataOut[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N20
dffeas \regFile|R0|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R0|dataOut[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N56
dffeas \regFile|R2|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N30
cyclonev_lcell_comb \regFile|R1|dataOut[17]~feeder (
// Equation(s):
// \regFile|R1|dataOut[17]~feeder_combout  = ( \dstRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[17]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N32
dffeas \regFile|R1|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N27
cyclonev_lcell_comb \regFile|Mux46~0 (
// Equation(s):
// \regFile|Mux46~0_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R2|dataOut [17] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R0|dataOut [17] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R3|dataOut [17] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R1|dataOut [17] ) ) )

	.dataa(!\regFile|R3|dataOut [17]),
	.datab(!\regFile|R0|dataOut [17]),
	.datac(!\regFile|R2|dataOut [17]),
	.datad(!\regFile|R1|dataOut [17]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux46~0 .extended_lut = "off";
defparam \regFile|Mux46~0 .lut_mask = 64'h00FF555533330F0F;
defparam \regFile|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N33
cyclonev_lcell_comb \regFile|R5|dataOut[17]~feeder (
// Equation(s):
// \regFile|R5|dataOut[17]~feeder_combout  = ( \dstRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[17]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N35
dffeas \regFile|R5|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \regFile|R6|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N30
cyclonev_lcell_comb \regFile|Mux46~1 (
// Equation(s):
// \regFile|Mux46~1_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R6|dataOut [17] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R4|dataOut [17] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R7|dataOut [17] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R5|dataOut [17] ) ) )

	.dataa(!\regFile|R4|dataOut [17]),
	.datab(!\regFile|R5|dataOut [17]),
	.datac(!\regFile|R6|dataOut [17]),
	.datad(!\regFile|R7|dataOut [17]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux46~1 .extended_lut = "off";
defparam \regFile|Mux46~1 .lut_mask = 64'h333300FF55550F0F;
defparam \regFile|Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N6
cyclonev_lcell_comb \regFile|Mux46~4 (
// Equation(s):
// \regFile|Mux46~4_combout  = ( \regFile|Mux46~0_combout  & ( \regFile|Mux46~1_combout  & ( ((!\rs2Mux|Mux1~1_combout  & ((\regFile|Mux46~3_combout ))) # (\rs2Mux|Mux1~1_combout  & (\regFile|Mux46~2_combout ))) # (\rs2Mux|Mux0~1_combout ) ) ) ) # ( 
// !\regFile|Mux46~0_combout  & ( \regFile|Mux46~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((\rs2Mux|Mux0~1_combout ) # (\regFile|Mux46~3_combout )))) # (\rs2Mux|Mux1~1_combout  & (\regFile|Mux46~2_combout  & ((!\rs2Mux|Mux0~1_combout )))) ) ) ) # ( 
// \regFile|Mux46~0_combout  & ( !\regFile|Mux46~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((\regFile|Mux46~3_combout  & !\rs2Mux|Mux0~1_combout )))) # (\rs2Mux|Mux1~1_combout  & (((\rs2Mux|Mux0~1_combout )) # (\regFile|Mux46~2_combout ))) ) ) ) # ( 
// !\regFile|Mux46~0_combout  & ( !\regFile|Mux46~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & ((!\rs2Mux|Mux1~1_combout  & ((\regFile|Mux46~3_combout ))) # (\rs2Mux|Mux1~1_combout  & (\regFile|Mux46~2_combout )))) ) ) )

	.dataa(!\regFile|Mux46~2_combout ),
	.datab(!\rs2Mux|Mux1~1_combout ),
	.datac(!\regFile|Mux46~3_combout ),
	.datad(!\rs2Mux|Mux0~1_combout ),
	.datae(!\regFile|Mux46~0_combout ),
	.dataf(!\regFile|Mux46~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux46~4 .extended_lut = "off";
defparam \regFile|Mux46~4 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \regFile|Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N35
dffeas \regFile|R0|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N2
dffeas \regFile|R12|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \regFile|R4|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N6
cyclonev_lcell_comb \regFile|Mux5~0 (
// Equation(s):
// \regFile|Mux5~0_combout  = ( \regFile|R4|dataOut [26] & ( \rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & (\regFile|R8|dataOut [26])) # (\rs1Mux|out[2]~2_combout  & ((\regFile|R12|dataOut [26]))) ) ) ) # ( !\regFile|R4|dataOut [26] & ( 
// \rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & (\regFile|R8|dataOut [26])) # (\rs1Mux|out[2]~2_combout  & ((\regFile|R12|dataOut [26]))) ) ) ) # ( \regFile|R4|dataOut [26] & ( !\rs1Mux|out[3]~3_combout  & ( (\regFile|R0|dataOut [26]) # 
// (\rs1Mux|out[2]~2_combout ) ) ) ) # ( !\regFile|R4|dataOut [26] & ( !\rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & \regFile|R0|dataOut [26]) ) ) )

	.dataa(!\regFile|R8|dataOut [26]),
	.datab(!\rs1Mux|out[2]~2_combout ),
	.datac(!\regFile|R0|dataOut [26]),
	.datad(!\regFile|R12|dataOut [26]),
	.datae(!\regFile|R4|dataOut [26]),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux5~0 .extended_lut = "off";
defparam \regFile|Mux5~0 .lut_mask = 64'h0C0C3F3F44774477;
defparam \regFile|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N8
dffeas \regFile|R13|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N10
dffeas \regFile|R1|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \regFile|R9|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N3
cyclonev_lcell_comb \regFile|Mux5~1 (
// Equation(s):
// \regFile|Mux5~1_combout  = ( \regFile|R9|dataOut [26] & ( \rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout ) # (\regFile|R13|dataOut [26]) ) ) ) # ( !\regFile|R9|dataOut [26] & ( \rs1Mux|out[3]~3_combout  & ( (\regFile|R13|dataOut [26] & 
// \rs1Mux|out[2]~2_combout ) ) ) ) # ( \regFile|R9|dataOut [26] & ( !\rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & ((\regFile|R1|dataOut [26]))) # (\rs1Mux|out[2]~2_combout  & (\regFile|R5|dataOut [26])) ) ) ) # ( !\regFile|R9|dataOut [26] & ( 
// !\rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & ((\regFile|R1|dataOut [26]))) # (\rs1Mux|out[2]~2_combout  & (\regFile|R5|dataOut [26])) ) ) )

	.dataa(!\regFile|R5|dataOut [26]),
	.datab(!\regFile|R13|dataOut [26]),
	.datac(!\rs1Mux|out[2]~2_combout ),
	.datad(!\regFile|R1|dataOut [26]),
	.datae(!\regFile|R9|dataOut [26]),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux5~1 .extended_lut = "off";
defparam \regFile|Mux5~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \regFile|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N48
cyclonev_lcell_comb \regFile|R15|dataOut[26]~feeder (
// Equation(s):
// \regFile|R15|dataOut[26]~feeder_combout  = ( \dstRegMux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[26]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N50
dffeas \regFile|R15|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N44
dffeas \regFile|R3|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N0
cyclonev_lcell_comb \regFile|Mux5~3 (
// Equation(s):
// \regFile|Mux5~3_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R15|dataOut [26] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R11|dataOut [26] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R7|dataOut [26] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R3|dataOut [26] ) ) )

	.dataa(!\regFile|R11|dataOut [26]),
	.datab(!\regFile|R15|dataOut [26]),
	.datac(!\regFile|R3|dataOut [26]),
	.datad(!\regFile|R7|dataOut [26]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux5~3 .extended_lut = "off";
defparam \regFile|Mux5~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N20
dffeas \regFile|R10|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N45
cyclonev_lcell_comb \regFile|R6|dataOut[26]~feeder (
// Equation(s):
// \regFile|R6|dataOut[26]~feeder_combout  = ( \dstRegMux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[26]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y15_N47
dffeas \regFile|R6|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N48
cyclonev_lcell_comb \regFile|R14|dataOut[26]~feeder (
// Equation(s):
// \regFile|R14|dataOut[26]~feeder_combout  = ( \dstRegMux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R14|dataOut[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R14|dataOut[26]~feeder .extended_lut = "off";
defparam \regFile|R14|dataOut[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R14|dataOut[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y15_N50
dffeas \regFile|R14|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R14|dataOut[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N39
cyclonev_lcell_comb \regFile|Mux5~2 (
// Equation(s):
// \regFile|Mux5~2_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R14|dataOut [26] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R10|dataOut [26] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R6|dataOut [26] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R2|dataOut [26] ) ) )

	.dataa(!\regFile|R2|dataOut [26]),
	.datab(!\regFile|R10|dataOut [26]),
	.datac(!\regFile|R6|dataOut [26]),
	.datad(!\regFile|R14|dataOut [26]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux5~2 .extended_lut = "off";
defparam \regFile|Mux5~2 .lut_mask = 64'h55550F0F333300FF;
defparam \regFile|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N18
cyclonev_lcell_comb \regFile|Mux5~4 (
// Equation(s):
// \regFile|Mux5~4_combout  = ( \regFile|Mux5~3_combout  & ( \regFile|Mux5~2_combout  & ( ((!\rs1Mux|out[0]~0_combout  & (\regFile|Mux5~0_combout )) # (\rs1Mux|out[0]~0_combout  & ((\regFile|Mux5~1_combout )))) # (\rs1Mux|out[1]~1_combout ) ) ) ) # ( 
// !\regFile|Mux5~3_combout  & ( \regFile|Mux5~2_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout  & (\regFile|Mux5~0_combout )) # (\rs1Mux|out[0]~0_combout  & ((\regFile|Mux5~1_combout ))))) # (\rs1Mux|out[1]~1_combout  & 
// (((!\rs1Mux|out[0]~0_combout )))) ) ) ) # ( \regFile|Mux5~3_combout  & ( !\regFile|Mux5~2_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout  & (\regFile|Mux5~0_combout )) # (\rs1Mux|out[0]~0_combout  & ((\regFile|Mux5~1_combout ))))) 
// # (\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout )))) ) ) ) # ( !\regFile|Mux5~3_combout  & ( !\regFile|Mux5~2_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout  & (\regFile|Mux5~0_combout )) # (\rs1Mux|out[0]~0_combout  & 
// ((\regFile|Mux5~1_combout ))))) ) ) )

	.dataa(!\rs1Mux|out[1]~1_combout ),
	.datab(!\regFile|Mux5~0_combout ),
	.datac(!\regFile|Mux5~1_combout ),
	.datad(!\rs1Mux|out[0]~0_combout ),
	.datae(!\regFile|Mux5~3_combout ),
	.dataf(!\regFile|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux5~4 .extended_lut = "off";
defparam \regFile|Mux5~4 .lut_mask = 64'h220A225F770A775F;
defparam \regFile|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N0
cyclonev_lcell_comb \alu2Mux|Mux5~0 (
// Equation(s):
// \alu2Mux|Mux5~0_combout  = ( \instMem|data~0_combout  & ( \regFile|Mux37~4_combout  & ( (!\controller|WideOr3~5_combout ) # (\instMem|data~69_combout ) ) ) ) # ( !\instMem|data~0_combout  & ( \regFile|Mux37~4_combout  ) ) # ( \instMem|data~0_combout  & ( 
// !\regFile|Mux37~4_combout  & ( (\instMem|data~69_combout  & \controller|WideOr3~5_combout ) ) ) ) # ( !\instMem|data~0_combout  & ( !\regFile|Mux37~4_combout  & ( \controller|WideOr3~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~69_combout ),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(!\instMem|data~0_combout ),
	.dataf(!\regFile|Mux37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux5~0 .extended_lut = "off";
defparam \alu2Mux|Mux5~0 .lut_mask = 64'h00FF000FFFFFFF0F;
defparam \alu2Mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N30
cyclonev_lcell_comb \procAlu|Mux5~0 (
// Equation(s):
// \procAlu|Mux5~0_combout  = ( \controller|WideOr4~2_combout  & ( \alu2Mux|Mux5~0_combout  & ( (!\controller|WideOr7~2_combout  & ((!\regFile|Mux5~4_combout  & ((!\controller|WideOr6~11_combout ) # (\controller|WideOr2~1_combout ))) # 
// (\regFile|Mux5~4_combout  & (!\controller|WideOr2~1_combout  $ (!\controller|WideOr6~11_combout ))))) # (\controller|WideOr7~2_combout  & (!\regFile|Mux5~4_combout  & (\controller|WideOr2~1_combout  & !\controller|WideOr6~11_combout ))) ) ) ) # ( 
// !\controller|WideOr4~2_combout  & ( \alu2Mux|Mux5~0_combout  & ( (!\regFile|Mux5~4_combout  & (!\controller|WideOr2~1_combout  & (!\controller|WideOr7~2_combout  $ (!\controller|WideOr6~11_combout )))) # (\regFile|Mux5~4_combout  & 
// (!\controller|WideOr6~11_combout  $ (((!\controller|WideOr7~2_combout  & \controller|WideOr2~1_combout ))))) ) ) ) # ( \controller|WideOr4~2_combout  & ( !\alu2Mux|Mux5~0_combout  & ( (!\controller|WideOr7~2_combout  & ((!\regFile|Mux5~4_combout ) # 
// (!\controller|WideOr6~11_combout ))) # (\controller|WideOr7~2_combout  & (!\regFile|Mux5~4_combout  & !\controller|WideOr6~11_combout )) ) ) ) # ( !\controller|WideOr4~2_combout  & ( !\alu2Mux|Mux5~0_combout  & ( (\regFile|Mux5~4_combout  & 
// (!\controller|WideOr7~2_combout  $ (!\controller|WideOr6~11_combout ))) ) ) )

	.dataa(!\controller|WideOr7~2_combout ),
	.datab(!\regFile|Mux5~4_combout ),
	.datac(!\controller|WideOr2~1_combout ),
	.datad(!\controller|WideOr6~11_combout ),
	.datae(!\controller|WideOr4~2_combout ),
	.dataf(!\alu2Mux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux5~0 .extended_lut = "off";
defparam \procAlu|Mux5~0 .lut_mask = 64'h1122EE8871828E28;
defparam \procAlu|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N54
cyclonev_lcell_comb \procAlu|Mux5~1 (
// Equation(s):
// \procAlu|Mux5~1_combout  = ( \procAlu|Mux8~0_combout  & ( \procAlu|Mux5~0_combout  & ( (\alu2Mux|Mux21~0_combout ) # (\procAlu|Mux8~1_combout ) ) ) ) # ( \procAlu|Mux8~0_combout  & ( !\procAlu|Mux5~0_combout  & ( (!\procAlu|Mux8~1_combout  & 
// \alu2Mux|Mux21~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\procAlu|Mux8~1_combout ),
	.datad(!\alu2Mux|Mux21~0_combout ),
	.datae(!\procAlu|Mux8~0_combout ),
	.dataf(!\procAlu|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux5~1 .extended_lut = "off";
defparam \procAlu|Mux5~1 .lut_mask = 64'h000000F000000FFF;
defparam \procAlu|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N36
cyclonev_lcell_comb \regFile|R7|dataOut[28]~feeder (
// Equation(s):
// \regFile|R7|dataOut[28]~feeder_combout  = ( \dstRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R7|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R7|dataOut[28]~feeder .extended_lut = "off";
defparam \regFile|R7|dataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R7|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N38
dffeas \regFile|R7|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R7|dataOut[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N42
cyclonev_lcell_comb \regFile|R3|dataOut[28]~feeder (
// Equation(s):
// \regFile|R3|dataOut[28]~feeder_combout  = ( \dstRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[28]~feeder .extended_lut = "off";
defparam \regFile|R3|dataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R3|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N44
dffeas \regFile|R3|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R3|dataOut[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N32
dffeas \regFile|R11|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N6
cyclonev_lcell_comb \regFile|Mux35~3 (
// Equation(s):
// \regFile|Mux35~3_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R3|dataOut [28] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R7|dataOut [28] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R11|dataOut [28] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R15|dataOut [28] ) ) )

	.dataa(!\regFile|R15|dataOut [28]),
	.datab(!\regFile|R7|dataOut [28]),
	.datac(!\regFile|R3|dataOut [28]),
	.datad(!\regFile|R11|dataOut [28]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux35~3 .extended_lut = "off";
defparam \regFile|Mux35~3 .lut_mask = 64'h555500FF33330F0F;
defparam \regFile|Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N9
cyclonev_lcell_comb \regFile|R0|dataOut[28]~feeder (
// Equation(s):
// \regFile|R0|dataOut[28]~feeder_combout  = ( \dstRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R0|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R0|dataOut[28]~feeder .extended_lut = "off";
defparam \regFile|R0|dataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R0|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \regFile|R0|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R0|dataOut[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N0
cyclonev_lcell_comb \regFile|R12|dataOut[28]~feeder (
// Equation(s):
// \regFile|R12|dataOut[28]~feeder_combout  = ( \dstRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R12|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R12|dataOut[28]~feeder .extended_lut = "off";
defparam \regFile|R12|dataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R12|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N2
dffeas \regFile|R12|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R12|dataOut[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N9
cyclonev_lcell_comb \regFile|R8|dataOut[28]~feeder (
// Equation(s):
// \regFile|R8|dataOut[28]~feeder_combout  = ( \dstRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R8|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R8|dataOut[28]~feeder .extended_lut = "off";
defparam \regFile|R8|dataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R8|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \regFile|R8|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R8|dataOut[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N18
cyclonev_lcell_comb \regFile|Mux35~0 (
// Equation(s):
// \regFile|Mux35~0_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R0|dataOut [28] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R4|dataOut [28] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R8|dataOut [28] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R12|dataOut [28] ) ) )

	.dataa(!\regFile|R4|dataOut [28]),
	.datab(!\regFile|R0|dataOut [28]),
	.datac(!\regFile|R12|dataOut [28]),
	.datad(!\regFile|R8|dataOut [28]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux35~0 .extended_lut = "off";
defparam \regFile|Mux35~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N44
dffeas \regFile|R13|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N24
cyclonev_lcell_comb \regFile|R5|dataOut[28]~feeder (
// Equation(s):
// \regFile|R5|dataOut[28]~feeder_combout  = ( \dstRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[28]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N26
dffeas \regFile|R5|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N21
cyclonev_lcell_comb \regFile|Mux35~1 (
// Equation(s):
// \regFile|Mux35~1_combout  = ( \regFile|R1|dataOut [28] & ( \rs2Mux|Mux0~1_combout  & ( (\regFile|R5|dataOut [28]) # (\rs2Mux|Mux1~1_combout ) ) ) ) # ( !\regFile|R1|dataOut [28] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & 
// \regFile|R5|dataOut [28]) ) ) ) # ( \regFile|R1|dataOut [28] & ( !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R13|dataOut [28]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R9|dataOut [28])) ) ) ) # ( !\regFile|R1|dataOut [28] & ( 
// !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R13|dataOut [28]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R9|dataOut [28])) ) ) )

	.dataa(!\regFile|R9|dataOut [28]),
	.datab(!\regFile|R13|dataOut [28]),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|R5|dataOut [28]),
	.datae(!\regFile|R1|dataOut [28]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux35~1 .extended_lut = "off";
defparam \regFile|Mux35~1 .lut_mask = 64'h3535353500F00FFF;
defparam \regFile|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N24
cyclonev_lcell_comb \regFile|R10|dataOut[28]~feeder (
// Equation(s):
// \regFile|R10|dataOut[28]~feeder_combout  = ( \dstRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R10|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R10|dataOut[28]~feeder .extended_lut = "off";
defparam \regFile|R10|dataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R10|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N26
dffeas \regFile|R10|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R10|dataOut[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N50
dffeas \regFile|R14|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N42
cyclonev_lcell_comb \regFile|R6|dataOut[28]~feeder (
// Equation(s):
// \regFile|R6|dataOut[28]~feeder_combout  = ( \dstRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[28]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N44
dffeas \regFile|R6|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N15
cyclonev_lcell_comb \regFile|Mux35~2 (
// Equation(s):
// \regFile|Mux35~2_combout  = ( \regFile|R6|dataOut [28] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout ) # (\regFile|R2|dataOut [28]) ) ) ) # ( !\regFile|R6|dataOut [28] & ( \rs2Mux|Mux0~1_combout  & ( (\regFile|R2|dataOut [28] & 
// \rs2Mux|Mux1~1_combout ) ) ) ) # ( \regFile|R6|dataOut [28] & ( !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R14|dataOut [28]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R10|dataOut [28])) ) ) ) # ( !\regFile|R6|dataOut [28] & ( 
// !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R14|dataOut [28]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R10|dataOut [28])) ) ) )

	.dataa(!\regFile|R2|dataOut [28]),
	.datab(!\regFile|R10|dataOut [28]),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|R14|dataOut [28]),
	.datae(!\regFile|R6|dataOut [28]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux35~2 .extended_lut = "off";
defparam \regFile|Mux35~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \regFile|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N36
cyclonev_lcell_comb \regFile|Mux35~4 (
// Equation(s):
// \regFile|Mux35~4_combout  = ( \regFile|Mux35~1_combout  & ( \regFile|Mux35~2_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout )) # (\regFile|Mux35~3_combout ))) # (\rs2Mux|Mux3~1_combout  & (((\regFile|Mux35~0_combout ) # 
// (\rs2Mux|Mux2~1_combout )))) ) ) ) # ( !\regFile|Mux35~1_combout  & ( \regFile|Mux35~2_combout  & ( (!\rs2Mux|Mux3~1_combout  & (\regFile|Mux35~3_combout  & (\rs2Mux|Mux2~1_combout ))) # (\rs2Mux|Mux3~1_combout  & (((\regFile|Mux35~0_combout ) # 
// (\rs2Mux|Mux2~1_combout )))) ) ) ) # ( \regFile|Mux35~1_combout  & ( !\regFile|Mux35~2_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout )) # (\regFile|Mux35~3_combout ))) # (\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout  & 
// \regFile|Mux35~0_combout )))) ) ) ) # ( !\regFile|Mux35~1_combout  & ( !\regFile|Mux35~2_combout  & ( (!\rs2Mux|Mux3~1_combout  & (\regFile|Mux35~3_combout  & (\rs2Mux|Mux2~1_combout ))) # (\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout  & 
// \regFile|Mux35~0_combout )))) ) ) )

	.dataa(!\rs2Mux|Mux3~1_combout ),
	.datab(!\regFile|Mux35~3_combout ),
	.datac(!\rs2Mux|Mux2~1_combout ),
	.datad(!\regFile|Mux35~0_combout ),
	.datae(!\regFile|Mux35~1_combout ),
	.dataf(!\regFile|Mux35~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux35~4 .extended_lut = "off";
defparam \regFile|Mux35~4 .lut_mask = 64'h0252A2F20757A7F7;
defparam \regFile|Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \datamem|data_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\datamem|key_reg[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|clk_out~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\regFile|Mux35~4_combout ,\regFile|Mux37~4_combout ,\regFile|Mux44~4_combout ,\regFile|Mux46~4_combout ,\regFile|Mux47~4_combout }),
	.portaaddr({\procAlu|Mux19~1_combout ,\procAlu|Mux20~1_combout ,\procAlu|Mux21~1_combout ,\procAlu|Mux22~1_combout ,\procAlu|Mux23~1_combout ,\procAlu|Mux24~2_combout ,\procAlu|Mux25~1_combout ,\procAlu|Mux26~1_combout ,\procAlu|Mux27~1_combout ,\procAlu|Mux28~1_combout ,
\procAlu|Mux29~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamem|data_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .init_file = "test/programs/Test2.mif";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "DataMemory:datamem|altsyncram:data_rtl_0|altsyncram_g2e1:auto_generated|ALTSYNCRAM";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 2047;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 2048;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014A15B4A3694A2814A1409015296D140A50A89264A949AD6D140A50806C28A6E28A4E28A6E28A4C28A4E28A4C68A6E68A6E68A4E68A6C68A4E68A4C28A4E28A4E28A6E28A6C28A6E1AD6B68A052854B5281042810000081286D140A50A9435ADA2A8A420AA051541090B5AD6B5AD60";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N15
cyclonev_lcell_comb \brBaseMux|out[26]~23 (
// Equation(s):
// \brBaseMux|out[26]~23_combout  = ( \regFile|Mux5~4_combout  & ( \controller|Decoder0~4_combout  ) ) # ( \regFile|Mux5~4_combout  & ( !\controller|Decoder0~4_combout  & ( \pcIncrementer|Add0~93_sumout  ) ) ) # ( !\regFile|Mux5~4_combout  & ( 
// !\controller|Decoder0~4_combout  & ( \pcIncrementer|Add0~93_sumout  ) ) )

	.dataa(gnd),
	.datab(!\pcIncrementer|Add0~93_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regFile|Mux5~4_combout ),
	.dataf(!\controller|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[26]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[26]~23 .extended_lut = "off";
defparam \brBaseMux|out[26]~23 .lut_mask = 64'h333333330000FFFF;
defparam \brBaseMux|out[26]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N51
cyclonev_lcell_comb \brBaseMux|out[18]~28 (
// Equation(s):
// \brBaseMux|out[18]~28_combout  = ( \controller|Decoder0~4_combout  & ( \regFile|Mux13~4_combout  ) ) # ( !\controller|Decoder0~4_combout  & ( \regFile|Mux13~4_combout  & ( \pcIncrementer|Add0~113_sumout  ) ) ) # ( !\controller|Decoder0~4_combout  & ( 
// !\regFile|Mux13~4_combout  & ( \pcIncrementer|Add0~113_sumout  ) ) )

	.dataa(!\pcIncrementer|Add0~113_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|Decoder0~4_combout ),
	.dataf(!\regFile|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[18]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[18]~28 .extended_lut = "off";
defparam \brBaseMux|out[18]~28 .lut_mask = 64'h555500005555FFFF;
defparam \brBaseMux|out[18]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N20
dffeas \regFile|R13|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N38
dffeas \regFile|R9|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N36
cyclonev_lcell_comb \regFile|R1|dataOut[16]~feeder (
// Equation(s):
// \regFile|R1|dataOut[16]~feeder_combout  = ( \dstRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[16]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N38
dffeas \regFile|R1|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N12
cyclonev_lcell_comb \regFile|Mux15~1 (
// Equation(s):
// \regFile|Mux15~1_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R13|dataOut [16] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R9|dataOut [16] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R5|dataOut [16] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R1|dataOut [16] ) ) )

	.dataa(!\regFile|R5|dataOut [16]),
	.datab(!\regFile|R13|dataOut [16]),
	.datac(!\regFile|R9|dataOut [16]),
	.datad(!\regFile|R1|dataOut [16]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux15~1 .extended_lut = "off";
defparam \regFile|Mux15~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N38
dffeas \regFile|R14|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N54
cyclonev_lcell_comb \regFile|R2|dataOut[16]~feeder (
// Equation(s):
// \regFile|R2|dataOut[16]~feeder_combout  = ( \dstRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[16]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N56
dffeas \regFile|R2|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N30
cyclonev_lcell_comb \regFile|Mux15~2 (
// Equation(s):
// \regFile|Mux15~2_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R14|dataOut [16] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R10|dataOut [16] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R6|dataOut [16] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R2|dataOut [16] ) ) )

	.dataa(!\regFile|R6|dataOut [16]),
	.datab(!\regFile|R14|dataOut [16]),
	.datac(!\regFile|R10|dataOut [16]),
	.datad(!\regFile|R2|dataOut [16]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux15~2 .extended_lut = "off";
defparam \regFile|Mux15~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N44
dffeas \regFile|R11|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N54
cyclonev_lcell_comb \regFile|R3|dataOut[16]~feeder (
// Equation(s):
// \regFile|R3|dataOut[16]~feeder_combout  = ( \dstRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[16]~feeder .extended_lut = "off";
defparam \regFile|R3|dataOut[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R3|dataOut[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N56
dffeas \regFile|R3|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R3|dataOut[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N26
dffeas \regFile|R15|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N45
cyclonev_lcell_comb \regFile|Mux15~3 (
// Equation(s):
// \regFile|Mux15~3_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R15|dataOut [16] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R11|dataOut [16] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R7|dataOut [16] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R3|dataOut [16] ) ) )

	.dataa(!\regFile|R7|dataOut [16]),
	.datab(!\regFile|R11|dataOut [16]),
	.datac(!\regFile|R3|dataOut [16]),
	.datad(!\regFile|R15|dataOut [16]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux15~3 .extended_lut = "off";
defparam \regFile|Mux15~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N57
cyclonev_lcell_comb \regFile|R0|dataOut[16]~feeder (
// Equation(s):
// \regFile|R0|dataOut[16]~feeder_combout  = ( \dstRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R0|dataOut[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R0|dataOut[16]~feeder .extended_lut = "off";
defparam \regFile|R0|dataOut[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R0|dataOut[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N59
dffeas \regFile|R0|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R0|dataOut[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N50
dffeas \regFile|R12|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N44
dffeas \regFile|R8|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N42
cyclonev_lcell_comb \regFile|Mux15~0 (
// Equation(s):
// \regFile|Mux15~0_combout  = ( \regFile|R8|dataOut [16] & ( \rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & (\regFile|R4|dataOut [16])) # (\rs1Mux|out[3]~3_combout  & ((\regFile|R12|dataOut [16]))) ) ) ) # ( !\regFile|R8|dataOut [16] & ( 
// \rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & (\regFile|R4|dataOut [16])) # (\rs1Mux|out[3]~3_combout  & ((\regFile|R12|dataOut [16]))) ) ) ) # ( \regFile|R8|dataOut [16] & ( !\rs1Mux|out[2]~2_combout  & ( (\rs1Mux|out[3]~3_combout ) # 
// (\regFile|R0|dataOut [16]) ) ) ) # ( !\regFile|R8|dataOut [16] & ( !\rs1Mux|out[2]~2_combout  & ( (\regFile|R0|dataOut [16] & !\rs1Mux|out[3]~3_combout ) ) ) )

	.dataa(!\regFile|R4|dataOut [16]),
	.datab(!\regFile|R0|dataOut [16]),
	.datac(!\regFile|R12|dataOut [16]),
	.datad(!\rs1Mux|out[3]~3_combout ),
	.datae(!\regFile|R8|dataOut [16]),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux15~0 .extended_lut = "off";
defparam \regFile|Mux15~0 .lut_mask = 64'h330033FF550F550F;
defparam \regFile|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N0
cyclonev_lcell_comb \regFile|Mux15~4 (
// Equation(s):
// \regFile|Mux15~4_combout  = ( \regFile|Mux15~3_combout  & ( \regFile|Mux15~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout )) # (\regFile|Mux15~1_combout ))) # (\rs1Mux|out[1]~1_combout  & (((\regFile|Mux15~2_combout ) # 
// (\rs1Mux|out[0]~0_combout )))) ) ) ) # ( !\regFile|Mux15~3_combout  & ( \regFile|Mux15~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout )) # (\regFile|Mux15~1_combout ))) # (\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout 
//  & \regFile|Mux15~2_combout )))) ) ) ) # ( \regFile|Mux15~3_combout  & ( !\regFile|Mux15~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (\regFile|Mux15~1_combout  & (\rs1Mux|out[0]~0_combout ))) # (\rs1Mux|out[1]~1_combout  & (((\regFile|Mux15~2_combout ) # 
// (\rs1Mux|out[0]~0_combout )))) ) ) ) # ( !\regFile|Mux15~3_combout  & ( !\regFile|Mux15~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (\regFile|Mux15~1_combout  & (\rs1Mux|out[0]~0_combout ))) # (\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout  & 
// \regFile|Mux15~2_combout )))) ) ) )

	.dataa(!\rs1Mux|out[1]~1_combout ),
	.datab(!\regFile|Mux15~1_combout ),
	.datac(!\rs1Mux|out[0]~0_combout ),
	.datad(!\regFile|Mux15~2_combout ),
	.datae(!\regFile|Mux15~3_combout ),
	.dataf(!\regFile|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux15~4 .extended_lut = "off";
defparam \regFile|Mux15~4 .lut_mask = 64'h02520757A2F2A7F7;
defparam \regFile|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N0
cyclonev_lcell_comb \instMem|data~57 (
// Equation(s):
// \instMem|data~57_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [2] & ( (\pc|dataOut [4] & (!\pc|dataOut [3] & ((!\pc|dataOut [5]) # (\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [2] & ( ((!\pc|dataOut [4] & (\pc|dataOut [3] & !\pc|dataOut 
// [5])) # (\pc|dataOut [4] & (!\pc|dataOut [3]))) # (\pc|dataOut [7]) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [4] & (!\pc|dataOut [3] $ (((!\pc|dataOut [5]) # (\pc|dataOut [7]))))) # (\pc|dataOut [4] & (\pc|dataOut [7] & 
// (\pc|dataOut [3] & \pc|dataOut [5]))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [3] & (((\pc|dataOut [4] & \pc|dataOut [7])) # (\pc|dataOut [5]))) # (\pc|dataOut [3] & (((\pc|dataOut [7])))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~57 .extended_lut = "off";
defparam \instMem|data~57 .lut_mask = 64'h13F30A837B735010;
defparam \instMem|data~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N54
cyclonev_lcell_comb \instMem|data~58 (
// Equation(s):
// \instMem|data~58_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [6] & ( (!\pc|dataOut [4] & (!\pc|dataOut [3] & (!\pc|dataOut [2] $ (\pc|dataOut [5])))) # (\pc|dataOut [4] & ((!\pc|dataOut [3] & (\pc|dataOut [2] & !\pc|dataOut [5])) # (\pc|dataOut [3] & 
// (!\pc|dataOut [2] & \pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut [6] & ( (\pc|dataOut [2] & (\pc|dataOut [5] & ((!\pc|dataOut [4]) # (\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [4] & (\pc|dataOut 
// [3] & (!\pc|dataOut [2] & !\pc|dataOut [5]))) # (\pc|dataOut [4] & (!\pc|dataOut [3] $ (!\pc|dataOut [2] $ (!\pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [4] & (!\pc|dataOut [3] $ (!\pc|dataOut [2] $ (\pc|dataOut 
// [5])))) # (\pc|dataOut [4] & (!\pc|dataOut [3] & (\pc|dataOut [2] & \pc|dataOut [5]))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~58 .extended_lut = "off";
defparam \instMem|data~58 .lut_mask = 64'h28866114000B8418;
defparam \instMem|data~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N48
cyclonev_lcell_comb \instMem|data~59 (
// Equation(s):
// \instMem|data~59_combout  = ( \instMem|data~57_combout  & ( \instMem|data~58_combout  & ( (!\pc|dataOut [8]) # ((\pc|dataOut [9]) # (\instMem|data~3_combout )) ) ) ) # ( !\instMem|data~57_combout  & ( \instMem|data~58_combout  & ( (!\pc|dataOut [8] $ 
// (\pc|dataOut [9])) # (\instMem|data~3_combout ) ) ) ) # ( \instMem|data~57_combout  & ( !\instMem|data~58_combout  & ( (\pc|dataOut [9]) # (\instMem|data~3_combout ) ) ) ) # ( !\instMem|data~57_combout  & ( !\instMem|data~58_combout  & ( ((\pc|dataOut [8] 
// & \pc|dataOut [9])) # (\instMem|data~3_combout ) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(gnd),
	.datac(!\instMem|data~3_combout ),
	.datad(!\pc|dataOut [9]),
	.datae(!\instMem|data~57_combout ),
	.dataf(!\instMem|data~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~59 .extended_lut = "off";
defparam \instMem|data~59 .lut_mask = 64'h0F5F0FFFAF5FAFFF;
defparam \instMem|data~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \regFile|R12|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N24
cyclonev_lcell_comb \regFile|R15|dataOut[15]~feeder (
// Equation(s):
// \regFile|R15|dataOut[15]~feeder_combout  = ( \dstRegMux|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[15]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N26
dffeas \regFile|R15|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N56
dffeas \regFile|R14|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N21
cyclonev_lcell_comb \regFile|Mux16~3 (
// Equation(s):
// \regFile|Mux16~3_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R15|dataOut [15] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R13|dataOut [15] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R14|dataOut [15] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R12|dataOut [15] ) ) )

	.dataa(!\regFile|R13|dataOut [15]),
	.datab(!\regFile|R12|dataOut [15]),
	.datac(!\regFile|R15|dataOut [15]),
	.datad(!\regFile|R14|dataOut [15]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux16~3 .extended_lut = "off";
defparam \regFile|Mux16~3 .lut_mask = 64'h333300FF55550F0F;
defparam \regFile|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N32
dffeas \regFile|R10|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N14
dffeas \regFile|R11|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N12
cyclonev_lcell_comb \regFile|Mux16~2 (
// Equation(s):
// \regFile|Mux16~2_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R11|dataOut [15] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R9|dataOut [15] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R10|dataOut [15] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R8|dataOut [15] ) ) )

	.dataa(!\regFile|R9|dataOut [15]),
	.datab(!\regFile|R10|dataOut [15]),
	.datac(!\regFile|R11|dataOut [15]),
	.datad(!\regFile|R8|dataOut [15]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux16~2 .extended_lut = "off";
defparam \regFile|Mux16~2 .lut_mask = 64'h00FF333355550F0F;
defparam \regFile|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N48
cyclonev_lcell_comb \regFile|R3|dataOut[15]~feeder (
// Equation(s):
// \regFile|R3|dataOut[15]~feeder_combout  = ( \dstRegMux|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[15]~feeder .extended_lut = "off";
defparam \regFile|R3|dataOut[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R3|dataOut[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N50
dffeas \regFile|R3|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R3|dataOut[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \regFile|R1|dataOut[15]~feeder (
// Equation(s):
// \regFile|R1|dataOut[15]~feeder_combout  = ( \dstRegMux|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[15]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N26
dffeas \regFile|R1|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N44
dffeas \regFile|R0|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N0
cyclonev_lcell_comb \regFile|Mux16~0 (
// Equation(s):
// \regFile|Mux16~0_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R3|dataOut [15] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R1|dataOut [15] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R2|dataOut [15] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R0|dataOut [15] ) ) )

	.dataa(!\regFile|R2|dataOut [15]),
	.datab(!\regFile|R3|dataOut [15]),
	.datac(!\regFile|R1|dataOut [15]),
	.datad(!\regFile|R0|dataOut [15]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux16~0 .extended_lut = "off";
defparam \regFile|Mux16~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \regFile|R7|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \regFile|R5|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N18
cyclonev_lcell_comb \regFile|R4|dataOut[15]~feeder (
// Equation(s):
// \regFile|R4|dataOut[15]~feeder_combout  = ( \dstRegMux|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R4|dataOut[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R4|dataOut[15]~feeder .extended_lut = "off";
defparam \regFile|R4|dataOut[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R4|dataOut[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N20
dffeas \regFile|R4|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R4|dataOut[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N42
cyclonev_lcell_comb \regFile|Mux16~1 (
// Equation(s):
// \regFile|Mux16~1_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R7|dataOut [15] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R5|dataOut [15] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R6|dataOut [15] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R4|dataOut [15] ) ) )

	.dataa(!\regFile|R6|dataOut [15]),
	.datab(!\regFile|R7|dataOut [15]),
	.datac(!\regFile|R5|dataOut [15]),
	.datad(!\regFile|R4|dataOut [15]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux16~1 .extended_lut = "off";
defparam \regFile|Mux16~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N36
cyclonev_lcell_comb \regFile|Mux16~4 (
// Equation(s):
// \regFile|Mux16~4_combout  = ( \regFile|Mux16~0_combout  & ( \regFile|Mux16~1_combout  & ( (!\rs1Mux|out[3]~3_combout ) # ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux16~2_combout ))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux16~3_combout ))) ) ) ) # ( 
// !\regFile|Mux16~0_combout  & ( \regFile|Mux16~1_combout  & ( (!\rs1Mux|out[3]~3_combout  & (\rs1Mux|out[2]~2_combout )) # (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux16~2_combout ))) # (\rs1Mux|out[2]~2_combout  & 
// (\regFile|Mux16~3_combout )))) ) ) ) # ( \regFile|Mux16~0_combout  & ( !\regFile|Mux16~1_combout  & ( (!\rs1Mux|out[3]~3_combout  & (!\rs1Mux|out[2]~2_combout )) # (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux16~2_combout ))) 
// # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux16~3_combout )))) ) ) ) # ( !\regFile|Mux16~0_combout  & ( !\regFile|Mux16~1_combout  & ( (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux16~2_combout ))) # (\rs1Mux|out[2]~2_combout  & 
// (\regFile|Mux16~3_combout )))) ) ) )

	.dataa(!\rs1Mux|out[3]~3_combout ),
	.datab(!\rs1Mux|out[2]~2_combout ),
	.datac(!\regFile|Mux16~3_combout ),
	.datad(!\regFile|Mux16~2_combout ),
	.datae(!\regFile|Mux16~0_combout ),
	.dataf(!\regFile|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux16~4 .extended_lut = "off";
defparam \regFile|Mux16~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \regFile|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N33
cyclonev_lcell_comb \pcIncrementer|Add0~45 (
// Equation(s):
// \pcIncrementer|Add0~45_sumout  = SUM(( \pc|dataOut [13] ) + ( GND ) + ( \pcIncrementer|Add0~2  ))
// \pcIncrementer|Add0~46  = CARRY(( \pc|dataOut [13] ) + ( GND ) + ( \pcIncrementer|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~45_sumout ),
	.cout(\pcIncrementer|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~45 .extended_lut = "off";
defparam \pcIncrementer|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N36
cyclonev_lcell_comb \pcIncrementer|Add0~53 (
// Equation(s):
// \pcIncrementer|Add0~53_sumout  = SUM(( \pc|dataOut [14] ) + ( GND ) + ( \pcIncrementer|Add0~46  ))
// \pcIncrementer|Add0~54  = CARRY(( \pc|dataOut [14] ) + ( GND ) + ( \pcIncrementer|Add0~46  ))

	.dataa(gnd),
	.datab(!\pc|dataOut [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~53_sumout ),
	.cout(\pcIncrementer|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~53 .extended_lut = "off";
defparam \pcIncrementer|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \pcIncrementer|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N12
cyclonev_lcell_comb \regFile|R5|dataOut[14]~feeder (
// Equation(s):
// \regFile|R5|dataOut[14]~feeder_combout  = ( \dstRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[14]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N14
dffeas \regFile|R5|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N50
dffeas \regFile|R13|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N0
cyclonev_lcell_comb \regFile|R1|dataOut[14]~feeder (
// Equation(s):
// \regFile|R1|dataOut[14]~feeder_combout  = ( \dstRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[14]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N2
dffeas \regFile|R1|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N54
cyclonev_lcell_comb \regFile|Mux17~1 (
// Equation(s):
// \regFile|Mux17~1_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R13|dataOut [14] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R9|dataOut [14] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R5|dataOut [14] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R1|dataOut [14] ) ) )

	.dataa(!\regFile|R9|dataOut [14]),
	.datab(!\regFile|R5|dataOut [14]),
	.datac(!\regFile|R13|dataOut [14]),
	.datad(!\regFile|R1|dataOut [14]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux17~1 .extended_lut = "off";
defparam \regFile|Mux17~1 .lut_mask = 64'h00FF333355550F0F;
defparam \regFile|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N27
cyclonev_lcell_comb \regFile|R6|dataOut[14]~feeder (
// Equation(s):
// \regFile|R6|dataOut[14]~feeder_combout  = ( \dstRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[14]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \regFile|R6|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N41
dffeas \regFile|R14|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N6
cyclonev_lcell_comb \regFile|Mux17~2 (
// Equation(s):
// \regFile|Mux17~2_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R14|dataOut [14] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R6|dataOut [14] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R10|dataOut [14] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R2|dataOut [14] ) ) )

	.dataa(!\regFile|R10|dataOut [14]),
	.datab(!\regFile|R6|dataOut [14]),
	.datac(!\regFile|R14|dataOut [14]),
	.datad(!\regFile|R2|dataOut [14]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux17~2 .extended_lut = "off";
defparam \regFile|Mux17~2 .lut_mask = 64'h00FF555533330F0F;
defparam \regFile|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \regFile|R11|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N14
dffeas \regFile|R7|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N3
cyclonev_lcell_comb \regFile|R15|dataOut[14]~feeder (
// Equation(s):
// \regFile|R15|dataOut[14]~feeder_combout  = ( \dstRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[14]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \regFile|R15|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N39
cyclonev_lcell_comb \regFile|Mux17~3 (
// Equation(s):
// \regFile|Mux17~3_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R15|dataOut [14] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R7|dataOut [14] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R11|dataOut [14] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R3|dataOut [14] ) ) )

	.dataa(!\regFile|R3|dataOut [14]),
	.datab(!\regFile|R11|dataOut [14]),
	.datac(!\regFile|R7|dataOut [14]),
	.datad(!\regFile|R15|dataOut [14]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux17~3 .extended_lut = "off";
defparam \regFile|Mux17~3 .lut_mask = 64'h555533330F0F00FF;
defparam \regFile|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N54
cyclonev_lcell_comb \regFile|Mux17~4 (
// Equation(s):
// \regFile|Mux17~4_combout  = ( \regFile|Mux17~2_combout  & ( \regFile|Mux17~3_combout  & ( ((!\rs1Mux|out[0]~0_combout  & (\regFile|Mux17~0_combout )) # (\rs1Mux|out[0]~0_combout  & ((\regFile|Mux17~1_combout )))) # (\rs1Mux|out[1]~1_combout ) ) ) ) # ( 
// !\regFile|Mux17~2_combout  & ( \regFile|Mux17~3_combout  & ( (!\rs1Mux|out[0]~0_combout  & (\regFile|Mux17~0_combout  & ((!\rs1Mux|out[1]~1_combout )))) # (\rs1Mux|out[0]~0_combout  & (((\rs1Mux|out[1]~1_combout ) # (\regFile|Mux17~1_combout )))) ) ) ) # 
// ( \regFile|Mux17~2_combout  & ( !\regFile|Mux17~3_combout  & ( (!\rs1Mux|out[0]~0_combout  & (((\rs1Mux|out[1]~1_combout )) # (\regFile|Mux17~0_combout ))) # (\rs1Mux|out[0]~0_combout  & (((\regFile|Mux17~1_combout  & !\rs1Mux|out[1]~1_combout )))) ) ) ) 
// # ( !\regFile|Mux17~2_combout  & ( !\regFile|Mux17~3_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout  & (\regFile|Mux17~0_combout )) # (\rs1Mux|out[0]~0_combout  & ((\regFile|Mux17~1_combout ))))) ) ) )

	.dataa(!\regFile|Mux17~0_combout ),
	.datab(!\rs1Mux|out[0]~0_combout ),
	.datac(!\regFile|Mux17~1_combout ),
	.datad(!\rs1Mux|out[1]~1_combout ),
	.datae(!\regFile|Mux17~2_combout ),
	.dataf(!\regFile|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux17~4 .extended_lut = "off";
defparam \regFile|Mux17~4 .lut_mask = 64'h470047CC473347FF;
defparam \regFile|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N30
cyclonev_lcell_comb \brBaseMux|out[14]~13 (
// Equation(s):
// \brBaseMux|out[14]~13_combout  = ( \regFile|Mux17~4_combout  & ( (\pcIncrementer|Add0~53_sumout ) # (\controller|Decoder0~4_combout ) ) ) # ( !\regFile|Mux17~4_combout  & ( (!\controller|Decoder0~4_combout  & \pcIncrementer|Add0~53_sumout ) ) )

	.dataa(gnd),
	.datab(!\controller|Decoder0~4_combout ),
	.datac(!\pcIncrementer|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[14]~13 .extended_lut = "off";
defparam \brBaseMux|out[14]~13 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \brBaseMux|out[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N51
cyclonev_lcell_comb \brOffsetAdder|Add0~53 (
// Equation(s):
// \brOffsetAdder|Add0~53_sumout  = SUM(( \brBaseMux|out[13]~11_combout  ) + ( (((\instMem|data~88_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~2  ))
// \brOffsetAdder|Add0~54  = CARRY(( \brBaseMux|out[13]~11_combout  ) + ( (((\instMem|data~88_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~2  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\brBaseMux|out[13]~11_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~88_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~53_sumout ),
	.cout(\brOffsetAdder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~53 .extended_lut = "off";
defparam \brOffsetAdder|Add0~53 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N54
cyclonev_lcell_comb \brOffsetAdder|Add0~61 (
// Equation(s):
// \brOffsetAdder|Add0~61_sumout  = SUM(( \brBaseMux|out[14]~13_combout  ) + ( (((\instMem|data~5_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~54  ))
// \brOffsetAdder|Add0~62  = CARRY(( \brBaseMux|out[14]~13_combout  ) + ( (((\instMem|data~5_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~54  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\brBaseMux|out[14]~13_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~5_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~61_sumout ),
	.cout(\brOffsetAdder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~61 .extended_lut = "off";
defparam \brOffsetAdder|Add0~61 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N33
cyclonev_lcell_comb \pc|dataOut[14]~feeder (
// Equation(s):
// \pc|dataOut[14]~feeder_combout  = \brOffsetAdder|Add0~61_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\brOffsetAdder|Add0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[14]~feeder .extended_lut = "off";
defparam \pc|dataOut[14]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \pc|dataOut[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N39
cyclonev_lcell_comb takeBr(
// Equation(s):
// \takeBr~combout  = ( \procAlu|Mux32~0_combout  & ( !\takeBr~0_combout  ) ) # ( !\procAlu|Mux32~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\takeBr~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\procAlu|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\takeBr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam takeBr.extended_lut = "off";
defparam takeBr.lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam takeBr.shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N34
dffeas \pc|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[14]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[14] .is_wysiwyg = "true";
defparam \pc|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N39
cyclonev_lcell_comb \pcIncrementer|Add0~57 (
// Equation(s):
// \pcIncrementer|Add0~57_sumout  = SUM(( \pc|dataOut [15] ) + ( GND ) + ( \pcIncrementer|Add0~54  ))
// \pcIncrementer|Add0~58  = CARRY(( \pc|dataOut [15] ) + ( GND ) + ( \pcIncrementer|Add0~54  ))

	.dataa(!\pc|dataOut [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~57_sumout ),
	.cout(\pcIncrementer|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~57 .extended_lut = "off";
defparam \pcIncrementer|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \pcIncrementer|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N0
cyclonev_lcell_comb \brBaseMux|out[15]~14 (
// Equation(s):
// \brBaseMux|out[15]~14_combout  = ( \pcIncrementer|Add0~57_sumout  & ( (!\controller|Decoder0~4_combout ) # (\regFile|Mux16~4_combout ) ) ) # ( !\pcIncrementer|Add0~57_sumout  & ( (\controller|Decoder0~4_combout  & \regFile|Mux16~4_combout ) ) )

	.dataa(!\controller|Decoder0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regFile|Mux16~4_combout ),
	.datae(gnd),
	.dataf(!\pcIncrementer|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[15]~14 .extended_lut = "off";
defparam \brBaseMux|out[15]~14 .lut_mask = 64'h00550055AAFFAAFF;
defparam \brBaseMux|out[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N0
cyclonev_lcell_comb \brOffsetAdder|Add0~109 (
// Equation(s):
// \brOffsetAdder|Add0~109_sumout  = SUM(( \brBaseMux|out[16]~25_combout  ) + ( (((\instMem|data~59_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~66  ))
// \brOffsetAdder|Add0~110  = CARRY(( \brBaseMux|out[16]~25_combout  ) + ( (((\instMem|data~59_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~66  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[16]~25_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~59_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~109_sumout ),
	.cout(\brOffsetAdder|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~109 .extended_lut = "off";
defparam \brOffsetAdder|Add0~109 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N18
cyclonev_lcell_comb \pc|dataOut[16]~feeder (
// Equation(s):
// \pc|dataOut[16]~feeder_combout  = ( \brOffsetAdder|Add0~109_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[16]~feeder .extended_lut = "off";
defparam \pc|dataOut[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \pc|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[16]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[16] .is_wysiwyg = "true";
defparam \pc|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N42
cyclonev_lcell_comb \pcIncrementer|Add0~101 (
// Equation(s):
// \pcIncrementer|Add0~101_sumout  = SUM(( \pc|dataOut [16] ) + ( GND ) + ( \pcIncrementer|Add0~58  ))
// \pcIncrementer|Add0~102  = CARRY(( \pc|dataOut [16] ) + ( GND ) + ( \pcIncrementer|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~101_sumout ),
	.cout(\pcIncrementer|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~101 .extended_lut = "off";
defparam \pcIncrementer|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N51
cyclonev_lcell_comb \brBaseMux|out[16]~25 (
// Equation(s):
// \brBaseMux|out[16]~25_combout  = ( \pcIncrementer|Add0~101_sumout  & ( (!\controller|Decoder0~4_combout ) # (\regFile|Mux15~4_combout ) ) ) # ( !\pcIncrementer|Add0~101_sumout  & ( (\regFile|Mux15~4_combout  & \controller|Decoder0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\regFile|Mux15~4_combout ),
	.datac(!\controller|Decoder0~4_combout ),
	.datad(gnd),
	.datae(!\pcIncrementer|Add0~101_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[16]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[16]~25 .extended_lut = "off";
defparam \brBaseMux|out[16]~25 .lut_mask = 64'h0303F3F30303F3F3;
defparam \brBaseMux|out[16]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N3
cyclonev_lcell_comb \brOffsetAdder|Add0~105 (
// Equation(s):
// \brOffsetAdder|Add0~105_sumout  = SUM(( \brBaseMux|out[17]~24_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~110  ))
// \brOffsetAdder|Add0~106  = CARRY(( \brBaseMux|out[17]~24_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~110  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[17]~24_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~105_sumout ),
	.cout(\brOffsetAdder|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~105 .extended_lut = "off";
defparam \brOffsetAdder|Add0~105 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N39
cyclonev_lcell_comb \pc|dataOut[17]~feeder (
// Equation(s):
// \pc|dataOut[17]~feeder_combout  = ( \brOffsetAdder|Add0~105_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[17]~feeder .extended_lut = "off";
defparam \pc|dataOut[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N41
dffeas \pc|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[17]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[17] .is_wysiwyg = "true";
defparam \pc|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N45
cyclonev_lcell_comb \pcIncrementer|Add0~97 (
// Equation(s):
// \pcIncrementer|Add0~97_sumout  = SUM(( \pc|dataOut [17] ) + ( GND ) + ( \pcIncrementer|Add0~102  ))
// \pcIncrementer|Add0~98  = CARRY(( \pc|dataOut [17] ) + ( GND ) + ( \pcIncrementer|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~97_sumout ),
	.cout(\pcIncrementer|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~97 .extended_lut = "off";
defparam \pcIncrementer|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N57
cyclonev_lcell_comb \brBaseMux|out[17]~24 (
// Equation(s):
// \brBaseMux|out[17]~24_combout  = ( \pcIncrementer|Add0~97_sumout  & ( (!\controller|Decoder0~4_combout ) # (\regFile|Mux14~4_combout ) ) ) # ( !\pcIncrementer|Add0~97_sumout  & ( (\controller|Decoder0~4_combout  & \regFile|Mux14~4_combout ) ) )

	.dataa(!\controller|Decoder0~4_combout ),
	.datab(gnd),
	.datac(!\regFile|Mux14~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcIncrementer|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[17]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[17]~24 .extended_lut = "off";
defparam \brBaseMux|out[17]~24 .lut_mask = 64'h05050505AFAFAFAF;
defparam \brBaseMux|out[17]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N6
cyclonev_lcell_comb \brOffsetAdder|Add0~121 (
// Equation(s):
// \brOffsetAdder|Add0~121_sumout  = SUM(( \brBaseMux|out[18]~28_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~106  ))
// \brOffsetAdder|Add0~122  = CARRY(( \brBaseMux|out[18]~28_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~106  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[18]~28_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~121_sumout ),
	.cout(\brOffsetAdder|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~121 .extended_lut = "off";
defparam \brOffsetAdder|Add0~121 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N54
cyclonev_lcell_comb \pc|dataOut[18]~feeder (
// Equation(s):
// \pc|dataOut[18]~feeder_combout  = ( \brOffsetAdder|Add0~121_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[18]~feeder .extended_lut = "off";
defparam \pc|dataOut[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N48
cyclonev_lcell_comb \pcIncrementer|Add0~113 (
// Equation(s):
// \pcIncrementer|Add0~113_sumout  = SUM(( \pc|dataOut [18] ) + ( GND ) + ( \pcIncrementer|Add0~98  ))
// \pcIncrementer|Add0~114  = CARRY(( \pc|dataOut [18] ) + ( GND ) + ( \pcIncrementer|Add0~98  ))

	.dataa(gnd),
	.datab(!\pc|dataOut [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~113_sumout ),
	.cout(\pcIncrementer|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~113 .extended_lut = "off";
defparam \pcIncrementer|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \pcIncrementer|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N55
dffeas \pc|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[18]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~113_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[18] .is_wysiwyg = "true";
defparam \pc|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N51
cyclonev_lcell_comb \pcIncrementer|Add0~109 (
// Equation(s):
// \pcIncrementer|Add0~109_sumout  = SUM(( \pc|dataOut [19] ) + ( GND ) + ( \pcIncrementer|Add0~114  ))
// \pcIncrementer|Add0~110  = CARRY(( \pc|dataOut [19] ) + ( GND ) + ( \pcIncrementer|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~109_sumout ),
	.cout(\pcIncrementer|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~109 .extended_lut = "off";
defparam \pcIncrementer|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N12
cyclonev_lcell_comb \brBaseMux|out[19]~27 (
// Equation(s):
// \brBaseMux|out[19]~27_combout  = ( \regFile|Mux12~4_combout  & ( (\pcIncrementer|Add0~109_sumout ) # (\controller|Decoder0~4_combout ) ) ) # ( !\regFile|Mux12~4_combout  & ( (!\controller|Decoder0~4_combout  & \pcIncrementer|Add0~109_sumout ) ) )

	.dataa(!\controller|Decoder0~4_combout ),
	.datab(gnd),
	.datac(!\pcIncrementer|Add0~109_sumout ),
	.datad(gnd),
	.datae(!\regFile|Mux12~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[19]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[19]~27 .extended_lut = "off";
defparam \brBaseMux|out[19]~27 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \brBaseMux|out[19]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N9
cyclonev_lcell_comb \brOffsetAdder|Add0~117 (
// Equation(s):
// \brOffsetAdder|Add0~117_sumout  = SUM(( \brBaseMux|out[19]~27_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~122  ))
// \brOffsetAdder|Add0~118  = CARRY(( \brBaseMux|out[19]~27_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~122  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[19]~27_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~117_sumout ),
	.cout(\brOffsetAdder|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~117 .extended_lut = "off";
defparam \brOffsetAdder|Add0~117 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N12
cyclonev_lcell_comb \pc|dataOut[19]~feeder (
// Equation(s):
// \pc|dataOut[19]~feeder_combout  = \brOffsetAdder|Add0~117_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\brOffsetAdder|Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[19]~feeder .extended_lut = "off";
defparam \pc|dataOut[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc|dataOut[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N14
dffeas \pc|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[19]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[19] .is_wysiwyg = "true";
defparam \pc|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N54
cyclonev_lcell_comb \pcIncrementer|Add0~85 (
// Equation(s):
// \pcIncrementer|Add0~85_sumout  = SUM(( \pc|dataOut [20] ) + ( GND ) + ( \pcIncrementer|Add0~110  ))
// \pcIncrementer|Add0~86  = CARRY(( \pc|dataOut [20] ) + ( GND ) + ( \pcIncrementer|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~85_sumout ),
	.cout(\pcIncrementer|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~85 .extended_lut = "off";
defparam \pcIncrementer|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N48
cyclonev_lcell_comb \brBaseMux|out[20]~21 (
// Equation(s):
// \brBaseMux|out[20]~21_combout  = ( \regFile|Mux11~4_combout  & ( (\controller|Decoder0~4_combout ) # (\pcIncrementer|Add0~85_sumout ) ) ) # ( !\regFile|Mux11~4_combout  & ( (\pcIncrementer|Add0~85_sumout  & !\controller|Decoder0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\pcIncrementer|Add0~85_sumout ),
	.datac(!\controller|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[20]~21 .extended_lut = "off";
defparam \brBaseMux|out[20]~21 .lut_mask = 64'h303030303F3F3F3F;
defparam \brBaseMux|out[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N12
cyclonev_lcell_comb \brOffsetAdder|Add0~93 (
// Equation(s):
// \brOffsetAdder|Add0~93_sumout  = SUM(( \brBaseMux|out[20]~21_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~118  ))
// \brOffsetAdder|Add0~94  = CARRY(( \brBaseMux|out[20]~21_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~118  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[20]~21_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~93_sumout ),
	.cout(\brOffsetAdder|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~93 .extended_lut = "off";
defparam \brOffsetAdder|Add0~93 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N39
cyclonev_lcell_comb \pc|dataOut[20]~feeder (
// Equation(s):
// \pc|dataOut[20]~feeder_combout  = ( \brOffsetAdder|Add0~93_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[20]~feeder .extended_lut = "off";
defparam \pc|dataOut[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N40
dffeas \pc|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[20]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[20] .is_wysiwyg = "true";
defparam \pc|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N57
cyclonev_lcell_comb \pcIncrementer|Add0~81 (
// Equation(s):
// \pcIncrementer|Add0~81_sumout  = SUM(( \pc|dataOut [21] ) + ( GND ) + ( \pcIncrementer|Add0~86  ))
// \pcIncrementer|Add0~82  = CARRY(( \pc|dataOut [21] ) + ( GND ) + ( \pcIncrementer|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~81_sumout ),
	.cout(\pcIncrementer|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~81 .extended_lut = "off";
defparam \pcIncrementer|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N42
cyclonev_lcell_comb \brBaseMux|out[21]~20 (
// Equation(s):
// \brBaseMux|out[21]~20_combout  = ( \controller|Decoder0~4_combout  & ( \regFile|Mux10~4_combout  ) ) # ( !\controller|Decoder0~4_combout  & ( \pcIncrementer|Add0~81_sumout  ) )

	.dataa(gnd),
	.datab(!\regFile|Mux10~4_combout ),
	.datac(!\pcIncrementer|Add0~81_sumout ),
	.datad(gnd),
	.datae(!\controller|Decoder0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[21]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[21]~20 .extended_lut = "off";
defparam \brBaseMux|out[21]~20 .lut_mask = 64'h0F0F33330F0F3333;
defparam \brBaseMux|out[21]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N15
cyclonev_lcell_comb \brOffsetAdder|Add0~89 (
// Equation(s):
// \brOffsetAdder|Add0~89_sumout  = SUM(( \brBaseMux|out[21]~20_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~94  ))
// \brOffsetAdder|Add0~90  = CARRY(( \brBaseMux|out[21]~20_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~94  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[21]~20_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~89_sumout ),
	.cout(\brOffsetAdder|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~89 .extended_lut = "off";
defparam \brOffsetAdder|Add0~89 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N9
cyclonev_lcell_comb \pc|dataOut[21]~feeder (
// Equation(s):
// \pc|dataOut[21]~feeder_combout  = ( \brOffsetAdder|Add0~89_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[21]~feeder .extended_lut = "off";
defparam \pc|dataOut[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N10
dffeas \pc|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[21]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[21] .is_wysiwyg = "true";
defparam \pc|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N0
cyclonev_lcell_comb \pcIncrementer|Add0~73 (
// Equation(s):
// \pcIncrementer|Add0~73_sumout  = SUM(( \pc|dataOut [22] ) + ( GND ) + ( \pcIncrementer|Add0~82  ))
// \pcIncrementer|Add0~74  = CARRY(( \pc|dataOut [22] ) + ( GND ) + ( \pcIncrementer|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~73_sumout ),
	.cout(\pcIncrementer|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~73 .extended_lut = "off";
defparam \pcIncrementer|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N54
cyclonev_lcell_comb \brBaseMux|out[22]~18 (
// Equation(s):
// \brBaseMux|out[22]~18_combout  = (!\controller|Decoder0~4_combout  & (\pcIncrementer|Add0~73_sumout )) # (\controller|Decoder0~4_combout  & ((\regFile|Mux9~4_combout )))

	.dataa(!\controller|Decoder0~4_combout ),
	.datab(!\pcIncrementer|Add0~73_sumout ),
	.datac(!\regFile|Mux9~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[22]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[22]~18 .extended_lut = "off";
defparam \brBaseMux|out[22]~18 .lut_mask = 64'h2727272727272727;
defparam \brBaseMux|out[22]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N18
cyclonev_lcell_comb \brOffsetAdder|Add0~81 (
// Equation(s):
// \brOffsetAdder|Add0~81_sumout  = SUM(( \brBaseMux|out[22]~18_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~90  ))
// \brOffsetAdder|Add0~82  = CARRY(( \brBaseMux|out[22]~18_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~90  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[22]~18_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~81_sumout ),
	.cout(\brOffsetAdder|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~81 .extended_lut = "off";
defparam \brOffsetAdder|Add0~81 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N51
cyclonev_lcell_comb \pc|dataOut[22]~feeder (
// Equation(s):
// \pc|dataOut[22]~feeder_combout  = ( \brOffsetAdder|Add0~81_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[22]~feeder .extended_lut = "off";
defparam \pc|dataOut[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N53
dffeas \pc|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[22]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[22] .is_wysiwyg = "true";
defparam \pc|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N3
cyclonev_lcell_comb \pcIncrementer|Add0~69 (
// Equation(s):
// \pcIncrementer|Add0~69_sumout  = SUM(( \pc|dataOut [23] ) + ( GND ) + ( \pcIncrementer|Add0~74  ))
// \pcIncrementer|Add0~70  = CARRY(( \pc|dataOut [23] ) + ( GND ) + ( \pcIncrementer|Add0~74  ))

	.dataa(!\pc|dataOut [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~69_sumout ),
	.cout(\pcIncrementer|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~69 .extended_lut = "off";
defparam \pcIncrementer|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \pcIncrementer|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N6
cyclonev_lcell_comb \pcIncrementer|Add0~65 (
// Equation(s):
// \pcIncrementer|Add0~65_sumout  = SUM(( \pc|dataOut [24] ) + ( GND ) + ( \pcIncrementer|Add0~70  ))
// \pcIncrementer|Add0~66  = CARRY(( \pc|dataOut [24] ) + ( GND ) + ( \pcIncrementer|Add0~70  ))

	.dataa(gnd),
	.datab(!\pc|dataOut [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~65_sumout ),
	.cout(\pcIncrementer|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~65 .extended_lut = "off";
defparam \pcIncrementer|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \pcIncrementer|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N6
cyclonev_lcell_comb \brBaseMux|out[24]~16 (
// Equation(s):
// \brBaseMux|out[24]~16_combout  = ( \pcIncrementer|Add0~65_sumout  & ( (!\controller|Decoder0~4_combout ) # (\regFile|Mux7~4_combout ) ) ) # ( !\pcIncrementer|Add0~65_sumout  & ( (\regFile|Mux7~4_combout  & \controller|Decoder0~4_combout ) ) )

	.dataa(!\regFile|Mux7~4_combout ),
	.datab(gnd),
	.datac(!\controller|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcIncrementer|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[24]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[24]~16 .extended_lut = "off";
defparam \brBaseMux|out[24]~16 .lut_mask = 64'h05050505F5F5F5F5;
defparam \brBaseMux|out[24]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N36
cyclonev_lcell_comb \brBaseMux|out[23]~17 (
// Equation(s):
// \brBaseMux|out[23]~17_combout  = ( \pcIncrementer|Add0~69_sumout  & ( (!\controller|Decoder0~4_combout ) # (\regFile|Mux8~4_combout ) ) ) # ( !\pcIncrementer|Add0~69_sumout  & ( (\controller|Decoder0~4_combout  & \regFile|Mux8~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|Decoder0~4_combout ),
	.datad(!\regFile|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\pcIncrementer|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[23]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[23]~17 .extended_lut = "off";
defparam \brBaseMux|out[23]~17 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \brBaseMux|out[23]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N24
cyclonev_lcell_comb \brOffsetAdder|Add0~73 (
// Equation(s):
// \brOffsetAdder|Add0~73_sumout  = SUM(( \brBaseMux|out[24]~16_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~78  ))
// \brOffsetAdder|Add0~74  = CARRY(( \brBaseMux|out[24]~16_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~78  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[24]~16_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~73_sumout ),
	.cout(\brOffsetAdder|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~73 .extended_lut = "off";
defparam \brOffsetAdder|Add0~73 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N45
cyclonev_lcell_comb \pc|dataOut[24]~feeder (
// Equation(s):
// \pc|dataOut[24]~feeder_combout  = \brOffsetAdder|Add0~73_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\brOffsetAdder|Add0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[24]~feeder .extended_lut = "off";
defparam \pc|dataOut[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc|dataOut[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N47
dffeas \pc|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[24]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[24] .is_wysiwyg = "true";
defparam \pc|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N9
cyclonev_lcell_comb \pcIncrementer|Add0~61 (
// Equation(s):
// \pcIncrementer|Add0~61_sumout  = SUM(( \pc|dataOut [25] ) + ( GND ) + ( \pcIncrementer|Add0~66  ))
// \pcIncrementer|Add0~62  = CARRY(( \pc|dataOut [25] ) + ( GND ) + ( \pcIncrementer|Add0~66  ))

	.dataa(!\pc|dataOut [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~61_sumout ),
	.cout(\pcIncrementer|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~61 .extended_lut = "off";
defparam \pcIncrementer|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \pcIncrementer|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N30
cyclonev_lcell_comb \brBaseMux|out[25]~15 (
// Equation(s):
// \brBaseMux|out[25]~15_combout  = ( \pcIncrementer|Add0~61_sumout  & ( \controller|Decoder0~4_combout  & ( \regFile|Mux6~4_combout  ) ) ) # ( !\pcIncrementer|Add0~61_sumout  & ( \controller|Decoder0~4_combout  & ( \regFile|Mux6~4_combout  ) ) ) # ( 
// \pcIncrementer|Add0~61_sumout  & ( !\controller|Decoder0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regFile|Mux6~4_combout ),
	.datad(gnd),
	.datae(!\pcIncrementer|Add0~61_sumout ),
	.dataf(!\controller|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[25]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[25]~15 .extended_lut = "off";
defparam \brBaseMux|out[25]~15 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \brBaseMux|out[25]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N30
cyclonev_lcell_comb \brOffsetAdder|Add0~101 (
// Equation(s):
// \brOffsetAdder|Add0~101_sumout  = SUM(( \brBaseMux|out[26]~23_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~70  ))
// \brOffsetAdder|Add0~102  = CARRY(( \brBaseMux|out[26]~23_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~70  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[26]~23_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~101_sumout ),
	.cout(\brOffsetAdder|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~101 .extended_lut = "off";
defparam \brOffsetAdder|Add0~101 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N54
cyclonev_lcell_comb \pc|dataOut[26]~feeder (
// Equation(s):
// \pc|dataOut[26]~feeder_combout  = ( \brOffsetAdder|Add0~101_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[26]~feeder .extended_lut = "off";
defparam \pc|dataOut[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N56
dffeas \pc|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[26]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[26] .is_wysiwyg = "true";
defparam \pc|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N12
cyclonev_lcell_comb \pcIncrementer|Add0~93 (
// Equation(s):
// \pcIncrementer|Add0~93_sumout  = SUM(( \pc|dataOut [26] ) + ( GND ) + ( \pcIncrementer|Add0~62  ))
// \pcIncrementer|Add0~94  = CARRY(( \pc|dataOut [26] ) + ( GND ) + ( \pcIncrementer|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~93_sumout ),
	.cout(\pcIncrementer|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~93 .extended_lut = "off";
defparam \pcIncrementer|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N33
cyclonev_lcell_comb \dstRegMux|Mux5~0 (
// Equation(s):
// \dstRegMux|Mux5~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (\pcIncrementer|Add0~93_sumout )) # (\controller|WideOr14~0_combout  & (((\datamem|data_rtl_0|auto_generated|ram_block1a26 ))))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & (((\procAlu|Add0~85_sumout  & (\procAlu|Mux2~0_combout ))) # (\procAlu|Mux5~1_combout ))) ) )

	.dataa(!\procAlu|Add0~85_sumout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Mux5~1_combout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\datamem|data_rtl_0|auto_generated|ram_block1a26 ),
	.datag(!\pcIncrementer|Add0~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux5~0 .extended_lut = "on";
defparam \dstRegMux|Mux5~0 .lut_mask = 64'h0C0C04CC3F3F04CC;
defparam \dstRegMux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N6
cyclonev_lcell_comb \regFile|R7|dataOut[26]~feeder (
// Equation(s):
// \regFile|R7|dataOut[26]~feeder_combout  = ( \dstRegMux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R7|dataOut[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R7|dataOut[26]~feeder .extended_lut = "off";
defparam \regFile|R7|dataOut[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R7|dataOut[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N8
dffeas \regFile|R7|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R7|dataOut[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N6
cyclonev_lcell_comb \regFile|Mux37~3 (
// Equation(s):
// \regFile|Mux37~3_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R3|dataOut [26] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R7|dataOut [26] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R11|dataOut [26] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R15|dataOut [26] ) ) )

	.dataa(!\regFile|R11|dataOut [26]),
	.datab(!\regFile|R7|dataOut [26]),
	.datac(!\regFile|R15|dataOut [26]),
	.datad(!\regFile|R3|dataOut [26]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux37~3 .extended_lut = "off";
defparam \regFile|Mux37~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N33
cyclonev_lcell_comb \regFile|R2|dataOut[26]~feeder (
// Equation(s):
// \regFile|R2|dataOut[26]~feeder_combout  = ( \dstRegMux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[26]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N35
dffeas \regFile|R2|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N21
cyclonev_lcell_comb \regFile|Mux37~2 (
// Equation(s):
// \regFile|Mux37~2_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R2|dataOut [26] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R6|dataOut [26] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R10|dataOut [26] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R14|dataOut [26] ) ) )

	.dataa(!\regFile|R10|dataOut [26]),
	.datab(!\regFile|R14|dataOut [26]),
	.datac(!\regFile|R6|dataOut [26]),
	.datad(!\regFile|R2|dataOut [26]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux37~2 .extended_lut = "off";
defparam \regFile|Mux37~2 .lut_mask = 64'h333355550F0F00FF;
defparam \regFile|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N51
cyclonev_lcell_comb \regFile|R8|dataOut[26]~feeder (
// Equation(s):
// \regFile|R8|dataOut[26]~feeder_combout  = ( \dstRegMux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R8|dataOut[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R8|dataOut[26]~feeder .extended_lut = "off";
defparam \regFile|R8|dataOut[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R8|dataOut[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N53
dffeas \regFile|R8|dataOut[26] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R8|dataOut[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[26] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N57
cyclonev_lcell_comb \regFile|Mux37~0 (
// Equation(s):
// \regFile|Mux37~0_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R0|dataOut [26] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R4|dataOut [26] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R8|dataOut [26] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R12|dataOut [26] ) ) )

	.dataa(!\regFile|R12|dataOut [26]),
	.datab(!\regFile|R8|dataOut [26]),
	.datac(!\regFile|R4|dataOut [26]),
	.datad(!\regFile|R0|dataOut [26]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux37~0 .extended_lut = "off";
defparam \regFile|Mux37~0 .lut_mask = 64'h555533330F0F00FF;
defparam \regFile|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N51
cyclonev_lcell_comb \regFile|Mux37~1 (
// Equation(s):
// \regFile|Mux37~1_combout  = ( \rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R1|dataOut [26] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R9|dataOut [26] ) ) ) # ( \rs2Mux|Mux0~1_combout  & ( 
// !\rs2Mux|Mux1~1_combout  & ( \regFile|R5|dataOut [26] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( !\rs2Mux|Mux1~1_combout  & ( \regFile|R13|dataOut [26] ) ) )

	.dataa(!\regFile|R5|dataOut [26]),
	.datab(!\regFile|R9|dataOut [26]),
	.datac(!\regFile|R13|dataOut [26]),
	.datad(!\regFile|R1|dataOut [26]),
	.datae(!\rs2Mux|Mux0~1_combout ),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux37~1 .extended_lut = "off";
defparam \regFile|Mux37~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N33
cyclonev_lcell_comb \regFile|Mux37~4 (
// Equation(s):
// \regFile|Mux37~4_combout  = ( \regFile|Mux37~0_combout  & ( \regFile|Mux37~1_combout  & ( (!\rs2Mux|Mux2~1_combout ) # ((!\rs2Mux|Mux3~1_combout  & (\regFile|Mux37~3_combout )) # (\rs2Mux|Mux3~1_combout  & ((\regFile|Mux37~2_combout )))) ) ) ) # ( 
// !\regFile|Mux37~0_combout  & ( \regFile|Mux37~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout ) # ((\regFile|Mux37~3_combout )))) # (\rs2Mux|Mux3~1_combout  & (\rs2Mux|Mux2~1_combout  & ((\regFile|Mux37~2_combout )))) ) ) ) # ( 
// \regFile|Mux37~0_combout  & ( !\regFile|Mux37~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (\rs2Mux|Mux2~1_combout  & (\regFile|Mux37~3_combout ))) # (\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout ) # ((\regFile|Mux37~2_combout )))) ) ) ) # ( 
// !\regFile|Mux37~0_combout  & ( !\regFile|Mux37~1_combout  & ( (\rs2Mux|Mux2~1_combout  & ((!\rs2Mux|Mux3~1_combout  & (\regFile|Mux37~3_combout )) # (\rs2Mux|Mux3~1_combout  & ((\regFile|Mux37~2_combout ))))) ) ) )

	.dataa(!\rs2Mux|Mux3~1_combout ),
	.datab(!\rs2Mux|Mux2~1_combout ),
	.datac(!\regFile|Mux37~3_combout ),
	.datad(!\regFile|Mux37~2_combout ),
	.datae(!\regFile|Mux37~0_combout ),
	.dataf(!\regFile|Mux37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux37~4 .extended_lut = "off";
defparam \regFile|Mux37~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \regFile|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N33
cyclonev_lcell_comb \alu2Mux|Mux14~0 (
// Equation(s):
// \alu2Mux|Mux14~0_combout  = ( \regFile|Mux46~4_combout  & ( ((!\controller|WideOr3~5_combout ) # (!\instMem|data~0_combout )) # (\instMem|data~69_combout ) ) ) # ( !\regFile|Mux46~4_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout 
// ) # (\instMem|data~69_combout ))) ) )

	.dataa(!\instMem|data~69_combout ),
	.datab(gnd),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(!\instMem|data~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux46~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux14~0 .extended_lut = "off";
defparam \alu2Mux|Mux14~0 .lut_mask = 64'h0F050F05FFF5FFF5;
defparam \alu2Mux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N30
cyclonev_lcell_comb \alu2Mux|Mux15~0 (
// Equation(s):
// \alu2Mux|Mux15~0_combout  = ( \regFile|Mux47~4_combout  & ( (!\controller|WideOr3~5_combout ) # ((!\instMem|data~0_combout ) # (\instMem|data~69_combout )) ) ) # ( !\regFile|Mux47~4_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout 
// ) # (\instMem|data~69_combout ))) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr3~5_combout ),
	.datac(!\instMem|data~69_combout ),
	.datad(!\instMem|data~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux15~0 .extended_lut = "off";
defparam \alu2Mux|Mux15~0 .lut_mask = 64'h33033303FFCFFFCF;
defparam \alu2Mux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N54
cyclonev_lcell_comb \alu2Mux|Mux16~1 (
// Equation(s):
// \alu2Mux|Mux16~1_combout  = ( \regFile|Mux48~4_combout  & ( ((!\instMem|data~0_combout ) # (!\controller|WideOr3~5_combout )) # (\instMem|data~69_combout ) ) ) # ( !\regFile|Mux48~4_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout 
// ) # (\instMem|data~69_combout ))) ) )

	.dataa(!\instMem|data~69_combout ),
	.datab(!\instMem|data~0_combout ),
	.datac(gnd),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux16~1 .extended_lut = "off";
defparam \alu2Mux|Mux16~1 .lut_mask = 64'h00DD00DDFFDDFFDD;
defparam \alu2Mux|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N3
cyclonev_lcell_comb \alu2Mux|Mux17~1 (
// Equation(s):
// \alu2Mux|Mux17~1_combout  = ( \regFile|Mux49~4_combout  & ( (!\controller|WideOr3~5_combout ) # ((!\instMem|data~0_combout ) # (\instMem|data~59_combout )) ) ) # ( !\regFile|Mux49~4_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout 
// ) # (\instMem|data~59_combout ))) ) )

	.dataa(!\controller|WideOr3~5_combout ),
	.datab(gnd),
	.datac(!\instMem|data~59_combout ),
	.datad(!\instMem|data~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux49~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux17~1 .extended_lut = "off";
defparam \alu2Mux|Mux17~1 .lut_mask = 64'h55055505FFAFFFAF;
defparam \alu2Mux|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N15
cyclonev_lcell_comb \procAlu|Add0~29 (
// Equation(s):
// \procAlu|Add0~29_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux17~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux17~4_combout  ) + ( \procAlu|Add0~50  ))
// \procAlu|Add0~30  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux17~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux17~4_combout  ) + ( \procAlu|Add0~50  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux17~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux17~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~29_sumout ),
	.cout(\procAlu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~29 .extended_lut = "off";
defparam \procAlu|Add0~29 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N18
cyclonev_lcell_comb \procAlu|Add0~25 (
// Equation(s):
// \procAlu|Add0~25_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux16~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux16~4_combout  ) + ( \procAlu|Add0~30  ))
// \procAlu|Add0~26  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux16~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux16~4_combout  ) + ( \procAlu|Add0~30  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux16~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux16~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~25_sumout ),
	.cout(\procAlu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~25 .extended_lut = "off";
defparam \procAlu|Add0~25 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N21
cyclonev_lcell_comb \procAlu|Add0~93 (
// Equation(s):
// \procAlu|Add0~93_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux15~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux15~4_combout  ) + ( \procAlu|Add0~26  ))
// \procAlu|Add0~94  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux15~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux15~4_combout  ) + ( \procAlu|Add0~26  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux15~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~93_sumout ),
	.cout(\procAlu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~93 .extended_lut = "off";
defparam \procAlu|Add0~93 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N24
cyclonev_lcell_comb \procAlu|Add0~89 (
// Equation(s):
// \procAlu|Add0~89_sumout  = SUM(( \regFile|Mux14~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux14~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~94  ))
// \procAlu|Add0~90  = CARRY(( \regFile|Mux14~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux14~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~94  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\regFile|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\alu2Mux|Mux14~0_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~89_sumout ),
	.cout(\procAlu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~89 .extended_lut = "off";
defparam \procAlu|Add0~89 .lut_mask = 64'h00000FD2000000FF;
defparam \procAlu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N18
cyclonev_lcell_comb \dstRegMux|Mux14~0 (
// Equation(s):
// \dstRegMux|Mux14~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (((\pcIncrementer|Add0~97_sumout )))) # (\controller|WideOr14~0_combout  & (\datamem|data_rtl_0|auto_generated|ram_block1a17 ))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (((\procAlu|Mux2~0_combout  & \procAlu|Add0~89_sumout )) # (\procAlu|Mux14~1_combout )))) ) )

	.dataa(!\procAlu|Mux14~1_combout ),
	.datab(!\datamem|data_rtl_0|auto_generated|ram_block1a17 ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\controller|WideOr14~0_combout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Add0~89_sumout ),
	.datag(!\pcIncrementer|Add0~97_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux14~0 .extended_lut = "on";
defparam \dstRegMux|Mux14~0 .lut_mask = 64'h0F3355000F335F00;
defparam \dstRegMux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N14
dffeas \regFile|R7|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N15
cyclonev_lcell_comb \regFile|Mux14~1 (
// Equation(s):
// \regFile|Mux14~1_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R7|dataOut [17] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R6|dataOut [17] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R5|dataOut [17] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R4|dataOut [17] ) ) )

	.dataa(!\regFile|R4|dataOut [17]),
	.datab(!\regFile|R7|dataOut [17]),
	.datac(!\regFile|R5|dataOut [17]),
	.datad(!\regFile|R6|dataOut [17]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux14~1 .extended_lut = "off";
defparam \regFile|Mux14~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N2
dffeas \regFile|R15|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N36
cyclonev_lcell_comb \regFile|Mux14~3 (
// Equation(s):
// \regFile|Mux14~3_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R15|dataOut [17] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R14|dataOut [17] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R13|dataOut [17] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R12|dataOut [17] ) ) )

	.dataa(!\regFile|R13|dataOut [17]),
	.datab(!\regFile|R15|dataOut [17]),
	.datac(!\regFile|R12|dataOut [17]),
	.datad(!\regFile|R14|dataOut [17]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux14~3 .extended_lut = "off";
defparam \regFile|Mux14~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \regFile|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N11
dffeas \regFile|R3|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N3
cyclonev_lcell_comb \regFile|Mux14~0 (
// Equation(s):
// \regFile|Mux14~0_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R3|dataOut [17] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R2|dataOut [17] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R1|dataOut [17] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R0|dataOut [17] ) ) )

	.dataa(!\regFile|R0|dataOut [17]),
	.datab(!\regFile|R3|dataOut [17]),
	.datac(!\regFile|R1|dataOut [17]),
	.datad(!\regFile|R2|dataOut [17]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux14~0 .extended_lut = "off";
defparam \regFile|Mux14~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N27
cyclonev_lcell_comb \regFile|R8|dataOut[17]~feeder (
// Equation(s):
// \regFile|R8|dataOut[17]~feeder_combout  = ( \dstRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R8|dataOut[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R8|dataOut[17]~feeder .extended_lut = "off";
defparam \regFile|R8|dataOut[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R8|dataOut[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \regFile|R8|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R8|dataOut[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N42
cyclonev_lcell_comb \regFile|R11|dataOut[17]~feeder (
// Equation(s):
// \regFile|R11|dataOut[17]~feeder_combout  = ( \dstRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R11|dataOut[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R11|dataOut[17]~feeder .extended_lut = "off";
defparam \regFile|R11|dataOut[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R11|dataOut[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N44
dffeas \regFile|R11|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R11|dataOut[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N12
cyclonev_lcell_comb \regFile|R9|dataOut[17]~feeder (
// Equation(s):
// \regFile|R9|dataOut[17]~feeder_combout  = ( \dstRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R9|dataOut[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R9|dataOut[17]~feeder .extended_lut = "off";
defparam \regFile|R9|dataOut[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R9|dataOut[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N14
dffeas \regFile|R9|dataOut[17] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R9|dataOut[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[17] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N18
cyclonev_lcell_comb \regFile|Mux14~2 (
// Equation(s):
// \regFile|Mux14~2_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R11|dataOut [17] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R10|dataOut [17] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R9|dataOut [17] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R8|dataOut [17] ) ) )

	.dataa(!\regFile|R10|dataOut [17]),
	.datab(!\regFile|R8|dataOut [17]),
	.datac(!\regFile|R11|dataOut [17]),
	.datad(!\regFile|R9|dataOut [17]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux14~2 .extended_lut = "off";
defparam \regFile|Mux14~2 .lut_mask = 64'h333300FF55550F0F;
defparam \regFile|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N51
cyclonev_lcell_comb \regFile|Mux14~4 (
// Equation(s):
// \regFile|Mux14~4_combout  = ( \regFile|Mux14~0_combout  & ( \regFile|Mux14~2_combout  & ( (!\rs1Mux|out[2]~2_combout ) # ((!\rs1Mux|out[3]~3_combout  & (\regFile|Mux14~1_combout )) # (\rs1Mux|out[3]~3_combout  & ((\regFile|Mux14~3_combout )))) ) ) ) # ( 
// !\regFile|Mux14~0_combout  & ( \regFile|Mux14~2_combout  & ( (!\rs1Mux|out[2]~2_combout  & (\rs1Mux|out[3]~3_combout )) # (\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout  & (\regFile|Mux14~1_combout )) # (\rs1Mux|out[3]~3_combout  & 
// ((\regFile|Mux14~3_combout ))))) ) ) ) # ( \regFile|Mux14~0_combout  & ( !\regFile|Mux14~2_combout  & ( (!\rs1Mux|out[2]~2_combout  & (!\rs1Mux|out[3]~3_combout )) # (\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout  & (\regFile|Mux14~1_combout )) 
// # (\rs1Mux|out[3]~3_combout  & ((\regFile|Mux14~3_combout ))))) ) ) ) # ( !\regFile|Mux14~0_combout  & ( !\regFile|Mux14~2_combout  & ( (\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout  & (\regFile|Mux14~1_combout )) # (\rs1Mux|out[3]~3_combout  & 
// ((\regFile|Mux14~3_combout ))))) ) ) )

	.dataa(!\rs1Mux|out[2]~2_combout ),
	.datab(!\rs1Mux|out[3]~3_combout ),
	.datac(!\regFile|Mux14~1_combout ),
	.datad(!\regFile|Mux14~3_combout ),
	.datae(!\regFile|Mux14~0_combout ),
	.dataf(!\regFile|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux14~4 .extended_lut = "off";
defparam \regFile|Mux14~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regFile|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N27
cyclonev_lcell_comb \procAlu|Add0~113 (
// Equation(s):
// \procAlu|Add0~113_sumout  = SUM(( \regFile|Mux13~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux13~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~90  ))
// \procAlu|Add0~114  = CARRY(( \regFile|Mux13~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux13~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~90  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\regFile|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\alu2Mux|Mux13~0_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~113_sumout ),
	.cout(\procAlu|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~113 .extended_lut = "off";
defparam \procAlu|Add0~113 .lut_mask = 64'h00000FD2000000FF;
defparam \procAlu|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N0
cyclonev_lcell_comb \dstRegMux|Mux13~0 (
// Equation(s):
// \dstRegMux|Mux13~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & (((\pcIncrementer|Add0~113_sumout )))) # (\controller|WideOr14~0_combout  & (\datamem|data_rtl_0|auto_generated|ram_block1a18~portadataout )) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (((\procAlu|Mux2~0_combout  & \procAlu|Add0~113_sumout )) # (\procAlu|Mux13~1_combout )))) ) )

	.dataa(!\datamem|data_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Mux13~1_combout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Add0~113_sumout ),
	.datag(!\pcIncrementer|Add0~113_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux13~0 .extended_lut = "on";
defparam \dstRegMux|Mux13~0 .lut_mask = 64'h1D1D00CC1D1D0CCC;
defparam \dstRegMux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \regFile|R3|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N3
cyclonev_lcell_comb \regFile|Mux13~3 (
// Equation(s):
// \regFile|Mux13~3_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R15|dataOut [18] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R7|dataOut [18] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R11|dataOut [18] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R3|dataOut [18] ) ) )

	.dataa(!\regFile|R7|dataOut [18]),
	.datab(!\regFile|R3|dataOut [18]),
	.datac(!\regFile|R15|dataOut [18]),
	.datad(!\regFile|R11|dataOut [18]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux13~3 .extended_lut = "off";
defparam \regFile|Mux13~3 .lut_mask = 64'h333300FF55550F0F;
defparam \regFile|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N2
dffeas \regFile|R13|dataOut[18] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[18] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N54
cyclonev_lcell_comb \regFile|Mux13~1 (
// Equation(s):
// \regFile|Mux13~1_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R13|dataOut [18] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R5|dataOut [18] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R9|dataOut [18] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R1|dataOut [18] ) ) )

	.dataa(!\regFile|R1|dataOut [18]),
	.datab(!\regFile|R5|dataOut [18]),
	.datac(!\regFile|R13|dataOut [18]),
	.datad(!\regFile|R9|dataOut [18]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux13~1 .extended_lut = "off";
defparam \regFile|Mux13~1 .lut_mask = 64'h555500FF33330F0F;
defparam \regFile|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N30
cyclonev_lcell_comb \regFile|Mux13~2 (
// Equation(s):
// \regFile|Mux13~2_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R14|dataOut [18] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R6|dataOut [18] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R10|dataOut [18] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R2|dataOut [18] ) ) )

	.dataa(!\regFile|R2|dataOut [18]),
	.datab(!\regFile|R14|dataOut [18]),
	.datac(!\regFile|R6|dataOut [18]),
	.datad(!\regFile|R10|dataOut [18]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux13~2 .extended_lut = "off";
defparam \regFile|Mux13~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \regFile|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N18
cyclonev_lcell_comb \regFile|Mux13~4 (
// Equation(s):
// \regFile|Mux13~4_combout  = ( \regFile|Mux13~1_combout  & ( \regFile|Mux13~2_combout  & ( (!\rs1Mux|out[0]~0_combout  & (((\rs1Mux|out[1]~1_combout )) # (\regFile|Mux13~0_combout ))) # (\rs1Mux|out[0]~0_combout  & (((!\rs1Mux|out[1]~1_combout ) # 
// (\regFile|Mux13~3_combout )))) ) ) ) # ( !\regFile|Mux13~1_combout  & ( \regFile|Mux13~2_combout  & ( (!\rs1Mux|out[0]~0_combout  & (((\rs1Mux|out[1]~1_combout )) # (\regFile|Mux13~0_combout ))) # (\rs1Mux|out[0]~0_combout  & (((\regFile|Mux13~3_combout  
// & \rs1Mux|out[1]~1_combout )))) ) ) ) # ( \regFile|Mux13~1_combout  & ( !\regFile|Mux13~2_combout  & ( (!\rs1Mux|out[0]~0_combout  & (\regFile|Mux13~0_combout  & ((!\rs1Mux|out[1]~1_combout )))) # (\rs1Mux|out[0]~0_combout  & (((!\rs1Mux|out[1]~1_combout 
// ) # (\regFile|Mux13~3_combout )))) ) ) ) # ( !\regFile|Mux13~1_combout  & ( !\regFile|Mux13~2_combout  & ( (!\rs1Mux|out[0]~0_combout  & (\regFile|Mux13~0_combout  & ((!\rs1Mux|out[1]~1_combout )))) # (\rs1Mux|out[0]~0_combout  & 
// (((\regFile|Mux13~3_combout  & \rs1Mux|out[1]~1_combout )))) ) ) )

	.dataa(!\regFile|Mux13~0_combout ),
	.datab(!\rs1Mux|out[0]~0_combout ),
	.datac(!\regFile|Mux13~3_combout ),
	.datad(!\rs1Mux|out[1]~1_combout ),
	.datae(!\regFile|Mux13~1_combout ),
	.dataf(!\regFile|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux13~4 .extended_lut = "off";
defparam \regFile|Mux13~4 .lut_mask = 64'h4403770344CF77CF;
defparam \regFile|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N0
cyclonev_lcell_comb \procAlu|Add0~109 (
// Equation(s):
// \procAlu|Add0~109_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux12~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux12~4_combout  ) + ( \procAlu|Add0~114  ))
// \procAlu|Add0~110  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux12~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux12~4_combout  ) + ( \procAlu|Add0~114  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux12~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~109_sumout ),
	.cout(\procAlu|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~109 .extended_lut = "off";
defparam \procAlu|Add0~109 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N15
cyclonev_lcell_comb \dstRegMux|Mux12~0 (
// Equation(s):
// \dstRegMux|Mux12~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (\pcIncrementer|Add0~109_sumout )) # (\controller|WideOr14~0_combout  & (((\datamem|data_rtl_0|auto_generated|ram_block1a19 ))))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & (((\procAlu|Mux2~0_combout  & (\procAlu|Add0~109_sumout ))) # (\procAlu|Mux12~1_combout ))) ) )

	.dataa(!\procAlu|Mux12~1_combout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Add0~109_sumout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\datamem|data_rtl_0|auto_generated|ram_block1a19 ),
	.datag(!\pcIncrementer|Add0~109_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux12~0 .extended_lut = "on";
defparam \dstRegMux|Mux12~0 .lut_mask = 64'h0C0C444C3F3F444C;
defparam \dstRegMux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N26
dffeas \regFile|R11|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N15
cyclonev_lcell_comb \regFile|Mux44~2 (
// Equation(s):
// \regFile|Mux44~2_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R10|dataOut [19] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R11|dataOut [19] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R8|dataOut [19] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R9|dataOut [19] ) ) )

	.dataa(!\regFile|R9|dataOut [19]),
	.datab(!\regFile|R11|dataOut [19]),
	.datac(!\regFile|R8|dataOut [19]),
	.datad(!\regFile|R10|dataOut [19]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux44~2 .extended_lut = "off";
defparam \regFile|Mux44~2 .lut_mask = 64'h55550F0F333300FF;
defparam \regFile|Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N2
dffeas \regFile|R3|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N21
cyclonev_lcell_comb \regFile|Mux44~0 (
// Equation(s):
// \regFile|Mux44~0_combout  = ( \regFile|R0|dataOut [19] & ( \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout ) # (\regFile|R2|dataOut [19]) ) ) ) # ( !\regFile|R0|dataOut [19] & ( \rs2Mux|Mux3~1_combout  & ( (\rs2Mux|Mux2~1_combout  & 
// \regFile|R2|dataOut [19]) ) ) ) # ( \regFile|R0|dataOut [19] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R1|dataOut [19]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R3|dataOut [19])) ) ) ) # ( !\regFile|R0|dataOut [19] & ( 
// !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R1|dataOut [19]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R3|dataOut [19])) ) ) )

	.dataa(!\rs2Mux|Mux2~1_combout ),
	.datab(!\regFile|R3|dataOut [19]),
	.datac(!\regFile|R1|dataOut [19]),
	.datad(!\regFile|R2|dataOut [19]),
	.datae(!\regFile|R0|dataOut [19]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux44~0 .extended_lut = "off";
defparam \regFile|Mux44~0 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \regFile|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N3
cyclonev_lcell_comb \regFile|Mux44~3 (
// Equation(s):
// \regFile|Mux44~3_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R14|dataOut [19] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R12|dataOut [19] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R15|dataOut [19] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R13|dataOut [19] ) ) )

	.dataa(!\regFile|R12|dataOut [19]),
	.datab(!\regFile|R13|dataOut [19]),
	.datac(!\regFile|R15|dataOut [19]),
	.datad(!\regFile|R14|dataOut [19]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux44~3 .extended_lut = "off";
defparam \regFile|Mux44~3 .lut_mask = 64'h33330F0F555500FF;
defparam \regFile|Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N59
dffeas \regFile|R5|dataOut[19] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[19] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N54
cyclonev_lcell_comb \regFile|Mux44~1 (
// Equation(s):
// \regFile|Mux44~1_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R6|dataOut [19] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R4|dataOut [19] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R7|dataOut [19] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R5|dataOut [19] ) ) )

	.dataa(!\regFile|R7|dataOut [19]),
	.datab(!\regFile|R5|dataOut [19]),
	.datac(!\regFile|R4|dataOut [19]),
	.datad(!\regFile|R6|dataOut [19]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux44~1 .extended_lut = "off";
defparam \regFile|Mux44~1 .lut_mask = 64'h333355550F0F00FF;
defparam \regFile|Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N12
cyclonev_lcell_comb \regFile|Mux44~4 (
// Equation(s):
// \regFile|Mux44~4_combout  = ( \regFile|Mux44~3_combout  & ( \regFile|Mux44~1_combout  & ( (!\rs2Mux|Mux1~1_combout ) # ((!\rs2Mux|Mux0~1_combout  & (\regFile|Mux44~2_combout )) # (\rs2Mux|Mux0~1_combout  & ((\regFile|Mux44~0_combout )))) ) ) ) # ( 
// !\regFile|Mux44~3_combout  & ( \regFile|Mux44~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\rs2Mux|Mux1~1_combout  & (\regFile|Mux44~2_combout ))) # (\rs2Mux|Mux0~1_combout  & ((!\rs2Mux|Mux1~1_combout ) # ((\regFile|Mux44~0_combout )))) ) ) ) # ( 
// \regFile|Mux44~3_combout  & ( !\regFile|Mux44~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & ((!\rs2Mux|Mux1~1_combout ) # ((\regFile|Mux44~2_combout )))) # (\rs2Mux|Mux0~1_combout  & (\rs2Mux|Mux1~1_combout  & ((\regFile|Mux44~0_combout )))) ) ) ) # ( 
// !\regFile|Mux44~3_combout  & ( !\regFile|Mux44~1_combout  & ( (\rs2Mux|Mux1~1_combout  & ((!\rs2Mux|Mux0~1_combout  & (\regFile|Mux44~2_combout )) # (\rs2Mux|Mux0~1_combout  & ((\regFile|Mux44~0_combout ))))) ) ) )

	.dataa(!\rs2Mux|Mux0~1_combout ),
	.datab(!\rs2Mux|Mux1~1_combout ),
	.datac(!\regFile|Mux44~2_combout ),
	.datad(!\regFile|Mux44~0_combout ),
	.datae(!\regFile|Mux44~3_combout ),
	.dataf(!\regFile|Mux44~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux44~4 .extended_lut = "off";
defparam \regFile|Mux44~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regFile|Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N6
cyclonev_lcell_comb \alu2Mux|Mux12~0 (
// Equation(s):
// \alu2Mux|Mux12~0_combout  = ( \instMem|data~0_combout  & ( \regFile|Mux44~4_combout  & ( (!\controller|WideOr3~5_combout ) # (\instMem|data~69_combout ) ) ) ) # ( !\instMem|data~0_combout  & ( \regFile|Mux44~4_combout  ) ) # ( \instMem|data~0_combout  & ( 
// !\regFile|Mux44~4_combout  & ( (\instMem|data~69_combout  & \controller|WideOr3~5_combout ) ) ) ) # ( !\instMem|data~0_combout  & ( !\regFile|Mux44~4_combout  & ( \controller|WideOr3~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~69_combout ),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(!\instMem|data~0_combout ),
	.dataf(!\regFile|Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux12~0 .extended_lut = "off";
defparam \alu2Mux|Mux12~0 .lut_mask = 64'h00FF000FFFFFFF0F;
defparam \alu2Mux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N3
cyclonev_lcell_comb \procAlu|Add0~65 (
// Equation(s):
// \procAlu|Add0~65_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux11~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux11~4_combout  ) + ( \procAlu|Add0~110  ))
// \procAlu|Add0~66  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux11~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux11~4_combout  ) + ( \procAlu|Add0~110  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux11~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~65_sumout ),
	.cout(\procAlu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~65 .extended_lut = "off";
defparam \procAlu|Add0~65 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N15
cyclonev_lcell_comb \regFile|R2|dataOut[21]~feeder (
// Equation(s):
// \regFile|R2|dataOut[21]~feeder_combout  = ( \dstRegMux|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[21]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \regFile|R2|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N59
dffeas \regFile|R3|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N2
dffeas \regFile|R0|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N15
cyclonev_lcell_comb \regFile|Mux42~0 (
// Equation(s):
// \regFile|Mux42~0_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R2|dataOut [21] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R0|dataOut [21] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R3|dataOut [21] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R1|dataOut [21] ) ) )

	.dataa(!\regFile|R1|dataOut [21]),
	.datab(!\regFile|R2|dataOut [21]),
	.datac(!\regFile|R3|dataOut [21]),
	.datad(!\regFile|R0|dataOut [21]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux42~0 .extended_lut = "off";
defparam \regFile|Mux42~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N12
cyclonev_lcell_comb \regFile|R13|dataOut[21]~feeder (
// Equation(s):
// \regFile|R13|dataOut[21]~feeder_combout  = ( \dstRegMux|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R13|dataOut[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R13|dataOut[21]~feeder .extended_lut = "off";
defparam \regFile|R13|dataOut[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R13|dataOut[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N14
dffeas \regFile|R13|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R13|dataOut[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \regFile|R12|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N45
cyclonev_lcell_comb \regFile|Mux42~3 (
// Equation(s):
// \regFile|Mux42~3_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R14|dataOut [21] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R12|dataOut [21] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R15|dataOut [21] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R13|dataOut [21] ) ) )

	.dataa(!\regFile|R14|dataOut [21]),
	.datab(!\regFile|R13|dataOut [21]),
	.datac(!\regFile|R15|dataOut [21]),
	.datad(!\regFile|R12|dataOut [21]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux42~3 .extended_lut = "off";
defparam \regFile|Mux42~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \regFile|Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N47
dffeas \regFile|R9|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N44
dffeas \regFile|R10|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N47
dffeas \regFile|R8|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N3
cyclonev_lcell_comb \regFile|Mux42~2 (
// Equation(s):
// \regFile|Mux42~2_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R10|dataOut [21] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R8|dataOut [21] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R11|dataOut [21] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R9|dataOut [21] ) ) )

	.dataa(!\regFile|R11|dataOut [21]),
	.datab(!\regFile|R9|dataOut [21]),
	.datac(!\regFile|R10|dataOut [21]),
	.datad(!\regFile|R8|dataOut [21]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux42~2 .extended_lut = "off";
defparam \regFile|Mux42~2 .lut_mask = 64'h3333555500FF0F0F;
defparam \regFile|Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N53
dffeas \regFile|R4|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N41
dffeas \regFile|R5|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N2
dffeas \regFile|R6|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N9
cyclonev_lcell_comb \regFile|Mux42~1 (
// Equation(s):
// \regFile|Mux42~1_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R6|dataOut [21] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R4|dataOut [21] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R7|dataOut [21] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R5|dataOut [21] ) ) )

	.dataa(!\regFile|R7|dataOut [21]),
	.datab(!\regFile|R4|dataOut [21]),
	.datac(!\regFile|R5|dataOut [21]),
	.datad(!\regFile|R6|dataOut [21]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux42~1 .extended_lut = "off";
defparam \regFile|Mux42~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \regFile|Mux42~4 (
// Equation(s):
// \regFile|Mux42~4_combout  = ( \regFile|Mux42~2_combout  & ( \regFile|Mux42~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((\regFile|Mux42~3_combout )) # (\rs2Mux|Mux0~1_combout ))) # (\rs2Mux|Mux1~1_combout  & ((!\rs2Mux|Mux0~1_combout ) # 
// ((\regFile|Mux42~0_combout )))) ) ) ) # ( !\regFile|Mux42~2_combout  & ( \regFile|Mux42~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((\regFile|Mux42~3_combout )) # (\rs2Mux|Mux0~1_combout ))) # (\rs2Mux|Mux1~1_combout  & (\rs2Mux|Mux0~1_combout  & 
// (\regFile|Mux42~0_combout ))) ) ) ) # ( \regFile|Mux42~2_combout  & ( !\regFile|Mux42~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux42~3_combout )))) # (\rs2Mux|Mux1~1_combout  & ((!\rs2Mux|Mux0~1_combout ) # 
// ((\regFile|Mux42~0_combout )))) ) ) ) # ( !\regFile|Mux42~2_combout  & ( !\regFile|Mux42~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux42~3_combout )))) # (\rs2Mux|Mux1~1_combout  & (\rs2Mux|Mux0~1_combout  & 
// (\regFile|Mux42~0_combout ))) ) ) )

	.dataa(!\rs2Mux|Mux1~1_combout ),
	.datab(!\rs2Mux|Mux0~1_combout ),
	.datac(!\regFile|Mux42~0_combout ),
	.datad(!\regFile|Mux42~3_combout ),
	.datae(!\regFile|Mux42~2_combout ),
	.dataf(!\regFile|Mux42~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux42~4 .extended_lut = "off";
defparam \regFile|Mux42~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \regFile|Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N56
dffeas \regFile|R12|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \regFile|R14|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N57
cyclonev_lcell_comb \regFile|Mux4~3 (
// Equation(s):
// \regFile|Mux4~3_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R15|dataOut [27] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R14|dataOut [27] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R13|dataOut [27] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R12|dataOut [27] ) ) )

	.dataa(!\regFile|R13|dataOut [27]),
	.datab(!\regFile|R15|dataOut [27]),
	.datac(!\regFile|R12|dataOut [27]),
	.datad(!\regFile|R14|dataOut [27]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux4~3 .extended_lut = "off";
defparam \regFile|Mux4~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \regFile|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N42
cyclonev_lcell_comb \regFile|R3|dataOut[27]~feeder (
// Equation(s):
// \regFile|R3|dataOut[27]~feeder_combout  = ( \dstRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[27]~feeder .extended_lut = "off";
defparam \regFile|R3|dataOut[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R3|dataOut[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N44
dffeas \regFile|R3|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R3|dataOut[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N36
cyclonev_lcell_comb \regFile|R1|dataOut[27]~feeder (
// Equation(s):
// \regFile|R1|dataOut[27]~feeder_combout  = ( \dstRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[27]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N38
dffeas \regFile|R1|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N8
dffeas \regFile|R0|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N12
cyclonev_lcell_comb \regFile|Mux4~0 (
// Equation(s):
// \regFile|Mux4~0_combout  = ( \regFile|R0|dataOut [27] & ( \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((\regFile|R1|dataOut [27]))) # (\rs1Mux|out[1]~1_combout  & (\regFile|R3|dataOut [27])) ) ) ) # ( !\regFile|R0|dataOut [27] & ( 
// \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((\regFile|R1|dataOut [27]))) # (\rs1Mux|out[1]~1_combout  & (\regFile|R3|dataOut [27])) ) ) ) # ( \regFile|R0|dataOut [27] & ( !\rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout ) # 
// (\regFile|R2|dataOut [27]) ) ) ) # ( !\regFile|R0|dataOut [27] & ( !\rs1Mux|out[0]~0_combout  & ( (\regFile|R2|dataOut [27] & \rs1Mux|out[1]~1_combout ) ) ) )

	.dataa(!\regFile|R2|dataOut [27]),
	.datab(!\regFile|R3|dataOut [27]),
	.datac(!\regFile|R1|dataOut [27]),
	.datad(!\rs1Mux|out[1]~1_combout ),
	.datae(!\regFile|R0|dataOut [27]),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux4~0 .extended_lut = "off";
defparam \regFile|Mux4~0 .lut_mask = 64'h0055FF550F330F33;
defparam \regFile|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N32
dffeas \regFile|R10|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N54
cyclonev_lcell_comb \regFile|R8|dataOut[27]~feeder (
// Equation(s):
// \regFile|R8|dataOut[27]~feeder_combout  = ( \dstRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R8|dataOut[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R8|dataOut[27]~feeder .extended_lut = "off";
defparam \regFile|R8|dataOut[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R8|dataOut[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N56
dffeas \regFile|R8|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R8|dataOut[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N38
dffeas \regFile|R11|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N18
cyclonev_lcell_comb \regFile|Mux4~2 (
// Equation(s):
// \regFile|Mux4~2_combout  = ( \rs1Mux|out[1]~1_combout  & ( \regFile|R11|dataOut [27] & ( (\rs1Mux|out[0]~0_combout ) # (\regFile|R10|dataOut [27]) ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R11|dataOut [27] & ( (!\rs1Mux|out[0]~0_combout  & 
// ((\regFile|R8|dataOut [27]))) # (\rs1Mux|out[0]~0_combout  & (\regFile|R9|dataOut [27])) ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( !\regFile|R11|dataOut [27] & ( (\regFile|R10|dataOut [27] & !\rs1Mux|out[0]~0_combout ) ) ) ) # ( !\rs1Mux|out[1]~1_combout  & 
// ( !\regFile|R11|dataOut [27] & ( (!\rs1Mux|out[0]~0_combout  & ((\regFile|R8|dataOut [27]))) # (\rs1Mux|out[0]~0_combout  & (\regFile|R9|dataOut [27])) ) ) )

	.dataa(!\regFile|R9|dataOut [27]),
	.datab(!\regFile|R10|dataOut [27]),
	.datac(!\rs1Mux|out[0]~0_combout ),
	.datad(!\regFile|R8|dataOut [27]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\regFile|R11|dataOut [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux4~2 .extended_lut = "off";
defparam \regFile|Mux4~2 .lut_mask = 64'h05F5303005F53F3F;
defparam \regFile|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N18
cyclonev_lcell_comb \regFile|Mux4~4 (
// Equation(s):
// \regFile|Mux4~4_combout  = ( \regFile|Mux4~0_combout  & ( \regFile|Mux4~2_combout  & ( (!\rs1Mux|out[2]~2_combout ) # ((!\rs1Mux|out[3]~3_combout  & (\regFile|Mux4~1_combout )) # (\rs1Mux|out[3]~3_combout  & ((\regFile|Mux4~3_combout )))) ) ) ) # ( 
// !\regFile|Mux4~0_combout  & ( \regFile|Mux4~2_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((\rs1Mux|out[3]~3_combout )))) # (\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout  & (\regFile|Mux4~1_combout )) # (\rs1Mux|out[3]~3_combout  & 
// ((\regFile|Mux4~3_combout ))))) ) ) ) # ( \regFile|Mux4~0_combout  & ( !\regFile|Mux4~2_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((!\rs1Mux|out[3]~3_combout )))) # (\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout  & (\regFile|Mux4~1_combout )) 
// # (\rs1Mux|out[3]~3_combout  & ((\regFile|Mux4~3_combout ))))) ) ) ) # ( !\regFile|Mux4~0_combout  & ( !\regFile|Mux4~2_combout  & ( (\rs1Mux|out[2]~2_combout  & ((!\rs1Mux|out[3]~3_combout  & (\regFile|Mux4~1_combout )) # (\rs1Mux|out[3]~3_combout  & 
// ((\regFile|Mux4~3_combout ))))) ) ) )

	.dataa(!\regFile|Mux4~1_combout ),
	.datab(!\rs1Mux|out[2]~2_combout ),
	.datac(!\rs1Mux|out[3]~3_combout ),
	.datad(!\regFile|Mux4~3_combout ),
	.datae(!\regFile|Mux4~0_combout ),
	.dataf(!\regFile|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux4~4 .extended_lut = "off";
defparam \regFile|Mux4~4 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \regFile|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N42
cyclonev_lcell_comb \alu2Mux|Mux4~0 (
// Equation(s):
// \alu2Mux|Mux4~0_combout  = ( \regFile|Mux36~4_combout  & ( ((!\controller|WideOr3~5_combout ) # (!\instMem|data~0_combout )) # (\instMem|data~69_combout ) ) ) # ( !\regFile|Mux36~4_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout 
// ) # (\instMem|data~69_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~69_combout ),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(!\instMem|data~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux4~0 .extended_lut = "off";
defparam \alu2Mux|Mux4~0 .lut_mask = 64'h0F030F03FFF3FFF3;
defparam \alu2Mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N18
cyclonev_lcell_comb \procAlu|Add0~17 (
// Equation(s):
// \procAlu|Add0~17_sumout  = SUM(( \regFile|Mux6~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux6~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~22  ))
// \procAlu|Add0~18  = CARRY(( \regFile|Mux6~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux6~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~22  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\regFile|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\alu2Mux|Mux6~0_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~17_sumout ),
	.cout(\procAlu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~17 .extended_lut = "off";
defparam \procAlu|Add0~17 .lut_mask = 64'h00000FD2000000FF;
defparam \procAlu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N21
cyclonev_lcell_comb \procAlu|Add0~85 (
// Equation(s):
// \procAlu|Add0~85_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux5~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux5~4_combout  ) + ( \procAlu|Add0~18  ))
// \procAlu|Add0~86  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux5~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux5~4_combout  ) + ( \procAlu|Add0~18  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux5~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~85_sumout ),
	.cout(\procAlu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~85 .extended_lut = "off";
defparam \procAlu|Add0~85 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N24
cyclonev_lcell_comb \procAlu|Add0~81 (
// Equation(s):
// \procAlu|Add0~81_sumout  = SUM(( \regFile|Mux4~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux4~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~86  ))
// \procAlu|Add0~82  = CARRY(( \regFile|Mux4~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux4~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~86  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\regFile|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\alu2Mux|Mux4~0_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~81_sumout ),
	.cout(\procAlu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~81 .extended_lut = "off";
defparam \procAlu|Add0~81 .lut_mask = 64'h00000FD2000000FF;
defparam \procAlu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \datamem|data_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\datamem|key_reg[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|clk_out~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\regFile|Mux33~4_combout ,\regFile|Mux36~4_combout ,\regFile|Mux41~4_combout ,\regFile|Mux42~4_combout ,\regFile|Mux43~4_combout }),
	.portaaddr({\procAlu|Mux19~1_combout ,\procAlu|Mux20~1_combout ,\procAlu|Mux21~1_combout ,\procAlu|Mux22~1_combout ,\procAlu|Mux23~1_combout ,\procAlu|Mux24~2_combout ,\procAlu|Mux25~1_combout ,\procAlu|Mux26~1_combout ,\procAlu|Mux27~1_combout ,\procAlu|Mux28~1_combout ,
\procAlu|Mux29~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamem|data_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .init_file = "test/programs/Test2.mif";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "DataMemory:datamem|altsyncram:data_rtl_0|altsyncram_g2e1:auto_generated|ALTSYNCRAM";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 2047;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 2048;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084270A5A94B535884272A4252B5A9AC4013808021229255A1AC411384168D6168D6148D6148D6168D6168D6168D6168D6148D6148D6168D6168D6168D6168D6148D6148D6168D616A15A44D62009C0561096691DEA3094615A1AC4013808C2B4358D6F72B001284E5B97BDEF7BDEE4";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N45
cyclonev_lcell_comb \alu2Mux|Mux1~0 (
// Equation(s):
// \alu2Mux|Mux1~0_combout  = ( \instMem|data~69_combout  & ( \regFile|Mux33~4_combout  ) ) # ( !\instMem|data~69_combout  & ( \regFile|Mux33~4_combout  & ( (!\controller|WideOr3~5_combout ) # (!\instMem|data~0_combout ) ) ) ) # ( \instMem|data~69_combout  & 
// ( !\regFile|Mux33~4_combout  & ( \controller|WideOr3~5_combout  ) ) ) # ( !\instMem|data~69_combout  & ( !\regFile|Mux33~4_combout  & ( (\controller|WideOr3~5_combout  & !\instMem|data~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(!\instMem|data~0_combout ),
	.datae(!\instMem|data~69_combout ),
	.dataf(!\regFile|Mux33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux1~0 .extended_lut = "off";
defparam \alu2Mux|Mux1~0 .lut_mask = 64'h0F000F0FFFF0FFFF;
defparam \alu2Mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N12
cyclonev_lcell_comb \regFile|R4|dataOut[30]~feeder (
// Equation(s):
// \regFile|R4|dataOut[30]~feeder_combout  = ( \dstRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R4|dataOut[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R4|dataOut[30]~feeder .extended_lut = "off";
defparam \regFile|R4|dataOut[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R4|dataOut[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N14
dffeas \regFile|R4|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R4|dataOut[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N38
dffeas \regFile|R5|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \regFile|R7|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N39
cyclonev_lcell_comb \regFile|Mux1~1 (
// Equation(s):
// \regFile|Mux1~1_combout  = ( \regFile|R7|dataOut [30] & ( \rs1Mux|out[0]~0_combout  & ( (\regFile|R5|dataOut [30]) # (\rs1Mux|out[1]~1_combout ) ) ) ) # ( !\regFile|R7|dataOut [30] & ( \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & 
// \regFile|R5|dataOut [30]) ) ) ) # ( \regFile|R7|dataOut [30] & ( !\rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((\regFile|R4|dataOut [30]))) # (\rs1Mux|out[1]~1_combout  & (\regFile|R6|dataOut [30])) ) ) ) # ( !\regFile|R7|dataOut [30] & ( 
// !\rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((\regFile|R4|dataOut [30]))) # (\rs1Mux|out[1]~1_combout  & (\regFile|R6|dataOut [30])) ) ) )

	.dataa(!\regFile|R6|dataOut [30]),
	.datab(!\rs1Mux|out[1]~1_combout ),
	.datac(!\regFile|R4|dataOut [30]),
	.datad(!\regFile|R5|dataOut [30]),
	.datae(!\regFile|R7|dataOut [30]),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux1~1 .extended_lut = "off";
defparam \regFile|Mux1~1 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \regFile|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N12
cyclonev_lcell_comb \regFile|R8|dataOut[30]~feeder (
// Equation(s):
// \regFile|R8|dataOut[30]~feeder_combout  = ( \dstRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R8|dataOut[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R8|dataOut[30]~feeder .extended_lut = "off";
defparam \regFile|R8|dataOut[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R8|dataOut[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N14
dffeas \regFile|R8|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R8|dataOut[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N54
cyclonev_lcell_comb \regFile|R10|dataOut[30]~feeder (
// Equation(s):
// \regFile|R10|dataOut[30]~feeder_combout  = ( \dstRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R10|dataOut[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R10|dataOut[30]~feeder .extended_lut = "off";
defparam \regFile|R10|dataOut[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R10|dataOut[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N56
dffeas \regFile|R10|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R10|dataOut[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N44
dffeas \regFile|R11|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N42
cyclonev_lcell_comb \regFile|Mux1~2 (
// Equation(s):
// \regFile|Mux1~2_combout  = ( \regFile|R10|dataOut [30] & ( \regFile|R11|dataOut [30] & ( ((!\rs1Mux|out[0]~0_combout  & ((\regFile|R8|dataOut [30]))) # (\rs1Mux|out[0]~0_combout  & (\regFile|R9|dataOut [30]))) # (\rs1Mux|out[1]~1_combout ) ) ) ) # ( 
// !\regFile|R10|dataOut [30] & ( \regFile|R11|dataOut [30] & ( (!\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout  & ((\regFile|R8|dataOut [30]))) # (\rs1Mux|out[0]~0_combout  & (\regFile|R9|dataOut [30])))) # (\rs1Mux|out[1]~1_combout  & 
// (((\rs1Mux|out[0]~0_combout )))) ) ) ) # ( \regFile|R10|dataOut [30] & ( !\regFile|R11|dataOut [30] & ( (!\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout  & ((\regFile|R8|dataOut [30]))) # (\rs1Mux|out[0]~0_combout  & (\regFile|R9|dataOut [30])))) 
// # (\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout )))) ) ) ) # ( !\regFile|R10|dataOut [30] & ( !\regFile|R11|dataOut [30] & ( (!\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout  & ((\regFile|R8|dataOut [30]))) # (\rs1Mux|out[0]~0_combout 
//  & (\regFile|R9|dataOut [30])))) ) ) )

	.dataa(!\regFile|R9|dataOut [30]),
	.datab(!\rs1Mux|out[1]~1_combout ),
	.datac(!\regFile|R8|dataOut [30]),
	.datad(!\rs1Mux|out[0]~0_combout ),
	.datae(!\regFile|R10|dataOut [30]),
	.dataf(!\regFile|R11|dataOut [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux1~2 .extended_lut = "off";
defparam \regFile|Mux1~2 .lut_mask = 64'h0C443F440C773F77;
defparam \regFile|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N26
dffeas \regFile|R15|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N51
cyclonev_lcell_comb \regFile|R14|dataOut[30]~feeder (
// Equation(s):
// \regFile|R14|dataOut[30]~feeder_combout  = ( \dstRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R14|dataOut[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R14|dataOut[30]~feeder .extended_lut = "off";
defparam \regFile|R14|dataOut[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R14|dataOut[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N53
dffeas \regFile|R14|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R14|dataOut[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N24
cyclonev_lcell_comb \regFile|R13|dataOut[30]~feeder (
// Equation(s):
// \regFile|R13|dataOut[30]~feeder_combout  = ( \dstRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R13|dataOut[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R13|dataOut[30]~feeder .extended_lut = "off";
defparam \regFile|R13|dataOut[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R13|dataOut[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N26
dffeas \regFile|R13|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R13|dataOut[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N0
cyclonev_lcell_comb \regFile|Mux1~3 (
// Equation(s):
// \regFile|Mux1~3_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R15|dataOut [30] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R14|dataOut [30] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R13|dataOut [30] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R12|dataOut [30] ) ) )

	.dataa(!\regFile|R12|dataOut [30]),
	.datab(!\regFile|R15|dataOut [30]),
	.datac(!\regFile|R14|dataOut [30]),
	.datad(!\regFile|R13|dataOut [30]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux1~3 .extended_lut = "off";
defparam \regFile|Mux1~3 .lut_mask = 64'h555500FF0F0F3333;
defparam \regFile|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N18
cyclonev_lcell_comb \regFile|R2|dataOut[30]~feeder (
// Equation(s):
// \regFile|R2|dataOut[30]~feeder_combout  = ( \dstRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[30]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N20
dffeas \regFile|R2|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N42
cyclonev_lcell_comb \regFile|R1|dataOut[30]~feeder (
// Equation(s):
// \regFile|R1|dataOut[30]~feeder_combout  = ( \dstRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[30]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N44
dffeas \regFile|R1|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N15
cyclonev_lcell_comb \regFile|Mux1~0 (
// Equation(s):
// \regFile|Mux1~0_combout  = ( \regFile|R1|dataOut [30] & ( \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout ) # (\regFile|R3|dataOut [30]) ) ) ) # ( !\regFile|R1|dataOut [30] & ( \rs1Mux|out[0]~0_combout  & ( (\rs1Mux|out[1]~1_combout  & 
// \regFile|R3|dataOut [30]) ) ) ) # ( \regFile|R1|dataOut [30] & ( !\rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (\regFile|R0|dataOut [30])) # (\rs1Mux|out[1]~1_combout  & ((\regFile|R2|dataOut [30]))) ) ) ) # ( !\regFile|R1|dataOut [30] & ( 
// !\rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (\regFile|R0|dataOut [30])) # (\rs1Mux|out[1]~1_combout  & ((\regFile|R2|dataOut [30]))) ) ) )

	.dataa(!\regFile|R0|dataOut [30]),
	.datab(!\rs1Mux|out[1]~1_combout ),
	.datac(!\regFile|R3|dataOut [30]),
	.datad(!\regFile|R2|dataOut [30]),
	.datae(!\regFile|R1|dataOut [30]),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux1~0 .extended_lut = "off";
defparam \regFile|Mux1~0 .lut_mask = 64'h447744770303CFCF;
defparam \regFile|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N39
cyclonev_lcell_comb \regFile|Mux1~4 (
// Equation(s):
// \regFile|Mux1~4_combout  = ( \regFile|Mux1~3_combout  & ( \regFile|Mux1~0_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((!\rs1Mux|out[3]~3_combout ) # (\regFile|Mux1~2_combout )))) # (\rs1Mux|out[2]~2_combout  & (((\rs1Mux|out[3]~3_combout )) # 
// (\regFile|Mux1~1_combout ))) ) ) ) # ( !\regFile|Mux1~3_combout  & ( \regFile|Mux1~0_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((!\rs1Mux|out[3]~3_combout ) # (\regFile|Mux1~2_combout )))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux1~1_combout  & 
// ((!\rs1Mux|out[3]~3_combout )))) ) ) ) # ( \regFile|Mux1~3_combout  & ( !\regFile|Mux1~0_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((\regFile|Mux1~2_combout  & \rs1Mux|out[3]~3_combout )))) # (\rs1Mux|out[2]~2_combout  & (((\rs1Mux|out[3]~3_combout )) # 
// (\regFile|Mux1~1_combout ))) ) ) ) # ( !\regFile|Mux1~3_combout  & ( !\regFile|Mux1~0_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((\regFile|Mux1~2_combout  & \rs1Mux|out[3]~3_combout )))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux1~1_combout  & 
// ((!\rs1Mux|out[3]~3_combout )))) ) ) )

	.dataa(!\rs1Mux|out[2]~2_combout ),
	.datab(!\regFile|Mux1~1_combout ),
	.datac(!\regFile|Mux1~2_combout ),
	.datad(!\rs1Mux|out[3]~3_combout ),
	.datae(!\regFile|Mux1~3_combout ),
	.dataf(!\regFile|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux1~4 .extended_lut = "off";
defparam \regFile|Mux1~4 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \regFile|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N30
cyclonev_lcell_comb \procAlu|Add0~1 (
// Equation(s):
// \procAlu|Add0~1_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux2~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux2~4_combout  ) + ( \procAlu|Add0~106  ))
// \procAlu|Add0~2  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux2~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux2~4_combout  ) + ( \procAlu|Add0~106  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux2~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~1_sumout ),
	.cout(\procAlu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~1 .extended_lut = "off";
defparam \procAlu|Add0~1 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N33
cyclonev_lcell_comb \procAlu|Add0~57 (
// Equation(s):
// \procAlu|Add0~57_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux1~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux1~4_combout  ) + ( \procAlu|Add0~2  ))
// \procAlu|Add0~58  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux1~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux1~4_combout  ) + ( \procAlu|Add0~2  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux1~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~57_sumout ),
	.cout(\procAlu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~57 .extended_lut = "off";
defparam \procAlu|Add0~57 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N42
cyclonev_lcell_comb \brBaseMux|out[30]~19 (
// Equation(s):
// \brBaseMux|out[30]~19_combout  = ( \regFile|Mux1~4_combout  & ( (\controller|Decoder0~4_combout ) # (\pcIncrementer|Add0~77_sumout ) ) ) # ( !\regFile|Mux1~4_combout  & ( (\pcIncrementer|Add0~77_sumout  & !\controller|Decoder0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\pcIncrementer|Add0~77_sumout ),
	.datac(!\controller|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[30]~19 .extended_lut = "off";
defparam \brBaseMux|out[30]~19 .lut_mask = 64'h303030303F3F3F3F;
defparam \brBaseMux|out[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N33
cyclonev_lcell_comb \brOffsetAdder|Add0~97 (
// Equation(s):
// \brOffsetAdder|Add0~97_sumout  = SUM(( \brBaseMux|out[27]~22_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~102  ))
// \brOffsetAdder|Add0~98  = CARRY(( \brBaseMux|out[27]~22_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~102  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[27]~22_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~97_sumout ),
	.cout(\brOffsetAdder|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~97 .extended_lut = "off";
defparam \brOffsetAdder|Add0~97 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N48
cyclonev_lcell_comb \pc|dataOut[27]~feeder (
// Equation(s):
// \pc|dataOut[27]~feeder_combout  = ( \brOffsetAdder|Add0~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[27]~feeder .extended_lut = "off";
defparam \pc|dataOut[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N50
dffeas \pc|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[27]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[27] .is_wysiwyg = "true";
defparam \pc|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N15
cyclonev_lcell_comb \pcIncrementer|Add0~89 (
// Equation(s):
// \pcIncrementer|Add0~89_sumout  = SUM(( \pc|dataOut [27] ) + ( GND ) + ( \pcIncrementer|Add0~94  ))
// \pcIncrementer|Add0~90  = CARRY(( \pc|dataOut [27] ) + ( GND ) + ( \pcIncrementer|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~89_sumout ),
	.cout(\pcIncrementer|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~89 .extended_lut = "off";
defparam \pcIncrementer|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N51
cyclonev_lcell_comb \brBaseMux|out[27]~22 (
// Equation(s):
// \brBaseMux|out[27]~22_combout  = ( \pcIncrementer|Add0~89_sumout  & ( (!\controller|Decoder0~4_combout ) # (\regFile|Mux4~4_combout ) ) ) # ( !\pcIncrementer|Add0~89_sumout  & ( (\controller|Decoder0~4_combout  & \regFile|Mux4~4_combout ) ) )

	.dataa(!\controller|Decoder0~4_combout ),
	.datab(gnd),
	.datac(!\regFile|Mux4~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcIncrementer|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[27]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[27]~22 .extended_lut = "off";
defparam \brBaseMux|out[27]~22 .lut_mask = 64'h05050505AFAFAFAF;
defparam \brBaseMux|out[27]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N36
cyclonev_lcell_comb \brOffsetAdder|Add0~113 (
// Equation(s):
// \brOffsetAdder|Add0~113_sumout  = SUM(( \brBaseMux|out[28]~26_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~98  ))
// \brOffsetAdder|Add0~114  = CARRY(( \brBaseMux|out[28]~26_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~98  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[28]~26_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~113_sumout ),
	.cout(\brOffsetAdder|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~113 .extended_lut = "off";
defparam \brOffsetAdder|Add0~113 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N30
cyclonev_lcell_comb \pc|dataOut[28]~feeder (
// Equation(s):
// \pc|dataOut[28]~feeder_combout  = \brOffsetAdder|Add0~113_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\brOffsetAdder|Add0~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[28]~feeder .extended_lut = "off";
defparam \pc|dataOut[28]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \pc|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N32
dffeas \pc|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[28]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[28] .is_wysiwyg = "true";
defparam \pc|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N18
cyclonev_lcell_comb \pcIncrementer|Add0~105 (
// Equation(s):
// \pcIncrementer|Add0~105_sumout  = SUM(( \pc|dataOut [28] ) + ( GND ) + ( \pcIncrementer|Add0~90  ))
// \pcIncrementer|Add0~106  = CARRY(( \pc|dataOut [28] ) + ( GND ) + ( \pcIncrementer|Add0~90  ))

	.dataa(gnd),
	.datab(!\pc|dataOut [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~105_sumout ),
	.cout(\pcIncrementer|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~105 .extended_lut = "off";
defparam \pcIncrementer|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \pcIncrementer|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N15
cyclonev_lcell_comb \brBaseMux|out[28]~26 (
// Equation(s):
// \brBaseMux|out[28]~26_combout  = ( \controller|Decoder0~4_combout  & ( \regFile|Mux3~4_combout  ) ) # ( !\controller|Decoder0~4_combout  & ( \regFile|Mux3~4_combout  & ( \pcIncrementer|Add0~105_sumout  ) ) ) # ( !\controller|Decoder0~4_combout  & ( 
// !\regFile|Mux3~4_combout  & ( \pcIncrementer|Add0~105_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcIncrementer|Add0~105_sumout ),
	.datad(gnd),
	.datae(!\controller|Decoder0~4_combout ),
	.dataf(!\regFile|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[28]~26 .extended_lut = "off";
defparam \brBaseMux|out[28]~26 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \brBaseMux|out[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N39
cyclonev_lcell_comb \brOffsetAdder|Add0~57 (
// Equation(s):
// \brOffsetAdder|Add0~57_sumout  = SUM(( \brBaseMux|out[29]~12_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~114  ))
// \brOffsetAdder|Add0~58  = CARRY(( \brBaseMux|out[29]~12_combout  ) + ( (((\instMem|data~69_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \brOffsetAdder|Add0~114  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\brBaseMux|out[29]~12_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~69_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~57_sumout ),
	.cout(\brOffsetAdder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~57 .extended_lut = "off";
defparam \brOffsetAdder|Add0~57 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N57
cyclonev_lcell_comb \pc|dataOut[29]~feeder (
// Equation(s):
// \pc|dataOut[29]~feeder_combout  = \brOffsetAdder|Add0~57_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\brOffsetAdder|Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[29]~feeder .extended_lut = "off";
defparam \pc|dataOut[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc|dataOut[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N59
dffeas \pc|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[29]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[29] .is_wysiwyg = "true";
defparam \pc|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N21
cyclonev_lcell_comb \pcIncrementer|Add0~49 (
// Equation(s):
// \pcIncrementer|Add0~49_sumout  = SUM(( \pc|dataOut [29] ) + ( GND ) + ( \pcIncrementer|Add0~106  ))
// \pcIncrementer|Add0~50  = CARRY(( \pc|dataOut [29] ) + ( GND ) + ( \pcIncrementer|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~49_sumout ),
	.cout(\pcIncrementer|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~49 .extended_lut = "off";
defparam \pcIncrementer|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N18
cyclonev_lcell_comb \brBaseMux|out[29]~12 (
// Equation(s):
// \brBaseMux|out[29]~12_combout  = ( \regFile|Mux2~4_combout  & ( \pcIncrementer|Add0~49_sumout  ) ) # ( !\regFile|Mux2~4_combout  & ( \pcIncrementer|Add0~49_sumout  & ( !\controller|Decoder0~4_combout  ) ) ) # ( \regFile|Mux2~4_combout  & ( 
// !\pcIncrementer|Add0~49_sumout  & ( \controller|Decoder0~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\controller|Decoder0~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regFile|Mux2~4_combout ),
	.dataf(!\pcIncrementer|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[29]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[29]~12 .extended_lut = "off";
defparam \brBaseMux|out[29]~12 .lut_mask = 64'h00003333CCCCFFFF;
defparam \brBaseMux|out[29]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N42
cyclonev_lcell_comb \pc|dataOut[30]~feeder (
// Equation(s):
// \pc|dataOut[30]~feeder_combout  = \brOffsetAdder|Add0~85_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\brOffsetAdder|Add0~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[30]~feeder .extended_lut = "off";
defparam \pc|dataOut[30]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \pc|dataOut[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N44
dffeas \pc|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[30]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[30] .is_wysiwyg = "true";
defparam \pc|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N24
cyclonev_lcell_comb \pcIncrementer|Add0~77 (
// Equation(s):
// \pcIncrementer|Add0~77_sumout  = SUM(( \pc|dataOut [30] ) + ( GND ) + ( \pcIncrementer|Add0~50  ))
// \pcIncrementer|Add0~78  = CARRY(( \pc|dataOut [30] ) + ( GND ) + ( \pcIncrementer|Add0~50  ))

	.dataa(gnd),
	.datab(!\pc|dataOut [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~77_sumout ),
	.cout(\pcIncrementer|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~77 .extended_lut = "off";
defparam \pcIncrementer|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \pcIncrementer|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N48
cyclonev_lcell_comb \dstRegMux|Mux1~0 (
// Equation(s):
// \dstRegMux|Mux1~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (\pcIncrementer|Add0~77_sumout )) # (\controller|WideOr14~0_combout  & (((\datamem|data_rtl_0|auto_generated|ram_block1a30 ))))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & (((\procAlu|Mux2~0_combout  & ((\procAlu|Add0~57_sumout )))) # (\procAlu|Mux1~2_combout ))) ) )

	.dataa(!\procAlu|Mux1~2_combout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\datamem|data_rtl_0|auto_generated|ram_block1a30 ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Add0~57_sumout ),
	.datag(!\pcIncrementer|Add0~77_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux1~0 .extended_lut = "on";
defparam \dstRegMux|Mux1~0 .lut_mask = 64'h0C3F44440C3F4C4C;
defparam \dstRegMux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N53
dffeas \regFile|R3|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N39
cyclonev_lcell_comb \regFile|R0|dataOut[30]~feeder (
// Equation(s):
// \regFile|R0|dataOut[30]~feeder_combout  = ( \dstRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R0|dataOut[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R0|dataOut[30]~feeder .extended_lut = "off";
defparam \regFile|R0|dataOut[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R0|dataOut[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N41
dffeas \regFile|R0|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R0|dataOut[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N0
cyclonev_lcell_comb \regFile|Mux33~0 (
// Equation(s):
// \regFile|Mux33~0_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R2|dataOut [30] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R3|dataOut [30] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R0|dataOut [30] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R1|dataOut [30] ) ) )

	.dataa(!\regFile|R2|dataOut [30]),
	.datab(!\regFile|R3|dataOut [30]),
	.datac(!\regFile|R0|dataOut [30]),
	.datad(!\regFile|R1|dataOut [30]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux33~0 .extended_lut = "off";
defparam \regFile|Mux33~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \regFile|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N45
cyclonev_lcell_comb \regFile|Mux33~3 (
// Equation(s):
// \regFile|Mux33~3_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R14|dataOut [30] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R15|dataOut [30] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R12|dataOut [30] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R13|dataOut [30] ) ) )

	.dataa(!\regFile|R12|dataOut [30]),
	.datab(!\regFile|R13|dataOut [30]),
	.datac(!\regFile|R15|dataOut [30]),
	.datad(!\regFile|R14|dataOut [30]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux33~3 .extended_lut = "off";
defparam \regFile|Mux33~3 .lut_mask = 64'h333355550F0F00FF;
defparam \regFile|Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N27
cyclonev_lcell_comb \regFile|R9|dataOut[30]~feeder (
// Equation(s):
// \regFile|R9|dataOut[30]~feeder_combout  = ( \dstRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R9|dataOut[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R9|dataOut[30]~feeder .extended_lut = "off";
defparam \regFile|R9|dataOut[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R9|dataOut[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \regFile|R9|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R9|dataOut[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N6
cyclonev_lcell_comb \regFile|Mux33~2 (
// Equation(s):
// \regFile|Mux33~2_combout  = ( \regFile|R8|dataOut [30] & ( \rs2Mux|Mux2~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & ((\regFile|R11|dataOut [30]))) # (\rs2Mux|Mux3~1_combout  & (\regFile|R10|dataOut [30])) ) ) ) # ( !\regFile|R8|dataOut [30] & ( 
// \rs2Mux|Mux2~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & ((\regFile|R11|dataOut [30]))) # (\rs2Mux|Mux3~1_combout  & (\regFile|R10|dataOut [30])) ) ) ) # ( \regFile|R8|dataOut [30] & ( !\rs2Mux|Mux2~1_combout  & ( (\rs2Mux|Mux3~1_combout ) # 
// (\regFile|R9|dataOut [30]) ) ) ) # ( !\regFile|R8|dataOut [30] & ( !\rs2Mux|Mux2~1_combout  & ( (\regFile|R9|dataOut [30] & !\rs2Mux|Mux3~1_combout ) ) ) )

	.dataa(!\regFile|R10|dataOut [30]),
	.datab(!\regFile|R11|dataOut [30]),
	.datac(!\regFile|R9|dataOut [30]),
	.datad(!\rs2Mux|Mux3~1_combout ),
	.datae(!\regFile|R8|dataOut [30]),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux33~2 .extended_lut = "off";
defparam \regFile|Mux33~2 .lut_mask = 64'h0F000FFF33553355;
defparam \regFile|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N56
dffeas \regFile|R6|dataOut[30] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[30] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N18
cyclonev_lcell_comb \regFile|Mux33~1 (
// Equation(s):
// \regFile|Mux33~1_combout  = ( \regFile|R6|dataOut [30] & ( \rs2Mux|Mux3~1_combout  & ( (\rs2Mux|Mux2~1_combout ) # (\regFile|R4|dataOut [30]) ) ) ) # ( !\regFile|R6|dataOut [30] & ( \rs2Mux|Mux3~1_combout  & ( (\regFile|R4|dataOut [30] & 
// !\rs2Mux|Mux2~1_combout ) ) ) ) # ( \regFile|R6|dataOut [30] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R5|dataOut [30]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R7|dataOut [30])) ) ) ) # ( !\regFile|R6|dataOut [30] & ( 
// !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R5|dataOut [30]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R7|dataOut [30])) ) ) )

	.dataa(!\regFile|R7|dataOut [30]),
	.datab(!\regFile|R4|dataOut [30]),
	.datac(!\regFile|R5|dataOut [30]),
	.datad(!\rs2Mux|Mux2~1_combout ),
	.datae(!\regFile|R6|dataOut [30]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux33~1 .extended_lut = "off";
defparam \regFile|Mux33~1 .lut_mask = 64'h0F550F55330033FF;
defparam \regFile|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N30
cyclonev_lcell_comb \regFile|Mux33~4 (
// Equation(s):
// \regFile|Mux33~4_combout  = ( \regFile|Mux33~2_combout  & ( \regFile|Mux33~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (((\regFile|Mux33~3_combout ) # (\rs2Mux|Mux1~1_combout )))) # (\rs2Mux|Mux0~1_combout  & (((!\rs2Mux|Mux1~1_combout )) # 
// (\regFile|Mux33~0_combout ))) ) ) ) # ( !\regFile|Mux33~2_combout  & ( \regFile|Mux33~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (((!\rs2Mux|Mux1~1_combout  & \regFile|Mux33~3_combout )))) # (\rs2Mux|Mux0~1_combout  & (((!\rs2Mux|Mux1~1_combout )) # 
// (\regFile|Mux33~0_combout ))) ) ) ) # ( \regFile|Mux33~2_combout  & ( !\regFile|Mux33~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (((\regFile|Mux33~3_combout ) # (\rs2Mux|Mux1~1_combout )))) # (\rs2Mux|Mux0~1_combout  & (\regFile|Mux33~0_combout  & 
// (\rs2Mux|Mux1~1_combout ))) ) ) ) # ( !\regFile|Mux33~2_combout  & ( !\regFile|Mux33~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (((!\rs2Mux|Mux1~1_combout  & \regFile|Mux33~3_combout )))) # (\rs2Mux|Mux0~1_combout  & (\regFile|Mux33~0_combout  & 
// (\rs2Mux|Mux1~1_combout ))) ) ) )

	.dataa(!\rs2Mux|Mux0~1_combout ),
	.datab(!\regFile|Mux33~0_combout ),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|Mux33~3_combout ),
	.datae(!\regFile|Mux33~2_combout ),
	.dataf(!\regFile|Mux33~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux33~4 .extended_lut = "off";
defparam \regFile|Mux33~4 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \regFile|Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N54
cyclonev_lcell_comb \dstRegMux|Mux4~0 (
// Equation(s):
// \dstRegMux|Mux4~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (\pcIncrementer|Add0~89_sumout )) # (\controller|WideOr14~0_combout  & (((\datamem|data_rtl_0|auto_generated|ram_block1a27 ))))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & (((\procAlu|Mux2~0_combout  & (\procAlu|Add0~81_sumout ))) # (\procAlu|Mux4~1_combout ))) ) )

	.dataa(!\procAlu|Mux4~1_combout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Add0~81_sumout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\datamem|data_rtl_0|auto_generated|ram_block1a27 ),
	.datag(!\pcIncrementer|Add0~89_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux4~0 .extended_lut = "on";
defparam \dstRegMux|Mux4~0 .lut_mask = 64'h0C0C444C3F3F444C;
defparam \dstRegMux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N27
cyclonev_lcell_comb \regFile|R15|dataOut[27]~feeder (
// Equation(s):
// \regFile|R15|dataOut[27]~feeder_combout  = ( \dstRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[27]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \regFile|R15|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N3
cyclonev_lcell_comb \regFile|Mux36~3 (
// Equation(s):
// \regFile|Mux36~3_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R14|dataOut [27] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R15|dataOut [27] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R12|dataOut [27] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R13|dataOut [27] ) ) )

	.dataa(!\regFile|R13|dataOut [27]),
	.datab(!\regFile|R15|dataOut [27]),
	.datac(!\regFile|R14|dataOut [27]),
	.datad(!\regFile|R12|dataOut [27]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux36~3 .extended_lut = "off";
defparam \regFile|Mux36~3 .lut_mask = 64'h555500FF33330F0F;
defparam \regFile|Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N3
cyclonev_lcell_comb \regFile|R9|dataOut[27]~feeder (
// Equation(s):
// \regFile|R9|dataOut[27]~feeder_combout  = ( \dstRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R9|dataOut[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R9|dataOut[27]~feeder .extended_lut = "off";
defparam \regFile|R9|dataOut[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R9|dataOut[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \regFile|R9|dataOut[27] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R9|dataOut[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[27] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N36
cyclonev_lcell_comb \regFile|Mux36~2 (
// Equation(s):
// \regFile|Mux36~2_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R10|dataOut [27] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R11|dataOut [27] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R8|dataOut [27] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R9|dataOut [27] ) ) )

	.dataa(!\regFile|R11|dataOut [27]),
	.datab(!\regFile|R8|dataOut [27]),
	.datac(!\regFile|R9|dataOut [27]),
	.datad(!\regFile|R10|dataOut [27]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux36~2 .extended_lut = "off";
defparam \regFile|Mux36~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \regFile|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N9
cyclonev_lcell_comb \regFile|Mux36~0 (
// Equation(s):
// \regFile|Mux36~0_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R2|dataOut [27] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R3|dataOut [27] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R0|dataOut [27] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R1|dataOut [27] ) ) )

	.dataa(!\regFile|R2|dataOut [27]),
	.datab(!\regFile|R3|dataOut [27]),
	.datac(!\regFile|R0|dataOut [27]),
	.datad(!\regFile|R1|dataOut [27]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux36~0 .extended_lut = "off";
defparam \regFile|Mux36~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \regFile|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N54
cyclonev_lcell_comb \regFile|Mux36~4 (
// Equation(s):
// \regFile|Mux36~4_combout  = ( \regFile|Mux36~2_combout  & ( \regFile|Mux36~0_combout  & ( ((!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux36~3_combout ))) # (\rs2Mux|Mux0~1_combout  & (\regFile|Mux36~1_combout ))) # (\rs2Mux|Mux1~1_combout ) ) ) ) # ( 
// !\regFile|Mux36~2_combout  & ( \regFile|Mux36~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux36~3_combout ))) # (\rs2Mux|Mux0~1_combout  & (\regFile|Mux36~1_combout )))) # (\rs2Mux|Mux1~1_combout  & 
// (((\rs2Mux|Mux0~1_combout )))) ) ) ) # ( \regFile|Mux36~2_combout  & ( !\regFile|Mux36~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux36~3_combout ))) # (\rs2Mux|Mux0~1_combout  & (\regFile|Mux36~1_combout )))) # 
// (\rs2Mux|Mux1~1_combout  & (((!\rs2Mux|Mux0~1_combout )))) ) ) ) # ( !\regFile|Mux36~2_combout  & ( !\regFile|Mux36~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((!\rs2Mux|Mux0~1_combout  & ((\regFile|Mux36~3_combout ))) # (\rs2Mux|Mux0~1_combout  & 
// (\regFile|Mux36~1_combout )))) ) ) )

	.dataa(!\regFile|Mux36~1_combout ),
	.datab(!\rs2Mux|Mux1~1_combout ),
	.datac(!\regFile|Mux36~3_combout ),
	.datad(!\rs2Mux|Mux0~1_combout ),
	.datae(!\regFile|Mux36~2_combout ),
	.dataf(!\regFile|Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux36~4 .extended_lut = "off";
defparam \regFile|Mux36~4 .lut_mask = 64'h0C443F440C773F77;
defparam \regFile|Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N9
cyclonev_lcell_comb \dstRegMux|Mux11~1 (
// Equation(s):
// \dstRegMux|Mux11~1_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (\pcIncrementer|Add0~85_sumout )) # (\controller|WideOr14~0_combout  & (((\datamem|data_rtl_0|auto_generated|ram_block1a20~portadataout ))))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & (((\procAlu|Mux2~0_combout  & (\procAlu|Add0~65_sumout ))) # (\procAlu|Mux11~1_combout ))) ) )

	.dataa(!\procAlu|Mux11~1_combout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Add0~65_sumout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\datamem|data_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datag(!\pcIncrementer|Add0~85_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux11~1 .extended_lut = "on";
defparam \dstRegMux|Mux11~1 .lut_mask = 64'h0C0C444C3F3F444C;
defparam \dstRegMux|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \regFile|R4|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N14
dffeas \regFile|R0|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N27
cyclonev_lcell_comb \regFile|Mux43~0 (
// Equation(s):
// \regFile|Mux43~0_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R0|dataOut [20] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R4|dataOut [20] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R8|dataOut [20] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R12|dataOut [20] ) ) )

	.dataa(!\regFile|R12|dataOut [20]),
	.datab(!\regFile|R4|dataOut [20]),
	.datac(!\regFile|R8|dataOut [20]),
	.datad(!\regFile|R0|dataOut [20]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux43~0 .extended_lut = "off";
defparam \regFile|Mux43~0 .lut_mask = 64'h55550F0F333300FF;
defparam \regFile|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N35
dffeas \regFile|R7|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N6
cyclonev_lcell_comb \regFile|Mux43~3 (
// Equation(s):
// \regFile|Mux43~3_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R3|dataOut [20] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R7|dataOut [20] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R11|dataOut [20] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R15|dataOut [20] ) ) )

	.dataa(!\regFile|R15|dataOut [20]),
	.datab(!\regFile|R11|dataOut [20]),
	.datac(!\regFile|R3|dataOut [20]),
	.datad(!\regFile|R7|dataOut [20]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux43~3 .extended_lut = "off";
defparam \regFile|Mux43~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \regFile|Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N42
cyclonev_lcell_comb \regFile|R2|dataOut[20]~feeder (
// Equation(s):
// \regFile|R2|dataOut[20]~feeder_combout  = ( \dstRegMux|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[20]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N44
dffeas \regFile|R2|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N36
cyclonev_lcell_comb \regFile|Mux43~2 (
// Equation(s):
// \regFile|Mux43~2_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R2|dataOut [20] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R6|dataOut [20] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R10|dataOut [20] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R14|dataOut [20] ) ) )

	.dataa(!\regFile|R10|dataOut [20]),
	.datab(!\regFile|R14|dataOut [20]),
	.datac(!\regFile|R6|dataOut [20]),
	.datad(!\regFile|R2|dataOut [20]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux43~2 .extended_lut = "off";
defparam \regFile|Mux43~2 .lut_mask = 64'h333355550F0F00FF;
defparam \regFile|Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N33
cyclonev_lcell_comb \regFile|R9|dataOut[20]~feeder (
// Equation(s):
// \regFile|R9|dataOut[20]~feeder_combout  = ( \dstRegMux|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R9|dataOut[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R9|dataOut[20]~feeder .extended_lut = "off";
defparam \regFile|R9|dataOut[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R9|dataOut[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N35
dffeas \regFile|R9|dataOut[20] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R9|dataOut[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[20] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N51
cyclonev_lcell_comb \regFile|Mux43~1 (
// Equation(s):
// \regFile|Mux43~1_combout  = ( \regFile|R1|dataOut [20] & ( \rs2Mux|Mux0~1_combout  & ( (\rs2Mux|Mux1~1_combout ) # (\regFile|R5|dataOut [20]) ) ) ) # ( !\regFile|R1|dataOut [20] & ( \rs2Mux|Mux0~1_combout  & ( (\regFile|R5|dataOut [20] & 
// !\rs2Mux|Mux1~1_combout ) ) ) ) # ( \regFile|R1|dataOut [20] & ( !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R13|dataOut [20])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R9|dataOut [20]))) ) ) ) # ( !\regFile|R1|dataOut [20] & ( 
// !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R13|dataOut [20])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R9|dataOut [20]))) ) ) )

	.dataa(!\regFile|R5|dataOut [20]),
	.datab(!\regFile|R13|dataOut [20]),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|R9|dataOut [20]),
	.datae(!\regFile|R1|dataOut [20]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux43~1 .extended_lut = "off";
defparam \regFile|Mux43~1 .lut_mask = 64'h303F303F50505F5F;
defparam \regFile|Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N6
cyclonev_lcell_comb \regFile|Mux43~4 (
// Equation(s):
// \regFile|Mux43~4_combout  = ( \regFile|Mux43~2_combout  & ( \regFile|Mux43~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout ) # ((\regFile|Mux43~3_combout )))) # (\rs2Mux|Mux3~1_combout  & (((\regFile|Mux43~0_combout )) # 
// (\rs2Mux|Mux2~1_combout ))) ) ) ) # ( !\regFile|Mux43~2_combout  & ( \regFile|Mux43~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout ) # ((\regFile|Mux43~3_combout )))) # (\rs2Mux|Mux3~1_combout  & (!\rs2Mux|Mux2~1_combout  & 
// (\regFile|Mux43~0_combout ))) ) ) ) # ( \regFile|Mux43~2_combout  & ( !\regFile|Mux43~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (\rs2Mux|Mux2~1_combout  & ((\regFile|Mux43~3_combout )))) # (\rs2Mux|Mux3~1_combout  & (((\regFile|Mux43~0_combout )) # 
// (\rs2Mux|Mux2~1_combout ))) ) ) ) # ( !\regFile|Mux43~2_combout  & ( !\regFile|Mux43~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (\rs2Mux|Mux2~1_combout  & ((\regFile|Mux43~3_combout )))) # (\rs2Mux|Mux3~1_combout  & (!\rs2Mux|Mux2~1_combout  & 
// (\regFile|Mux43~0_combout ))) ) ) )

	.dataa(!\rs2Mux|Mux3~1_combout ),
	.datab(!\rs2Mux|Mux2~1_combout ),
	.datac(!\regFile|Mux43~0_combout ),
	.datad(!\regFile|Mux43~3_combout ),
	.datae(!\regFile|Mux43~2_combout ),
	.dataf(!\regFile|Mux43~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux43~4 .extended_lut = "off";
defparam \regFile|Mux43~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \regFile|Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N48
cyclonev_lcell_comb \alu2Mux|Mux10~0 (
// Equation(s):
// \alu2Mux|Mux10~0_combout  = ( \regFile|Mux42~4_combout  & ( ((!\controller|WideOr3~5_combout ) # (!\instMem|data~0_combout )) # (\instMem|data~69_combout ) ) ) # ( !\regFile|Mux42~4_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout 
// ) # (\instMem|data~69_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~69_combout ),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(!\instMem|data~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux42~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux10~0 .extended_lut = "off";
defparam \alu2Mux|Mux10~0 .lut_mask = 64'h0F030F03FFF3FFF3;
defparam \alu2Mux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N15
cyclonev_lcell_comb \procAlu|Mux10~0 (
// Equation(s):
// \procAlu|Mux10~0_combout  = ( \alu2Mux|Mux10~0_combout  & ( \regFile|Mux10~4_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr2~1_combout  $ (!\controller|WideOr6~11_combout  $ (!\controller|WideOr4~2_combout )))) # 
// (\controller|WideOr7~2_combout  & (((!\controller|WideOr6~11_combout  & !\controller|WideOr4~2_combout )))) ) ) ) # ( !\alu2Mux|Mux10~0_combout  & ( \regFile|Mux10~4_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  $ 
// (!\controller|WideOr4~2_combout ))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & !\controller|WideOr4~2_combout )) ) ) ) # ( \alu2Mux|Mux10~0_combout  & ( !\regFile|Mux10~4_combout  & ( (!\controller|WideOr7~2_combout  & 
// (!\controller|WideOr4~2_combout  $ (((!\controller|WideOr6~11_combout ) # (\controller|WideOr2~1_combout ))))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & (!\controller|WideOr2~1_combout  $ (\controller|WideOr4~2_combout )))) ) 
// ) ) # ( !\alu2Mux|Mux10~0_combout  & ( !\regFile|Mux10~4_combout  & ( (\controller|WideOr4~2_combout  & ((!\controller|WideOr7~2_combout ) # (!\controller|WideOr6~11_combout ))) ) ) )

	.dataa(!\controller|WideOr7~2_combout ),
	.datab(!\controller|WideOr2~1_combout ),
	.datac(!\controller|WideOr6~11_combout ),
	.datad(!\controller|WideOr4~2_combout ),
	.datae(!\alu2Mux|Mux10~0_combout ),
	.dataf(!\regFile|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux10~0 .extended_lut = "off";
defparam \procAlu|Mux10~0 .lut_mask = 64'h00FA48B25AA0D228;
defparam \procAlu|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N30
cyclonev_lcell_comb \procAlu|Mux10~1 (
// Equation(s):
// \procAlu|Mux10~1_combout  = ( \procAlu|Mux8~1_combout  & ( \alu2Mux|Mux26~0_combout  & ( (\procAlu|Mux8~0_combout  & \procAlu|Mux10~0_combout ) ) ) ) # ( !\procAlu|Mux8~1_combout  & ( \alu2Mux|Mux26~0_combout  & ( \procAlu|Mux8~0_combout  ) ) ) # ( 
// \procAlu|Mux8~1_combout  & ( !\alu2Mux|Mux26~0_combout  & ( (\procAlu|Mux8~0_combout  & \procAlu|Mux10~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\procAlu|Mux8~0_combout ),
	.datac(gnd),
	.datad(!\procAlu|Mux10~0_combout ),
	.datae(!\procAlu|Mux8~1_combout ),
	.dataf(!\alu2Mux|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux10~1 .extended_lut = "off";
defparam \procAlu|Mux10~1 .lut_mask = 64'h0000003333330033;
defparam \procAlu|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N6
cyclonev_lcell_comb \dstRegMux|Mux10~0 (
// Equation(s):
// \dstRegMux|Mux10~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (((\pcIncrementer|Add0~81_sumout )))) # (\controller|WideOr14~0_combout  & (\datamem|data_rtl_0|auto_generated|ram_block1a21 ))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (((\procAlu|Add0~61_sumout  & \procAlu|Mux2~0_combout )) # (\procAlu|Mux10~1_combout )))) ) )

	.dataa(!\procAlu|Add0~61_sumout ),
	.datab(!\datamem|data_rtl_0|auto_generated|ram_block1a21 ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\controller|WideOr14~0_combout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Mux10~1_combout ),
	.datag(!\pcIncrementer|Add0~81_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux10~0 .extended_lut = "on";
defparam \dstRegMux|Mux10~0 .lut_mask = 64'h0F3305000F33FF00;
defparam \dstRegMux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N54
cyclonev_lcell_comb \regFile|R15|dataOut[21]~feeder (
// Equation(s):
// \regFile|R15|dataOut[21]~feeder_combout  = ( \dstRegMux|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[21]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N56
dffeas \regFile|R15|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N48
cyclonev_lcell_comb \regFile|R14|dataOut[21]~feeder (
// Equation(s):
// \regFile|R14|dataOut[21]~feeder_combout  = ( \dstRegMux|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R14|dataOut[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R14|dataOut[21]~feeder .extended_lut = "off";
defparam \regFile|R14|dataOut[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R14|dataOut[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N50
dffeas \regFile|R14|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R14|dataOut[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N45
cyclonev_lcell_comb \regFile|Mux10~3 (
// Equation(s):
// \regFile|Mux10~3_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R15|dataOut [21] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R14|dataOut [21] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R13|dataOut [21] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R12|dataOut [21] ) ) )

	.dataa(!\regFile|R12|dataOut [21]),
	.datab(!\regFile|R15|dataOut [21]),
	.datac(!\regFile|R13|dataOut [21]),
	.datad(!\regFile|R14|dataOut [21]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux10~3 .extended_lut = "off";
defparam \regFile|Mux10~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N6
cyclonev_lcell_comb \regFile|R11|dataOut[21]~feeder (
// Equation(s):
// \regFile|R11|dataOut[21]~feeder_combout  = ( \dstRegMux|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R11|dataOut[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R11|dataOut[21]~feeder .extended_lut = "off";
defparam \regFile|R11|dataOut[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R11|dataOut[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N8
dffeas \regFile|R11|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R11|dataOut[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N51
cyclonev_lcell_comb \regFile|Mux10~2 (
// Equation(s):
// \regFile|Mux10~2_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R11|dataOut [21] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R10|dataOut [21] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R9|dataOut [21] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R8|dataOut [21] ) ) )

	.dataa(!\regFile|R8|dataOut [21]),
	.datab(!\regFile|R9|dataOut [21]),
	.datac(!\regFile|R11|dataOut [21]),
	.datad(!\regFile|R10|dataOut [21]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux10~2 .extended_lut = "off";
defparam \regFile|Mux10~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \regFile|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N38
dffeas \regFile|R7|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N54
cyclonev_lcell_comb \regFile|Mux10~1 (
// Equation(s):
// \regFile|Mux10~1_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R7|dataOut [21] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R5|dataOut [21] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R6|dataOut [21] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R4|dataOut [21] ) ) )

	.dataa(!\regFile|R6|dataOut [21]),
	.datab(!\regFile|R5|dataOut [21]),
	.datac(!\regFile|R7|dataOut [21]),
	.datad(!\regFile|R4|dataOut [21]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux10~1 .extended_lut = "off";
defparam \regFile|Mux10~1 .lut_mask = 64'h00FF555533330F0F;
defparam \regFile|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N53
dffeas \regFile|R1|dataOut[21] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[21] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N48
cyclonev_lcell_comb \regFile|Mux10~0 (
// Equation(s):
// \regFile|Mux10~0_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R3|dataOut [21] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R2|dataOut [21] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R1|dataOut [21] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R0|dataOut [21] ) ) )

	.dataa(!\regFile|R0|dataOut [21]),
	.datab(!\regFile|R3|dataOut [21]),
	.datac(!\regFile|R1|dataOut [21]),
	.datad(!\regFile|R2|dataOut [21]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux10~0 .extended_lut = "off";
defparam \regFile|Mux10~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N33
cyclonev_lcell_comb \regFile|Mux10~4 (
// Equation(s):
// \regFile|Mux10~4_combout  = ( \regFile|Mux10~1_combout  & ( \regFile|Mux10~0_combout  & ( (!\rs1Mux|out[3]~3_combout ) # ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux10~2_combout ))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux10~3_combout ))) ) ) ) # ( 
// !\regFile|Mux10~1_combout  & ( \regFile|Mux10~0_combout  & ( (!\rs1Mux|out[3]~3_combout  & (!\rs1Mux|out[2]~2_combout )) # (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux10~2_combout ))) # (\rs1Mux|out[2]~2_combout  & 
// (\regFile|Mux10~3_combout )))) ) ) ) # ( \regFile|Mux10~1_combout  & ( !\regFile|Mux10~0_combout  & ( (!\rs1Mux|out[3]~3_combout  & (\rs1Mux|out[2]~2_combout )) # (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux10~2_combout ))) # 
// (\rs1Mux|out[2]~2_combout  & (\regFile|Mux10~3_combout )))) ) ) ) # ( !\regFile|Mux10~1_combout  & ( !\regFile|Mux10~0_combout  & ( (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux10~2_combout ))) # (\rs1Mux|out[2]~2_combout  & 
// (\regFile|Mux10~3_combout )))) ) ) )

	.dataa(!\rs1Mux|out[3]~3_combout ),
	.datab(!\rs1Mux|out[2]~2_combout ),
	.datac(!\regFile|Mux10~3_combout ),
	.datad(!\regFile|Mux10~2_combout ),
	.datae(!\regFile|Mux10~1_combout ),
	.dataf(!\regFile|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux10~4 .extended_lut = "off";
defparam \regFile|Mux10~4 .lut_mask = 64'h0145236789CDABEF;
defparam \regFile|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N6
cyclonev_lcell_comb \procAlu|Add0~61 (
// Equation(s):
// \procAlu|Add0~61_sumout  = SUM(( \regFile|Mux10~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux10~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~66  ))
// \procAlu|Add0~62  = CARRY(( \regFile|Mux10~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux10~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~66  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\regFile|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\alu2Mux|Mux10~0_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~61_sumout ),
	.cout(\procAlu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~61 .extended_lut = "off";
defparam \procAlu|Add0~61 .lut_mask = 64'h00000FD2000000FF;
defparam \procAlu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N9
cyclonev_lcell_comb \procAlu|Add0~45 (
// Equation(s):
// \procAlu|Add0~45_sumout  = SUM(( \regFile|Mux9~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux9~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~62  ))
// \procAlu|Add0~46  = CARRY(( \regFile|Mux9~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux9~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~62  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\regFile|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\alu2Mux|Mux9~0_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~45_sumout ),
	.cout(\procAlu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~45 .extended_lut = "off";
defparam \procAlu|Add0~45 .lut_mask = 64'h00000FD2000000FF;
defparam \procAlu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N18
cyclonev_lcell_comb \dstRegMux|Mux9~0 (
// Equation(s):
// \dstRegMux|Mux9~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (\pcIncrementer|Add0~73_sumout )) # (\controller|WideOr14~0_combout  & (((\datamem|data_rtl_0|auto_generated|ram_block1a22 ))))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & (((\procAlu|Mux2~0_combout  & (\procAlu|Add0~45_sumout ))) # (\procAlu|Mux9~1_combout ))) ) )

	.dataa(!\procAlu|Mux9~1_combout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Add0~45_sumout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\datamem|data_rtl_0|auto_generated|ram_block1a22 ),
	.datag(!\pcIncrementer|Add0~73_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux9~0 .extended_lut = "on";
defparam \dstRegMux|Mux9~0 .lut_mask = 64'h0C0C444C3F3F444C;
defparam \dstRegMux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \regFile|R12|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N53
dffeas \regFile|R8|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \regFile|R4|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N54
cyclonev_lcell_comb \regFile|Mux9~0 (
// Equation(s):
// \regFile|Mux9~0_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R12|dataOut [22] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R8|dataOut [22] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R4|dataOut [22] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R0|dataOut [22] ) ) )

	.dataa(!\regFile|R0|dataOut [22]),
	.datab(!\regFile|R12|dataOut [22]),
	.datac(!\regFile|R8|dataOut [22]),
	.datad(!\regFile|R4|dataOut [22]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux9~0 .extended_lut = "off";
defparam \regFile|Mux9~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \regFile|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N2
dffeas \regFile|R9|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N57
cyclonev_lcell_comb \regFile|Mux9~1 (
// Equation(s):
// \regFile|Mux9~1_combout  = ( \regFile|R9|dataOut [22] & ( \rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & ((\regFile|R5|dataOut [22]))) # (\rs1Mux|out[3]~3_combout  & (\regFile|R13|dataOut [22])) ) ) ) # ( !\regFile|R9|dataOut [22] & ( 
// \rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & ((\regFile|R5|dataOut [22]))) # (\rs1Mux|out[3]~3_combout  & (\regFile|R13|dataOut [22])) ) ) ) # ( \regFile|R9|dataOut [22] & ( !\rs1Mux|out[2]~2_combout  & ( (\regFile|R1|dataOut [22]) # 
// (\rs1Mux|out[3]~3_combout ) ) ) ) # ( !\regFile|R9|dataOut [22] & ( !\rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & \regFile|R1|dataOut [22]) ) ) )

	.dataa(!\regFile|R13|dataOut [22]),
	.datab(!\regFile|R5|dataOut [22]),
	.datac(!\rs1Mux|out[3]~3_combout ),
	.datad(!\regFile|R1|dataOut [22]),
	.datae(!\regFile|R9|dataOut [22]),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux9~1 .extended_lut = "off";
defparam \regFile|Mux9~1 .lut_mask = 64'h00F00FFF35353535;
defparam \regFile|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N12
cyclonev_lcell_comb \regFile|Mux9~2 (
// Equation(s):
// \regFile|Mux9~2_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R14|dataOut [22] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R10|dataOut [22] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R6|dataOut [22] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R2|dataOut [22] ) ) )

	.dataa(!\regFile|R2|dataOut [22]),
	.datab(!\regFile|R14|dataOut [22]),
	.datac(!\regFile|R10|dataOut [22]),
	.datad(!\regFile|R6|dataOut [22]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux9~2 .extended_lut = "off";
defparam \regFile|Mux9~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \regFile|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N48
cyclonev_lcell_comb \regFile|R15|dataOut[22]~feeder (
// Equation(s):
// \regFile|R15|dataOut[22]~feeder_combout  = ( \dstRegMux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[22]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N50
dffeas \regFile|R15|dataOut[22] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[22] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N33
cyclonev_lcell_comb \regFile|Mux9~3 (
// Equation(s):
// \regFile|Mux9~3_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R15|dataOut [22] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R11|dataOut [22] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R7|dataOut [22] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R3|dataOut [22] ) ) )

	.dataa(!\regFile|R11|dataOut [22]),
	.datab(!\regFile|R3|dataOut [22]),
	.datac(!\regFile|R7|dataOut [22]),
	.datad(!\regFile|R15|dataOut [22]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux9~3 .extended_lut = "off";
defparam \regFile|Mux9~3 .lut_mask = 64'h33330F0F555500FF;
defparam \regFile|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N24
cyclonev_lcell_comb \regFile|Mux9~4 (
// Equation(s):
// \regFile|Mux9~4_combout  = ( \regFile|Mux9~2_combout  & ( \regFile|Mux9~3_combout  & ( ((!\rs1Mux|out[0]~0_combout  & (\regFile|Mux9~0_combout )) # (\rs1Mux|out[0]~0_combout  & ((\regFile|Mux9~1_combout )))) # (\rs1Mux|out[1]~1_combout ) ) ) ) # ( 
// !\regFile|Mux9~2_combout  & ( \regFile|Mux9~3_combout  & ( (!\rs1Mux|out[0]~0_combout  & (!\rs1Mux|out[1]~1_combout  & (\regFile|Mux9~0_combout ))) # (\rs1Mux|out[0]~0_combout  & (((\regFile|Mux9~1_combout )) # (\rs1Mux|out[1]~1_combout ))) ) ) ) # ( 
// \regFile|Mux9~2_combout  & ( !\regFile|Mux9~3_combout  & ( (!\rs1Mux|out[0]~0_combout  & (((\regFile|Mux9~0_combout )) # (\rs1Mux|out[1]~1_combout ))) # (\rs1Mux|out[0]~0_combout  & (!\rs1Mux|out[1]~1_combout  & ((\regFile|Mux9~1_combout )))) ) ) ) # ( 
// !\regFile|Mux9~2_combout  & ( !\regFile|Mux9~3_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout  & (\regFile|Mux9~0_combout )) # (\rs1Mux|out[0]~0_combout  & ((\regFile|Mux9~1_combout ))))) ) ) )

	.dataa(!\rs1Mux|out[0]~0_combout ),
	.datab(!\rs1Mux|out[1]~1_combout ),
	.datac(!\regFile|Mux9~0_combout ),
	.datad(!\regFile|Mux9~1_combout ),
	.datae(!\regFile|Mux9~2_combout ),
	.dataf(!\regFile|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux9~4 .extended_lut = "off";
defparam \regFile|Mux9~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regFile|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N12
cyclonev_lcell_comb \procAlu|Add0~41 (
// Equation(s):
// \procAlu|Add0~41_sumout  = SUM(( \regFile|Mux8~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux8~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~46  ))
// \procAlu|Add0~42  = CARRY(( \regFile|Mux8~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux8~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~46  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\regFile|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\alu2Mux|Mux8~0_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~41_sumout ),
	.cout(\procAlu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~41 .extended_lut = "off";
defparam \procAlu|Add0~41 .lut_mask = 64'h00000FD2000000FF;
defparam \procAlu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N15
cyclonev_lcell_comb \procAlu|Add0~21 (
// Equation(s):
// \procAlu|Add0~21_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux7~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux7~4_combout  ) + ( \procAlu|Add0~42  ))
// \procAlu|Add0~22  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux7~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux7~4_combout  ) + ( \procAlu|Add0~42  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux7~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~21_sumout ),
	.cout(\procAlu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~21 .extended_lut = "off";
defparam \procAlu|Add0~21 .lut_mask = 64'h0000FF000000F02D;
defparam \procAlu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \datamem|data_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\datamem|key_reg[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|clk_out~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\regFile|Mux38~4_combout ,\regFile|Mux39~4_combout ,\regFile|Mux40~4_combout ,\regFile|Mux48~4_combout ,\regFile|Mux49~4_combout }),
	.portaaddr({\procAlu|Mux19~1_combout ,\procAlu|Mux20~1_combout ,\procAlu|Mux21~1_combout ,\procAlu|Mux22~1_combout ,\procAlu|Mux23~1_combout ,\procAlu|Mux24~2_combout ,\procAlu|Mux25~1_combout ,\procAlu|Mux26~1_combout ,\procAlu|Mux27~1_combout ,\procAlu|Mux28~1_combout ,
\procAlu|Mux29~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamem|data_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .init_file = "test/programs/Test2.mif";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "DataMemory:datamem|altsyncram:data_rtl_0|altsyncram_g2e1:auto_generated|ALTSYNCRAM";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 5;
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .mem_init4 = "18C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C631";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "8C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C";
defparam \datamem|data_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6000D6004C000606000C0800339C0303000701A01800318C030300060444184641842418444184241840418444184641842418444184241840418444184641842418444184241840778C60181800346F10844100213002338C030300070CE31B06018C7EFC18300083F8C6318C6300";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N18
cyclonev_lcell_comb \dstRegMux|Mux6~0 (
// Equation(s):
// \dstRegMux|Mux6~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( (((!\controller|WideOr14~0_combout  & (\pcIncrementer|Add0~61_sumout )) # (\controller|WideOr14~0_combout  & ((\datamem|data_rtl_0|auto_generated|ram_block1a25 ))))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (((\procAlu|Add0~17_sumout  & \procAlu|Mux2~0_combout )) # (\procAlu|Mux6~1_combout )))) ) )

	.dataa(!\procAlu|Mux6~1_combout ),
	.datab(!\procAlu|Add0~17_sumout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\datamem|data_rtl_0|auto_generated|ram_block1a25 ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\controller|WideOr14~0_combout ),
	.datag(!\pcIncrementer|Add0~61_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux6~0 .extended_lut = "on";
defparam \dstRegMux|Mux6~0 .lut_mask = 64'h0F0F575700FF0000;
defparam \dstRegMux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N54
cyclonev_lcell_comb \regFile|R7|dataOut[25]~feeder (
// Equation(s):
// \regFile|R7|dataOut[25]~feeder_combout  = ( \dstRegMux|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R7|dataOut[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R7|dataOut[25]~feeder .extended_lut = "off";
defparam \regFile|R7|dataOut[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R7|dataOut[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N55
dffeas \regFile|R7|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R7|dataOut[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N2
dffeas \regFile|R5|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N9
cyclonev_lcell_comb \regFile|Mux38~1 (
// Equation(s):
// \regFile|Mux38~1_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R6|dataOut [25] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R4|dataOut [25] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R7|dataOut [25] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R5|dataOut [25] ) ) )

	.dataa(!\regFile|R6|dataOut [25]),
	.datab(!\regFile|R7|dataOut [25]),
	.datac(!\regFile|R4|dataOut [25]),
	.datad(!\regFile|R5|dataOut [25]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux38~1 .extended_lut = "off";
defparam \regFile|Mux38~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \regFile|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N45
cyclonev_lcell_comb \regFile|R3|dataOut[25]~feeder (
// Equation(s):
// \regFile|R3|dataOut[25]~feeder_combout  = ( \dstRegMux|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[25]~feeder .extended_lut = "off";
defparam \regFile|R3|dataOut[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R3|dataOut[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N47
dffeas \regFile|R3|dataOut[25] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R3|dataOut[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[25] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N54
cyclonev_lcell_comb \regFile|Mux38~0 (
// Equation(s):
// \regFile|Mux38~0_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R2|dataOut [25] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R0|dataOut [25] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R3|dataOut [25] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R1|dataOut [25] ) ) )

	.dataa(!\regFile|R2|dataOut [25]),
	.datab(!\regFile|R0|dataOut [25]),
	.datac(!\regFile|R3|dataOut [25]),
	.datad(!\regFile|R1|dataOut [25]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux38~0 .extended_lut = "off";
defparam \regFile|Mux38~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \regFile|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N27
cyclonev_lcell_comb \regFile|Mux38~3 (
// Equation(s):
// \regFile|Mux38~3_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R14|dataOut [25] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R12|dataOut [25] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R15|dataOut [25] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R13|dataOut [25] ) ) )

	.dataa(!\regFile|R12|dataOut [25]),
	.datab(!\regFile|R14|dataOut [25]),
	.datac(!\regFile|R13|dataOut [25]),
	.datad(!\regFile|R15|dataOut [25]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux38~3 .extended_lut = "off";
defparam \regFile|Mux38~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N3
cyclonev_lcell_comb \regFile|Mux38~2 (
// Equation(s):
// \regFile|Mux38~2_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R10|dataOut [25] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R8|dataOut [25] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R11|dataOut [25] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R9|dataOut [25] ) ) )

	.dataa(!\regFile|R8|dataOut [25]),
	.datab(!\regFile|R10|dataOut [25]),
	.datac(!\regFile|R9|dataOut [25]),
	.datad(!\regFile|R11|dataOut [25]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux38~2 .extended_lut = "off";
defparam \regFile|Mux38~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N39
cyclonev_lcell_comb \regFile|Mux38~4 (
// Equation(s):
// \regFile|Mux38~4_combout  = ( \regFile|Mux38~3_combout  & ( \regFile|Mux38~2_combout  & ( (!\rs2Mux|Mux0~1_combout ) # ((!\rs2Mux|Mux1~1_combout  & (\regFile|Mux38~1_combout )) # (\rs2Mux|Mux1~1_combout  & ((\regFile|Mux38~0_combout )))) ) ) ) # ( 
// !\regFile|Mux38~3_combout  & ( \regFile|Mux38~2_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\rs2Mux|Mux1~1_combout )) # (\rs2Mux|Mux0~1_combout  & ((!\rs2Mux|Mux1~1_combout  & (\regFile|Mux38~1_combout )) # (\rs2Mux|Mux1~1_combout  & 
// ((\regFile|Mux38~0_combout ))))) ) ) ) # ( \regFile|Mux38~3_combout  & ( !\regFile|Mux38~2_combout  & ( (!\rs2Mux|Mux0~1_combout  & (!\rs2Mux|Mux1~1_combout )) # (\rs2Mux|Mux0~1_combout  & ((!\rs2Mux|Mux1~1_combout  & (\regFile|Mux38~1_combout )) # 
// (\rs2Mux|Mux1~1_combout  & ((\regFile|Mux38~0_combout ))))) ) ) ) # ( !\regFile|Mux38~3_combout  & ( !\regFile|Mux38~2_combout  & ( (\rs2Mux|Mux0~1_combout  & ((!\rs2Mux|Mux1~1_combout  & (\regFile|Mux38~1_combout )) # (\rs2Mux|Mux1~1_combout  & 
// ((\regFile|Mux38~0_combout ))))) ) ) )

	.dataa(!\rs2Mux|Mux0~1_combout ),
	.datab(!\rs2Mux|Mux1~1_combout ),
	.datac(!\regFile|Mux38~1_combout ),
	.datad(!\regFile|Mux38~0_combout ),
	.datae(!\regFile|Mux38~3_combout ),
	.dataf(!\regFile|Mux38~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux38~4 .extended_lut = "off";
defparam \regFile|Mux38~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regFile|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N30
cyclonev_lcell_comb \procAlu|Mux7~0 (
// Equation(s):
// \procAlu|Mux7~0_combout  = ( \alu2Mux|Mux7~0_combout  & ( \controller|WideOr6~11_combout  & ( (!\controller|WideOr7~2_combout  & (!\regFile|Mux7~4_combout  $ (!\controller|WideOr2~1_combout  $ (!\controller|WideOr4~2_combout )))) ) ) ) # ( 
// !\alu2Mux|Mux7~0_combout  & ( \controller|WideOr6~11_combout  & ( (!\controller|WideOr7~2_combout  & (!\regFile|Mux7~4_combout  $ (!\controller|WideOr4~2_combout ))) ) ) ) # ( \alu2Mux|Mux7~0_combout  & ( !\controller|WideOr6~11_combout  & ( 
// !\controller|WideOr4~2_combout  $ (((!\regFile|Mux7~4_combout  & ((!\controller|WideOr7~2_combout ) # (\controller|WideOr2~1_combout ))) # (\regFile|Mux7~4_combout  & (\controller|WideOr2~1_combout  & !\controller|WideOr7~2_combout )))) ) ) ) # ( 
// !\alu2Mux|Mux7~0_combout  & ( !\controller|WideOr6~11_combout  & ( !\controller|WideOr4~2_combout  $ (((!\regFile|Mux7~4_combout ) # (!\controller|WideOr7~2_combout ))) ) ) )

	.dataa(!\regFile|Mux7~4_combout ),
	.datab(!\controller|WideOr2~1_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\controller|WideOr4~2_combout ),
	.datae(!\alu2Mux|Mux7~0_combout ),
	.dataf(!\controller|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux7~0 .extended_lut = "off";
defparam \procAlu|Mux7~0 .lut_mask = 64'h05FA4DB250A09060;
defparam \procAlu|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N0
cyclonev_lcell_comb \procAlu|Mux7~1 (
// Equation(s):
// \procAlu|Mux7~1_combout  = ( \procAlu|Mux7~0_combout  & ( \alu2Mux|Mux23~0_combout  & ( \procAlu|Mux8~0_combout  ) ) ) # ( !\procAlu|Mux7~0_combout  & ( \alu2Mux|Mux23~0_combout  & ( (\procAlu|Mux8~0_combout  & !\procAlu|Mux8~1_combout ) ) ) ) # ( 
// \procAlu|Mux7~0_combout  & ( !\alu2Mux|Mux23~0_combout  & ( (\procAlu|Mux8~0_combout  & \procAlu|Mux8~1_combout ) ) ) )

	.dataa(!\procAlu|Mux8~0_combout ),
	.datab(!\procAlu|Mux8~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\procAlu|Mux7~0_combout ),
	.dataf(!\alu2Mux|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux7~1 .extended_lut = "off";
defparam \procAlu|Mux7~1 .lut_mask = 64'h0000111144445555;
defparam \procAlu|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N48
cyclonev_lcell_comb \dstRegMux|Mux7~0 (
// Equation(s):
// \dstRegMux|Mux7~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (\pcIncrementer|Add0~65_sumout )) # (\controller|WideOr14~0_combout  & (((\datamem|data_rtl_0|auto_generated|ram_block1a24 ))))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & ((((\procAlu|Add0~21_sumout  & \procAlu|Mux2~0_combout )) # (\procAlu|Mux7~1_combout )))) ) )

	.dataa(!\procAlu|Add0~21_sumout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\datamem|data_rtl_0|auto_generated|ram_block1a24 ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Mux7~1_combout ),
	.datag(!\pcIncrementer|Add0~65_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux7~0 .extended_lut = "on";
defparam \dstRegMux|Mux7~0 .lut_mask = 64'h0C3F04040C3FCCCC;
defparam \dstRegMux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N24
cyclonev_lcell_comb \regFile|R1|dataOut[24]~feeder (
// Equation(s):
// \regFile|R1|dataOut[24]~feeder_combout  = ( \dstRegMux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[24]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N26
dffeas \regFile|R1|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N56
dffeas \regFile|R5|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N12
cyclonev_lcell_comb \regFile|Mux39~1 (
// Equation(s):
// \regFile|Mux39~1_combout  = ( \rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R1|dataOut [24] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R9|dataOut [24] ) ) ) # ( \rs2Mux|Mux0~1_combout  & ( 
// !\rs2Mux|Mux1~1_combout  & ( \regFile|R5|dataOut [24] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( !\rs2Mux|Mux1~1_combout  & ( \regFile|R13|dataOut [24] ) ) )

	.dataa(!\regFile|R9|dataOut [24]),
	.datab(!\regFile|R1|dataOut [24]),
	.datac(!\regFile|R5|dataOut [24]),
	.datad(!\regFile|R13|dataOut [24]),
	.datae(!\rs2Mux|Mux0~1_combout ),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux39~1 .extended_lut = "off";
defparam \regFile|Mux39~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \regFile|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N8
dffeas \regFile|R10|dataOut[24] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[24] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N15
cyclonev_lcell_comb \regFile|Mux39~2 (
// Equation(s):
// \regFile|Mux39~2_combout  = ( \regFile|R14|dataOut [24] & ( \rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\regFile|R10|dataOut [24])) # (\rs2Mux|Mux0~1_combout  & ((\regFile|R2|dataOut [24]))) ) ) ) # ( !\regFile|R14|dataOut [24] & ( 
// \rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\regFile|R10|dataOut [24])) # (\rs2Mux|Mux0~1_combout  & ((\regFile|R2|dataOut [24]))) ) ) ) # ( \regFile|R14|dataOut [24] & ( !\rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout ) # 
// (\regFile|R6|dataOut [24]) ) ) ) # ( !\regFile|R14|dataOut [24] & ( !\rs2Mux|Mux1~1_combout  & ( (\regFile|R6|dataOut [24] & \rs2Mux|Mux0~1_combout ) ) ) )

	.dataa(!\regFile|R6|dataOut [24]),
	.datab(!\regFile|R10|dataOut [24]),
	.datac(!\rs2Mux|Mux0~1_combout ),
	.datad(!\regFile|R2|dataOut [24]),
	.datae(!\regFile|R14|dataOut [24]),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux39~2 .extended_lut = "off";
defparam \regFile|Mux39~2 .lut_mask = 64'h0505F5F5303F303F;
defparam \regFile|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N42
cyclonev_lcell_comb \regFile|Mux39~3 (
// Equation(s):
// \regFile|Mux39~3_combout  = ( \rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R3|dataOut [24] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R11|dataOut [24] ) ) ) # ( \rs2Mux|Mux0~1_combout  & ( 
// !\rs2Mux|Mux1~1_combout  & ( \regFile|R7|dataOut [24] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( !\rs2Mux|Mux1~1_combout  & ( \regFile|R15|dataOut [24] ) ) )

	.dataa(!\regFile|R7|dataOut [24]),
	.datab(!\regFile|R15|dataOut [24]),
	.datac(!\regFile|R3|dataOut [24]),
	.datad(!\regFile|R11|dataOut [24]),
	.datae(!\rs2Mux|Mux0~1_combout ),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux39~3 .extended_lut = "off";
defparam \regFile|Mux39~3 .lut_mask = 64'h3333555500FF0F0F;
defparam \regFile|Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N21
cyclonev_lcell_comb \regFile|Mux39~4 (
// Equation(s):
// \regFile|Mux39~4_combout  = ( \regFile|Mux39~2_combout  & ( \regFile|Mux39~3_combout  & ( ((!\rs2Mux|Mux3~1_combout  & ((\regFile|Mux39~1_combout ))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux39~0_combout ))) # (\rs2Mux|Mux2~1_combout ) ) ) ) # ( 
// !\regFile|Mux39~2_combout  & ( \regFile|Mux39~3_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((\regFile|Mux39~1_combout ) # (\rs2Mux|Mux2~1_combout )))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux39~0_combout  & (!\rs2Mux|Mux2~1_combout ))) ) ) ) # ( 
// \regFile|Mux39~2_combout  & ( !\regFile|Mux39~3_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout  & \regFile|Mux39~1_combout )))) # (\rs2Mux|Mux3~1_combout  & (((\rs2Mux|Mux2~1_combout )) # (\regFile|Mux39~0_combout ))) ) ) ) # ( 
// !\regFile|Mux39~2_combout  & ( !\regFile|Mux39~3_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((!\rs2Mux|Mux3~1_combout  & ((\regFile|Mux39~1_combout ))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux39~0_combout )))) ) ) )

	.dataa(!\regFile|Mux39~0_combout ),
	.datab(!\rs2Mux|Mux3~1_combout ),
	.datac(!\rs2Mux|Mux2~1_combout ),
	.datad(!\regFile|Mux39~1_combout ),
	.datae(!\regFile|Mux39~2_combout ),
	.dataf(!\regFile|Mux39~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux39~4 .extended_lut = "off";
defparam \regFile|Mux39~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regFile|Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N18
cyclonev_lcell_comb \dstRegMux|Mux16~0 (
// Equation(s):
// \dstRegMux|Mux16~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (\pcIncrementer|Add0~57_sumout )) # (\controller|WideOr14~0_combout  & (((\datamem|data_rtl_0|auto_generated|ram_block1a15 ))))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & (((\procAlu|Mux24~0_combout  & ((\procAlu|Add0~25_sumout )))) # (\procAlu|Mux16~0_combout ))) ) )

	.dataa(!\procAlu|Mux16~0_combout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(!\datamem|data_rtl_0|auto_generated|ram_block1a15 ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Add0~25_sumout ),
	.datag(!\pcIncrementer|Add0~57_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux16~0 .extended_lut = "on";
defparam \dstRegMux|Mux16~0 .lut_mask = 64'h0C3F44440C3F4C4C;
defparam \dstRegMux|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \regFile|R8|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \regFile|R9|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N45
cyclonev_lcell_comb \regFile|Mux48~2 (
// Equation(s):
// \regFile|Mux48~2_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R10|dataOut [15] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R11|dataOut [15] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R8|dataOut [15] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R9|dataOut [15] ) ) )

	.dataa(!\regFile|R10|dataOut [15]),
	.datab(!\regFile|R8|dataOut [15]),
	.datac(!\regFile|R11|dataOut [15]),
	.datad(!\regFile|R9|dataOut [15]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux48~2 .extended_lut = "off";
defparam \regFile|Mux48~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \regFile|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N50
dffeas \regFile|R13|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N27
cyclonev_lcell_comb \regFile|Mux48~3 (
// Equation(s):
// \regFile|Mux48~3_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R14|dataOut [15] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R15|dataOut [15] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R12|dataOut [15] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R13|dataOut [15] ) ) )

	.dataa(!\regFile|R14|dataOut [15]),
	.datab(!\regFile|R12|dataOut [15]),
	.datac(!\regFile|R15|dataOut [15]),
	.datad(!\regFile|R13|dataOut [15]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux48~3 .extended_lut = "off";
defparam \regFile|Mux48~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \regFile|Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N14
dffeas \regFile|R2|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N51
cyclonev_lcell_comb \regFile|Mux48~0 (
// Equation(s):
// \regFile|Mux48~0_combout  = ( \rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R2|dataOut [15] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( \rs2Mux|Mux2~1_combout  & ( \regFile|R3|dataOut [15] ) ) ) # ( \rs2Mux|Mux3~1_combout  & ( 
// !\rs2Mux|Mux2~1_combout  & ( \regFile|R0|dataOut [15] ) ) ) # ( !\rs2Mux|Mux3~1_combout  & ( !\rs2Mux|Mux2~1_combout  & ( \regFile|R1|dataOut [15] ) ) )

	.dataa(!\regFile|R3|dataOut [15]),
	.datab(!\regFile|R2|dataOut [15]),
	.datac(!\regFile|R1|dataOut [15]),
	.datad(!\regFile|R0|dataOut [15]),
	.datae(!\rs2Mux|Mux3~1_combout ),
	.dataf(!\rs2Mux|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux48~0 .extended_lut = "off";
defparam \regFile|Mux48~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N6
cyclonev_lcell_comb \regFile|R6|dataOut[15]~feeder (
// Equation(s):
// \regFile|R6|dataOut[15]~feeder_combout  = ( \dstRegMux|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[15]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N8
dffeas \regFile|R6|dataOut[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[15] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N39
cyclonev_lcell_comb \regFile|Mux48~1 (
// Equation(s):
// \regFile|Mux48~1_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R6|dataOut [15] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R4|dataOut [15] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R7|dataOut [15] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R5|dataOut [15] ) ) )

	.dataa(!\regFile|R4|dataOut [15]),
	.datab(!\regFile|R5|dataOut [15]),
	.datac(!\regFile|R7|dataOut [15]),
	.datad(!\regFile|R6|dataOut [15]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux48~1 .extended_lut = "off";
defparam \regFile|Mux48~1 .lut_mask = 64'h33330F0F555500FF;
defparam \regFile|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N21
cyclonev_lcell_comb \regFile|Mux48~4 (
// Equation(s):
// \regFile|Mux48~4_combout  = ( \regFile|Mux48~0_combout  & ( \regFile|Mux48~1_combout  & ( ((!\rs2Mux|Mux1~1_combout  & ((\regFile|Mux48~3_combout ))) # (\rs2Mux|Mux1~1_combout  & (\regFile|Mux48~2_combout ))) # (\rs2Mux|Mux0~1_combout ) ) ) ) # ( 
// !\regFile|Mux48~0_combout  & ( \regFile|Mux48~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((\regFile|Mux48~3_combout ) # (\rs2Mux|Mux0~1_combout )))) # (\rs2Mux|Mux1~1_combout  & (\regFile|Mux48~2_combout  & (!\rs2Mux|Mux0~1_combout ))) ) ) ) # ( 
// \regFile|Mux48~0_combout  & ( !\regFile|Mux48~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((!\rs2Mux|Mux0~1_combout  & \regFile|Mux48~3_combout )))) # (\rs2Mux|Mux1~1_combout  & (((\rs2Mux|Mux0~1_combout )) # (\regFile|Mux48~2_combout ))) ) ) ) # ( 
// !\regFile|Mux48~0_combout  & ( !\regFile|Mux48~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & ((!\rs2Mux|Mux1~1_combout  & ((\regFile|Mux48~3_combout ))) # (\rs2Mux|Mux1~1_combout  & (\regFile|Mux48~2_combout )))) ) ) )

	.dataa(!\rs2Mux|Mux1~1_combout ),
	.datab(!\regFile|Mux48~2_combout ),
	.datac(!\rs2Mux|Mux0~1_combout ),
	.datad(!\regFile|Mux48~3_combout ),
	.datae(!\regFile|Mux48~0_combout ),
	.dataf(!\regFile|Mux48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux48~4 .extended_lut = "off";
defparam \regFile|Mux48~4 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \regFile|Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N33
cyclonev_lcell_comb \alu2Mux|Mux17~0 (
// Equation(s):
// \alu2Mux|Mux17~0_combout  = ( \regFile|Mux49~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # ((!\controller|WideOr3~5_combout ) # (\instMem|data~59_combout )))) ) ) # ( !\regFile|Mux49~4_combout  & ( 
// (\controller|WideOr3~5_combout  & (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~59_combout )))) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(!\controller|WideOr3~5_combout ),
	.datac(!\instMem|data~59_combout ),
	.datad(!\controller|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux49~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux17~0 .extended_lut = "off";
defparam \alu2Mux|Mux17~0 .lut_mask = 64'h23002300EF00EF00;
defparam \alu2Mux|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N45
cyclonev_lcell_comb \procAlu|Mux17~0 (
// Equation(s):
// \procAlu|Mux17~0_combout  = ( \alu2Mux|Mux17~0_combout  & ( \regFile|Mux17~4_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr6~11_combout  & ((!\controller|WideOr4~2_combout ))) # (\controller|WideOr6~11_combout  & 
// (!\controller|WideOr7~2_combout  & \controller|WideOr4~2_combout )))) ) ) ) # ( !\alu2Mux|Mux17~0_combout  & ( \regFile|Mux17~4_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  $ 
// (!\controller|WideOr4~2_combout ))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & !\controller|WideOr4~2_combout )))) ) ) ) # ( \alu2Mux|Mux17~0_combout  & ( !\regFile|Mux17~4_combout  & ( (\controller|WideOr5~5_combout  & 
// ((!\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  $ (!\controller|WideOr4~2_combout ))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & !\controller|WideOr4~2_combout )))) ) ) ) # ( !\alu2Mux|Mux17~0_combout  & 
// ( !\regFile|Mux17~4_combout  & ( (\controller|WideOr5~5_combout  & (\controller|WideOr4~2_combout  & ((!\controller|WideOr7~2_combout ) # (!\controller|WideOr6~11_combout )))) ) ) )

	.dataa(!\controller|WideOr5~5_combout ),
	.datab(!\controller|WideOr7~2_combout ),
	.datac(!\controller|WideOr6~11_combout ),
	.datad(!\controller|WideOr4~2_combout ),
	.datae(!\alu2Mux|Mux17~0_combout ),
	.dataf(!\regFile|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux17~0 .extended_lut = "off";
defparam \procAlu|Mux17~0 .lut_mask = 64'h0054144014405004;
defparam \procAlu|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N0
cyclonev_lcell_comb \dstRegMux|Mux17~0 (
// Equation(s):
// \dstRegMux|Mux17~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (\pcIncrementer|Add0~53_sumout )) # (\controller|WideOr14~0_combout  & (((\datamem|data_rtl_0|auto_generated|ram_block1a14~portadataout ))))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & ((((\procAlu|Add0~29_sumout  & \procAlu|Mux24~0_combout )) # (\procAlu|Mux17~0_combout )))) ) )

	.dataa(!\procAlu|Add0~29_sumout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(!\datamem|data_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Mux17~0_combout ),
	.datag(!\pcIncrementer|Add0~53_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux17~0 .extended_lut = "on";
defparam \dstRegMux|Mux17~0 .lut_mask = 64'h0C3F04040C3FCCCC;
defparam \dstRegMux|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \regFile|R2|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N57
cyclonev_lcell_comb \regFile|Mux49~2 (
// Equation(s):
// \regFile|Mux49~2_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R2|dataOut [14] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R6|dataOut [14] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R10|dataOut [14] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R14|dataOut [14] ) ) )

	.dataa(!\regFile|R10|dataOut [14]),
	.datab(!\regFile|R2|dataOut [14]),
	.datac(!\regFile|R14|dataOut [14]),
	.datad(!\regFile|R6|dataOut [14]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux49~2 .extended_lut = "off";
defparam \regFile|Mux49~2 .lut_mask = 64'h0F0F555500FF3333;
defparam \regFile|Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N24
cyclonev_lcell_comb \regFile|R3|dataOut[14]~feeder (
// Equation(s):
// \regFile|R3|dataOut[14]~feeder_combout  = ( \dstRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[14]~feeder .extended_lut = "off";
defparam \regFile|R3|dataOut[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R3|dataOut[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N26
dffeas \regFile|R3|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R3|dataOut[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N27
cyclonev_lcell_comb \regFile|Mux49~3 (
// Equation(s):
// \regFile|Mux49~3_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R3|dataOut [14] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R7|dataOut [14] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R11|dataOut [14] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R15|dataOut [14] ) ) )

	.dataa(!\regFile|R11|dataOut [14]),
	.datab(!\regFile|R7|dataOut [14]),
	.datac(!\regFile|R15|dataOut [14]),
	.datad(!\regFile|R3|dataOut [14]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux49~3 .extended_lut = "off";
defparam \regFile|Mux49~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N59
dffeas \regFile|R4|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \regFile|R8|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N8
dffeas \regFile|R12|dataOut[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[14] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N6
cyclonev_lcell_comb \regFile|Mux49~0 (
// Equation(s):
// \regFile|Mux49~0_combout  = ( \regFile|R12|dataOut [14] & ( \rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & ((\regFile|R8|dataOut [14]))) # (\rs2Mux|Mux0~1_combout  & (\regFile|R0|dataOut [14])) ) ) ) # ( !\regFile|R12|dataOut [14] & ( 
// \rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & ((\regFile|R8|dataOut [14]))) # (\rs2Mux|Mux0~1_combout  & (\regFile|R0|dataOut [14])) ) ) ) # ( \regFile|R12|dataOut [14] & ( !\rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout ) # 
// (\regFile|R4|dataOut [14]) ) ) ) # ( !\regFile|R12|dataOut [14] & ( !\rs2Mux|Mux1~1_combout  & ( (\regFile|R4|dataOut [14] & \rs2Mux|Mux0~1_combout ) ) ) )

	.dataa(!\regFile|R0|dataOut [14]),
	.datab(!\regFile|R4|dataOut [14]),
	.datac(!\regFile|R8|dataOut [14]),
	.datad(!\rs2Mux|Mux0~1_combout ),
	.datae(!\regFile|R12|dataOut [14]),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux49~0 .extended_lut = "off";
defparam \regFile|Mux49~0 .lut_mask = 64'h0033FF330F550F55;
defparam \regFile|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N12
cyclonev_lcell_comb \regFile|Mux49~1 (
// Equation(s):
// \regFile|Mux49~1_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R1|dataOut [14] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R5|dataOut [14] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R9|dataOut [14] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R13|dataOut [14] ) ) )

	.dataa(!\regFile|R9|dataOut [14]),
	.datab(!\regFile|R5|dataOut [14]),
	.datac(!\regFile|R13|dataOut [14]),
	.datad(!\regFile|R1|dataOut [14]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux49~1 .extended_lut = "off";
defparam \regFile|Mux49~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N42
cyclonev_lcell_comb \regFile|Mux49~4 (
// Equation(s):
// \regFile|Mux49~4_combout  = ( \regFile|Mux49~0_combout  & ( \regFile|Mux49~1_combout  & ( (!\rs2Mux|Mux2~1_combout ) # ((!\rs2Mux|Mux3~1_combout  & ((\regFile|Mux49~3_combout ))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux49~2_combout ))) ) ) ) # ( 
// !\regFile|Mux49~0_combout  & ( \regFile|Mux49~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout ) # (\regFile|Mux49~3_combout )))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux49~2_combout  & ((\rs2Mux|Mux2~1_combout )))) ) ) ) # ( 
// \regFile|Mux49~0_combout  & ( !\regFile|Mux49~1_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((\regFile|Mux49~3_combout  & \rs2Mux|Mux2~1_combout )))) # (\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout )) # (\regFile|Mux49~2_combout ))) ) ) ) # ( 
// !\regFile|Mux49~0_combout  & ( !\regFile|Mux49~1_combout  & ( (\rs2Mux|Mux2~1_combout  & ((!\rs2Mux|Mux3~1_combout  & ((\regFile|Mux49~3_combout ))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux49~2_combout )))) ) ) )

	.dataa(!\rs2Mux|Mux3~1_combout ),
	.datab(!\regFile|Mux49~2_combout ),
	.datac(!\regFile|Mux49~3_combout ),
	.datad(!\rs2Mux|Mux2~1_combout ),
	.datae(!\regFile|Mux49~0_combout ),
	.dataf(!\regFile|Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux49~4 .extended_lut = "off";
defparam \regFile|Mux49~4 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \regFile|Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N33
cyclonev_lcell_comb \procAlu|Mux8~2 (
// Equation(s):
// \procAlu|Mux8~2_combout  = ( \controller|WideOr2~1_combout  & ( \regFile|Mux8~4_combout  & ( (!\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  $ (!\controller|WideOr4~2_combout ))) # (\controller|WideOr6~11_combout  & 
// (!\controller|WideOr7~2_combout  & !\controller|WideOr4~2_combout )) ) ) ) # ( !\controller|WideOr2~1_combout  & ( \regFile|Mux8~4_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  $ (!\alu2Mux|Mux8~0_combout  $ 
// (\controller|WideOr4~2_combout )))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & ((!\controller|WideOr4~2_combout )))) ) ) ) # ( \controller|WideOr2~1_combout  & ( !\regFile|Mux8~4_combout  & ( (\controller|WideOr4~2_combout  & 
// ((!\controller|WideOr6~11_combout ) # (!\controller|WideOr7~2_combout ))) ) ) ) # ( !\controller|WideOr2~1_combout  & ( !\regFile|Mux8~4_combout  & ( (!\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout  $ (((!\alu2Mux|Mux8~0_combout ) # 
// (!\controller|WideOr7~2_combout ))))) # (\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  & (!\alu2Mux|Mux8~0_combout  $ (!\controller|WideOr4~2_combout )))) ) ) )

	.dataa(!\controller|WideOr6~11_combout ),
	.datab(!\alu2Mux|Mux8~0_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\controller|WideOr4~2_combout ),
	.datae(!\controller|WideOr2~1_combout ),
	.dataf(!\regFile|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux8~2 .extended_lut = "off";
defparam \procAlu|Mux8~2 .lut_mask = 64'h12E800FA6A905AA0;
defparam \procAlu|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N24
cyclonev_lcell_comb \procAlu|Mux8~3 (
// Equation(s):
// \procAlu|Mux8~3_combout  = ( \procAlu|Mux8~0_combout  & ( \procAlu|Mux8~2_combout  & ( (\procAlu|Mux8~1_combout ) # (\alu2Mux|Mux24~0_combout ) ) ) ) # ( \procAlu|Mux8~0_combout  & ( !\procAlu|Mux8~2_combout  & ( (\alu2Mux|Mux24~0_combout  & 
// !\procAlu|Mux8~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu2Mux|Mux24~0_combout ),
	.datac(!\procAlu|Mux8~1_combout ),
	.datad(gnd),
	.datae(!\procAlu|Mux8~0_combout ),
	.dataf(!\procAlu|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux8~3 .extended_lut = "off";
defparam \procAlu|Mux8~3 .lut_mask = 64'h0000303000003F3F;
defparam \procAlu|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N54
cyclonev_lcell_comb \dstRegMux|Mux8~0 (
// Equation(s):
// \dstRegMux|Mux8~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & (((\pcIncrementer|Add0~69_sumout )))) # (\controller|WideOr14~0_combout  & (\datamem|data_rtl_0|auto_generated|ram_block1a23 )) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & ((((\procAlu|Mux2~0_combout  & \procAlu|Add0~41_sumout )) # (\procAlu|Mux8~3_combout )))) ) )

	.dataa(!\controller|WideOr14~0_combout ),
	.datab(!\datamem|data_rtl_0|auto_generated|ram_block1a23 ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Mux8~3_combout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Add0~41_sumout ),
	.datag(!\pcIncrementer|Add0~69_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux8~0 .extended_lut = "on";
defparam \dstRegMux|Mux8~0 .lut_mask = 64'h1B1B00AA1B1B0AAA;
defparam \dstRegMux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N57
cyclonev_lcell_comb \regFile|R7|dataOut[23]~feeder (
// Equation(s):
// \regFile|R7|dataOut[23]~feeder_combout  = ( \dstRegMux|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R7|dataOut[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R7|dataOut[23]~feeder .extended_lut = "off";
defparam \regFile|R7|dataOut[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R7|dataOut[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N58
dffeas \regFile|R7|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R7|dataOut[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N30
cyclonev_lcell_comb \regFile|Mux8~1 (
// Equation(s):
// \regFile|Mux8~1_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R7|dataOut [23] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R6|dataOut [23] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R5|dataOut [23] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R4|dataOut [23] ) ) )

	.dataa(!\regFile|R6|dataOut [23]),
	.datab(!\regFile|R7|dataOut [23]),
	.datac(!\regFile|R5|dataOut [23]),
	.datad(!\regFile|R4|dataOut [23]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux8~1 .extended_lut = "off";
defparam \regFile|Mux8~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \regFile|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \regFile|R15|dataOut[23]~feeder (
// Equation(s):
// \regFile|R15|dataOut[23]~feeder_combout  = ( \dstRegMux|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[23]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N26
dffeas \regFile|R15|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N39
cyclonev_lcell_comb \regFile|Mux8~3 (
// Equation(s):
// \regFile|Mux8~3_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R15|dataOut [23] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R14|dataOut [23] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R13|dataOut [23] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R12|dataOut [23] ) ) )

	.dataa(!\regFile|R13|dataOut [23]),
	.datab(!\regFile|R15|dataOut [23]),
	.datac(!\regFile|R12|dataOut [23]),
	.datad(!\regFile|R14|dataOut [23]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux8~3 .extended_lut = "off";
defparam \regFile|Mux8~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \regFile|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N56
dffeas \regFile|R11|dataOut[23] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[23] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N39
cyclonev_lcell_comb \regFile|Mux8~2 (
// Equation(s):
// \regFile|Mux8~2_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R11|dataOut [23] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R10|dataOut [23] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R9|dataOut [23] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R8|dataOut [23] ) ) )

	.dataa(!\regFile|R9|dataOut [23]),
	.datab(!\regFile|R8|dataOut [23]),
	.datac(!\regFile|R10|dataOut [23]),
	.datad(!\regFile|R11|dataOut [23]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux8~2 .extended_lut = "off";
defparam \regFile|Mux8~2 .lut_mask = 64'h333355550F0F00FF;
defparam \regFile|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N39
cyclonev_lcell_comb \regFile|Mux8~4 (
// Equation(s):
// \regFile|Mux8~4_combout  = ( \regFile|Mux8~3_combout  & ( \regFile|Mux8~2_combout  & ( ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux8~0_combout )) # (\rs1Mux|out[2]~2_combout  & ((\regFile|Mux8~1_combout )))) # (\rs1Mux|out[3]~3_combout ) ) ) ) # ( 
// !\regFile|Mux8~3_combout  & ( \regFile|Mux8~2_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((\rs1Mux|out[3]~3_combout )) # (\regFile|Mux8~0_combout ))) # (\rs1Mux|out[2]~2_combout  & (((\regFile|Mux8~1_combout  & !\rs1Mux|out[3]~3_combout )))) ) ) ) # ( 
// \regFile|Mux8~3_combout  & ( !\regFile|Mux8~2_combout  & ( (!\rs1Mux|out[2]~2_combout  & (\regFile|Mux8~0_combout  & ((!\rs1Mux|out[3]~3_combout )))) # (\rs1Mux|out[2]~2_combout  & (((\rs1Mux|out[3]~3_combout ) # (\regFile|Mux8~1_combout )))) ) ) ) # ( 
// !\regFile|Mux8~3_combout  & ( !\regFile|Mux8~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux8~0_combout )) # (\rs1Mux|out[2]~2_combout  & ((\regFile|Mux8~1_combout ))))) ) ) )

	.dataa(!\regFile|Mux8~0_combout ),
	.datab(!\rs1Mux|out[2]~2_combout ),
	.datac(!\regFile|Mux8~1_combout ),
	.datad(!\rs1Mux|out[3]~3_combout ),
	.datae(!\regFile|Mux8~3_combout ),
	.dataf(!\regFile|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux8~4 .extended_lut = "off";
defparam \regFile|Mux8~4 .lut_mask = 64'h4700473347CC47FF;
defparam \regFile|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N12
cyclonev_lcell_comb \procAlu|Mux9~0 (
// Equation(s):
// \procAlu|Mux9~0_combout  = ( \controller|WideOr7~2_combout  & ( \alu2Mux|Mux9~0_combout  & ( (!\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout  $ (((\controller|WideOr2~1_combout  & !\regFile|Mux9~4_combout ))))) ) ) ) # ( 
// !\controller|WideOr7~2_combout  & ( \alu2Mux|Mux9~0_combout  & ( !\controller|WideOr4~2_combout  $ (((!\controller|WideOr2~1_combout  & (!\controller|WideOr6~11_combout  $ (\regFile|Mux9~4_combout ))) # (\controller|WideOr2~1_combout  & 
// ((!\controller|WideOr6~11_combout ) # (!\regFile|Mux9~4_combout ))))) ) ) ) # ( \controller|WideOr7~2_combout  & ( !\alu2Mux|Mux9~0_combout  & ( (!\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout  $ (!\regFile|Mux9~4_combout ))) ) ) ) # ( 
// !\controller|WideOr7~2_combout  & ( !\alu2Mux|Mux9~0_combout  & ( !\controller|WideOr4~2_combout  $ (((!\controller|WideOr6~11_combout ) # (!\regFile|Mux9~4_combout ))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr2~1_combout ),
	.datac(!\controller|WideOr6~11_combout ),
	.datad(!\regFile|Mux9~4_combout ),
	.datae(!\controller|WideOr7~2_combout ),
	.dataf(!\alu2Mux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux9~0 .extended_lut = "off";
defparam \procAlu|Mux9~0 .lut_mask = 64'h555A50A0599690A0;
defparam \procAlu|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N33
cyclonev_lcell_comb \procAlu|Mux9~1 (
// Equation(s):
// \procAlu|Mux9~1_combout  = ( \alu2Mux|Mux25~0_combout  & ( \procAlu|Mux9~0_combout  & ( \procAlu|Mux8~0_combout  ) ) ) # ( !\alu2Mux|Mux25~0_combout  & ( \procAlu|Mux9~0_combout  & ( (\procAlu|Mux8~1_combout  & \procAlu|Mux8~0_combout ) ) ) ) # ( 
// \alu2Mux|Mux25~0_combout  & ( !\procAlu|Mux9~0_combout  & ( (!\procAlu|Mux8~1_combout  & \procAlu|Mux8~0_combout ) ) ) )

	.dataa(!\procAlu|Mux8~1_combout ),
	.datab(gnd),
	.datac(!\procAlu|Mux8~0_combout ),
	.datad(gnd),
	.datae(!\alu2Mux|Mux25~0_combout ),
	.dataf(!\procAlu|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux9~1 .extended_lut = "off";
defparam \procAlu|Mux9~1 .lut_mask = 64'h00000A0A05050F0F;
defparam \procAlu|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N30
cyclonev_lcell_comb \alu2Mux|Mux18~0 (
// Equation(s):
// \alu2Mux|Mux18~0_combout  = ( \regFile|Mux50~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\controller|WideOr3~5_combout ) # ((\instMem|data~0_combout  & \instMem|data~142_combout )))) ) ) # ( !\regFile|Mux50~4_combout  & ( (\instMem|data~0_combout 
//  & (\controller|WideOr3~5_combout  & (!\controller|WideOr2~1_combout  & \instMem|data~142_combout ))) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(!\controller|WideOr3~5_combout ),
	.datac(!\controller|WideOr2~1_combout ),
	.datad(!\instMem|data~142_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux18~0 .extended_lut = "off";
defparam \alu2Mux|Mux18~0 .lut_mask = 64'h00100010C0D0C0D0;
defparam \alu2Mux|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N24
cyclonev_lcell_comb \procAlu|Mux18~0 (
// Equation(s):
// \procAlu|Mux18~0_combout  = ( \regFile|Mux18~4_combout  & ( \alu2Mux|Mux18~0_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr4~2_combout  & ((!\controller|WideOr6~11_combout ))) # (\controller|WideOr4~2_combout  & 
// (!\controller|WideOr7~2_combout  & \controller|WideOr6~11_combout )))) ) ) ) # ( !\regFile|Mux18~4_combout  & ( \alu2Mux|Mux18~0_combout  & ( (\controller|WideOr5~5_combout  & ((!\controller|WideOr4~2_combout  & (!\controller|WideOr7~2_combout  $ 
// (!\controller|WideOr6~11_combout ))) # (\controller|WideOr4~2_combout  & (!\controller|WideOr7~2_combout  & !\controller|WideOr6~11_combout )))) ) ) ) # ( \regFile|Mux18~4_combout  & ( !\alu2Mux|Mux18~0_combout  & ( (\controller|WideOr5~5_combout  & 
// ((!\controller|WideOr4~2_combout  & (!\controller|WideOr7~2_combout  $ (!\controller|WideOr6~11_combout ))) # (\controller|WideOr4~2_combout  & (!\controller|WideOr7~2_combout  & !\controller|WideOr6~11_combout )))) ) ) ) # ( !\regFile|Mux18~4_combout  & 
// ( !\alu2Mux|Mux18~0_combout  & ( (\controller|WideOr4~2_combout  & (\controller|WideOr5~5_combout  & ((!\controller|WideOr7~2_combout ) # (!\controller|WideOr6~11_combout )))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr7~2_combout ),
	.datac(!\controller|WideOr5~5_combout ),
	.datad(!\controller|WideOr6~11_combout ),
	.datae(!\regFile|Mux18~4_combout ),
	.dataf(!\alu2Mux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux18~0 .extended_lut = "off";
defparam \procAlu|Mux18~0 .lut_mask = 64'h0504060806080A04;
defparam \procAlu|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N3
cyclonev_lcell_comb \procAlu|Equal0~8 (
// Equation(s):
// \procAlu|Equal0~8_combout  = ( !\procAlu|Mux18~0_combout  & ( !\procAlu|Mux19~0_combout  & ( (!\procAlu|Mux28~0_combout  & !\procAlu|Mux29~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\procAlu|Mux28~0_combout ),
	.datad(!\procAlu|Mux29~0_combout ),
	.datae(!\procAlu|Mux18~0_combout ),
	.dataf(!\procAlu|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~8 .extended_lut = "off";
defparam \procAlu|Equal0~8 .lut_mask = 64'hF000000000000000;
defparam \procAlu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N18
cyclonev_lcell_comb \procAlu|Equal0~2 (
// Equation(s):
// \procAlu|Equal0~2_combout  = ( \procAlu|Add0~49_sumout  & ( \procAlu|Add0~53_sumout  & ( (!\procAlu|Mux24~0_combout  & \procAlu|Equal0~8_combout ) ) ) ) # ( !\procAlu|Add0~49_sumout  & ( \procAlu|Add0~53_sumout  & ( (!\procAlu|Mux24~0_combout  & 
// \procAlu|Equal0~8_combout ) ) ) ) # ( \procAlu|Add0~49_sumout  & ( !\procAlu|Add0~53_sumout  & ( (!\procAlu|Mux24~0_combout  & \procAlu|Equal0~8_combout ) ) ) ) # ( !\procAlu|Add0~49_sumout  & ( !\procAlu|Add0~53_sumout  & ( (\procAlu|Equal0~8_combout  & 
// ((!\procAlu|Mux24~0_combout ) # ((!\procAlu|Add0~5_sumout  & !\procAlu|Add0~9_sumout )))) ) ) )

	.dataa(!\procAlu|Add0~5_sumout ),
	.datab(!\procAlu|Add0~9_sumout ),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(!\procAlu|Equal0~8_combout ),
	.datae(!\procAlu|Add0~49_sumout ),
	.dataf(!\procAlu|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~2 .extended_lut = "off";
defparam \procAlu|Equal0~2 .lut_mask = 64'h00F800F000F000F0;
defparam \procAlu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N12
cyclonev_lcell_comb \procAlu|Equal0~3 (
// Equation(s):
// \procAlu|Equal0~3_combout  = ( \procAlu|Add0~45_sumout  & ( \procAlu|Equal0~2_combout  & ( (!\procAlu|Mux8~3_combout  & (!\procAlu|Mux9~1_combout  & !\procAlu|Mux2~0_combout )) ) ) ) # ( !\procAlu|Add0~45_sumout  & ( \procAlu|Equal0~2_combout  & ( 
// (!\procAlu|Mux8~3_combout  & (!\procAlu|Mux9~1_combout  & ((!\procAlu|Add0~41_sumout ) # (!\procAlu|Mux2~0_combout )))) ) ) )

	.dataa(!\procAlu|Mux8~3_combout ),
	.datab(!\procAlu|Add0~41_sumout ),
	.datac(!\procAlu|Mux9~1_combout ),
	.datad(!\procAlu|Mux2~0_combout ),
	.datae(!\procAlu|Add0~45_sumout ),
	.dataf(!\procAlu|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~3 .extended_lut = "off";
defparam \procAlu|Equal0~3 .lut_mask = 64'h00000000A080A000;
defparam \procAlu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N0
cyclonev_lcell_comb \procAlu|Mux1~0 (
// Equation(s):
// \procAlu|Mux1~0_combout  = ( \controller|WideOr6~11_combout  & ( \alu2Mux|Mux1~0_combout  & ( (!\controller|WideOr7~2_combout  & (!\regFile|Mux1~4_combout  $ (!\controller|WideOr4~2_combout  $ (!\controller|WideOr2~1_combout )))) ) ) ) # ( 
// !\controller|WideOr6~11_combout  & ( \alu2Mux|Mux1~0_combout  & ( !\controller|WideOr4~2_combout  $ (((!\regFile|Mux1~4_combout  & ((!\controller|WideOr7~2_combout ) # (\controller|WideOr2~1_combout ))) # (\regFile|Mux1~4_combout  & 
// (!\controller|WideOr7~2_combout  & \controller|WideOr2~1_combout )))) ) ) ) # ( \controller|WideOr6~11_combout  & ( !\alu2Mux|Mux1~0_combout  & ( (!\controller|WideOr7~2_combout  & (!\regFile|Mux1~4_combout  $ (!\controller|WideOr4~2_combout ))) ) ) ) # ( 
// !\controller|WideOr6~11_combout  & ( !\alu2Mux|Mux1~0_combout  & ( !\controller|WideOr4~2_combout  $ (((!\regFile|Mux1~4_combout ) # (!\controller|WideOr7~2_combout ))) ) ) )

	.dataa(!\regFile|Mux1~4_combout ),
	.datab(!\controller|WideOr7~2_combout ),
	.datac(!\controller|WideOr4~2_combout ),
	.datad(!\controller|WideOr2~1_combout ),
	.datae(!\controller|WideOr6~11_combout ),
	.dataf(!\alu2Mux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux1~0 .extended_lut = "off";
defparam \procAlu|Mux1~0 .lut_mask = 64'h1E1E4848781E8448;
defparam \procAlu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N45
cyclonev_lcell_comb \procAlu|Mux1~1 (
// Equation(s):
// \procAlu|Mux1~1_combout  = ( \procAlu|Mux1~0_combout  & ( \procAlu|Add0~57_sumout  & ( ((\procAlu|Mux8~0_combout  & \alu2Mux|Mux17~0_combout )) # (\procAlu|Mux8~1_combout ) ) ) ) # ( !\procAlu|Mux1~0_combout  & ( \procAlu|Add0~57_sumout  & ( 
// (!\procAlu|Mux8~1_combout  & (\procAlu|Mux8~0_combout  & \alu2Mux|Mux17~0_combout )) # (\procAlu|Mux8~1_combout  & (!\procAlu|Mux8~0_combout )) ) ) ) # ( \procAlu|Mux1~0_combout  & ( !\procAlu|Add0~57_sumout  & ( (\procAlu|Mux8~0_combout  & 
// ((\alu2Mux|Mux17~0_combout ) # (\procAlu|Mux8~1_combout ))) ) ) ) # ( !\procAlu|Mux1~0_combout  & ( !\procAlu|Add0~57_sumout  & ( (!\procAlu|Mux8~1_combout  & (\procAlu|Mux8~0_combout  & \alu2Mux|Mux17~0_combout )) ) ) )

	.dataa(!\procAlu|Mux8~1_combout ),
	.datab(gnd),
	.datac(!\procAlu|Mux8~0_combout ),
	.datad(!\alu2Mux|Mux17~0_combout ),
	.datae(!\procAlu|Mux1~0_combout ),
	.dataf(!\procAlu|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux1~1 .extended_lut = "off";
defparam \procAlu|Mux1~1 .lut_mask = 64'h000A050F505A555F;
defparam \procAlu|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N48
cyclonev_lcell_comb \alu2Mux|Mux16~0 (
// Equation(s):
// \alu2Mux|Mux16~0_combout  = ( \regFile|Mux48~4_combout  & ( !\controller|WideOr2~1_combout  & ( (!\instMem|data~0_combout ) # ((!\controller|WideOr3~5_combout ) # (\instMem|data~69_combout )) ) ) ) # ( !\regFile|Mux48~4_combout  & ( 
// !\controller|WideOr2~1_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~69_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\instMem|data~0_combout ),
	.datac(!\controller|WideOr3~5_combout ),
	.datad(!\instMem|data~69_combout ),
	.datae(!\regFile|Mux48~4_combout ),
	.dataf(!\controller|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux16~0 .extended_lut = "off";
defparam \alu2Mux|Mux16~0 .lut_mask = 64'h0C0FFCFF00000000;
defparam \alu2Mux|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N3
cyclonev_lcell_comb \procAlu|Mux16~0 (
// Equation(s):
// \procAlu|Mux16~0_combout  = ( \regFile|Mux16~4_combout  & ( \controller|WideOr7~2_combout  & ( (!\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout  & \controller|WideOr5~5_combout )) ) ) ) # ( !\regFile|Mux16~4_combout  & ( 
// \controller|WideOr7~2_combout  & ( (!\controller|WideOr6~11_combout  & (\controller|WideOr5~5_combout  & (!\controller|WideOr4~2_combout  $ (!\alu2Mux|Mux16~0_combout )))) ) ) ) # ( \regFile|Mux16~4_combout  & ( !\controller|WideOr7~2_combout  & ( 
// (\controller|WideOr5~5_combout  & (!\controller|WideOr6~11_combout  $ (!\controller|WideOr4~2_combout  $ (\alu2Mux|Mux16~0_combout )))) ) ) ) # ( !\regFile|Mux16~4_combout  & ( !\controller|WideOr7~2_combout  & ( (\controller|WideOr5~5_combout  & 
// (!\controller|WideOr4~2_combout  $ (((!\controller|WideOr6~11_combout ) # (!\alu2Mux|Mux16~0_combout ))))) ) ) )

	.dataa(!\controller|WideOr6~11_combout ),
	.datab(!\controller|WideOr4~2_combout ),
	.datac(!\controller|WideOr5~5_combout ),
	.datad(!\alu2Mux|Mux16~0_combout ),
	.datae(!\regFile|Mux16~4_combout ),
	.dataf(!\controller|WideOr7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux16~0 .extended_lut = "off";
defparam \procAlu|Mux16~0 .lut_mask = 64'h0306060902080808;
defparam \procAlu|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N51
cyclonev_lcell_comb \procAlu|Equal0~9 (
// Equation(s):
// \procAlu|Equal0~9_combout  = ( !\procAlu|Mux16~0_combout  & ( !\procAlu|Mux17~0_combout  & ( (!\procAlu|Mux26~0_combout  & !\procAlu|Mux27~0_combout ) ) ) )

	.dataa(!\procAlu|Mux26~0_combout ),
	.datab(gnd),
	.datac(!\procAlu|Mux27~0_combout ),
	.datad(gnd),
	.datae(!\procAlu|Mux16~0_combout ),
	.dataf(!\procAlu|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~9 .extended_lut = "off";
defparam \procAlu|Equal0~9 .lut_mask = 64'hA0A0000000000000;
defparam \procAlu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N30
cyclonev_lcell_comb \procAlu|Equal0~0 (
// Equation(s):
// \procAlu|Equal0~0_combout  = ( \procAlu|Add0~29_sumout  & ( \procAlu|Add0~25_sumout  & ( (!\procAlu|Mux24~0_combout  & \procAlu|Equal0~9_combout ) ) ) ) # ( !\procAlu|Add0~29_sumout  & ( \procAlu|Add0~25_sumout  & ( (!\procAlu|Mux24~0_combout  & 
// \procAlu|Equal0~9_combout ) ) ) ) # ( \procAlu|Add0~29_sumout  & ( !\procAlu|Add0~25_sumout  & ( (!\procAlu|Mux24~0_combout  & \procAlu|Equal0~9_combout ) ) ) ) # ( !\procAlu|Add0~29_sumout  & ( !\procAlu|Add0~25_sumout  & ( (\procAlu|Equal0~9_combout  & 
// ((!\procAlu|Mux24~0_combout ) # ((!\procAlu|Add0~33_sumout  & !\procAlu|Add0~37_sumout )))) ) ) )

	.dataa(!\procAlu|Mux24~0_combout ),
	.datab(!\procAlu|Add0~33_sumout ),
	.datac(!\procAlu|Equal0~9_combout ),
	.datad(!\procAlu|Add0~37_sumout ),
	.datae(!\procAlu|Add0~29_sumout ),
	.dataf(!\procAlu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~0 .extended_lut = "off";
defparam \procAlu|Equal0~0 .lut_mask = 64'h0E0A0A0A0A0A0A0A;
defparam \procAlu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N57
cyclonev_lcell_comb \procAlu|Equal0~1 (
// Equation(s):
// \procAlu|Equal0~1_combout  = ( \procAlu|Add0~21_sumout  & ( !\procAlu|Mux7~1_combout  & ( (!\procAlu|Mux6~1_combout  & (!\procAlu|Mux2~0_combout  & \procAlu|Equal0~0_combout )) ) ) ) # ( !\procAlu|Add0~21_sumout  & ( !\procAlu|Mux7~1_combout  & ( 
// (!\procAlu|Mux6~1_combout  & (\procAlu|Equal0~0_combout  & ((!\procAlu|Mux2~0_combout ) # (!\procAlu|Add0~17_sumout )))) ) ) )

	.dataa(!\procAlu|Mux6~1_combout ),
	.datab(!\procAlu|Mux2~0_combout ),
	.datac(!\procAlu|Add0~17_sumout ),
	.datad(!\procAlu|Equal0~0_combout ),
	.datae(!\procAlu|Add0~21_sumout ),
	.dataf(!\procAlu|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~1 .extended_lut = "off";
defparam \procAlu|Equal0~1 .lut_mask = 64'h00A8008800000000;
defparam \procAlu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N12
cyclonev_lcell_comb \procAlu|Mux11~0 (
// Equation(s):
// \procAlu|Mux11~0_combout  = ( \alu2Mux|Mux11~0_combout  & ( \regFile|Mux11~4_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr2~1_combout  $ (!\controller|WideOr4~2_combout  $ (!\controller|WideOr6~11_combout )))) # 
// (\controller|WideOr7~2_combout  & (((!\controller|WideOr4~2_combout  & !\controller|WideOr6~11_combout )))) ) ) ) # ( !\alu2Mux|Mux11~0_combout  & ( \regFile|Mux11~4_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ 
// (!\controller|WideOr6~11_combout ))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  & !\controller|WideOr6~11_combout )) ) ) ) # ( \alu2Mux|Mux11~0_combout  & ( !\regFile|Mux11~4_combout  & ( (!\controller|WideOr7~2_combout  & 
// (!\controller|WideOr4~2_combout  $ (((!\controller|WideOr6~11_combout ) # (\controller|WideOr2~1_combout ))))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & (!\controller|WideOr2~1_combout  $ (\controller|WideOr4~2_combout )))) ) 
// ) ) # ( !\alu2Mux|Mux11~0_combout  & ( !\regFile|Mux11~4_combout  & ( (\controller|WideOr4~2_combout  & ((!\controller|WideOr7~2_combout ) # (!\controller|WideOr6~11_combout ))) ) ) )

	.dataa(!\controller|WideOr7~2_combout ),
	.datab(!\controller|WideOr2~1_combout ),
	.datac(!\controller|WideOr4~2_combout ),
	.datad(!\controller|WideOr6~11_combout ),
	.datae(!\alu2Mux|Mux11~0_combout ),
	.dataf(!\regFile|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux11~0 .extended_lut = "off";
defparam \procAlu|Mux11~0 .lut_mask = 64'h0F0A4B825AA0D228;
defparam \procAlu|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N51
cyclonev_lcell_comb \procAlu|Mux11~1 (
// Equation(s):
// \procAlu|Mux11~1_combout  = ( \procAlu|Mux11~0_combout  & ( (\procAlu|Mux8~0_combout  & ((\alu2Mux|Mux27~0_combout ) # (\procAlu|Mux8~1_combout ))) ) ) # ( !\procAlu|Mux11~0_combout  & ( (!\procAlu|Mux8~1_combout  & (\procAlu|Mux8~0_combout  & 
// \alu2Mux|Mux27~0_combout )) ) )

	.dataa(!\procAlu|Mux8~1_combout ),
	.datab(gnd),
	.datac(!\procAlu|Mux8~0_combout ),
	.datad(!\alu2Mux|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\procAlu|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux11~1 .extended_lut = "off";
defparam \procAlu|Mux11~1 .lut_mask = 64'h000A000A050F050F;
defparam \procAlu|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N57
cyclonev_lcell_comb \procAlu|Equal0~14 (
// Equation(s):
// \procAlu|Equal0~14_combout  = ( !\procAlu|Mux30~0_combout  & ( (!\procAlu|Mux31~0_combout  & (!\procAlu|Mux21~0_combout  & !\procAlu|Mux20~0_combout )) ) )

	.dataa(!\procAlu|Mux31~0_combout ),
	.datab(!\procAlu|Mux21~0_combout ),
	.datac(!\procAlu|Mux20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\procAlu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~14 .extended_lut = "off";
defparam \procAlu|Equal0~14 .lut_mask = 64'h8080808000000000;
defparam \procAlu|Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N0
cyclonev_lcell_comb \procAlu|Equal0~4 (
// Equation(s):
// \procAlu|Equal0~4_combout  = ( \procAlu|Add0~73_sumout  & ( \procAlu|Equal0~14_combout  & ( !\procAlu|Mux24~0_combout  ) ) ) # ( !\procAlu|Add0~73_sumout  & ( \procAlu|Equal0~14_combout  & ( (!\procAlu|Mux24~0_combout ) # ((!\procAlu|Add0~13_sumout  & 
// (!\procAlu|Add0~69_sumout  & !\procAlu|Add0~77_sumout ))) ) ) )

	.dataa(!\procAlu|Add0~13_sumout ),
	.datab(!\procAlu|Add0~69_sumout ),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(!\procAlu|Add0~77_sumout ),
	.datae(!\procAlu|Add0~73_sumout ),
	.dataf(!\procAlu|Equal0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~4 .extended_lut = "off";
defparam \procAlu|Equal0~4 .lut_mask = 64'h00000000F8F0F0F0;
defparam \procAlu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N12
cyclonev_lcell_comb \procAlu|Equal0~5 (
// Equation(s):
// \procAlu|Equal0~5_combout  = ( \procAlu|Equal0~4_combout  & ( \procAlu|Add0~61_sumout  & ( (!\procAlu|Mux2~0_combout  & (!\procAlu|Mux11~1_combout  & !\procAlu|Mux10~1_combout )) ) ) ) # ( \procAlu|Equal0~4_combout  & ( !\procAlu|Add0~61_sumout  & ( 
// (!\procAlu|Mux11~1_combout  & (!\procAlu|Mux10~1_combout  & ((!\procAlu|Mux2~0_combout ) # (!\procAlu|Add0~65_sumout )))) ) ) )

	.dataa(!\procAlu|Mux2~0_combout ),
	.datab(!\procAlu|Mux11~1_combout ),
	.datac(!\procAlu|Mux10~1_combout ),
	.datad(!\procAlu|Add0~65_sumout ),
	.datae(!\procAlu|Equal0~4_combout ),
	.dataf(!\procAlu|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~5 .extended_lut = "off";
defparam \procAlu|Equal0~5 .lut_mask = 64'h0000C08000008080;
defparam \procAlu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N42
cyclonev_lcell_comb \procAlu|Mux32~3 (
// Equation(s):
// \procAlu|Mux32~3_combout  = ( \procAlu|Equal0~1_combout  & ( \procAlu|Equal0~5_combout  & ( (\controller|WideOr9~2_combout  & (\procAlu|Equal0~3_combout  & !\procAlu|Mux1~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr9~2_combout ),
	.datac(!\procAlu|Equal0~3_combout ),
	.datad(!\procAlu|Mux1~1_combout ),
	.datae(!\procAlu|Equal0~1_combout ),
	.dataf(!\procAlu|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux32~3 .extended_lut = "off";
defparam \procAlu|Mux32~3 .lut_mask = 64'h0000000000000300;
defparam \procAlu|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N44
dffeas \regFile|R13|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N2
dffeas \regFile|R9|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N3
cyclonev_lcell_comb \regFile|R5|dataOut[31]~feeder (
// Equation(s):
// \regFile|R5|dataOut[31]~feeder_combout  = ( \dstRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[31]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \regFile|R5|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N30
cyclonev_lcell_comb \regFile|R1|dataOut[31]~feeder (
// Equation(s):
// \regFile|R1|dataOut[31]~feeder_combout  = ( \dstRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[31]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N32
dffeas \regFile|R1|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N24
cyclonev_lcell_comb \regFile|Mux32~1 (
// Equation(s):
// \regFile|Mux32~1_combout  = ( \regFile|R1|dataOut [31] & ( \rs2Mux|Mux0~1_combout  & ( (\regFile|R5|dataOut [31]) # (\rs2Mux|Mux1~1_combout ) ) ) ) # ( !\regFile|R1|dataOut [31] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & 
// \regFile|R5|dataOut [31]) ) ) ) # ( \regFile|R1|dataOut [31] & ( !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R13|dataOut [31])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R9|dataOut [31]))) ) ) ) # ( !\regFile|R1|dataOut [31] & ( 
// !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R13|dataOut [31])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R9|dataOut [31]))) ) ) )

	.dataa(!\rs2Mux|Mux1~1_combout ),
	.datab(!\regFile|R13|dataOut [31]),
	.datac(!\regFile|R9|dataOut [31]),
	.datad(!\regFile|R5|dataOut [31]),
	.datae(!\regFile|R1|dataOut [31]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux32~1 .extended_lut = "off";
defparam \regFile|Mux32~1 .lut_mask = 64'h2727272700AA55FF;
defparam \regFile|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N26
dffeas \regFile|R11|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N18
cyclonev_lcell_comb \regFile|R15|dataOut[31]~feeder (
// Equation(s):
// \regFile|R15|dataOut[31]~feeder_combout  = ( \dstRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R15|dataOut[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R15|dataOut[31]~feeder .extended_lut = "off";
defparam \regFile|R15|dataOut[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R15|dataOut[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N20
dffeas \regFile|R15|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R15|dataOut[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R15|dataOut[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R15|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R15|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R15|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N54
cyclonev_lcell_comb \regFile|Mux32~3 (
// Equation(s):
// \regFile|Mux32~3_combout  = ( \rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R3|dataOut [31] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R11|dataOut [31] ) ) ) # ( \rs2Mux|Mux0~1_combout  & ( 
// !\rs2Mux|Mux1~1_combout  & ( \regFile|R7|dataOut [31] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( !\rs2Mux|Mux1~1_combout  & ( \regFile|R15|dataOut [31] ) ) )

	.dataa(!\regFile|R7|dataOut [31]),
	.datab(!\regFile|R3|dataOut [31]),
	.datac(!\regFile|R11|dataOut [31]),
	.datad(!\regFile|R15|dataOut [31]),
	.datae(!\rs2Mux|Mux0~1_combout ),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux32~3 .extended_lut = "off";
defparam \regFile|Mux32~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N42
cyclonev_lcell_comb \regFile|R14|dataOut[31]~feeder (
// Equation(s):
// \regFile|R14|dataOut[31]~feeder_combout  = ( \dstRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R14|dataOut[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R14|dataOut[31]~feeder .extended_lut = "off";
defparam \regFile|R14|dataOut[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R14|dataOut[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N44
dffeas \regFile|R14|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R14|dataOut[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N14
dffeas \regFile|R6|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N6
cyclonev_lcell_comb \regFile|R2|dataOut[31]~feeder (
// Equation(s):
// \regFile|R2|dataOut[31]~feeder_combout  = ( \dstRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[31]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N8
dffeas \regFile|R2|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N15
cyclonev_lcell_comb \regFile|Mux32~2 (
// Equation(s):
// \regFile|Mux32~2_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R2|dataOut [31] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R6|dataOut [31] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R10|dataOut [31] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R14|dataOut [31] ) ) )

	.dataa(!\regFile|R10|dataOut [31]),
	.datab(!\regFile|R14|dataOut [31]),
	.datac(!\regFile|R6|dataOut [31]),
	.datad(!\regFile|R2|dataOut [31]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux32~2 .extended_lut = "off";
defparam \regFile|Mux32~2 .lut_mask = 64'h333355550F0F00FF;
defparam \regFile|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N18
cyclonev_lcell_comb \regFile|Mux32~4 (
// Equation(s):
// \regFile|Mux32~4_combout  = ( \regFile|Mux32~3_combout  & ( \regFile|Mux32~2_combout  & ( ((!\rs2Mux|Mux3~1_combout  & ((\regFile|Mux32~1_combout ))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux32~0_combout ))) # (\rs2Mux|Mux2~1_combout ) ) ) ) # ( 
// !\regFile|Mux32~3_combout  & ( \regFile|Mux32~2_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout  & \regFile|Mux32~1_combout )))) # (\rs2Mux|Mux3~1_combout  & (((\rs2Mux|Mux2~1_combout )) # (\regFile|Mux32~0_combout ))) ) ) ) # ( 
// \regFile|Mux32~3_combout  & ( !\regFile|Mux32~2_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((\regFile|Mux32~1_combout ) # (\rs2Mux|Mux2~1_combout )))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux32~0_combout  & (!\rs2Mux|Mux2~1_combout ))) ) ) ) # ( 
// !\regFile|Mux32~3_combout  & ( !\regFile|Mux32~2_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((!\rs2Mux|Mux3~1_combout  & ((\regFile|Mux32~1_combout ))) # (\rs2Mux|Mux3~1_combout  & (\regFile|Mux32~0_combout )))) ) ) )

	.dataa(!\regFile|Mux32~0_combout ),
	.datab(!\rs2Mux|Mux3~1_combout ),
	.datac(!\rs2Mux|Mux2~1_combout ),
	.datad(!\regFile|Mux32~1_combout ),
	.datae(!\regFile|Mux32~3_combout ),
	.dataf(!\regFile|Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux32~4 .extended_lut = "off";
defparam \regFile|Mux32~4 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \regFile|Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N3
cyclonev_lcell_comb \alu2Mux|Mux0~0 (
// Equation(s):
// \alu2Mux|Mux0~0_combout  = ( \instMem|data~69_combout  & ( \regFile|Mux32~4_combout  ) ) # ( !\instMem|data~69_combout  & ( \regFile|Mux32~4_combout  & ( (!\controller|WideOr3~5_combout ) # (!\instMem|data~0_combout ) ) ) ) # ( \instMem|data~69_combout  & 
// ( !\regFile|Mux32~4_combout  & ( \controller|WideOr3~5_combout  ) ) ) # ( !\instMem|data~69_combout  & ( !\regFile|Mux32~4_combout  & ( (\controller|WideOr3~5_combout  & !\instMem|data~0_combout ) ) ) )

	.dataa(!\controller|WideOr3~5_combout ),
	.datab(gnd),
	.datac(!\instMem|data~0_combout ),
	.datad(gnd),
	.datae(!\instMem|data~69_combout ),
	.dataf(!\regFile|Mux32~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux0~0 .extended_lut = "off";
defparam \alu2Mux|Mux0~0 .lut_mask = 64'h50505555FAFAFFFF;
defparam \alu2Mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N54
cyclonev_lcell_comb \procAlu|Mux0~0 (
// Equation(s):
// \procAlu|Mux0~0_combout  = ( \alu2Mux|Mux0~0_combout  & ( \regFile|Mux0~4_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  $ (!\controller|WideOr2~1_combout  $ (!\controller|WideOr4~2_combout )))) # 
// (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & ((!\controller|WideOr4~2_combout )))) ) ) ) # ( !\alu2Mux|Mux0~0_combout  & ( \regFile|Mux0~4_combout  & ( (!\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  $ 
// (!\controller|WideOr4~2_combout ))) # (\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  & !\controller|WideOr4~2_combout )) ) ) ) # ( \alu2Mux|Mux0~0_combout  & ( !\regFile|Mux0~4_combout  & ( (!\controller|WideOr6~11_combout  & 
// (!\controller|WideOr4~2_combout  $ (((!\controller|WideOr7~2_combout ) # (\controller|WideOr2~1_combout ))))) # (\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  & (!\controller|WideOr2~1_combout  $ (\controller|WideOr4~2_combout )))) ) 
// ) ) # ( !\alu2Mux|Mux0~0_combout  & ( !\regFile|Mux0~4_combout  & ( (\controller|WideOr4~2_combout  & ((!\controller|WideOr6~11_combout ) # (!\controller|WideOr7~2_combout ))) ) ) )

	.dataa(!\controller|WideOr6~11_combout ),
	.datab(!\controller|WideOr2~1_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\controller|WideOr4~2_combout ),
	.datae(!\alu2Mux|Mux0~0_combout ),
	.dataf(!\regFile|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux0~0 .extended_lut = "off";
defparam \procAlu|Mux0~0 .lut_mask = 64'h00FA48B25AA09A60;
defparam \procAlu|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N39
cyclonev_lcell_comb \procAlu|Mux0~2 (
// Equation(s):
// \procAlu|Mux0~2_combout  = ( \procAlu|Mux8~0_combout  & ( (!\procAlu|Mux8~1_combout  & (\alu2Mux|Mux16~0_combout )) # (\procAlu|Mux8~1_combout  & ((\procAlu|Mux0~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\procAlu|Mux8~1_combout ),
	.datac(!\alu2Mux|Mux16~0_combout ),
	.datad(!\procAlu|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\procAlu|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux0~2 .extended_lut = "off";
defparam \procAlu|Mux0~2 .lut_mask = 64'h000000000C3F0C3F;
defparam \procAlu|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N27
cyclonev_lcell_comb \pcIncrementer|Add0~117 (
// Equation(s):
// \pcIncrementer|Add0~117_sumout  = SUM(( \pc|dataOut [31] ) + ( GND ) + ( \pcIncrementer|Add0~78  ))

	.dataa(!\pc|dataOut [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~117 .extended_lut = "off";
defparam \pcIncrementer|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \pcIncrementer|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N0
cyclonev_lcell_comb \dstRegMux|Mux0~0 (
// Equation(s):
// \dstRegMux|Mux0~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (\pcIncrementer|Add0~117_sumout )) # (\controller|WideOr14~0_combout  & (((\datamem|data_rtl_0|auto_generated|ram_block1a31 ))))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & ((((\procAlu|Add0~125_sumout  & \procAlu|Mux2~0_combout )) # (\procAlu|Mux0~2_combout )))) ) )

	.dataa(!\procAlu|Add0~125_sumout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\datamem|data_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Mux0~2_combout ),
	.datag(!\pcIncrementer|Add0~117_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux0~0 .extended_lut = "on";
defparam \dstRegMux|Mux0~0 .lut_mask = 64'h0C3F04040C3FCCCC;
defparam \dstRegMux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N57
cyclonev_lcell_comb \regFile|R3|dataOut[31]~feeder (
// Equation(s):
// \regFile|R3|dataOut[31]~feeder_combout  = ( \dstRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[31]~feeder .extended_lut = "off";
defparam \regFile|R3|dataOut[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R3|dataOut[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N59
dffeas \regFile|R3|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R3|dataOut[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N36
cyclonev_lcell_comb \regFile|R7|dataOut[31]~feeder (
// Equation(s):
// \regFile|R7|dataOut[31]~feeder_combout  = ( \dstRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R7|dataOut[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R7|dataOut[31]~feeder .extended_lut = "off";
defparam \regFile|R7|dataOut[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R7|dataOut[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N38
dffeas \regFile|R7|dataOut[31] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R7|dataOut[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[31] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N48
cyclonev_lcell_comb \regFile|Mux0~3 (
// Equation(s):
// \regFile|Mux0~3_combout  = ( \regFile|R15|dataOut [31] & ( \rs1Mux|out[3]~3_combout  & ( (\regFile|R11|dataOut [31]) # (\rs1Mux|out[2]~2_combout ) ) ) ) # ( !\regFile|R15|dataOut [31] & ( \rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & 
// \regFile|R11|dataOut [31]) ) ) ) # ( \regFile|R15|dataOut [31] & ( !\rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & (\regFile|R3|dataOut [31])) # (\rs1Mux|out[2]~2_combout  & ((\regFile|R7|dataOut [31]))) ) ) ) # ( !\regFile|R15|dataOut [31] & 
// ( !\rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & (\regFile|R3|dataOut [31])) # (\rs1Mux|out[2]~2_combout  & ((\regFile|R7|dataOut [31]))) ) ) )

	.dataa(!\rs1Mux|out[2]~2_combout ),
	.datab(!\regFile|R3|dataOut [31]),
	.datac(!\regFile|R7|dataOut [31]),
	.datad(!\regFile|R11|dataOut [31]),
	.datae(!\regFile|R15|dataOut [31]),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux0~3 .extended_lut = "off";
defparam \regFile|Mux0~3 .lut_mask = 64'h2727272700AA55FF;
defparam \regFile|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N9
cyclonev_lcell_comb \regFile|Mux0~1 (
// Equation(s):
// \regFile|Mux0~1_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R13|dataOut [31] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R9|dataOut [31] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R5|dataOut [31] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R1|dataOut [31] ) ) )

	.dataa(!\regFile|R9|dataOut [31]),
	.datab(!\regFile|R1|dataOut [31]),
	.datac(!\regFile|R13|dataOut [31]),
	.datad(!\regFile|R5|dataOut [31]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux0~1 .extended_lut = "off";
defparam \regFile|Mux0~1 .lut_mask = 64'h333300FF55550F0F;
defparam \regFile|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N54
cyclonev_lcell_comb \regFile|Mux0~2 (
// Equation(s):
// \regFile|Mux0~2_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R14|dataOut [31] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R10|dataOut [31] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R6|dataOut [31] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R2|dataOut [31] ) ) )

	.dataa(!\regFile|R10|dataOut [31]),
	.datab(!\regFile|R6|dataOut [31]),
	.datac(!\regFile|R2|dataOut [31]),
	.datad(!\regFile|R14|dataOut [31]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux0~2 .extended_lut = "off";
defparam \regFile|Mux0~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \regFile|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N3
cyclonev_lcell_comb \regFile|Mux0~4 (
// Equation(s):
// \regFile|Mux0~4_combout  = ( \regFile|Mux0~2_combout  & ( \rs1Mux|out[1]~1_combout  & ( (!\rs1Mux|out[0]~0_combout ) # (\regFile|Mux0~3_combout ) ) ) ) # ( !\regFile|Mux0~2_combout  & ( \rs1Mux|out[1]~1_combout  & ( (\regFile|Mux0~3_combout  & 
// \rs1Mux|out[0]~0_combout ) ) ) ) # ( \regFile|Mux0~2_combout  & ( !\rs1Mux|out[1]~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & (\regFile|Mux0~0_combout )) # (\rs1Mux|out[0]~0_combout  & ((\regFile|Mux0~1_combout ))) ) ) ) # ( !\regFile|Mux0~2_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & (\regFile|Mux0~0_combout )) # (\rs1Mux|out[0]~0_combout  & ((\regFile|Mux0~1_combout ))) ) ) )

	.dataa(!\regFile|Mux0~0_combout ),
	.datab(!\regFile|Mux0~3_combout ),
	.datac(!\regFile|Mux0~1_combout ),
	.datad(!\rs1Mux|out[0]~0_combout ),
	.datae(!\regFile|Mux0~2_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux0~4 .extended_lut = "off";
defparam \regFile|Mux0~4 .lut_mask = 64'h550F550F0033FF33;
defparam \regFile|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N36
cyclonev_lcell_comb \procAlu|Add0~125 (
// Equation(s):
// \procAlu|Add0~125_sumout  = SUM(( \regFile|Mux0~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux0~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~58  ))

	.dataa(!\controller|WideOr7~2_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\instMem|data~75_combout ),
	.datad(!\regFile|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\alu2Mux|Mux0~0_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~125 .extended_lut = "off";
defparam \procAlu|Add0~125 .lut_mask = 64'h0000559A000000FF;
defparam \procAlu|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N36
cyclonev_lcell_comb \procAlu|Mux0~1 (
// Equation(s):
// \procAlu|Mux0~1_combout  = ( \procAlu|Add0~125_sumout  & ( (!\procAlu|Mux8~1_combout  & (((\procAlu|Mux8~0_combout  & \alu2Mux|Mux16~0_combout )))) # (\procAlu|Mux8~1_combout  & (((!\procAlu|Mux8~0_combout )) # (\procAlu|Mux0~0_combout ))) ) ) # ( 
// !\procAlu|Add0~125_sumout  & ( (\procAlu|Mux8~0_combout  & ((!\procAlu|Mux8~1_combout  & ((\alu2Mux|Mux16~0_combout ))) # (\procAlu|Mux8~1_combout  & (\procAlu|Mux0~0_combout )))) ) )

	.dataa(!\procAlu|Mux0~0_combout ),
	.datab(!\procAlu|Mux8~1_combout ),
	.datac(!\procAlu|Mux8~0_combout ),
	.datad(!\alu2Mux|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\procAlu|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux0~1 .extended_lut = "off";
defparam \procAlu|Mux0~1 .lut_mask = 64'h010D010D313D313D;
defparam \procAlu|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N33
cyclonev_lcell_comb \procAlu|Mux15~1 (
// Equation(s):
// \procAlu|Mux15~1_combout  = ( \procAlu|Mux8~1_combout  & ( (\procAlu|Mux15~0_combout  & \procAlu|Mux8~0_combout ) ) ) # ( !\procAlu|Mux8~1_combout  & ( (\alu2Mux|Mux31~0_combout  & \procAlu|Mux8~0_combout ) ) )

	.dataa(!\procAlu|Mux15~0_combout ),
	.datab(gnd),
	.datac(!\alu2Mux|Mux31~0_combout ),
	.datad(!\procAlu|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\procAlu|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux15~1 .extended_lut = "off";
defparam \procAlu|Mux15~1 .lut_mask = 64'h000F000F00550055;
defparam \procAlu|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N36
cyclonev_lcell_comb \procAlu|Mux14~0 (
// Equation(s):
// \procAlu|Mux14~0_combout  = ( \controller|WideOr4~2_combout  & ( \alu2Mux|Mux14~0_combout  & ( (!\controller|WideOr6~11_combout  & ((!\controller|WideOr7~2_combout  & ((!\regFile|Mux14~4_combout ) # (\controller|WideOr2~1_combout ))) # 
// (\controller|WideOr7~2_combout  & (!\regFile|Mux14~4_combout  & \controller|WideOr2~1_combout )))) # (\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  & (!\regFile|Mux14~4_combout  $ (!\controller|WideOr2~1_combout )))) ) ) ) # ( 
// !\controller|WideOr4~2_combout  & ( \alu2Mux|Mux14~0_combout  & ( (!\regFile|Mux14~4_combout  & (!\controller|WideOr2~1_combout  & (!\controller|WideOr6~11_combout  $ (!\controller|WideOr7~2_combout )))) # (\regFile|Mux14~4_combout  & 
// (!\controller|WideOr6~11_combout  $ (((!\controller|WideOr7~2_combout  & \controller|WideOr2~1_combout ))))) ) ) ) # ( \controller|WideOr4~2_combout  & ( !\alu2Mux|Mux14~0_combout  & ( (!\controller|WideOr6~11_combout  & ((!\controller|WideOr7~2_combout ) 
// # (!\regFile|Mux14~4_combout ))) # (\controller|WideOr6~11_combout  & (!\controller|WideOr7~2_combout  & !\regFile|Mux14~4_combout )) ) ) ) # ( !\controller|WideOr4~2_combout  & ( !\alu2Mux|Mux14~0_combout  & ( (\regFile|Mux14~4_combout  & 
// (!\controller|WideOr6~11_combout  $ (!\controller|WideOr7~2_combout ))) ) ) )

	.dataa(!\controller|WideOr6~11_combout ),
	.datab(!\controller|WideOr7~2_combout ),
	.datac(!\regFile|Mux14~4_combout ),
	.datad(!\controller|WideOr2~1_combout ),
	.datae(!\controller|WideOr4~2_combout ),
	.dataf(!\alu2Mux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux14~0 .extended_lut = "off";
defparam \procAlu|Mux14~0 .lut_mask = 64'h0606E8E86A0684E8;
defparam \procAlu|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N57
cyclonev_lcell_comb \procAlu|Mux14~1 (
// Equation(s):
// \procAlu|Mux14~1_combout  = ( \procAlu|Mux14~0_combout  & ( \alu2Mux|Mux30~0_combout  & ( \procAlu|Mux8~0_combout  ) ) ) # ( !\procAlu|Mux14~0_combout  & ( \alu2Mux|Mux30~0_combout  & ( (!\procAlu|Mux8~1_combout  & \procAlu|Mux8~0_combout ) ) ) ) # ( 
// \procAlu|Mux14~0_combout  & ( !\alu2Mux|Mux30~0_combout  & ( (\procAlu|Mux8~1_combout  & \procAlu|Mux8~0_combout ) ) ) )

	.dataa(!\procAlu|Mux8~1_combout ),
	.datab(gnd),
	.datac(!\procAlu|Mux8~0_combout ),
	.datad(gnd),
	.datae(!\procAlu|Mux14~0_combout ),
	.dataf(!\alu2Mux|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux14~1 .extended_lut = "off";
defparam \procAlu|Mux14~1 .lut_mask = 64'h000005050A0A0F0F;
defparam \procAlu|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N3
cyclonev_lcell_comb \procAlu|Mux4~0 (
// Equation(s):
// \procAlu|Mux4~0_combout  = ( \alu2Mux|Mux4~0_combout  & ( \controller|WideOr6~11_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ (!\controller|WideOr2~1_combout  $ (!\regFile|Mux4~4_combout )))) ) ) ) # ( 
// !\alu2Mux|Mux4~0_combout  & ( \controller|WideOr6~11_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ (!\regFile|Mux4~4_combout ))) ) ) ) # ( \alu2Mux|Mux4~0_combout  & ( !\controller|WideOr6~11_combout  & ( 
// !\controller|WideOr4~2_combout  $ (((!\controller|WideOr2~1_combout  & (!\controller|WideOr7~2_combout  & !\regFile|Mux4~4_combout )) # (\controller|WideOr2~1_combout  & ((!\controller|WideOr7~2_combout ) # (!\regFile|Mux4~4_combout ))))) ) ) ) # ( 
// !\alu2Mux|Mux4~0_combout  & ( !\controller|WideOr6~11_combout  & ( !\controller|WideOr4~2_combout  $ (((!\controller|WideOr7~2_combout ) # (!\regFile|Mux4~4_combout ))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr2~1_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\regFile|Mux4~4_combout ),
	.datae(!\alu2Mux|Mux4~0_combout ),
	.dataf(!\controller|WideOr6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux4~0 .extended_lut = "off";
defparam \procAlu|Mux4~0 .lut_mask = 64'h555A599A50A09060;
defparam \procAlu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N33
cyclonev_lcell_comb \procAlu|Mux4~1 (
// Equation(s):
// \procAlu|Mux4~1_combout  = ( \alu2Mux|Mux20~0_combout  & ( \procAlu|Mux4~0_combout  & ( \procAlu|Mux8~0_combout  ) ) ) # ( !\alu2Mux|Mux20~0_combout  & ( \procAlu|Mux4~0_combout  & ( (\procAlu|Mux8~0_combout  & \procAlu|Mux8~1_combout ) ) ) ) # ( 
// \alu2Mux|Mux20~0_combout  & ( !\procAlu|Mux4~0_combout  & ( (\procAlu|Mux8~0_combout  & !\procAlu|Mux8~1_combout ) ) ) )

	.dataa(!\procAlu|Mux8~0_combout ),
	.datab(gnd),
	.datac(!\procAlu|Mux8~1_combout ),
	.datad(gnd),
	.datae(!\alu2Mux|Mux20~0_combout ),
	.dataf(!\procAlu|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux4~1 .extended_lut = "off";
defparam \procAlu|Mux4~1 .lut_mask = 64'h0000505005055555;
defparam \procAlu|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N42
cyclonev_lcell_comb \procAlu|Equal0~10 (
// Equation(s):
// \procAlu|Equal0~10_combout  = ( !\procAlu|Mux14~1_combout  & ( !\procAlu|Mux4~1_combout  & ( (!\procAlu|Mux25~0_combout  & (!\procAlu|Mux24~1_combout  & (!\procAlu|Mux15~1_combout  & !\procAlu|Mux5~1_combout ))) ) ) )

	.dataa(!\procAlu|Mux25~0_combout ),
	.datab(!\procAlu|Mux24~1_combout ),
	.datac(!\procAlu|Mux15~1_combout ),
	.datad(!\procAlu|Mux5~1_combout ),
	.datae(!\procAlu|Mux14~1_combout ),
	.dataf(!\procAlu|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~10 .extended_lut = "off";
defparam \procAlu|Equal0~10 .lut_mask = 64'h8000000000000000;
defparam \procAlu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N21
cyclonev_lcell_comb \procAlu|Equal0~11 (
// Equation(s):
// \procAlu|Equal0~11_combout  = ( \procAlu|Equal0~10_combout  & ( (!\procAlu|Mux24~0_combout ) # ((!\procAlu|Add0~97_sumout  & !\procAlu|Add0~101_sumout )) ) )

	.dataa(!\procAlu|Add0~97_sumout ),
	.datab(gnd),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(!\procAlu|Add0~101_sumout ),
	.datae(gnd),
	.dataf(!\procAlu|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~11 .extended_lut = "off";
defparam \procAlu|Equal0~11 .lut_mask = 64'h00000000FAF0FAF0;
defparam \procAlu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N42
cyclonev_lcell_comb \procAlu|Equal0~6 (
// Equation(s):
// \procAlu|Equal0~6_combout  = ( \procAlu|Add0~89_sumout  & ( \procAlu|Equal0~11_combout  & ( !\procAlu|Mux2~0_combout  ) ) ) # ( !\procAlu|Add0~89_sumout  & ( \procAlu|Equal0~11_combout  & ( (!\procAlu|Mux2~0_combout ) # ((!\procAlu|Add0~81_sumout  & 
// (!\procAlu|Add0~85_sumout  & !\procAlu|Add0~93_sumout ))) ) ) )

	.dataa(!\procAlu|Add0~81_sumout ),
	.datab(!\procAlu|Add0~85_sumout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Add0~93_sumout ),
	.datae(!\procAlu|Add0~89_sumout ),
	.dataf(!\procAlu|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~6 .extended_lut = "off";
defparam \procAlu|Equal0~6 .lut_mask = 64'h00000000F8F0F0F0;
defparam \procAlu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N24
cyclonev_lcell_comb \procAlu|Mux12~0 (
// Equation(s):
// \procAlu|Mux12~0_combout  = ( \alu2Mux|Mux12~0_combout  & ( \regFile|Mux12~4_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr2~1_combout  $ (!\controller|WideOr6~11_combout  $ (!\controller|WideOr4~2_combout )))) # 
// (\controller|WideOr7~2_combout  & (((!\controller|WideOr6~11_combout  & !\controller|WideOr4~2_combout )))) ) ) ) # ( !\alu2Mux|Mux12~0_combout  & ( \regFile|Mux12~4_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  $ 
// (!\controller|WideOr4~2_combout ))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & !\controller|WideOr4~2_combout )) ) ) ) # ( \alu2Mux|Mux12~0_combout  & ( !\regFile|Mux12~4_combout  & ( (!\controller|WideOr7~2_combout  & 
// (!\controller|WideOr4~2_combout  $ (((!\controller|WideOr6~11_combout ) # (\controller|WideOr2~1_combout ))))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & (!\controller|WideOr2~1_combout  $ (\controller|WideOr4~2_combout )))) ) 
// ) ) # ( !\alu2Mux|Mux12~0_combout  & ( !\regFile|Mux12~4_combout  & ( (\controller|WideOr4~2_combout  & ((!\controller|WideOr7~2_combout ) # (!\controller|WideOr6~11_combout ))) ) ) )

	.dataa(!\controller|WideOr7~2_combout ),
	.datab(!\controller|WideOr2~1_combout ),
	.datac(!\controller|WideOr6~11_combout ),
	.datad(!\controller|WideOr4~2_combout ),
	.datae(!\alu2Mux|Mux12~0_combout ),
	.dataf(!\regFile|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux12~0 .extended_lut = "off";
defparam \procAlu|Mux12~0 .lut_mask = 64'h00FA48B25AA0D228;
defparam \procAlu|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N9
cyclonev_lcell_comb \procAlu|Mux12~1 (
// Equation(s):
// \procAlu|Mux12~1_combout  = ( \procAlu|Mux8~1_combout  & ( \procAlu|Mux12~0_combout  & ( \procAlu|Mux8~0_combout  ) ) ) # ( !\procAlu|Mux8~1_combout  & ( \procAlu|Mux12~0_combout  & ( (\alu2Mux|Mux28~0_combout  & \procAlu|Mux8~0_combout ) ) ) ) # ( 
// !\procAlu|Mux8~1_combout  & ( !\procAlu|Mux12~0_combout  & ( (\alu2Mux|Mux28~0_combout  & \procAlu|Mux8~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu2Mux|Mux28~0_combout ),
	.datad(!\procAlu|Mux8~0_combout ),
	.datae(!\procAlu|Mux8~1_combout ),
	.dataf(!\procAlu|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux12~1 .extended_lut = "off";
defparam \procAlu|Mux12~1 .lut_mask = 64'h000F0000000F00FF;
defparam \procAlu|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N51
cyclonev_lcell_comb \alu2Mux|Mux3~0 (
// Equation(s):
// \alu2Mux|Mux3~0_combout  = ( \regFile|Mux35~4_combout  & ( ((!\instMem|data~0_combout ) # (!\controller|WideOr3~5_combout )) # (\instMem|data~69_combout ) ) ) # ( !\regFile|Mux35~4_combout  & ( (\controller|WideOr3~5_combout  & ((!\instMem|data~0_combout 
// ) # (\instMem|data~69_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~69_combout ),
	.datac(!\instMem|data~0_combout ),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux35~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux3~0 .extended_lut = "off";
defparam \alu2Mux|Mux3~0 .lut_mask = 64'h00F300F3FFF3FFF3;
defparam \alu2Mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N6
cyclonev_lcell_comb \procAlu|Mux3~0 (
// Equation(s):
// \procAlu|Mux3~0_combout  = ( \regFile|Mux3~4_combout  & ( \alu2Mux|Mux3~0_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ (!\controller|WideOr6~11_combout  $ (!\controller|WideOr2~1_combout )))) # 
// (\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout ))) ) ) ) # ( !\regFile|Mux3~4_combout  & ( \alu2Mux|Mux3~0_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ 
// (((!\controller|WideOr6~11_combout ) # (\controller|WideOr2~1_combout ))))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout  $ (\controller|WideOr2~1_combout )))) ) ) ) # ( \regFile|Mux3~4_combout  & 
// ( !\alu2Mux|Mux3~0_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ (!\controller|WideOr6~11_combout ))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  & !\controller|WideOr6~11_combout )) ) ) ) # ( 
// !\regFile|Mux3~4_combout  & ( !\alu2Mux|Mux3~0_combout  & ( (\controller|WideOr4~2_combout  & ((!\controller|WideOr7~2_combout ) # (!\controller|WideOr6~11_combout ))) ) ) )

	.dataa(!\controller|WideOr7~2_combout ),
	.datab(!\controller|WideOr4~2_combout ),
	.datac(!\controller|WideOr6~11_combout ),
	.datad(!\controller|WideOr2~1_combout ),
	.datae(!\regFile|Mux3~4_combout ),
	.dataf(!\alu2Mux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux3~0 .extended_lut = "off";
defparam \procAlu|Mux3~0 .lut_mask = 64'h323268686832C268;
defparam \procAlu|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N9
cyclonev_lcell_comb \procAlu|Mux3~1 (
// Equation(s):
// \procAlu|Mux3~1_combout  = ( \alu2Mux|Mux19~0_combout  & ( \procAlu|Mux3~0_combout  & ( \procAlu|Mux8~0_combout  ) ) ) # ( !\alu2Mux|Mux19~0_combout  & ( \procAlu|Mux3~0_combout  & ( (\procAlu|Mux8~0_combout  & \procAlu|Mux8~1_combout ) ) ) ) # ( 
// \alu2Mux|Mux19~0_combout  & ( !\procAlu|Mux3~0_combout  & ( (\procAlu|Mux8~0_combout  & !\procAlu|Mux8~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\procAlu|Mux8~0_combout ),
	.datac(!\procAlu|Mux8~1_combout ),
	.datad(gnd),
	.datae(!\alu2Mux|Mux19~0_combout ),
	.dataf(!\procAlu|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux3~1 .extended_lut = "off";
defparam \procAlu|Mux3~1 .lut_mask = 64'h0000303003033333;
defparam \procAlu|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N33
cyclonev_lcell_comb \procAlu|Equal0~12 (
// Equation(s):
// \procAlu|Equal0~12_combout  = ( !\procAlu|Mux12~1_combout  & ( !\procAlu|Mux3~1_combout  & ( (!\procAlu|Mux23~0_combout  & (!\procAlu|Mux2~2_combout  & (!\procAlu|Mux13~1_combout  & !\procAlu|Mux22~0_combout ))) ) ) )

	.dataa(!\procAlu|Mux23~0_combout ),
	.datab(!\procAlu|Mux2~2_combout ),
	.datac(!\procAlu|Mux13~1_combout ),
	.datad(!\procAlu|Mux22~0_combout ),
	.datae(!\procAlu|Mux12~1_combout ),
	.dataf(!\procAlu|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~12 .extended_lut = "off";
defparam \procAlu|Equal0~12 .lut_mask = 64'h8000000000000000;
defparam \procAlu|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N6
cyclonev_lcell_comb \procAlu|Equal0~13 (
// Equation(s):
// \procAlu|Equal0~13_combout  = ( \procAlu|Equal0~12_combout  & ( (!\procAlu|Mux24~0_combout ) # ((!\procAlu|Add0~117_sumout  & !\procAlu|Add0~121_sumout )) ) )

	.dataa(!\procAlu|Add0~117_sumout ),
	.datab(!\procAlu|Add0~121_sumout ),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\procAlu|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~13 .extended_lut = "off";
defparam \procAlu|Equal0~13 .lut_mask = 64'h00000000F8F8F8F8;
defparam \procAlu|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N3
cyclonev_lcell_comb \procAlu|Equal0~7 (
// Equation(s):
// \procAlu|Equal0~7_combout  = ( \procAlu|Equal0~13_combout  & ( \procAlu|Add0~1_sumout  & ( !\procAlu|Mux2~0_combout  ) ) ) # ( \procAlu|Equal0~13_combout  & ( !\procAlu|Add0~1_sumout  & ( (!\procAlu|Mux2~0_combout ) # ((!\procAlu|Add0~105_sumout  & 
// (!\procAlu|Add0~113_sumout  & !\procAlu|Add0~109_sumout ))) ) ) )

	.dataa(!\procAlu|Add0~105_sumout ),
	.datab(!\procAlu|Mux2~0_combout ),
	.datac(!\procAlu|Add0~113_sumout ),
	.datad(!\procAlu|Add0~109_sumout ),
	.datae(!\procAlu|Equal0~13_combout ),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Equal0~7 .extended_lut = "off";
defparam \procAlu|Equal0~7 .lut_mask = 64'h0000ECCC0000CCCC;
defparam \procAlu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N21
cyclonev_lcell_comb \controller|WideOr10~0 (
// Equation(s):
// \controller|WideOr10~0_combout  = ( !\instMem|data~35_combout  & ( \instMem|data~27_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr10~0 .extended_lut = "off";
defparam \controller|WideOr10~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \controller|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N0
cyclonev_lcell_comb \controller|WideOr11~1 (
// Equation(s):
// \controller|WideOr11~1_combout  = ( \instMem|data~39_combout  & ( (\instMem|data~30_combout  & (!\instMem|data~40_combout  $ (\instMem|data~38_combout ))) ) ) # ( !\instMem|data~39_combout  & ( (\instMem|data~30_combout  & (!\instMem|data~40_combout  $ 
// (!\instMem|data~38_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~40_combout ),
	.datac(!\instMem|data~38_combout ),
	.datad(!\instMem|data~30_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr11~1 .extended_lut = "off";
defparam \controller|WideOr11~1 .lut_mask = 64'h003C003C00C300C3;
defparam \controller|WideOr11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N18
cyclonev_lcell_comb \controller|WideOr11~2 (
// Equation(s):
// \controller|WideOr11~2_combout  = ( \controller|Decoder0~3_combout  & ( (\instMem|data~37_combout  & (((\controller|WideOr10~0_combout  & \controller|WideOr11~1_combout )) # (\controller|WideOr11~0_combout ))) ) ) # ( !\controller|Decoder0~3_combout  & ( 
// (\controller|WideOr10~0_combout  & (\controller|WideOr11~1_combout  & \instMem|data~37_combout )) ) )

	.dataa(!\controller|WideOr11~0_combout ),
	.datab(!\controller|WideOr10~0_combout ),
	.datac(!\controller|WideOr11~1_combout ),
	.datad(!\instMem|data~37_combout ),
	.datae(gnd),
	.dataf(!\controller|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr11~2 .extended_lut = "off";
defparam \controller|WideOr11~2 .lut_mask = 64'h0003000300570057;
defparam \controller|WideOr11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N36
cyclonev_lcell_comb \controller|WideOr8~0 (
// Equation(s):
// \controller|WideOr8~0_combout  = ( \instMem|data~30_combout  & ( !\instMem|data~37_combout  $ (!\instMem|data~39_combout  $ (\instMem|data~38_combout )) ) )

	.dataa(gnd),
	.datab(!\instMem|data~37_combout ),
	.datac(!\instMem|data~39_combout ),
	.datad(!\instMem|data~38_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr8~0 .extended_lut = "off";
defparam \controller|WideOr8~0 .lut_mask = 64'h000000003CC33CC3;
defparam \controller|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N42
cyclonev_lcell_comb \instMem|data~28 (
// Equation(s):
// \instMem|data~28_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [6] & ( (!\pc|dataOut [7] & (!\pc|dataOut [3] & ((\pc|dataOut [2]) # (\pc|dataOut [5])))) # (\pc|dataOut [7] & (((\pc|dataOut [3] & !\pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [4] & ( 
// \pc|dataOut [6] & ( !\pc|dataOut [5] $ (!\pc|dataOut [2] $ (((!\pc|dataOut [7]) # (\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & ((!\pc|dataOut [2] & (\pc|dataOut [5])) # (\pc|dataOut [2] & ((!\pc|dataOut 
// [3]))))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & (((!\pc|dataOut [5] & !\pc|dataOut [3])) # (\pc|dataOut [2]))) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~28 .extended_lut = "off";
defparam \instMem|data~28 .lut_mask = 64'h80CC44C09A6543C0;
defparam \instMem|data~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N0
cyclonev_lcell_comb \instMem|data~29 (
// Equation(s):
// \instMem|data~29_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [3] & ( (!\pc|dataOut [6] & ((!\pc|dataOut [7] $ (!\pc|dataOut [5])) # (\pc|dataOut [2]))) # (\pc|dataOut [6] & (!\pc|dataOut [7] & ((\pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut [4] & ( 
// \pc|dataOut [3] & ( (\pc|dataOut [7] & (!\pc|dataOut [5] & (!\pc|dataOut [2] $ (!\pc|dataOut [6])))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [2] & (!\pc|dataOut [7] & (\pc|dataOut [5]))) # (\pc|dataOut [2] & (((!\pc|dataOut [5] & 
// !\pc|dataOut [6])))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [2] & (((!\pc|dataOut [5] & \pc|dataOut [6])))) # (\pc|dataOut [2] & (\pc|dataOut [7] & (\pc|dataOut [5] & !\pc|dataOut [6]))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~29 .extended_lut = "off";
defparam \instMem|data~29 .lut_mask = 64'h01C0380810407B0A;
defparam \instMem|data~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N18
cyclonev_lcell_comb \instMem|data~105 (
// Equation(s):
// \instMem|data~105_combout  = ( \instMem|data~29_combout  & ( (!\pc|dataOut [9] & (\pc|dataOut [8] & (!\pc|dataOut [2]))) # (\pc|dataOut [9] & (!\pc|dataOut [8] & ((\instMem|data~28_combout )))) ) ) # ( !\instMem|data~29_combout  & ( (!\pc|dataOut [9] & 
// ((!\pc|dataOut [8]) # ((!\pc|dataOut [2])))) # (\pc|dataOut [9] & (!\pc|dataOut [8] & ((\instMem|data~28_combout )))) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [2]),
	.datad(!\instMem|data~28_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~105 .extended_lut = "off";
defparam \instMem|data~105 .lut_mask = 64'hA8ECA8EC20642064;
defparam \instMem|data~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N30
cyclonev_lcell_comb \controller|WideOr8~1 (
// Equation(s):
// \controller|WideOr8~1_combout  = ( \instMem|data~105_combout  & ( \instMem|data~0_combout  ) ) # ( !\instMem|data~105_combout  & ( (\instMem|data~0_combout  & ((\instMem|data~36_combout ) # (\instMem|data~26_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~0_combout ),
	.datac(!\instMem|data~26_combout ),
	.datad(!\instMem|data~36_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr8~1 .extended_lut = "off";
defparam \controller|WideOr8~1 .lut_mask = 64'h0333033333333333;
defparam \controller|WideOr8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N36
cyclonev_lcell_comb \controller|WideOr8~2 (
// Equation(s):
// \controller|WideOr8~2_combout  = ( \instMem|data~40_combout  & ( \controller|WideOr8~1_combout  & ( (\instMem|data~27_combout  & (\controller|WideOr8~0_combout  & !\instMem|data~35_combout )) ) ) ) # ( \instMem|data~40_combout  & ( 
// !\controller|WideOr8~1_combout  & ( ((\instMem|data~27_combout  & \controller|WideOr8~0_combout )) # (\instMem|data~35_combout ) ) ) )

	.dataa(gnd),
	.datab(!\instMem|data~27_combout ),
	.datac(!\controller|WideOr8~0_combout ),
	.datad(!\instMem|data~35_combout ),
	.datae(!\instMem|data~40_combout ),
	.dataf(!\controller|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr8~2 .extended_lut = "off";
defparam \controller|WideOr8~2 .lut_mask = 64'h000003FF00000300;
defparam \controller|WideOr8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N48
cyclonev_lcell_comb \procAlu|Mux32~2 (
// Equation(s):
// \procAlu|Mux32~2_combout  = ( \procAlu|Equal0~1_combout  & ( \procAlu|Mux0~1_combout  & ( (!\procAlu|Mux32~1_combout  & (\controller|WideOr8~2_combout  & (!\controller|WideOr9~2_combout  $ (!\controller|WideOr11~2_combout )))) # (\procAlu|Mux32~1_combout  
// & (!\controller|WideOr8~2_combout  & (!\controller|WideOr9~2_combout  $ (\controller|WideOr11~2_combout )))) ) ) ) # ( !\procAlu|Equal0~1_combout  & ( \procAlu|Mux0~1_combout  & ( (!\procAlu|Mux32~1_combout  & (\controller|WideOr8~2_combout  & 
// (!\controller|WideOr9~2_combout  $ (!\controller|WideOr11~2_combout )))) # (\procAlu|Mux32~1_combout  & (!\controller|WideOr8~2_combout  & (!\controller|WideOr9~2_combout  $ (\controller|WideOr11~2_combout )))) ) ) ) # ( \procAlu|Equal0~1_combout  & ( 
// !\procAlu|Mux0~1_combout  & ( (!\procAlu|Mux32~1_combout  & (\controller|WideOr9~2_combout  & !\controller|WideOr11~2_combout )) # (\procAlu|Mux32~1_combout  & (!\controller|WideOr9~2_combout  $ (\controller|WideOr11~2_combout ))) ) ) ) # ( 
// !\procAlu|Equal0~1_combout  & ( !\procAlu|Mux0~1_combout  & ( (\procAlu|Mux32~1_combout  & (!\controller|WideOr9~2_combout  $ (\controller|WideOr11~2_combout ))) ) ) )

	.dataa(!\procAlu|Mux32~1_combout ),
	.datab(!\controller|WideOr9~2_combout ),
	.datac(!\controller|WideOr11~2_combout ),
	.datad(!\controller|WideOr8~2_combout ),
	.datae(!\procAlu|Equal0~1_combout ),
	.dataf(!\procAlu|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux32~2 .extended_lut = "off";
defparam \procAlu|Mux32~2 .lut_mask = 64'h4141616141284128;
defparam \procAlu|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N18
cyclonev_lcell_comb \procAlu|Mux32~0 (
// Equation(s):
// \procAlu|Mux32~0_combout  = ( \procAlu|Equal0~7_combout  & ( \procAlu|Mux32~2_combout  & ( (!\procAlu|Mux32~1_combout  $ (((!\procAlu|Mux32~3_combout ) # (!\procAlu|Equal0~6_combout )))) # (\procAlu|Mux0~1_combout ) ) ) ) # ( !\procAlu|Equal0~7_combout  & 
// ( \procAlu|Mux32~2_combout  & ( (\procAlu|Mux0~1_combout ) # (\procAlu|Mux32~1_combout ) ) ) )

	.dataa(!\procAlu|Mux32~1_combout ),
	.datab(!\procAlu|Mux32~3_combout ),
	.datac(!\procAlu|Mux0~1_combout ),
	.datad(!\procAlu|Equal0~6_combout ),
	.datae(!\procAlu|Equal0~7_combout ),
	.dataf(!\procAlu|Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux32~0 .extended_lut = "off";
defparam \procAlu|Mux32~0 .lut_mask = 64'h000000005F5F5F6F;
defparam \procAlu|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N51
cyclonev_lcell_comb \pc|dataOut[0]~2 (
// Equation(s):
// \pc|dataOut[0]~2_combout  = ( \procAlu|Mux32~0_combout  & ( (!\FPGA_RESET_N~input_o ) # (\takeBr~0_combout ) ) ) # ( !\procAlu|Mux32~0_combout  & ( !\FPGA_RESET_N~input_o  ) )

	.dataa(gnd),
	.datab(!\FPGA_RESET_N~input_o ),
	.datac(!\takeBr~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\procAlu|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[0]~2 .extended_lut = "off";
defparam \pc|dataOut[0]~2 .lut_mask = 64'hCCCCCCCCCFCFCFCF;
defparam \pc|dataOut[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N50
dffeas \pc|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|dataOut[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[1] .is_wysiwyg = "true";
defparam \pc|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N12
cyclonev_lcell_comb \brOffsetAdder|Add0~50 (
// Equation(s):
// \brOffsetAdder|Add0~50_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\brOffsetAdder|Add0~50_cout ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~50 .extended_lut = "off";
defparam \brOffsetAdder|Add0~50 .lut_mask = 64'h0000FFFF00000000;
defparam \brOffsetAdder|Add0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N15
cyclonev_lcell_comb \brOffsetAdder|Add0~46 (
// Equation(s):
// \brOffsetAdder|Add0~46_cout  = CARRY(( (!\controller|Decoder0~4_combout  & ((\pc|dataOut [1]))) # (\controller|Decoder0~4_combout  & (\regFile|Mux30~4_combout )) ) + ( GND ) + ( \brOffsetAdder|Add0~50_cout  ))

	.dataa(!\controller|Decoder0~4_combout ),
	.datab(gnd),
	.datac(!\regFile|Mux30~4_combout ),
	.datad(!\pc|dataOut [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\brOffsetAdder|Add0~46_cout ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~46 .extended_lut = "off";
defparam \brOffsetAdder|Add0~46 .lut_mask = 64'h0000FFFF000005AF;
defparam \brOffsetAdder|Add0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N18
cyclonev_lcell_comb \brOffsetAdder|Add0~21 (
// Equation(s):
// \brOffsetAdder|Add0~21_sumout  = SUM(( (((\instMem|data~85_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brBaseMux|out[2]~5_combout  ) + ( \brOffsetAdder|Add0~46_cout  ))
// \brOffsetAdder|Add0~22  = CARRY(( (((\instMem|data~85_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brBaseMux|out[2]~5_combout  ) + ( \brOffsetAdder|Add0~46_cout  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\instMem|data~85_combout ),
	.datae(gnd),
	.dataf(!\brBaseMux|out[2]~5_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~21_sumout ),
	.cout(\brOffsetAdder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~21 .extended_lut = "off";
defparam \brOffsetAdder|Add0~21 .lut_mask = 64'h0000FF0000007FFF;
defparam \brOffsetAdder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N21
cyclonev_lcell_comb \brOffsetAdder|Add0~25 (
// Equation(s):
// \brOffsetAdder|Add0~25_sumout  = SUM(( \brBaseMux|out[3]~6_combout  ) + ( (!\pc|dataOut [11] & (!\pc|dataOut [12] & (!\pc|dataOut [10] & \instMem|data~104_combout ))) ) + ( \brOffsetAdder|Add0~22  ))
// \brOffsetAdder|Add0~26  = CARRY(( \brBaseMux|out[3]~6_combout  ) + ( (!\pc|dataOut [11] & (!\pc|dataOut [12] & (!\pc|dataOut [10] & \instMem|data~104_combout ))) ) + ( \brOffsetAdder|Add0~22  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\brBaseMux|out[3]~6_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~104_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~25_sumout ),
	.cout(\brOffsetAdder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~25 .extended_lut = "off";
defparam \brOffsetAdder|Add0~25 .lut_mask = 64'h0000FF7F000000FF;
defparam \brOffsetAdder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N24
cyclonev_lcell_comb \brOffsetAdder|Add0~29 (
// Equation(s):
// \brOffsetAdder|Add0~29_sumout  = SUM(( \brBaseMux|out[4]~7_combout  ) + ( (((\instMem|data~134_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~26  ))
// \brOffsetAdder|Add0~30  = CARRY(( \brBaseMux|out[4]~7_combout  ) + ( (((\instMem|data~134_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~26  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\brBaseMux|out[4]~7_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~134_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~29_sumout ),
	.cout(\brOffsetAdder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~29 .extended_lut = "off";
defparam \brOffsetAdder|Add0~29 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N27
cyclonev_lcell_comb \brOffsetAdder|Add0~33 (
// Equation(s):
// \brOffsetAdder|Add0~33_sumout  = SUM(( \brBaseMux|out[5]~8_combout  ) + ( (((\instMem|data~82_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~30  ))
// \brOffsetAdder|Add0~34  = CARRY(( \brBaseMux|out[5]~8_combout  ) + ( (((\instMem|data~82_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~30  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\brBaseMux|out[5]~8_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~82_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~33_sumout ),
	.cout(\brOffsetAdder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~33 .extended_lut = "off";
defparam \brOffsetAdder|Add0~33 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N30
cyclonev_lcell_comb \brOffsetAdder|Add0~37 (
// Equation(s):
// \brOffsetAdder|Add0~37_sumout  = SUM(( \brBaseMux|out[6]~9_combout  ) + ( (!\pc|dataOut [11] & (!\pc|dataOut [12] & (!\pc|dataOut [10] & \instMem|data~113_combout ))) ) + ( \brOffsetAdder|Add0~34  ))
// \brOffsetAdder|Add0~38  = CARRY(( \brBaseMux|out[6]~9_combout  ) + ( (!\pc|dataOut [11] & (!\pc|dataOut [12] & (!\pc|dataOut [10] & \instMem|data~113_combout ))) ) + ( \brOffsetAdder|Add0~34  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\brBaseMux|out[6]~9_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~113_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~37_sumout ),
	.cout(\brOffsetAdder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~37 .extended_lut = "off";
defparam \brOffsetAdder|Add0~37 .lut_mask = 64'h0000FF7F000000FF;
defparam \brOffsetAdder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N33
cyclonev_lcell_comb \brOffsetAdder|Add0~41 (
// Equation(s):
// \brOffsetAdder|Add0~41_sumout  = SUM(( (((\instMem|data~118_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brBaseMux|out[7]~10_combout  ) + ( \brOffsetAdder|Add0~38  ))
// \brOffsetAdder|Add0~42  = CARRY(( (((\instMem|data~118_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brBaseMux|out[7]~10_combout  ) + ( \brOffsetAdder|Add0~38  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\instMem|data~118_combout ),
	.datae(gnd),
	.dataf(!\brBaseMux|out[7]~10_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~41_sumout ),
	.cout(\brOffsetAdder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~41 .extended_lut = "off";
defparam \brOffsetAdder|Add0~41 .lut_mask = 64'h0000FF0000007FFF;
defparam \brOffsetAdder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N36
cyclonev_lcell_comb \brOffsetAdder|Add0~17 (
// Equation(s):
// \brOffsetAdder|Add0~17_sumout  = SUM(( \brBaseMux|out[8]~4_combout  ) + ( (!\pc|dataOut [11] & (!\pc|dataOut [12] & (!\pc|dataOut [10] & \instMem|data~130_combout ))) ) + ( \brOffsetAdder|Add0~42  ))
// \brOffsetAdder|Add0~18  = CARRY(( \brBaseMux|out[8]~4_combout  ) + ( (!\pc|dataOut [11] & (!\pc|dataOut [12] & (!\pc|dataOut [10] & \instMem|data~130_combout ))) ) + ( \brOffsetAdder|Add0~42  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\brBaseMux|out[8]~4_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~130_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~17_sumout ),
	.cout(\brOffsetAdder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~17 .extended_lut = "off";
defparam \brOffsetAdder|Add0~17 .lut_mask = 64'h0000FF7F000000FF;
defparam \brOffsetAdder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N39
cyclonev_lcell_comb \brOffsetAdder|Add0~13 (
// Equation(s):
// \brOffsetAdder|Add0~13_sumout  = SUM(( \brBaseMux|out[9]~3_combout  ) + ( (((\instMem|data~100_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~18  ))
// \brOffsetAdder|Add0~14  = CARRY(( \brBaseMux|out[9]~3_combout  ) + ( (((\instMem|data~100_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~18  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\brBaseMux|out[9]~3_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~100_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~13_sumout ),
	.cout(\brOffsetAdder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~13 .extended_lut = "off";
defparam \brOffsetAdder|Add0~13 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N42
cyclonev_lcell_comb \brOffsetAdder|Add0~5 (
// Equation(s):
// \brOffsetAdder|Add0~5_sumout  = SUM(( \brBaseMux|out[10]~1_combout  ) + ( (!\pc|dataOut [11] & (!\pc|dataOut [12] & (!\pc|dataOut [10] & \instMem|data~122_combout ))) ) + ( \brOffsetAdder|Add0~14  ))
// \brOffsetAdder|Add0~6  = CARRY(( \brBaseMux|out[10]~1_combout  ) + ( (!\pc|dataOut [11] & (!\pc|dataOut [12] & (!\pc|dataOut [10] & \instMem|data~122_combout ))) ) + ( \brOffsetAdder|Add0~14  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\brBaseMux|out[10]~1_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~122_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~5_sumout ),
	.cout(\brOffsetAdder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~5 .extended_lut = "off";
defparam \brOffsetAdder|Add0~5 .lut_mask = 64'h0000FF7F000000FF;
defparam \brOffsetAdder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N45
cyclonev_lcell_comb \brOffsetAdder|Add0~9 (
// Equation(s):
// \brOffsetAdder|Add0~9_sumout  = SUM(( \brBaseMux|out[11]~2_combout  ) + ( (((\instMem|data~88_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~6  ))
// \brOffsetAdder|Add0~10  = CARRY(( \brBaseMux|out[11]~2_combout  ) + ( (((\instMem|data~88_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~6  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\brBaseMux|out[11]~2_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~88_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~9_sumout ),
	.cout(\brOffsetAdder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~9 .extended_lut = "off";
defparam \brOffsetAdder|Add0~9 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N48
cyclonev_lcell_comb \brOffsetAdder|Add0~1 (
// Equation(s):
// \brOffsetAdder|Add0~1_sumout  = SUM(( \brBaseMux|out[12]~0_combout  ) + ( (((\instMem|data~103_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~10  ))
// \brOffsetAdder|Add0~2  = CARRY(( \brBaseMux|out[12]~0_combout  ) + ( (((\instMem|data~103_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \brOffsetAdder|Add0~10  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\brBaseMux|out[12]~0_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~103_combout ),
	.datag(gnd),
	.cin(\brOffsetAdder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\brOffsetAdder|Add0~1_sumout ),
	.cout(\brOffsetAdder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \brOffsetAdder|Add0~1 .extended_lut = "off";
defparam \brOffsetAdder|Add0~1 .lut_mask = 64'h00008000000000FF;
defparam \brOffsetAdder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N51
cyclonev_lcell_comb \pc|dataOut[13]~feeder (
// Equation(s):
// \pc|dataOut[13]~feeder_combout  = ( \brOffsetAdder|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[13]~feeder .extended_lut = "off";
defparam \pc|dataOut[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N52
dffeas \pc|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[13]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[13] .is_wysiwyg = "true";
defparam \pc|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N30
cyclonev_lcell_comb \dstRegMux|Mux18~0 (
// Equation(s):
// \dstRegMux|Mux18~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( ((!\controller|WideOr14~0_combout  & (\pcIncrementer|Add0~45_sumout )) # (\controller|WideOr14~0_combout  & (((\datamem|data_rtl_0|auto_generated|ram_block1a13 ))))) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & (((\procAlu|Mux24~0_combout  & (\procAlu|Add0~49_sumout ))) # (\procAlu|Mux18~0_combout ))) ) )

	.dataa(!\procAlu|Mux18~0_combout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(!\procAlu|Add0~49_sumout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\datamem|data_rtl_0|auto_generated|ram_block1a13 ),
	.datag(!\pcIncrementer|Add0~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux18~0 .extended_lut = "on";
defparam \dstRegMux|Mux18~0 .lut_mask = 64'h0C0C444C3F3F444C;
defparam \dstRegMux|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N48
cyclonev_lcell_comb \regFile|R5|dataOut[13]~feeder (
// Equation(s):
// \regFile|R5|dataOut[13]~feeder_combout  = ( \dstRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[13]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N50
dffeas \regFile|R5|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N36
cyclonev_lcell_comb \regFile|R1|dataOut[13]~feeder (
// Equation(s):
// \regFile|R1|dataOut[13]~feeder_combout  = ( \dstRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[13]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N38
dffeas \regFile|R1|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N6
cyclonev_lcell_comb \regFile|Mux50~1 (
// Equation(s):
// \regFile|Mux50~1_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R1|dataOut [13] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R5|dataOut [13] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R9|dataOut [13] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R13|dataOut [13] ) ) )

	.dataa(!\regFile|R13|dataOut [13]),
	.datab(!\regFile|R5|dataOut [13]),
	.datac(!\regFile|R1|dataOut [13]),
	.datad(!\regFile|R9|dataOut [13]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux50~1 .extended_lut = "off";
defparam \regFile|Mux50~1 .lut_mask = 64'h555500FF33330F0F;
defparam \regFile|Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N26
dffeas \regFile|R0|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N15
cyclonev_lcell_comb \regFile|Mux50~0 (
// Equation(s):
// \regFile|Mux50~0_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R0|dataOut [13] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R4|dataOut [13] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R8|dataOut [13] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R12|dataOut [13] ) ) )

	.dataa(!\regFile|R12|dataOut [13]),
	.datab(!\regFile|R4|dataOut [13]),
	.datac(!\regFile|R0|dataOut [13]),
	.datad(!\regFile|R8|dataOut [13]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux50~0 .extended_lut = "off";
defparam \regFile|Mux50~0 .lut_mask = 64'h555500FF33330F0F;
defparam \regFile|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \regFile|R2|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N51
cyclonev_lcell_comb \regFile|R6|dataOut[13]~feeder (
// Equation(s):
// \regFile|R6|dataOut[13]~feeder_combout  = ( \dstRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[13]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N53
dffeas \regFile|R6|dataOut[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[13] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N9
cyclonev_lcell_comb \regFile|Mux50~2 (
// Equation(s):
// \regFile|Mux50~2_combout  = ( \rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R2|dataOut [13] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( \rs2Mux|Mux0~1_combout  & ( \regFile|R6|dataOut [13] ) ) ) # ( \rs2Mux|Mux1~1_combout  & ( 
// !\rs2Mux|Mux0~1_combout  & ( \regFile|R10|dataOut [13] ) ) ) # ( !\rs2Mux|Mux1~1_combout  & ( !\rs2Mux|Mux0~1_combout  & ( \regFile|R14|dataOut [13] ) ) )

	.dataa(!\regFile|R10|dataOut [13]),
	.datab(!\regFile|R2|dataOut [13]),
	.datac(!\regFile|R6|dataOut [13]),
	.datad(!\regFile|R14|dataOut [13]),
	.datae(!\rs2Mux|Mux1~1_combout ),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux50~2 .extended_lut = "off";
defparam \regFile|Mux50~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N12
cyclonev_lcell_comb \regFile|Mux50~4 (
// Equation(s):
// \regFile|Mux50~4_combout  = ( \regFile|Mux50~0_combout  & ( \regFile|Mux50~2_combout  & ( ((!\rs2Mux|Mux2~1_combout  & ((\regFile|Mux50~1_combout ))) # (\rs2Mux|Mux2~1_combout  & (\regFile|Mux50~3_combout ))) # (\rs2Mux|Mux3~1_combout ) ) ) ) # ( 
// !\regFile|Mux50~0_combout  & ( \regFile|Mux50~2_combout  & ( (!\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout  & ((\regFile|Mux50~1_combout ))) # (\rs2Mux|Mux2~1_combout  & (\regFile|Mux50~3_combout )))) # (\rs2Mux|Mux3~1_combout  & 
// (((\rs2Mux|Mux2~1_combout )))) ) ) ) # ( \regFile|Mux50~0_combout  & ( !\regFile|Mux50~2_combout  & ( (!\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout  & ((\regFile|Mux50~1_combout ))) # (\rs2Mux|Mux2~1_combout  & (\regFile|Mux50~3_combout )))) # 
// (\rs2Mux|Mux3~1_combout  & (((!\rs2Mux|Mux2~1_combout )))) ) ) ) # ( !\regFile|Mux50~0_combout  & ( !\regFile|Mux50~2_combout  & ( (!\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout  & ((\regFile|Mux50~1_combout ))) # (\rs2Mux|Mux2~1_combout  & 
// (\regFile|Mux50~3_combout )))) ) ) )

	.dataa(!\regFile|Mux50~3_combout ),
	.datab(!\rs2Mux|Mux3~1_combout ),
	.datac(!\regFile|Mux50~1_combout ),
	.datad(!\rs2Mux|Mux2~1_combout ),
	.datae(!\regFile|Mux50~0_combout ),
	.dataf(!\regFile|Mux50~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux50~4 .extended_lut = "off";
defparam \regFile|Mux50~4 .lut_mask = 64'h0C443F440C773F77;
defparam \regFile|Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N15
cyclonev_lcell_comb \dstRegMux|Mux30~0 (
// Equation(s):
// \dstRegMux|Mux30~0_combout  = ( \datamem|sw_reg [1] & ( \datamem|data_rtl_0|auto_generated|ram_block1a1  & ( (!\procAlu|Mux30~1_combout ) # (\controller|WideOr14~0_combout ) ) ) ) # ( !\datamem|sw_reg [1] & ( 
// \datamem|data_rtl_0|auto_generated|ram_block1a1  & ( (!\controller|WideOr14~0_combout  & (!\procAlu|Mux30~1_combout )) # (\controller|WideOr14~0_combout  & ((!\procAlu|Mux2~3_combout ))) ) ) ) # ( \datamem|sw_reg [1] & ( 
// !\datamem|data_rtl_0|auto_generated|ram_block1a1  & ( (!\controller|WideOr14~0_combout  & (!\procAlu|Mux30~1_combout )) # (\controller|WideOr14~0_combout  & ((\procAlu|Mux2~3_combout ))) ) ) ) # ( !\datamem|sw_reg [1] & ( 
// !\datamem|data_rtl_0|auto_generated|ram_block1a1  & ( (!\controller|WideOr14~0_combout  & !\procAlu|Mux30~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux30~1_combout ),
	.datad(!\procAlu|Mux2~3_combout ),
	.datae(!\datamem|sw_reg [1]),
	.dataf(!\datamem|data_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux30~0 .extended_lut = "off";
defparam \dstRegMux|Mux30~0 .lut_mask = 64'hC0C0C0F3F3C0F3F3;
defparam \dstRegMux|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N39
cyclonev_lcell_comb \dstRegMux|Mux30~1 (
// Equation(s):
// \dstRegMux|Mux30~1_combout  = ( \dstRegMux|Mux30~0_combout  & ( (!\dstRegMux|Mux29~2_combout  & (((!\dstRegMux|Mux29~3_combout )) # (\pc|dataOut [1]))) # (\dstRegMux|Mux29~2_combout  & (((\datamem|key_reg [1] & \dstRegMux|Mux29~3_combout )))) ) ) # ( 
// !\dstRegMux|Mux30~0_combout  & ( (\dstRegMux|Mux29~3_combout  & ((!\dstRegMux|Mux29~2_combout  & (\pc|dataOut [1])) # (\dstRegMux|Mux29~2_combout  & ((\datamem|key_reg [1]))))) ) )

	.dataa(!\pc|dataOut [1]),
	.datab(!\datamem|key_reg [1]),
	.datac(!\dstRegMux|Mux29~2_combout ),
	.datad(!\dstRegMux|Mux29~3_combout ),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux30~1 .extended_lut = "off";
defparam \dstRegMux|Mux30~1 .lut_mask = 64'h00530053F053F053;
defparam \dstRegMux|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N51
cyclonev_lcell_comb \regFile|R1|dataOut[1]~feeder (
// Equation(s):
// \regFile|R1|dataOut[1]~feeder_combout  = ( \dstRegMux|Mux30~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[1]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N53
dffeas \regFile|R1|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N12
cyclonev_lcell_comb \regFile|Mux62~1 (
// Equation(s):
// \regFile|Mux62~1_combout  = ( \regFile|R9|dataOut [1] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R5|dataOut [1]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R1|dataOut [1])) ) ) ) # ( !\regFile|R9|dataOut [1] & ( 
// \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R5|dataOut [1]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R1|dataOut [1])) ) ) ) # ( \regFile|R9|dataOut [1] & ( !\rs2Mux|Mux0~1_combout  & ( (\rs2Mux|Mux1~1_combout ) # 
// (\regFile|R13|dataOut [1]) ) ) ) # ( !\regFile|R9|dataOut [1] & ( !\rs2Mux|Mux0~1_combout  & ( (\regFile|R13|dataOut [1] & !\rs2Mux|Mux1~1_combout ) ) ) )

	.dataa(!\regFile|R13|dataOut [1]),
	.datab(!\regFile|R1|dataOut [1]),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|R5|dataOut [1]),
	.datae(!\regFile|R9|dataOut [1]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux62~1 .extended_lut = "off";
defparam \regFile|Mux62~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \regFile|Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N24
cyclonev_lcell_comb \regFile|Mux62~3 (
// Equation(s):
// \regFile|Mux62~3_combout  = ( \regFile|R15|dataOut [1] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R7|dataOut [1])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R3|dataOut [1]))) ) ) ) # ( !\regFile|R15|dataOut [1] & ( 
// \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R7|dataOut [1])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R3|dataOut [1]))) ) ) ) # ( \regFile|R15|dataOut [1] & ( !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout ) # 
// (\regFile|R11|dataOut [1]) ) ) ) # ( !\regFile|R15|dataOut [1] & ( !\rs2Mux|Mux0~1_combout  & ( (\regFile|R11|dataOut [1] & \rs2Mux|Mux1~1_combout ) ) ) )

	.dataa(!\regFile|R11|dataOut [1]),
	.datab(!\regFile|R7|dataOut [1]),
	.datac(!\regFile|R3|dataOut [1]),
	.datad(!\rs2Mux|Mux1~1_combout ),
	.datae(!\regFile|R15|dataOut [1]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux62~3 .extended_lut = "off";
defparam \regFile|Mux62~3 .lut_mask = 64'h0055FF55330F330F;
defparam \regFile|Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N56
dffeas \regFile|R14|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N0
cyclonev_lcell_comb \regFile|Mux62~2 (
// Equation(s):
// \regFile|Mux62~2_combout  = ( \regFile|R10|dataOut [1] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R6|dataOut [1]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R2|dataOut [1])) ) ) ) # ( !\regFile|R10|dataOut [1] & ( 
// \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R6|dataOut [1]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R2|dataOut [1])) ) ) ) # ( \regFile|R10|dataOut [1] & ( !\rs2Mux|Mux0~1_combout  & ( (\rs2Mux|Mux1~1_combout ) # 
// (\regFile|R14|dataOut [1]) ) ) ) # ( !\regFile|R10|dataOut [1] & ( !\rs2Mux|Mux0~1_combout  & ( (\regFile|R14|dataOut [1] & !\rs2Mux|Mux1~1_combout ) ) ) )

	.dataa(!\regFile|R2|dataOut [1]),
	.datab(!\regFile|R14|dataOut [1]),
	.datac(!\regFile|R6|dataOut [1]),
	.datad(!\rs2Mux|Mux1~1_combout ),
	.datae(!\regFile|R10|dataOut [1]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux62~2 .extended_lut = "off";
defparam \regFile|Mux62~2 .lut_mask = 64'h330033FF0F550F55;
defparam \regFile|Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N44
dffeas \regFile|R4|dataOut[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[1] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N36
cyclonev_lcell_comb \regFile|Mux62~0 (
// Equation(s):
// \regFile|Mux62~0_combout  = ( \regFile|R8|dataOut [1] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R4|dataOut [1]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R0|dataOut [1])) ) ) ) # ( !\regFile|R8|dataOut [1] & ( 
// \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & ((\regFile|R4|dataOut [1]))) # (\rs2Mux|Mux1~1_combout  & (\regFile|R0|dataOut [1])) ) ) ) # ( \regFile|R8|dataOut [1] & ( !\rs2Mux|Mux0~1_combout  & ( (\rs2Mux|Mux1~1_combout ) # 
// (\regFile|R12|dataOut [1]) ) ) ) # ( !\regFile|R8|dataOut [1] & ( !\rs2Mux|Mux0~1_combout  & ( (\regFile|R12|dataOut [1] & !\rs2Mux|Mux1~1_combout ) ) ) )

	.dataa(!\regFile|R0|dataOut [1]),
	.datab(!\regFile|R12|dataOut [1]),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|R4|dataOut [1]),
	.datae(!\regFile|R8|dataOut [1]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux62~0 .extended_lut = "off";
defparam \regFile|Mux62~0 .lut_mask = 64'h30303F3F05F505F5;
defparam \regFile|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N57
cyclonev_lcell_comb \regFile|Mux62~4 (
// Equation(s):
// \regFile|Mux62~4_combout  = ( \regFile|Mux62~2_combout  & ( \regFile|Mux62~0_combout  & ( ((!\rs2Mux|Mux2~1_combout  & (\regFile|Mux62~1_combout )) # (\rs2Mux|Mux2~1_combout  & ((\regFile|Mux62~3_combout )))) # (\rs2Mux|Mux3~1_combout ) ) ) ) # ( 
// !\regFile|Mux62~2_combout  & ( \regFile|Mux62~0_combout  & ( (!\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout  & (\regFile|Mux62~1_combout )) # (\rs2Mux|Mux2~1_combout  & ((\regFile|Mux62~3_combout ))))) # (\rs2Mux|Mux3~1_combout  & 
// (!\rs2Mux|Mux2~1_combout )) ) ) ) # ( \regFile|Mux62~2_combout  & ( !\regFile|Mux62~0_combout  & ( (!\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout  & (\regFile|Mux62~1_combout )) # (\rs2Mux|Mux2~1_combout  & ((\regFile|Mux62~3_combout ))))) # 
// (\rs2Mux|Mux3~1_combout  & (\rs2Mux|Mux2~1_combout )) ) ) ) # ( !\regFile|Mux62~2_combout  & ( !\regFile|Mux62~0_combout  & ( (!\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout  & (\regFile|Mux62~1_combout )) # (\rs2Mux|Mux2~1_combout  & 
// ((\regFile|Mux62~3_combout ))))) ) ) )

	.dataa(!\rs2Mux|Mux3~1_combout ),
	.datab(!\rs2Mux|Mux2~1_combout ),
	.datac(!\regFile|Mux62~1_combout ),
	.datad(!\regFile|Mux62~3_combout ),
	.datae(!\regFile|Mux62~2_combout ),
	.dataf(!\regFile|Mux62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux62~4 .extended_lut = "off";
defparam \regFile|Mux62~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regFile|Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N36
cyclonev_lcell_comb \alu2Mux|Mux30~1 (
// Equation(s):
// \alu2Mux|Mux30~1_combout  = ( \regFile|Mux62~4_combout  & ( (!\controller|WideOr3~5_combout ) # ((\instMem|data~133_combout  & (!\pc|dataOut [8] & \instMem|data~0_combout ))) ) ) # ( !\regFile|Mux62~4_combout  & ( (\instMem|data~133_combout  & 
// (!\pc|dataOut [8] & (\instMem|data~0_combout  & \controller|WideOr3~5_combout ))) ) )

	.dataa(!\instMem|data~133_combout ),
	.datab(!\pc|dataOut [8]),
	.datac(!\instMem|data~0_combout ),
	.datad(!\controller|WideOr3~5_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux30~1 .extended_lut = "off";
defparam \alu2Mux|Mux30~1 .lut_mask = 64'h00040004FF04FF04;
defparam \alu2Mux|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N39
cyclonev_lcell_comb \procAlu|Add0~5 (
// Equation(s):
// \procAlu|Add0~5_sumout  = SUM(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux29~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux29~4_combout  ) + ( \procAlu|Add0~78  ))
// \procAlu|Add0~6  = CARRY(( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux29~1_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \regFile|Mux29~4_combout  ) + ( \procAlu|Add0~78  ))

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\instMem|data~75_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\alu2Mux|Mux29~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux29~4_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~5_sumout ),
	.cout(\procAlu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~5 .extended_lut = "off";
defparam \procAlu|Add0~5 .lut_mask = 64'h0000FF000000F04B;
defparam \procAlu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N24
cyclonev_lcell_comb \procAlu|Mux28~1 (
// Equation(s):
// \procAlu|Mux28~1_combout  = ( \procAlu|Add0~9_sumout  & ( (\procAlu|Mux24~0_combout ) # (\procAlu|Mux28~0_combout ) ) ) # ( !\procAlu|Add0~9_sumout  & ( \procAlu|Mux28~0_combout  ) )

	.dataa(gnd),
	.datab(!\procAlu|Mux28~0_combout ),
	.datac(!\procAlu|Mux24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\procAlu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux28~1 .extended_lut = "off";
defparam \procAlu|Mux28~1 .lut_mask = 64'h333333333F3F3F3F;
defparam \procAlu|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N51
cyclonev_lcell_comb \dstRegMux|Mux15~0 (
// Equation(s):
// \dstRegMux|Mux15~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & (((\pcIncrementer|Add0~101_sumout )))) # (\controller|WideOr14~0_combout  & (\datamem|data_rtl_0|auto_generated|ram_block1a16~portadataout )) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & ((((\procAlu|Mux2~0_combout  & \procAlu|Add0~93_sumout )) # (\procAlu|Mux15~1_combout )))) ) )

	.dataa(!\controller|WideOr14~0_combout ),
	.datab(!\datamem|data_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Mux15~1_combout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Add0~93_sumout ),
	.datag(!\pcIncrementer|Add0~101_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux15~0 .extended_lut = "on";
defparam \dstRegMux|Mux15~0 .lut_mask = 64'h1B1B00AA1B1B0AAA;
defparam \dstRegMux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N56
dffeas \regFile|R10|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N27
cyclonev_lcell_comb \regFile|R6|dataOut[16]~feeder (
// Equation(s):
// \regFile|R6|dataOut[16]~feeder_combout  = ( \dstRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[16]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \regFile|R6|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N21
cyclonev_lcell_comb \regFile|Mux47~2 (
// Equation(s):
// \regFile|Mux47~2_combout  = ( \regFile|R2|dataOut [16] & ( \rs2Mux|Mux0~1_combout  & ( (\regFile|R6|dataOut [16]) # (\rs2Mux|Mux1~1_combout ) ) ) ) # ( !\regFile|R2|dataOut [16] & ( \rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & 
// \regFile|R6|dataOut [16]) ) ) ) # ( \regFile|R2|dataOut [16] & ( !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R14|dataOut [16])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R10|dataOut [16]))) ) ) ) # ( !\regFile|R2|dataOut [16] & ( 
// !\rs2Mux|Mux0~1_combout  & ( (!\rs2Mux|Mux1~1_combout  & (\regFile|R14|dataOut [16])) # (\rs2Mux|Mux1~1_combout  & ((\regFile|R10|dataOut [16]))) ) ) )

	.dataa(!\regFile|R14|dataOut [16]),
	.datab(!\regFile|R10|dataOut [16]),
	.datac(!\rs2Mux|Mux1~1_combout ),
	.datad(!\regFile|R6|dataOut [16]),
	.datae(!\regFile|R2|dataOut [16]),
	.dataf(!\rs2Mux|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux47~2 .extended_lut = "off";
defparam \regFile|Mux47~2 .lut_mask = 64'h5353535300F00FFF;
defparam \regFile|Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \regFile|R5|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N57
cyclonev_lcell_comb \regFile|Mux47~1 (
// Equation(s):
// \regFile|Mux47~1_combout  = ( \rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R1|dataOut [16] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R9|dataOut [16] ) ) ) # ( \rs2Mux|Mux0~1_combout  & ( 
// !\rs2Mux|Mux1~1_combout  & ( \regFile|R5|dataOut [16] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( !\rs2Mux|Mux1~1_combout  & ( \regFile|R13|dataOut [16] ) ) )

	.dataa(!\regFile|R13|dataOut [16]),
	.datab(!\regFile|R9|dataOut [16]),
	.datac(!\regFile|R5|dataOut [16]),
	.datad(!\regFile|R1|dataOut [16]),
	.datae(!\rs2Mux|Mux0~1_combout ),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux47~1 .extended_lut = "off";
defparam \regFile|Mux47~1 .lut_mask = 64'h55550F0F333300FF;
defparam \regFile|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \regFile|R7|dataOut[16] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[16] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N21
cyclonev_lcell_comb \regFile|Mux47~3 (
// Equation(s):
// \regFile|Mux47~3_combout  = ( \rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R3|dataOut [16] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( \rs2Mux|Mux1~1_combout  & ( \regFile|R11|dataOut [16] ) ) ) # ( \rs2Mux|Mux0~1_combout  & ( 
// !\rs2Mux|Mux1~1_combout  & ( \regFile|R7|dataOut [16] ) ) ) # ( !\rs2Mux|Mux0~1_combout  & ( !\rs2Mux|Mux1~1_combout  & ( \regFile|R15|dataOut [16] ) ) )

	.dataa(!\regFile|R11|dataOut [16]),
	.datab(!\regFile|R3|dataOut [16]),
	.datac(!\regFile|R15|dataOut [16]),
	.datad(!\regFile|R7|dataOut [16]),
	.datae(!\rs2Mux|Mux0~1_combout ),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux47~3 .extended_lut = "off";
defparam \regFile|Mux47~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N48
cyclonev_lcell_comb \regFile|Mux47~0 (
// Equation(s):
// \regFile|Mux47~0_combout  = ( \regFile|R12|dataOut [16] & ( \rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\regFile|R8|dataOut [16])) # (\rs2Mux|Mux0~1_combout  & ((\regFile|R0|dataOut [16]))) ) ) ) # ( !\regFile|R12|dataOut [16] & ( 
// \rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout  & (\regFile|R8|dataOut [16])) # (\rs2Mux|Mux0~1_combout  & ((\regFile|R0|dataOut [16]))) ) ) ) # ( \regFile|R12|dataOut [16] & ( !\rs2Mux|Mux1~1_combout  & ( (!\rs2Mux|Mux0~1_combout ) # 
// (\regFile|R4|dataOut [16]) ) ) ) # ( !\regFile|R12|dataOut [16] & ( !\rs2Mux|Mux1~1_combout  & ( (\regFile|R4|dataOut [16] & \rs2Mux|Mux0~1_combout ) ) ) )

	.dataa(!\regFile|R4|dataOut [16]),
	.datab(!\regFile|R8|dataOut [16]),
	.datac(!\regFile|R0|dataOut [16]),
	.datad(!\rs2Mux|Mux0~1_combout ),
	.datae(!\regFile|R12|dataOut [16]),
	.dataf(!\rs2Mux|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux47~0 .extended_lut = "off";
defparam \regFile|Mux47~0 .lut_mask = 64'h0055FF55330F330F;
defparam \regFile|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N24
cyclonev_lcell_comb \regFile|Mux47~4 (
// Equation(s):
// \regFile|Mux47~4_combout  = ( \regFile|Mux47~3_combout  & ( \regFile|Mux47~0_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((\regFile|Mux47~1_combout )) # (\rs2Mux|Mux2~1_combout ))) # (\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout ) # 
// ((\regFile|Mux47~2_combout )))) ) ) ) # ( !\regFile|Mux47~3_combout  & ( \regFile|Mux47~0_combout  & ( (!\rs2Mux|Mux3~1_combout  & (!\rs2Mux|Mux2~1_combout  & ((\regFile|Mux47~1_combout )))) # (\rs2Mux|Mux3~1_combout  & ((!\rs2Mux|Mux2~1_combout ) # 
// ((\regFile|Mux47~2_combout )))) ) ) ) # ( \regFile|Mux47~3_combout  & ( !\regFile|Mux47~0_combout  & ( (!\rs2Mux|Mux3~1_combout  & (((\regFile|Mux47~1_combout )) # (\rs2Mux|Mux2~1_combout ))) # (\rs2Mux|Mux3~1_combout  & (\rs2Mux|Mux2~1_combout  & 
// (\regFile|Mux47~2_combout ))) ) ) ) # ( !\regFile|Mux47~3_combout  & ( !\regFile|Mux47~0_combout  & ( (!\rs2Mux|Mux3~1_combout  & (!\rs2Mux|Mux2~1_combout  & ((\regFile|Mux47~1_combout )))) # (\rs2Mux|Mux3~1_combout  & (\rs2Mux|Mux2~1_combout  & 
// (\regFile|Mux47~2_combout ))) ) ) )

	.dataa(!\rs2Mux|Mux3~1_combout ),
	.datab(!\rs2Mux|Mux2~1_combout ),
	.datac(!\regFile|Mux47~2_combout ),
	.datad(!\regFile|Mux47~1_combout ),
	.datae(!\regFile|Mux47~3_combout ),
	.dataf(!\regFile|Mux47~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux47~4 .extended_lut = "off";
defparam \regFile|Mux47~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \regFile|Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N27
cyclonev_lcell_comb \procAlu|Add0~105 (
// Equation(s):
// \procAlu|Add0~105_sumout  = SUM(( \regFile|Mux3~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux3~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~82  ))
// \procAlu|Add0~106  = CARRY(( \regFile|Mux3~4_combout  ) + ( !\controller|WideOr7~2_combout  $ (((\alu2Mux|Mux3~0_combout  & ((!\controller|WideOr2~2_combout ) # (\instMem|data~75_combout ))))) ) + ( \procAlu|Add0~82  ))

	.dataa(!\instMem|data~75_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr7~2_combout ),
	.datad(!\regFile|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\alu2Mux|Mux3~0_combout ),
	.datag(gnd),
	.cin(\procAlu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\procAlu|Add0~105_sumout ),
	.cout(\procAlu|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \procAlu|Add0~105 .extended_lut = "off";
defparam \procAlu|Add0~105 .lut_mask = 64'h00000FD2000000FF;
defparam \procAlu|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N18
cyclonev_lcell_comb \dstRegMux|Mux3~0 (
// Equation(s):
// \dstRegMux|Mux3~0_combout  = ( !\dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & (((\pcIncrementer|Add0~105_sumout )))) # (\controller|WideOr14~0_combout  & (\datamem|data_rtl_0|auto_generated|ram_block1a28 )) ) ) # ( 
// \dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & ((((\procAlu|Mux2~0_combout  & \procAlu|Add0~105_sumout )) # (\procAlu|Mux3~1_combout )))) ) )

	.dataa(!\controller|WideOr14~0_combout ),
	.datab(!\datamem|data_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Add0~105_sumout ),
	.datae(!\dstRegMux|Mux11~0_combout ),
	.dataf(!\procAlu|Mux3~1_combout ),
	.datag(!\pcIncrementer|Add0~105_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux3~0 .extended_lut = "on";
defparam \dstRegMux|Mux3~0 .lut_mask = 64'h1B1B000A1B1BAAAA;
defparam \dstRegMux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N18
cyclonev_lcell_comb \regFile|R1|dataOut[28]~feeder (
// Equation(s):
// \regFile|R1|dataOut[28]~feeder_combout  = ( \dstRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[28]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N20
dffeas \regFile|R1|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N51
cyclonev_lcell_comb \regFile|Mux3~1 (
// Equation(s):
// \regFile|Mux3~1_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R13|dataOut [28] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R5|dataOut [28] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R9|dataOut [28] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R1|dataOut [28] ) ) )

	.dataa(!\regFile|R9|dataOut [28]),
	.datab(!\regFile|R1|dataOut [28]),
	.datac(!\regFile|R13|dataOut [28]),
	.datad(!\regFile|R5|dataOut [28]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux3~1 .extended_lut = "off";
defparam \regFile|Mux3~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \regFile|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N36
cyclonev_lcell_comb \regFile|R2|dataOut[28]~feeder (
// Equation(s):
// \regFile|R2|dataOut[28]~feeder_combout  = ( \dstRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R2|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R2|dataOut[28]~feeder .extended_lut = "off";
defparam \regFile|R2|dataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R2|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N38
dffeas \regFile|R2|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R2|dataOut[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N9
cyclonev_lcell_comb \regFile|Mux3~2 (
// Equation(s):
// \regFile|Mux3~2_combout  = ( \regFile|R6|dataOut [28] & ( \rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout ) # (\regFile|R14|dataOut [28]) ) ) ) # ( !\regFile|R6|dataOut [28] & ( \rs1Mux|out[2]~2_combout  & ( (\regFile|R14|dataOut [28] & 
// \rs1Mux|out[3]~3_combout ) ) ) ) # ( \regFile|R6|dataOut [28] & ( !\rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & ((\regFile|R2|dataOut [28]))) # (\rs1Mux|out[3]~3_combout  & (\regFile|R10|dataOut [28])) ) ) ) # ( !\regFile|R6|dataOut [28] & 
// ( !\rs1Mux|out[2]~2_combout  & ( (!\rs1Mux|out[3]~3_combout  & ((\regFile|R2|dataOut [28]))) # (\rs1Mux|out[3]~3_combout  & (\regFile|R10|dataOut [28])) ) ) )

	.dataa(!\regFile|R14|dataOut [28]),
	.datab(!\regFile|R10|dataOut [28]),
	.datac(!\rs1Mux|out[3]~3_combout ),
	.datad(!\regFile|R2|dataOut [28]),
	.datae(!\regFile|R6|dataOut [28]),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux3~2 .extended_lut = "off";
defparam \regFile|Mux3~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \regFile|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N42
cyclonev_lcell_comb \regFile|R4|dataOut[28]~feeder (
// Equation(s):
// \regFile|R4|dataOut[28]~feeder_combout  = ( \dstRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R4|dataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R4|dataOut[28]~feeder .extended_lut = "off";
defparam \regFile|R4|dataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R4|dataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N44
dffeas \regFile|R4|dataOut[28] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R4|dataOut[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[28] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N3
cyclonev_lcell_comb \regFile|Mux3~0 (
// Equation(s):
// \regFile|Mux3~0_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R12|dataOut [28] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R4|dataOut [28] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R8|dataOut [28] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R0|dataOut [28] ) ) )

	.dataa(!\regFile|R12|dataOut [28]),
	.datab(!\regFile|R0|dataOut [28]),
	.datac(!\regFile|R8|dataOut [28]),
	.datad(!\regFile|R4|dataOut [28]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux3~0 .extended_lut = "off";
defparam \regFile|Mux3~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \regFile|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N57
cyclonev_lcell_comb \regFile|Mux3~4 (
// Equation(s):
// \regFile|Mux3~4_combout  = ( \regFile|Mux3~2_combout  & ( \regFile|Mux3~0_combout  & ( (!\rs1Mux|out[0]~0_combout ) # ((!\rs1Mux|out[1]~1_combout  & ((\regFile|Mux3~1_combout ))) # (\rs1Mux|out[1]~1_combout  & (\regFile|Mux3~3_combout ))) ) ) ) # ( 
// !\regFile|Mux3~2_combout  & ( \regFile|Mux3~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout ) # (\regFile|Mux3~1_combout )))) # (\rs1Mux|out[1]~1_combout  & (\regFile|Mux3~3_combout  & (\rs1Mux|out[0]~0_combout ))) ) ) ) # ( 
// \regFile|Mux3~2_combout  & ( !\regFile|Mux3~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout  & \regFile|Mux3~1_combout )))) # (\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout )) # (\regFile|Mux3~3_combout ))) ) ) ) # ( 
// !\regFile|Mux3~2_combout  & ( !\regFile|Mux3~0_combout  & ( (\rs1Mux|out[0]~0_combout  & ((!\rs1Mux|out[1]~1_combout  & ((\regFile|Mux3~1_combout ))) # (\rs1Mux|out[1]~1_combout  & (\regFile|Mux3~3_combout )))) ) ) )

	.dataa(!\regFile|Mux3~3_combout ),
	.datab(!\rs1Mux|out[1]~1_combout ),
	.datac(!\rs1Mux|out[0]~0_combout ),
	.datad(!\regFile|Mux3~1_combout ),
	.datae(!\regFile|Mux3~2_combout ),
	.dataf(!\regFile|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux3~4 .extended_lut = "off";
defparam \regFile|Mux3~4 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \regFile|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N15
cyclonev_lcell_comb \datamem|sw_reg[0]~0 (
// Equation(s):
// \datamem|sw_reg[0]~0_combout  = ( \procAlu|Mux2~0_combout  & ( \procAlu|Add0~1_sumout  & ( (\procAlu|Mux29~1_combout  & !\controller|Decoder0~2_combout ) ) ) ) # ( !\procAlu|Mux2~0_combout  & ( \procAlu|Add0~1_sumout  & ( (\procAlu|Mux2~2_combout  & 
// (\procAlu|Mux29~1_combout  & !\controller|Decoder0~2_combout )) ) ) ) # ( \procAlu|Mux2~0_combout  & ( !\procAlu|Add0~1_sumout  & ( (\procAlu|Mux2~2_combout  & (\procAlu|Mux29~1_combout  & !\controller|Decoder0~2_combout )) ) ) ) # ( 
// !\procAlu|Mux2~0_combout  & ( !\procAlu|Add0~1_sumout  & ( (\procAlu|Mux2~2_combout  & (\procAlu|Mux29~1_combout  & !\controller|Decoder0~2_combout )) ) ) )

	.dataa(!\procAlu|Mux2~2_combout ),
	.datab(!\procAlu|Mux29~1_combout ),
	.datac(!\controller|Decoder0~2_combout ),
	.datad(gnd),
	.datae(!\procAlu|Mux2~0_combout ),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|sw_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|sw_reg[0]~0 .extended_lut = "off";
defparam \datamem|sw_reg[0]~0 .lut_mask = 64'h1010101010103030;
defparam \datamem|sw_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N41
dffeas \datamem|sw_reg[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW2|out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|sw_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|sw_reg[2] .is_wysiwyg = "true";
defparam \datamem|sw_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N39
cyclonev_lcell_comb \dstRegMux|Mux29~0 (
// Equation(s):
// \dstRegMux|Mux29~0_combout  = ( \procAlu|Add0~1_sumout  & ( (\controller|WideOr14~0_combout  & (\datamem|sw_reg [2] & ((\procAlu|Mux2~2_combout ) # (\procAlu|Mux2~0_combout )))) ) ) # ( !\procAlu|Add0~1_sumout  & ( (\controller|WideOr14~0_combout  & 
// (\procAlu|Mux2~2_combout  & \datamem|sw_reg [2])) ) )

	.dataa(!\procAlu|Mux2~0_combout ),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\procAlu|Mux2~2_combout ),
	.datad(!\datamem|sw_reg [2]),
	.datae(gnd),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux29~0 .extended_lut = "off";
defparam \dstRegMux|Mux29~0 .lut_mask = 64'h0003000300130013;
defparam \dstRegMux|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N12
cyclonev_lcell_comb \dstRegMux|Mux29~1 (
// Equation(s):
// \dstRegMux|Mux29~1_combout  = ( \controller|WideOr14~0_combout  & ( \procAlu|Add0~1_sumout  & ( (\datamem|data_rtl_0|auto_generated|ram_block1a2  & (!\procAlu|Mux2~2_combout  & !\procAlu|Mux2~0_combout )) ) ) ) # ( !\controller|WideOr14~0_combout  & ( 
// \procAlu|Add0~1_sumout  & ( \procAlu|Mux29~1_combout  ) ) ) # ( \controller|WideOr14~0_combout  & ( !\procAlu|Add0~1_sumout  & ( (\datamem|data_rtl_0|auto_generated|ram_block1a2  & !\procAlu|Mux2~2_combout ) ) ) ) # ( !\controller|WideOr14~0_combout  & ( 
// !\procAlu|Add0~1_sumout  & ( \procAlu|Mux29~1_combout  ) ) )

	.dataa(!\datamem|data_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\procAlu|Mux2~2_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\procAlu|Mux29~1_combout ),
	.datae(!\controller|WideOr14~0_combout ),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux29~1 .extended_lut = "off";
defparam \dstRegMux|Mux29~1 .lut_mask = 64'h00FF444400FF4040;
defparam \dstRegMux|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N6
cyclonev_lcell_comb \dstRegMux|Mux29~4 (
// Equation(s):
// \dstRegMux|Mux29~4_combout  = ( \dstRegMux|Mux29~1_combout  & ( \dstRegMux|Mux29~2_combout  & ( (\datamem|key_reg [2] & \dstRegMux|Mux29~3_combout ) ) ) ) # ( !\dstRegMux|Mux29~1_combout  & ( \dstRegMux|Mux29~2_combout  & ( (\datamem|key_reg [2] & 
// \dstRegMux|Mux29~3_combout ) ) ) ) # ( \dstRegMux|Mux29~1_combout  & ( !\dstRegMux|Mux29~2_combout  & ( (!\dstRegMux|Mux29~3_combout ) # (\pcIncrementer|Add0~21_sumout ) ) ) ) # ( !\dstRegMux|Mux29~1_combout  & ( !\dstRegMux|Mux29~2_combout  & ( 
// (!\dstRegMux|Mux29~3_combout  & (\dstRegMux|Mux29~0_combout )) # (\dstRegMux|Mux29~3_combout  & ((\pcIncrementer|Add0~21_sumout ))) ) ) )

	.dataa(!\datamem|key_reg [2]),
	.datab(!\dstRegMux|Mux29~0_combout ),
	.datac(!\pcIncrementer|Add0~21_sumout ),
	.datad(!\dstRegMux|Mux29~3_combout ),
	.datae(!\dstRegMux|Mux29~1_combout ),
	.dataf(!\dstRegMux|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux29~4 .extended_lut = "off";
defparam \dstRegMux|Mux29~4 .lut_mask = 64'h330FFF0F00550055;
defparam \dstRegMux|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N2
dffeas \regFile|R2|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R2|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R2|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R2|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R2|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N57
cyclonev_lcell_comb \regFile|Mux29~2 (
// Equation(s):
// \regFile|Mux29~2_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R14|dataOut [2] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R6|dataOut [2] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R10|dataOut [2] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R2|dataOut [2] ) ) )

	.dataa(!\regFile|R6|dataOut [2]),
	.datab(!\regFile|R2|dataOut [2]),
	.datac(!\regFile|R10|dataOut [2]),
	.datad(!\regFile|R14|dataOut [2]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux29~2 .extended_lut = "off";
defparam \regFile|Mux29~2 .lut_mask = 64'h33330F0F555500FF;
defparam \regFile|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N48
cyclonev_lcell_comb \regFile|R1|dataOut[2]~feeder (
// Equation(s):
// \regFile|R1|dataOut[2]~feeder_combout  = ( \dstRegMux|Mux29~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R1|dataOut[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R1|dataOut[2]~feeder .extended_lut = "off";
defparam \regFile|R1|dataOut[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R1|dataOut[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N50
dffeas \regFile|R1|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R1|dataOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N53
dffeas \regFile|R13|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R13|dataOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R13|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R13|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R13|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N45
cyclonev_lcell_comb \regFile|Mux29~1 (
// Equation(s):
// \regFile|Mux29~1_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R13|dataOut [2] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R5|dataOut [2] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R9|dataOut [2] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R1|dataOut [2] ) ) )

	.dataa(!\regFile|R9|dataOut [2]),
	.datab(!\regFile|R1|dataOut [2]),
	.datac(!\regFile|R13|dataOut [2]),
	.datad(!\regFile|R5|dataOut [2]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux29~1 .extended_lut = "off";
defparam \regFile|Mux29~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \regFile|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N8
dffeas \regFile|R11|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\dstRegMux|Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N3
cyclonev_lcell_comb \regFile|Mux29~3 (
// Equation(s):
// \regFile|Mux29~3_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R15|dataOut [2] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R11|dataOut [2] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R7|dataOut [2] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R3|dataOut [2] ) ) )

	.dataa(!\regFile|R7|dataOut [2]),
	.datab(!\regFile|R15|dataOut [2]),
	.datac(!\regFile|R11|dataOut [2]),
	.datad(!\regFile|R3|dataOut [2]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux29~3 .extended_lut = "off";
defparam \regFile|Mux29~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \regFile|R4|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R4|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R4|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R4|dataOut[2] .is_wysiwyg = "true";
defparam \regFile|R4|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N9
cyclonev_lcell_comb \regFile|Mux29~0 (
// Equation(s):
// \regFile|Mux29~0_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R12|dataOut [2] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R8|dataOut [2] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R4|dataOut [2] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R0|dataOut [2] ) ) )

	.dataa(!\regFile|R12|dataOut [2]),
	.datab(!\regFile|R0|dataOut [2]),
	.datac(!\regFile|R8|dataOut [2]),
	.datad(!\regFile|R4|dataOut [2]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux29~0 .extended_lut = "off";
defparam \regFile|Mux29~0 .lut_mask = 64'h333300FF0F0F5555;
defparam \regFile|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N30
cyclonev_lcell_comb \regFile|Mux29~4 (
// Equation(s):
// \regFile|Mux29~4_combout  = ( \regFile|Mux29~3_combout  & ( \regFile|Mux29~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout ) # (\regFile|Mux29~1_combout )))) # (\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout )) # 
// (\regFile|Mux29~2_combout ))) ) ) ) # ( !\regFile|Mux29~3_combout  & ( \regFile|Mux29~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((!\rs1Mux|out[0]~0_combout ) # (\regFile|Mux29~1_combout )))) # (\rs1Mux|out[1]~1_combout  & (\regFile|Mux29~2_combout  & 
// (!\rs1Mux|out[0]~0_combout ))) ) ) ) # ( \regFile|Mux29~3_combout  & ( !\regFile|Mux29~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout  & \regFile|Mux29~1_combout )))) # (\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout )) 
// # (\regFile|Mux29~2_combout ))) ) ) ) # ( !\regFile|Mux29~3_combout  & ( !\regFile|Mux29~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (((\rs1Mux|out[0]~0_combout  & \regFile|Mux29~1_combout )))) # (\rs1Mux|out[1]~1_combout  & (\regFile|Mux29~2_combout  & 
// (!\rs1Mux|out[0]~0_combout ))) ) ) )

	.dataa(!\rs1Mux|out[1]~1_combout ),
	.datab(!\regFile|Mux29~2_combout ),
	.datac(!\rs1Mux|out[0]~0_combout ),
	.datad(!\regFile|Mux29~1_combout ),
	.datae(!\regFile|Mux29~3_combout ),
	.dataf(!\regFile|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux29~4 .extended_lut = "off";
defparam \regFile|Mux29~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \regFile|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N21
cyclonev_lcell_comb \alu2Mux|Mux29~0 (
// Equation(s):
// \alu2Mux|Mux29~0_combout  = ( \regFile|Mux61~4_combout  & ( (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # ((!\controller|WideOr3~5_combout ) # (\instMem|data~134_combout )))) ) ) # ( !\regFile|Mux61~4_combout  & ( 
// (\controller|WideOr3~5_combout  & (!\controller|WideOr2~1_combout  & ((!\instMem|data~0_combout ) # (\instMem|data~134_combout )))) ) )

	.dataa(!\instMem|data~0_combout ),
	.datab(!\controller|WideOr3~5_combout ),
	.datac(!\instMem|data~134_combout ),
	.datad(!\controller|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux61~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu2Mux|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu2Mux|Mux29~0 .extended_lut = "off";
defparam \alu2Mux|Mux29~0 .lut_mask = 64'h23002300EF00EF00;
defparam \alu2Mux|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N6
cyclonev_lcell_comb \procAlu|Mux29~0 (
// Equation(s):
// \procAlu|Mux29~0_combout  = ( \alu2Mux|Mux29~0_combout  & ( \controller|WideOr5~5_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ (!\controller|WideOr6~11_combout  $ (\regFile|Mux29~4_combout )))) # 
// (\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout ))) ) ) ) # ( !\alu2Mux|Mux29~0_combout  & ( \controller|WideOr5~5_combout  & ( (!\controller|WideOr7~2_combout  & (!\controller|WideOr4~2_combout  $ 
// (((!\controller|WideOr6~11_combout ) # (!\regFile|Mux29~4_combout ))))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & (!\controller|WideOr4~2_combout  $ (!\regFile|Mux29~4_combout )))) ) ) )

	.dataa(!\controller|WideOr4~2_combout ),
	.datab(!\controller|WideOr7~2_combout ),
	.datac(!\controller|WideOr6~11_combout ),
	.datad(!\regFile|Mux29~4_combout ),
	.datae(!\alu2Mux|Mux29~0_combout ),
	.dataf(!\controller|WideOr5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux29~0 .extended_lut = "off";
defparam \procAlu|Mux29~0 .lut_mask = 64'h00000000546868A4;
defparam \procAlu|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N51
cyclonev_lcell_comb \procAlu|Mux29~1 (
// Equation(s):
// \procAlu|Mux29~1_combout  = ( \procAlu|Add0~5_sumout  & ( (\procAlu|Mux24~0_combout ) # (\procAlu|Mux29~0_combout ) ) ) # ( !\procAlu|Add0~5_sumout  & ( \procAlu|Mux29~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\procAlu|Mux29~0_combout ),
	.datad(!\procAlu|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\procAlu|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux29~1 .extended_lut = "off";
defparam \procAlu|Mux29~1 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \procAlu|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N24
cyclonev_lcell_comb \dstRegMux|Mux2~0 (
// Equation(s):
// \dstRegMux|Mux2~0_combout  = ( !\controller|WideOr14~0_combout  & ( (!\controller|WideOr13~0_combout  & ((((\procAlu|Mux2~0_combout  & \procAlu|Add0~1_sumout )) # (\procAlu|Mux2~2_combout )))) # (\controller|WideOr13~0_combout  & 
// (((\pcIncrementer|Add0~49_sumout )))) ) ) # ( \controller|WideOr14~0_combout  & ( (!\controller|WideOr13~0_combout  & (\datamem|data_rtl_0|auto_generated|ram_block1a29  & (!\procAlu|Mux2~2_combout  & ((!\procAlu|Mux2~0_combout ) # (!\procAlu|Add0~1_sumout 
// ))))) ) )

	.dataa(!\procAlu|Mux2~0_combout ),
	.datab(!\controller|WideOr13~0_combout ),
	.datac(!\datamem|data_rtl_0|auto_generated|ram_block1a29 ),
	.datad(!\procAlu|Mux2~2_combout ),
	.datae(!\controller|WideOr14~0_combout ),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(!\pcIncrementer|Add0~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux2~0 .extended_lut = "on";
defparam \dstRegMux|Mux2~0 .lut_mask = 64'h03CF0C0047CF0800;
defparam \dstRegMux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N24
cyclonev_lcell_comb \regFile|R14|dataOut[29]~feeder (
// Equation(s):
// \regFile|R14|dataOut[29]~feeder_combout  = ( \dstRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R14|dataOut[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R14|dataOut[29]~feeder .extended_lut = "off";
defparam \regFile|R14|dataOut[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R14|dataOut[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N26
dffeas \regFile|R14|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R14|dataOut[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N45
cyclonev_lcell_comb \regFile|Mux2~3 (
// Equation(s):
// \regFile|Mux2~3_combout  = ( \regFile|R13|dataOut [29] & ( \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout ) # (\regFile|R15|dataOut [29]) ) ) ) # ( !\regFile|R13|dataOut [29] & ( \rs1Mux|out[0]~0_combout  & ( (\regFile|R15|dataOut [29] & 
// \rs1Mux|out[1]~1_combout ) ) ) ) # ( \regFile|R13|dataOut [29] & ( !\rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((\regFile|R12|dataOut [29]))) # (\rs1Mux|out[1]~1_combout  & (\regFile|R14|dataOut [29])) ) ) ) # ( !\regFile|R13|dataOut [29] 
// & ( !\rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((\regFile|R12|dataOut [29]))) # (\rs1Mux|out[1]~1_combout  & (\regFile|R14|dataOut [29])) ) ) )

	.dataa(!\regFile|R15|dataOut [29]),
	.datab(!\regFile|R14|dataOut [29]),
	.datac(!\regFile|R12|dataOut [29]),
	.datad(!\rs1Mux|out[1]~1_combout ),
	.datae(!\regFile|R13|dataOut [29]),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux2~3 .extended_lut = "off";
defparam \regFile|Mux2~3 .lut_mask = 64'h0F330F330055FF55;
defparam \regFile|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N51
cyclonev_lcell_comb \regFile|R5|dataOut[29]~feeder (
// Equation(s):
// \regFile|R5|dataOut[29]~feeder_combout  = ( \dstRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R5|dataOut[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R5|dataOut[29]~feeder .extended_lut = "off";
defparam \regFile|R5|dataOut[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R5|dataOut[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N53
dffeas \regFile|R5|dataOut[29] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R5|dataOut[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[29] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N0
cyclonev_lcell_comb \regFile|Mux2~1 (
// Equation(s):
// \regFile|Mux2~1_combout  = ( \regFile|R4|dataOut [29] & ( \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((\regFile|R5|dataOut [29]))) # (\rs1Mux|out[1]~1_combout  & (\regFile|R7|dataOut [29])) ) ) ) # ( !\regFile|R4|dataOut [29] & ( 
// \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & ((\regFile|R5|dataOut [29]))) # (\rs1Mux|out[1]~1_combout  & (\regFile|R7|dataOut [29])) ) ) ) # ( \regFile|R4|dataOut [29] & ( !\rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout ) # 
// (\regFile|R6|dataOut [29]) ) ) ) # ( !\regFile|R4|dataOut [29] & ( !\rs1Mux|out[0]~0_combout  & ( (\rs1Mux|out[1]~1_combout  & \regFile|R6|dataOut [29]) ) ) )

	.dataa(!\regFile|R7|dataOut [29]),
	.datab(!\regFile|R5|dataOut [29]),
	.datac(!\rs1Mux|out[1]~1_combout ),
	.datad(!\regFile|R6|dataOut [29]),
	.datae(!\regFile|R4|dataOut [29]),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux2~1 .extended_lut = "off";
defparam \regFile|Mux2~1 .lut_mask = 64'h000FF0FF35353535;
defparam \regFile|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N36
cyclonev_lcell_comb \regFile|Mux2~2 (
// Equation(s):
// \regFile|Mux2~2_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R11|dataOut [29] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R9|dataOut [29] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R10|dataOut [29] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R8|dataOut [29] ) ) )

	.dataa(!\regFile|R9|dataOut [29]),
	.datab(!\regFile|R11|dataOut [29]),
	.datac(!\regFile|R10|dataOut [29]),
	.datad(!\regFile|R8|dataOut [29]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux2~2 .extended_lut = "off";
defparam \regFile|Mux2~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \regFile|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N54
cyclonev_lcell_comb \regFile|Mux2~4 (
// Equation(s):
// \regFile|Mux2~4_combout  = ( \regFile|Mux2~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout ) # (\regFile|Mux2~3_combout ) ) ) ) # ( !\regFile|Mux2~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( (\regFile|Mux2~3_combout  & 
// \rs1Mux|out[2]~2_combout ) ) ) ) # ( \regFile|Mux2~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & (\regFile|Mux2~0_combout )) # (\rs1Mux|out[2]~2_combout  & ((\regFile|Mux2~1_combout ))) ) ) ) # ( !\regFile|Mux2~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( (!\rs1Mux|out[2]~2_combout  & (\regFile|Mux2~0_combout )) # (\rs1Mux|out[2]~2_combout  & ((\regFile|Mux2~1_combout ))) ) ) )

	.dataa(!\regFile|Mux2~0_combout ),
	.datab(!\regFile|Mux2~3_combout ),
	.datac(!\regFile|Mux2~1_combout ),
	.datad(!\rs1Mux|out[2]~2_combout ),
	.datae(!\regFile|Mux2~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux2~4 .extended_lut = "off";
defparam \regFile|Mux2~4 .lut_mask = 64'h550F550F0033FF33;
defparam \regFile|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N24
cyclonev_lcell_comb \procAlu|Mux2~1 (
// Equation(s):
// \procAlu|Mux2~1_combout  = ( \controller|WideOr4~2_combout  & ( \alu2Mux|Mux2~0_combout  & ( (!\controller|WideOr7~2_combout  & ((!\controller|WideOr2~1_combout  & (!\controller|WideOr6~11_combout  $ (\regFile|Mux2~4_combout ))) # 
// (\controller|WideOr2~1_combout  & ((!\controller|WideOr6~11_combout ) # (!\regFile|Mux2~4_combout ))))) # (\controller|WideOr7~2_combout  & (\controller|WideOr2~1_combout  & (!\controller|WideOr6~11_combout  & !\regFile|Mux2~4_combout ))) ) ) ) # ( 
// !\controller|WideOr4~2_combout  & ( \alu2Mux|Mux2~0_combout  & ( (!\controller|WideOr2~1_combout  & (!\controller|WideOr6~11_combout  $ (((!\controller|WideOr7~2_combout  & !\regFile|Mux2~4_combout ))))) # (\controller|WideOr2~1_combout  & 
// (\regFile|Mux2~4_combout  & (!\controller|WideOr7~2_combout  $ (!\controller|WideOr6~11_combout )))) ) ) ) # ( \controller|WideOr4~2_combout  & ( !\alu2Mux|Mux2~0_combout  & ( (!\controller|WideOr7~2_combout  & ((!\controller|WideOr6~11_combout ) # 
// (!\regFile|Mux2~4_combout ))) # (\controller|WideOr7~2_combout  & (!\controller|WideOr6~11_combout  & !\regFile|Mux2~4_combout )) ) ) ) # ( !\controller|WideOr4~2_combout  & ( !\alu2Mux|Mux2~0_combout  & ( (\regFile|Mux2~4_combout  & 
// (!\controller|WideOr7~2_combout  $ (!\controller|WideOr6~11_combout ))) ) ) )

	.dataa(!\controller|WideOr7~2_combout ),
	.datab(!\controller|WideOr2~1_combout ),
	.datac(!\controller|WideOr6~11_combout ),
	.datad(!\regFile|Mux2~4_combout ),
	.datae(!\controller|WideOr4~2_combout ),
	.dataf(!\alu2Mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux2~1 .extended_lut = "off";
defparam \procAlu|Mux2~1 .lut_mask = 64'h005AFAA048D2B228;
defparam \procAlu|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N0
cyclonev_lcell_comb \procAlu|Mux2~2 (
// Equation(s):
// \procAlu|Mux2~2_combout  = ( \procAlu|Mux8~0_combout  & ( \procAlu|Mux2~1_combout  & ( (\procAlu|Mux8~1_combout ) # (\alu2Mux|Mux18~0_combout ) ) ) ) # ( \procAlu|Mux8~0_combout  & ( !\procAlu|Mux2~1_combout  & ( (\alu2Mux|Mux18~0_combout  & 
// !\procAlu|Mux8~1_combout ) ) ) )

	.dataa(!\alu2Mux|Mux18~0_combout ),
	.datab(gnd),
	.datac(!\procAlu|Mux8~1_combout ),
	.datad(gnd),
	.datae(!\procAlu|Mux8~0_combout ),
	.dataf(!\procAlu|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux2~2 .extended_lut = "off";
defparam \procAlu|Mux2~2 .lut_mask = 64'h0000505000005F5F;
defparam \procAlu|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \datamem|key_reg[0]~1 (
// Equation(s):
// \datamem|key_reg[0]~1_combout  = ( \procAlu|Mux2~0_combout  & ( \procAlu|Add0~1_sumout  & ( (!\controller|Decoder0~2_combout  & !\procAlu|Mux29~1_combout ) ) ) ) # ( !\procAlu|Mux2~0_combout  & ( \procAlu|Add0~1_sumout  & ( 
// (!\controller|Decoder0~2_combout  & (\procAlu|Mux2~2_combout  & !\procAlu|Mux29~1_combout )) ) ) ) # ( \procAlu|Mux2~0_combout  & ( !\procAlu|Add0~1_sumout  & ( (!\controller|Decoder0~2_combout  & (\procAlu|Mux2~2_combout  & !\procAlu|Mux29~1_combout )) ) 
// ) ) # ( !\procAlu|Mux2~0_combout  & ( !\procAlu|Add0~1_sumout  & ( (!\controller|Decoder0~2_combout  & (\procAlu|Mux2~2_combout  & !\procAlu|Mux29~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\controller|Decoder0~2_combout ),
	.datac(!\procAlu|Mux2~2_combout ),
	.datad(!\procAlu|Mux29~1_combout ),
	.datae(!\procAlu|Mux2~0_combout ),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|key_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|key_reg[0]~1 .extended_lut = "off";
defparam \datamem|key_reg[0]~1 .lut_mask = 64'h0C000C000C00CC00;
defparam \datamem|key_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N55
dffeas \datamem|key_reg[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|key_reg[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|key_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|key_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|key_reg[3] .is_wysiwyg = "true";
defparam \datamem|key_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N0
cyclonev_lcell_comb \SW3|Add0~9 (
// Equation(s):
// \SW3|Add0~9_sumout  = SUM(( \SW3|cnt [0] ) + ( VCC ) + ( !VCC ))
// \SW3|Add0~10  = CARRY(( \SW3|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~9_sumout ),
	.cout(\SW3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~9 .extended_lut = "off";
defparam \SW3|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \SW3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N36
cyclonev_lcell_comb \SW3|gate_0~feeder (
// Equation(s):
// \SW3|gate_0~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW3|gate_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW3|gate_0~feeder .extended_lut = "off";
defparam \SW3|gate_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SW3|gate_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N37
dffeas \SW3|gate_0 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|gate_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|gate_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|gate_0 .is_wysiwyg = "true";
defparam \SW3|gate_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N56
dffeas \SW3|gate_1 (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW3|gate_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|gate_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|gate_1 .is_wysiwyg = "true";
defparam \SW3|gate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N45
cyclonev_lcell_comb \SW3|always2~0 (
// Equation(s):
// \SW3|always2~0_combout  = ( \SW3|gate_1~q  & ( \SW3|out~q  ) ) # ( !\SW3|gate_1~q  & ( !\SW3|out~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW3|gate_1~q ),
	.dataf(!\SW3|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW3|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW3|always2~0 .extended_lut = "off";
defparam \SW3|always2~0 .lut_mask = 64'hFFFF00000000FFFF;
defparam \SW3|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N2
dffeas \SW3|cnt[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[0] .is_wysiwyg = "true";
defparam \SW3|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N3
cyclonev_lcell_comb \SW3|Add0~45 (
// Equation(s):
// \SW3|Add0~45_sumout  = SUM(( \SW3|cnt [1] ) + ( GND ) + ( \SW3|Add0~10  ))
// \SW3|Add0~46  = CARRY(( \SW3|cnt [1] ) + ( GND ) + ( \SW3|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~45_sumout ),
	.cout(\SW3|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~45 .extended_lut = "off";
defparam \SW3|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N5
dffeas \SW3|cnt[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[1] .is_wysiwyg = "true";
defparam \SW3|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N6
cyclonev_lcell_comb \SW3|Add0~37 (
// Equation(s):
// \SW3|Add0~37_sumout  = SUM(( \SW3|cnt [2] ) + ( GND ) + ( \SW3|Add0~46  ))
// \SW3|Add0~38  = CARRY(( \SW3|cnt [2] ) + ( GND ) + ( \SW3|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~37_sumout ),
	.cout(\SW3|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~37 .extended_lut = "off";
defparam \SW3|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N8
dffeas \SW3|cnt[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[2] .is_wysiwyg = "true";
defparam \SW3|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N9
cyclonev_lcell_comb \SW3|Add0~1 (
// Equation(s):
// \SW3|Add0~1_sumout  = SUM(( \SW3|cnt [3] ) + ( GND ) + ( \SW3|Add0~38  ))
// \SW3|Add0~2  = CARRY(( \SW3|cnt [3] ) + ( GND ) + ( \SW3|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~1_sumout ),
	.cout(\SW3|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~1 .extended_lut = "off";
defparam \SW3|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N10
dffeas \SW3|cnt[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[3] .is_wysiwyg = "true";
defparam \SW3|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N12
cyclonev_lcell_comb \SW3|Add0~33 (
// Equation(s):
// \SW3|Add0~33_sumout  = SUM(( \SW3|cnt [4] ) + ( GND ) + ( \SW3|Add0~2  ))
// \SW3|Add0~34  = CARRY(( \SW3|cnt [4] ) + ( GND ) + ( \SW3|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~33_sumout ),
	.cout(\SW3|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~33 .extended_lut = "off";
defparam \SW3|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N14
dffeas \SW3|cnt[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[4] .is_wysiwyg = "true";
defparam \SW3|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N15
cyclonev_lcell_comb \SW3|Add0~25 (
// Equation(s):
// \SW3|Add0~25_sumout  = SUM(( \SW3|cnt [5] ) + ( GND ) + ( \SW3|Add0~34  ))
// \SW3|Add0~26  = CARRY(( \SW3|cnt [5] ) + ( GND ) + ( \SW3|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~25_sumout ),
	.cout(\SW3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~25 .extended_lut = "off";
defparam \SW3|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \SW3|cnt[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[5] .is_wysiwyg = "true";
defparam \SW3|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N18
cyclonev_lcell_comb \SW3|Add0~61 (
// Equation(s):
// \SW3|Add0~61_sumout  = SUM(( \SW3|cnt [6] ) + ( GND ) + ( \SW3|Add0~26  ))
// \SW3|Add0~62  = CARRY(( \SW3|cnt [6] ) + ( GND ) + ( \SW3|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~61_sumout ),
	.cout(\SW3|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~61 .extended_lut = "off";
defparam \SW3|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N20
dffeas \SW3|cnt[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[6] .is_wysiwyg = "true";
defparam \SW3|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N21
cyclonev_lcell_comb \SW3|Add0~53 (
// Equation(s):
// \SW3|Add0~53_sumout  = SUM(( \SW3|cnt [7] ) + ( GND ) + ( \SW3|Add0~62  ))
// \SW3|Add0~54  = CARRY(( \SW3|cnt [7] ) + ( GND ) + ( \SW3|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~53_sumout ),
	.cout(\SW3|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~53 .extended_lut = "off";
defparam \SW3|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \SW3|cnt[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[7] .is_wysiwyg = "true";
defparam \SW3|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N24
cyclonev_lcell_comb \SW3|Add0~41 (
// Equation(s):
// \SW3|Add0~41_sumout  = SUM(( \SW3|cnt [8] ) + ( GND ) + ( \SW3|Add0~54  ))
// \SW3|Add0~42  = CARRY(( \SW3|cnt [8] ) + ( GND ) + ( \SW3|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~41_sumout ),
	.cout(\SW3|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~41 .extended_lut = "off";
defparam \SW3|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N25
dffeas \SW3|cnt[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[8] .is_wysiwyg = "true";
defparam \SW3|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N27
cyclonev_lcell_comb \SW3|Add0~21 (
// Equation(s):
// \SW3|Add0~21_sumout  = SUM(( \SW3|cnt [9] ) + ( GND ) + ( \SW3|Add0~42  ))
// \SW3|Add0~22  = CARRY(( \SW3|cnt [9] ) + ( GND ) + ( \SW3|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~21_sumout ),
	.cout(\SW3|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~21 .extended_lut = "off";
defparam \SW3|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N28
dffeas \SW3|cnt[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[9] .is_wysiwyg = "true";
defparam \SW3|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N30
cyclonev_lcell_comb \SW3|Add0~13 (
// Equation(s):
// \SW3|Add0~13_sumout  = SUM(( \SW3|cnt [10] ) + ( GND ) + ( \SW3|Add0~22  ))
// \SW3|Add0~14  = CARRY(( \SW3|cnt [10] ) + ( GND ) + ( \SW3|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~13_sumout ),
	.cout(\SW3|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~13 .extended_lut = "off";
defparam \SW3|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N32
dffeas \SW3|cnt[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[10] .is_wysiwyg = "true";
defparam \SW3|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N33
cyclonev_lcell_comb \SW3|Add0~49 (
// Equation(s):
// \SW3|Add0~49_sumout  = SUM(( \SW3|cnt [11] ) + ( GND ) + ( \SW3|Add0~14  ))
// \SW3|Add0~50  = CARRY(( \SW3|cnt [11] ) + ( GND ) + ( \SW3|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~49_sumout ),
	.cout(\SW3|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~49 .extended_lut = "off";
defparam \SW3|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N35
dffeas \SW3|cnt[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[11] .is_wysiwyg = "true";
defparam \SW3|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N36
cyclonev_lcell_comb \SW3|Add0~17 (
// Equation(s):
// \SW3|Add0~17_sumout  = SUM(( \SW3|cnt [12] ) + ( GND ) + ( \SW3|Add0~50  ))
// \SW3|Add0~18  = CARRY(( \SW3|cnt [12] ) + ( GND ) + ( \SW3|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~17_sumout ),
	.cout(\SW3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~17 .extended_lut = "off";
defparam \SW3|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N38
dffeas \SW3|cnt[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[12] .is_wysiwyg = "true";
defparam \SW3|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N48
cyclonev_lcell_comb \SW3|out~0 (
// Equation(s):
// \SW3|out~0_combout  = ( \SW3|cnt [9] & ( (\SW3|cnt [10] & (\SW3|cnt [12] & \SW3|cnt [0])) ) )

	.dataa(gnd),
	.datab(!\SW3|cnt [10]),
	.datac(!\SW3|cnt [12]),
	.datad(!\SW3|cnt [0]),
	.datae(gnd),
	.dataf(!\SW3|cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW3|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW3|out~0 .extended_lut = "off";
defparam \SW3|out~0 .lut_mask = 64'h0000000000030003;
defparam \SW3|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N39
cyclonev_lcell_comb \SW3|Add0~57 (
// Equation(s):
// \SW3|Add0~57_sumout  = SUM(( \SW3|cnt [13] ) + ( GND ) + ( \SW3|Add0~18  ))
// \SW3|Add0~58  = CARRY(( \SW3|cnt [13] ) + ( GND ) + ( \SW3|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~57_sumout ),
	.cout(\SW3|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~57 .extended_lut = "off";
defparam \SW3|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N41
dffeas \SW3|cnt[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[13] .is_wysiwyg = "true";
defparam \SW3|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N42
cyclonev_lcell_comb \SW3|Add0~29 (
// Equation(s):
// \SW3|Add0~29_sumout  = SUM(( \SW3|cnt [14] ) + ( GND ) + ( \SW3|Add0~58  ))
// \SW3|Add0~30  = CARRY(( \SW3|cnt [14] ) + ( GND ) + ( \SW3|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~29_sumout ),
	.cout(\SW3|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~29 .extended_lut = "off";
defparam \SW3|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N44
dffeas \SW3|cnt[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[14] .is_wysiwyg = "true";
defparam \SW3|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N45
cyclonev_lcell_comb \SW3|Add0~5 (
// Equation(s):
// \SW3|Add0~5_sumout  = SUM(( \SW3|cnt [15] ) + ( GND ) + ( \SW3|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW3|cnt [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SW3|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SW3|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW3|Add0~5 .extended_lut = "off";
defparam \SW3|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \SW3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N46
dffeas \SW3|cnt[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW3|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|cnt[15] .is_wysiwyg = "true";
defparam \SW3|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \SW3|out~1 (
// Equation(s):
// \SW3|out~1_combout  = ( \SW3|gate_1~q  & ( \SW3|cnt [4] & ( (\SW3|cnt [2] & (\SW3|cnt [14] & !\SW3|out~q )) ) ) ) # ( !\SW3|gate_1~q  & ( \SW3|cnt [4] & ( (\SW3|cnt [2] & (\SW3|cnt [14] & \SW3|out~q )) ) ) )

	.dataa(!\SW3|cnt [2]),
	.datab(!\SW3|cnt [14]),
	.datac(gnd),
	.datad(!\SW3|out~q ),
	.datae(!\SW3|gate_1~q ),
	.dataf(!\SW3|cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW3|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW3|out~1 .extended_lut = "off";
defparam \SW3|out~1 .lut_mask = 64'h0000000000111100;
defparam \SW3|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N57
cyclonev_lcell_comb \SW3|out~3 (
// Equation(s):
// \SW3|out~3_combout  = ( \SW3|cnt [1] & ( \SW3|cnt [5] & ( (\SW3|out~2_combout  & (\SW3|cnt [8] & \SW3|out~1_combout )) ) ) )

	.dataa(!\SW3|out~2_combout ),
	.datab(!\SW3|cnt [8]),
	.datac(!\SW3|out~1_combout ),
	.datad(gnd),
	.datae(!\SW3|cnt [1]),
	.dataf(!\SW3|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW3|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW3|out~3 .extended_lut = "off";
defparam \SW3|out~3 .lut_mask = 64'h0000000000000101;
defparam \SW3|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \SW3|out~4 (
// Equation(s):
// \SW3|out~4_combout  = ( \SW3|out~q  & ( (!\SW3|cnt [3]) # ((!\SW3|out~0_combout ) # ((!\SW3|cnt [15]) # (!\SW3|out~3_combout ))) ) ) # ( !\SW3|out~q  & ( (\SW3|cnt [3] & (\SW3|out~0_combout  & (\SW3|cnt [15] & \SW3|out~3_combout ))) ) )

	.dataa(!\SW3|cnt [3]),
	.datab(!\SW3|out~0_combout ),
	.datac(!\SW3|cnt [15]),
	.datad(!\SW3|out~3_combout ),
	.datae(!\SW3|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SW3|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SW3|out~4 .extended_lut = "off";
defparam \SW3|out~4 .lut_mask = 64'h0001FFFE0001FFFE;
defparam \SW3|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N55
dffeas \SW3|out (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\SW3|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW3|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW3|out .is_wysiwyg = "true";
defparam \SW3|out .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N35
dffeas \datamem|sw_reg[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW3|out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|sw_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|sw_reg[3] .is_wysiwyg = "true";
defparam \datamem|sw_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N33
cyclonev_lcell_comb \dstRegMux|Mux28~0 (
// Equation(s):
// \dstRegMux|Mux28~0_combout  = ( \datamem|sw_reg [3] & ( \procAlu|Mux2~3_combout  & ( (\controller|WideOr14~0_combout ) # (\procAlu|Mux28~1_combout ) ) ) ) # ( !\datamem|sw_reg [3] & ( \procAlu|Mux2~3_combout  & ( (\procAlu|Mux28~1_combout  & 
// !\controller|WideOr14~0_combout ) ) ) ) # ( \datamem|sw_reg [3] & ( !\procAlu|Mux2~3_combout  & ( (!\controller|WideOr14~0_combout  & (\procAlu|Mux28~1_combout )) # (\controller|WideOr14~0_combout  & 
// ((\datamem|data_rtl_0|auto_generated|ram_block1a3~portadataout ))) ) ) ) # ( !\datamem|sw_reg [3] & ( !\procAlu|Mux2~3_combout  & ( (!\controller|WideOr14~0_combout  & (\procAlu|Mux28~1_combout )) # (\controller|WideOr14~0_combout  & 
// ((\datamem|data_rtl_0|auto_generated|ram_block1a3~portadataout ))) ) ) )

	.dataa(!\procAlu|Mux28~1_combout ),
	.datab(!\datamem|data_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\controller|WideOr14~0_combout ),
	.datad(gnd),
	.datae(!\datamem|sw_reg [3]),
	.dataf(!\procAlu|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux28~0 .extended_lut = "off";
defparam \dstRegMux|Mux28~0 .lut_mask = 64'h5353535350505F5F;
defparam \dstRegMux|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N45
cyclonev_lcell_comb \dstRegMux|Mux28~1 (
// Equation(s):
// \dstRegMux|Mux28~1_combout  = ( \dstRegMux|Mux28~0_combout  & ( \dstRegMux|Mux29~2_combout  & ( (\datamem|key_reg [3] & \dstRegMux|Mux29~3_combout ) ) ) ) # ( !\dstRegMux|Mux28~0_combout  & ( \dstRegMux|Mux29~2_combout  & ( (\datamem|key_reg [3] & 
// \dstRegMux|Mux29~3_combout ) ) ) ) # ( \dstRegMux|Mux28~0_combout  & ( !\dstRegMux|Mux29~2_combout  & ( (!\dstRegMux|Mux29~3_combout ) # (\pcIncrementer|Add0~25_sumout ) ) ) ) # ( !\dstRegMux|Mux28~0_combout  & ( !\dstRegMux|Mux29~2_combout  & ( 
// (\pcIncrementer|Add0~25_sumout  & \dstRegMux|Mux29~3_combout ) ) ) )

	.dataa(!\pcIncrementer|Add0~25_sumout ),
	.datab(!\datamem|key_reg [3]),
	.datac(!\dstRegMux|Mux29~3_combout ),
	.datad(gnd),
	.datae(!\dstRegMux|Mux28~0_combout ),
	.dataf(!\dstRegMux|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux28~1 .extended_lut = "off";
defparam \dstRegMux|Mux28~1 .lut_mask = 64'h0505F5F503030303;
defparam \dstRegMux|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \regFile|R11|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R11|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R11|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R11|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R11|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N8
dffeas \regFile|R8|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R8|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R8|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R8|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R8|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N36
cyclonev_lcell_comb \regFile|Mux28~2 (
// Equation(s):
// \regFile|Mux28~2_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R11|dataOut [3] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R9|dataOut [3] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R10|dataOut [3] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R8|dataOut [3] ) ) )

	.dataa(!\regFile|R9|dataOut [3]),
	.datab(!\regFile|R11|dataOut [3]),
	.datac(!\regFile|R10|dataOut [3]),
	.datad(!\regFile|R8|dataOut [3]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux28~2 .extended_lut = "off";
defparam \regFile|Mux28~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \regFile|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N2
dffeas \regFile|R5|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R5|dataOut[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R5|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R5|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R5|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N12
cyclonev_lcell_comb \regFile|R6|dataOut[3]~feeder (
// Equation(s):
// \regFile|R6|dataOut[3]~feeder_combout  = ( \dstRegMux|Mux28~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[3]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N14
dffeas \regFile|R6|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[3] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N51
cyclonev_lcell_comb \regFile|Mux28~1 (
// Equation(s):
// \regFile|Mux28~1_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R7|dataOut [3] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R5|dataOut [3] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R6|dataOut [3] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R4|dataOut [3] ) ) )

	.dataa(!\regFile|R7|dataOut [3]),
	.datab(!\regFile|R5|dataOut [3]),
	.datac(!\regFile|R6|dataOut [3]),
	.datad(!\regFile|R4|dataOut [3]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux28~1 .extended_lut = "off";
defparam \regFile|Mux28~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \regFile|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N42
cyclonev_lcell_comb \regFile|Mux28~0 (
// Equation(s):
// \regFile|Mux28~0_combout  = ( \regFile|R2|dataOut [3] & ( \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (\regFile|R1|dataOut [3])) # (\rs1Mux|out[1]~1_combout  & ((\regFile|R3|dataOut [3]))) ) ) ) # ( !\regFile|R2|dataOut [3] & ( 
// \rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & (\regFile|R1|dataOut [3])) # (\rs1Mux|out[1]~1_combout  & ((\regFile|R3|dataOut [3]))) ) ) ) # ( \regFile|R2|dataOut [3] & ( !\rs1Mux|out[0]~0_combout  & ( (\regFile|R0|dataOut [3]) # 
// (\rs1Mux|out[1]~1_combout ) ) ) ) # ( !\regFile|R2|dataOut [3] & ( !\rs1Mux|out[0]~0_combout  & ( (!\rs1Mux|out[1]~1_combout  & \regFile|R0|dataOut [3]) ) ) )

	.dataa(!\regFile|R1|dataOut [3]),
	.datab(!\regFile|R3|dataOut [3]),
	.datac(!\rs1Mux|out[1]~1_combout ),
	.datad(!\regFile|R0|dataOut [3]),
	.datae(!\regFile|R2|dataOut [3]),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux28~0 .extended_lut = "off";
defparam \regFile|Mux28~0 .lut_mask = 64'h00F00FFF53535353;
defparam \regFile|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N21
cyclonev_lcell_comb \regFile|Mux28~4 (
// Equation(s):
// \regFile|Mux28~4_combout  = ( \regFile|Mux28~1_combout  & ( \regFile|Mux28~0_combout  & ( (!\rs1Mux|out[3]~3_combout ) # ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux28~2_combout ))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux28~3_combout ))) ) ) ) # ( 
// !\regFile|Mux28~1_combout  & ( \regFile|Mux28~0_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((!\rs1Mux|out[3]~3_combout ) # (\regFile|Mux28~2_combout )))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux28~3_combout  & (\rs1Mux|out[3]~3_combout ))) ) ) ) # ( 
// \regFile|Mux28~1_combout  & ( !\regFile|Mux28~0_combout  & ( (!\rs1Mux|out[2]~2_combout  & (((\rs1Mux|out[3]~3_combout  & \regFile|Mux28~2_combout )))) # (\rs1Mux|out[2]~2_combout  & (((!\rs1Mux|out[3]~3_combout )) # (\regFile|Mux28~3_combout ))) ) ) ) # 
// ( !\regFile|Mux28~1_combout  & ( !\regFile|Mux28~0_combout  & ( (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & ((\regFile|Mux28~2_combout ))) # (\rs1Mux|out[2]~2_combout  & (\regFile|Mux28~3_combout )))) ) ) )

	.dataa(!\regFile|Mux28~3_combout ),
	.datab(!\rs1Mux|out[2]~2_combout ),
	.datac(!\rs1Mux|out[3]~3_combout ),
	.datad(!\regFile|Mux28~2_combout ),
	.datae(!\regFile|Mux28~1_combout ),
	.dataf(!\regFile|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux28~4 .extended_lut = "off";
defparam \regFile|Mux28~4 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \regFile|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N3
cyclonev_lcell_comb \pcIncrementer|Add0~25 (
// Equation(s):
// \pcIncrementer|Add0~25_sumout  = SUM(( \pc|dataOut [3] ) + ( GND ) + ( \pcIncrementer|Add0~22  ))
// \pcIncrementer|Add0~26  = CARRY(( \pc|dataOut [3] ) + ( GND ) + ( \pcIncrementer|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|dataOut [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~25_sumout ),
	.cout(\pcIncrementer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~25 .extended_lut = "off";
defparam \pcIncrementer|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcIncrementer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N9
cyclonev_lcell_comb \brBaseMux|out[3]~6 (
// Equation(s):
// \brBaseMux|out[3]~6_combout  = ( \pcIncrementer|Add0~25_sumout  & ( (!\controller|Decoder0~4_combout ) # (\regFile|Mux28~4_combout ) ) ) # ( !\pcIncrementer|Add0~25_sumout  & ( (\regFile|Mux28~4_combout  & \controller|Decoder0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\regFile|Mux28~4_combout ),
	.datac(!\controller|Decoder0~4_combout ),
	.datad(gnd),
	.datae(!\pcIncrementer|Add0~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[3]~6 .extended_lut = "off";
defparam \brBaseMux|out[3]~6 .lut_mask = 64'h0303F3F30303F3F3;
defparam \brBaseMux|out[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N21
cyclonev_lcell_comb \pc|dataOut[3]~feeder (
// Equation(s):
// \pc|dataOut[3]~feeder_combout  = ( \brOffsetAdder|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[3]~feeder .extended_lut = "off";
defparam \pc|dataOut[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \pc|dataOut[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[3]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[3] .is_wysiwyg = "true";
defparam \pc|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N6
cyclonev_lcell_comb \pcIncrementer|Add0~29 (
// Equation(s):
// \pcIncrementer|Add0~29_sumout  = SUM(( \pc|dataOut [4] ) + ( GND ) + ( \pcIncrementer|Add0~26  ))
// \pcIncrementer|Add0~30  = CARRY(( \pc|dataOut [4] ) + ( GND ) + ( \pcIncrementer|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~29_sumout ),
	.cout(\pcIncrementer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~29 .extended_lut = "off";
defparam \pcIncrementer|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N3
cyclonev_lcell_comb \brBaseMux|out[4]~7 (
// Equation(s):
// \brBaseMux|out[4]~7_combout  = ( \regFile|Mux27~4_combout  & ( (\pcIncrementer|Add0~29_sumout ) # (\controller|Decoder0~4_combout ) ) ) # ( !\regFile|Mux27~4_combout  & ( (!\controller|Decoder0~4_combout  & \pcIncrementer|Add0~29_sumout ) ) )

	.dataa(!\controller|Decoder0~4_combout ),
	.datab(gnd),
	.datac(!\pcIncrementer|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[4]~7 .extended_lut = "off";
defparam \brBaseMux|out[4]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \brBaseMux|out[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N15
cyclonev_lcell_comb \pc|dataOut[4]~feeder (
// Equation(s):
// \pc|dataOut[4]~feeder_combout  = ( \brOffsetAdder|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[4]~feeder .extended_lut = "off";
defparam \pc|dataOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \pc|dataOut[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[4]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[4] .is_wysiwyg = "true";
defparam \pc|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N9
cyclonev_lcell_comb \brBaseMux|out[5]~8 (
// Equation(s):
// \brBaseMux|out[5]~8_combout  = ( \regFile|Mux26~4_combout  & ( (\controller|Decoder0~4_combout ) # (\pcIncrementer|Add0~33_sumout ) ) ) # ( !\regFile|Mux26~4_combout  & ( (\pcIncrementer|Add0~33_sumout  & !\controller|Decoder0~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcIncrementer|Add0~33_sumout ),
	.datad(!\controller|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[5]~8 .extended_lut = "off";
defparam \brBaseMux|out[5]~8 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \brBaseMux|out[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N12
cyclonev_lcell_comb \pc|dataOut[5]~feeder (
// Equation(s):
// \pc|dataOut[5]~feeder_combout  = ( \brOffsetAdder|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[5]~feeder .extended_lut = "off";
defparam \pc|dataOut[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N14
dffeas \pc|dataOut[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[5]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[5] .is_wysiwyg = "true";
defparam \pc|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N54
cyclonev_lcell_comb \instMem|data~60 (
// Equation(s):
// \instMem|data~60_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [7] & ( (!\pc|dataOut [6] & (((\pc|dataOut [4]) # (\pc|dataOut [3])) # (\pc|dataOut [5]))) ) ) ) # ( !\pc|dataOut [2] & ( \pc|dataOut [7] & ( (!\pc|dataOut [6] & (((\pc|dataOut [4]) # 
// (\pc|dataOut [3])) # (\pc|dataOut [5]))) ) ) ) # ( \pc|dataOut [2] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [6] & (!\pc|dataOut [5] & ((!\pc|dataOut [4])))) # (\pc|dataOut [6] & (\pc|dataOut [5] & (\pc|dataOut [3] & \pc|dataOut [4]))) ) ) ) # ( !\pc|dataOut 
// [2] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [6] & (!\pc|dataOut [5] & (!\pc|dataOut [3] & !\pc|dataOut [4]))) # (\pc|dataOut [6] & (\pc|dataOut [3] & (!\pc|dataOut [5] $ (\pc|dataOut [4])))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~60 .extended_lut = "off";
defparam \instMem|data~60 .lut_mask = 64'h840188012AAA2AAA;
defparam \instMem|data~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N24
cyclonev_lcell_comb \instMem|data~62 (
// Equation(s):
// \instMem|data~62_combout  = ( \pc|dataOut [3] & ( \pc|dataOut [6] & ( (\pc|dataOut [5] & (((\pc|dataOut [7] & \pc|dataOut [4])) # (\pc|dataOut [2]))) ) ) ) # ( \pc|dataOut [3] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & (\pc|dataOut [2] & ((!\pc|dataOut 
// [5]) # (\pc|dataOut [4])))) # (\pc|dataOut [7] & (((!\pc|dataOut [4]) # (!\pc|dataOut [2])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [3]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~62 .extended_lut = "off";
defparam \instMem|data~62 .lut_mask = 64'h000055DA00000133;
defparam \instMem|data~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N54
cyclonev_lcell_comb \instMem|data~61 (
// Equation(s):
// \instMem|data~61_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [6] & ( (!\pc|dataOut [5] & (\pc|dataOut [3] & ((\pc|dataOut [4])))) # (\pc|dataOut [5] & ((!\pc|dataOut [3] $ (\pc|dataOut [4])) # (\pc|dataOut [2]))) ) ) ) # ( !\pc|dataOut [7] & ( 
// \pc|dataOut [6] & ( (\pc|dataOut [5] & (\pc|dataOut [2] & (!\pc|dataOut [3] $ (\pc|dataOut [4])))) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [3] & (!\pc|dataOut [5] & !\pc|dataOut [4])) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut 
// [6] & ( (!\pc|dataOut [3] & (\pc|dataOut [5] & (!\pc|dataOut [2] & \pc|dataOut [4]))) # (\pc|dataOut [3] & (!\pc|dataOut [5] & ((!\pc|dataOut [4])))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~61 .extended_lut = "off";
defparam \instMem|data~61 .lut_mask = 64'h4420880002012357;
defparam \instMem|data~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N42
cyclonev_lcell_comb \instMem|data~63 (
// Equation(s):
// \instMem|data~63_combout  = ( \instMem|data~61_combout  & ( (!\pc|dataOut [8] & (\pc|dataOut [9] & (!\instMem|data~60_combout ))) # (\pc|dataOut [8] & (!\pc|dataOut [9] & ((!\instMem|data~62_combout )))) ) ) # ( !\instMem|data~61_combout  & ( 
// (!\pc|dataOut [8] & ((!\pc|dataOut [9]) # ((!\instMem|data~60_combout )))) # (\pc|dataOut [8] & (!\pc|dataOut [9] & ((!\instMem|data~62_combout )))) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [9]),
	.datac(!\instMem|data~60_combout ),
	.datad(!\instMem|data~62_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~63 .extended_lut = "off";
defparam \instMem|data~63 .lut_mask = 64'hECA8ECA864206420;
defparam \instMem|data~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N30
cyclonev_lcell_comb \rs1Mux|out[2]~2 (
// Equation(s):
// \rs1Mux|out[2]~2_combout  = ( \controller|WideOr1~0_combout  & ( (\instMem|data~63_combout  & \instMem|data~0_combout ) ) ) # ( !\controller|WideOr1~0_combout  & ( (\instMem|data~0_combout  & ((!\controller|WideOr1~1_combout  & (\instMem|data~63_combout 
// )) # (\controller|WideOr1~1_combout  & ((\instMem|data~66_combout ))))) ) )

	.dataa(!\controller|WideOr1~1_combout ),
	.datab(!\instMem|data~63_combout ),
	.datac(!\instMem|data~0_combout ),
	.datad(!\instMem|data~66_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs1Mux|out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs1Mux|out[2]~2 .extended_lut = "off";
defparam \rs1Mux|out[2]~2 .lut_mask = 64'h0207020703030303;
defparam \rs1Mux|out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N50
dffeas \regFile|R10|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N54
cyclonev_lcell_comb \regFile|Mux22~2 (
// Equation(s):
// \regFile|Mux22~2_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R11|dataOut [9] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R9|dataOut [9] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R10|dataOut [9] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R8|dataOut [9] ) ) )

	.dataa(!\regFile|R8|dataOut [9]),
	.datab(!\regFile|R10|dataOut [9]),
	.datac(!\regFile|R9|dataOut [9]),
	.datad(!\regFile|R11|dataOut [9]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux22~2 .extended_lut = "off";
defparam \regFile|Mux22~2 .lut_mask = 64'h555533330F0F00FF;
defparam \regFile|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N8
dffeas \regFile|R14|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N2
dffeas \regFile|R12|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N9
cyclonev_lcell_comb \regFile|Mux22~3 (
// Equation(s):
// \regFile|Mux22~3_combout  = ( \rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R15|dataOut [9] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( \rs1Mux|out[0]~0_combout  & ( \regFile|R13|dataOut [9] ) ) ) # ( \rs1Mux|out[1]~1_combout  & ( 
// !\rs1Mux|out[0]~0_combout  & ( \regFile|R14|dataOut [9] ) ) ) # ( !\rs1Mux|out[1]~1_combout  & ( !\rs1Mux|out[0]~0_combout  & ( \regFile|R12|dataOut [9] ) ) )

	.dataa(!\regFile|R13|dataOut [9]),
	.datab(!\regFile|R15|dataOut [9]),
	.datac(!\regFile|R14|dataOut [9]),
	.datad(!\regFile|R12|dataOut [9]),
	.datae(!\rs1Mux|out[1]~1_combout ),
	.dataf(!\rs1Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux22~3 .extended_lut = "off";
defparam \regFile|Mux22~3 .lut_mask = 64'h00FF0F0F55553333;
defparam \regFile|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N21
cyclonev_lcell_comb \regFile|R3|dataOut[9]~feeder (
// Equation(s):
// \regFile|R3|dataOut[9]~feeder_combout  = ( \dstRegMux|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[9]~feeder .extended_lut = "off";
defparam \regFile|R3|dataOut[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R3|dataOut[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \regFile|R3|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R3|dataOut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N12
cyclonev_lcell_comb \regFile|Mux22~0 (
// Equation(s):
// \regFile|Mux22~0_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R3|dataOut [9] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R2|dataOut [9] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R1|dataOut [9] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R0|dataOut [9] ) ) )

	.dataa(!\regFile|R2|dataOut [9]),
	.datab(!\regFile|R0|dataOut [9]),
	.datac(!\regFile|R3|dataOut [9]),
	.datad(!\regFile|R1|dataOut [9]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux22~0 .extended_lut = "off";
defparam \regFile|Mux22~0 .lut_mask = 64'h333300FF55550F0F;
defparam \regFile|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N51
cyclonev_lcell_comb \regFile|R6|dataOut[9]~feeder (
// Equation(s):
// \regFile|R6|dataOut[9]~feeder_combout  = ( \dstRegMux|Mux22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R6|dataOut[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R6|dataOut[9]~feeder .extended_lut = "off";
defparam \regFile|R6|dataOut[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R6|dataOut[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N53
dffeas \regFile|R6|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R6|dataOut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[9] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N24
cyclonev_lcell_comb \regFile|Mux22~1 (
// Equation(s):
// \regFile|Mux22~1_combout  = ( \rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R7|dataOut [9] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( \rs1Mux|out[1]~1_combout  & ( \regFile|R6|dataOut [9] ) ) ) # ( \rs1Mux|out[0]~0_combout  & ( 
// !\rs1Mux|out[1]~1_combout  & ( \regFile|R5|dataOut [9] ) ) ) # ( !\rs1Mux|out[0]~0_combout  & ( !\rs1Mux|out[1]~1_combout  & ( \regFile|R4|dataOut [9] ) ) )

	.dataa(!\regFile|R7|dataOut [9]),
	.datab(!\regFile|R6|dataOut [9]),
	.datac(!\regFile|R5|dataOut [9]),
	.datad(!\regFile|R4|dataOut [9]),
	.datae(!\rs1Mux|out[0]~0_combout ),
	.dataf(!\rs1Mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux22~1 .extended_lut = "off";
defparam \regFile|Mux22~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \regFile|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N18
cyclonev_lcell_comb \regFile|Mux22~4 (
// Equation(s):
// \regFile|Mux22~4_combout  = ( \regFile|Mux22~0_combout  & ( \regFile|Mux22~1_combout  & ( (!\rs1Mux|out[3]~3_combout ) # ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux22~2_combout )) # (\rs1Mux|out[2]~2_combout  & ((\regFile|Mux22~3_combout )))) ) ) ) # ( 
// !\regFile|Mux22~0_combout  & ( \regFile|Mux22~1_combout  & ( (!\rs1Mux|out[3]~3_combout  & (\rs1Mux|out[2]~2_combout )) # (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux22~2_combout )) # (\rs1Mux|out[2]~2_combout  & 
// ((\regFile|Mux22~3_combout ))))) ) ) ) # ( \regFile|Mux22~0_combout  & ( !\regFile|Mux22~1_combout  & ( (!\rs1Mux|out[3]~3_combout  & (!\rs1Mux|out[2]~2_combout )) # (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux22~2_combout )) 
// # (\rs1Mux|out[2]~2_combout  & ((\regFile|Mux22~3_combout ))))) ) ) ) # ( !\regFile|Mux22~0_combout  & ( !\regFile|Mux22~1_combout  & ( (\rs1Mux|out[3]~3_combout  & ((!\rs1Mux|out[2]~2_combout  & (\regFile|Mux22~2_combout )) # (\rs1Mux|out[2]~2_combout  & 
// ((\regFile|Mux22~3_combout ))))) ) ) )

	.dataa(!\rs1Mux|out[3]~3_combout ),
	.datab(!\rs1Mux|out[2]~2_combout ),
	.datac(!\regFile|Mux22~2_combout ),
	.datad(!\regFile|Mux22~3_combout ),
	.datae(!\regFile|Mux22~0_combout ),
	.dataf(!\regFile|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux22~4 .extended_lut = "off";
defparam \regFile|Mux22~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regFile|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N33
cyclonev_lcell_comb \brBaseMux|out[9]~3 (
// Equation(s):
// \brBaseMux|out[9]~3_combout  = ( \pcIncrementer|Add0~13_sumout  & ( (!\controller|Decoder0~4_combout ) # (\regFile|Mux22~4_combout ) ) ) # ( !\pcIncrementer|Add0~13_sumout  & ( (\controller|Decoder0~4_combout  & \regFile|Mux22~4_combout ) ) )

	.dataa(!\controller|Decoder0~4_combout ),
	.datab(gnd),
	.datac(!\regFile|Mux22~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcIncrementer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[9]~3 .extended_lut = "off";
defparam \brBaseMux|out[9]~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \brBaseMux|out[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N12
cyclonev_lcell_comb \pc|dataOut[9]~feeder (
// Equation(s):
// \pc|dataOut[9]~feeder_combout  = ( \brOffsetAdder|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[9]~feeder .extended_lut = "off";
defparam \pc|dataOut[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N14
dffeas \pc|dataOut[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[9]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[9] .is_wysiwyg = "true";
defparam \pc|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N30
cyclonev_lcell_comb \instMem|data~7 (
// Equation(s):
// \instMem|data~7_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [8] & ( (\pc|dataOut [3] & ((!\pc|dataOut [5] & (!\pc|dataOut [6] & !\pc|dataOut [7])) # (\pc|dataOut [5] & (\pc|dataOut [6] & \pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [8] 
// & ( (\pc|dataOut [3] & ((!\pc|dataOut [5] & ((\pc|dataOut [7]) # (\pc|dataOut [6]))) # (\pc|dataOut [5] & ((!\pc|dataOut [6]) # (!\pc|dataOut [7]))))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [5] & (\pc|dataOut [7] & ((!\pc|dataOut 
// [6]) # (\pc|dataOut [3])))) # (\pc|dataOut [5] & ((!\pc|dataOut [6] & (\pc|dataOut [3])) # (\pc|dataOut [6] & ((!\pc|dataOut [7]))))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [8] & ( (\pc|dataOut [6] & ((!\pc|dataOut [5] & ((!\pc|dataOut [3]) # 
// (\pc|dataOut [7]))) # (\pc|dataOut [5] & (\pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~7 .extended_lut = "off";
defparam \instMem|data~7 .lut_mask = 64'h2123158E070E0801;
defparam \instMem|data~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N48
cyclonev_lcell_comb \instMem|data~8 (
// Equation(s):
// \instMem|data~8_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [4] & ( (!\pc|dataOut [3] & (!\pc|dataOut [7] & !\pc|dataOut [8])) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [4] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [3] & (!\pc|dataOut [6] & !\pc|dataOut 
// [7])) # (\pc|dataOut [3] & (\pc|dataOut [6] & \pc|dataOut [7])))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [4] & ( (\pc|dataOut [3] & (\pc|dataOut [6] & (\pc|dataOut [7] & !\pc|dataOut [8]))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [4] & ( 
// (!\pc|dataOut [7] & (!\pc|dataOut [8] & ((!\pc|dataOut [3]) # (\pc|dataOut [6])))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~8 .extended_lut = "off";
defparam \instMem|data~8 .lut_mask = 64'hB00001008100A000;
defparam \instMem|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N6
cyclonev_lcell_comb \instMem|data~9 (
// Equation(s):
// \instMem|data~9_combout  = ( \pc|dataOut [3] & ( \pc|dataOut [7] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [6] & (!\pc|dataOut [4] & \pc|dataOut [5])) # (\pc|dataOut [6] & (!\pc|dataOut [4] $ (\pc|dataOut [5]))))) ) ) ) # ( !\pc|dataOut [3] & ( \pc|dataOut 
// [7] & ( (!\pc|dataOut [8] & (!\pc|dataOut [5] $ (((!\pc|dataOut [6] & \pc|dataOut [4]))))) ) ) ) # ( \pc|dataOut [3] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [6] & (!\pc|dataOut [4])) # (\pc|dataOut [6] & ((!\pc|dataOut [5]))))) ) ) ) # 
// ( !\pc|dataOut [3] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [4]) # (\pc|dataOut [6]))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [3]),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~9 .extended_lut = "off";
defparam \instMem|data~9 .lut_mask = 64'hD0D0D080D0204090;
defparam \instMem|data~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N12
cyclonev_lcell_comb \instMem|data~10 (
// Equation(s):
// \instMem|data~10_combout  = ( \pc|dataOut [5] & ( (!\pc|dataOut [7] & (!\pc|dataOut [8] & ((!\pc|dataOut [4]) # (!\pc|dataOut [3])))) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [8]),
	.datae(gnd),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~10 .extended_lut = "off";
defparam \instMem|data~10 .lut_mask = 64'h00000000C800C800;
defparam \instMem|data~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N24
cyclonev_lcell_comb \instMem|data~11 (
// Equation(s):
// \instMem|data~11_combout  = ( \instMem|data~9_combout  & ( \instMem|data~10_combout  & ( ((!\pc|dataOut [9] & (!\instMem|data~7_combout )) # (\pc|dataOut [9] & ((\instMem|data~8_combout )))) # (\pc|dataOut [2]) ) ) ) # ( !\instMem|data~9_combout  & ( 
// \instMem|data~10_combout  & ( (!\pc|dataOut [2] & ((!\pc|dataOut [9] & (!\instMem|data~7_combout )) # (\pc|dataOut [9] & ((\instMem|data~8_combout ))))) # (\pc|dataOut [2] & (\pc|dataOut [9])) ) ) ) # ( \instMem|data~9_combout  & ( 
// !\instMem|data~10_combout  & ( (!\pc|dataOut [2] & ((!\pc|dataOut [9] & (!\instMem|data~7_combout )) # (\pc|dataOut [9] & ((\instMem|data~8_combout ))))) # (\pc|dataOut [2] & (!\pc|dataOut [9])) ) ) ) # ( !\instMem|data~9_combout  & ( 
// !\instMem|data~10_combout  & ( (!\pc|dataOut [2] & ((!\pc|dataOut [9] & (!\instMem|data~7_combout )) # (\pc|dataOut [9] & ((\instMem|data~8_combout ))))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [9]),
	.datac(!\instMem|data~7_combout ),
	.datad(!\instMem|data~8_combout ),
	.datae(!\instMem|data~9_combout ),
	.dataf(!\instMem|data~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~11 .extended_lut = "off";
defparam \instMem|data~11 .lut_mask = 64'h80A2C4E691B3D5F7;
defparam \instMem|data~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N54
cyclonev_lcell_comb \controller|Decoder0~0 (
// Equation(s):
// \controller|Decoder0~0_combout  = ( \instMem|data~153_combout  & ( \instMem|data~21_combout  & ( (!\pc|dataOut [12] & \instMem|data~6_combout ) ) ) ) # ( !\instMem|data~153_combout  & ( \instMem|data~21_combout  & ( (!\pc|dataOut [12] & 
// \instMem|data~6_combout ) ) ) ) # ( \instMem|data~153_combout  & ( !\instMem|data~21_combout  & ( (!\pc|dataOut [12] & \instMem|data~6_combout ) ) ) ) # ( !\instMem|data~153_combout  & ( !\instMem|data~21_combout  & ( (!\pc|dataOut [12] & 
// (\instMem|data~6_combout  & ((\instMem|data~16_combout ) # (\instMem|data~11_combout )))) ) ) )

	.dataa(!\pc|dataOut [12]),
	.datab(!\instMem|data~6_combout ),
	.datac(!\instMem|data~11_combout ),
	.datad(!\instMem|data~16_combout ),
	.datae(!\instMem|data~153_combout ),
	.dataf(!\instMem|data~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Decoder0~0 .extended_lut = "off";
defparam \controller|Decoder0~0 .lut_mask = 64'h0222222222222222;
defparam \controller|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N57
cyclonev_lcell_comb \controller|Decoder0~4 (
// Equation(s):
// \controller|Decoder0~4_combout  = ( \instMem|data~30_combout  & ( (\controller|Decoder0~3_combout  & !\controller|Decoder0~0_combout ) ) )

	.dataa(!\controller|Decoder0~3_combout ),
	.datab(!\controller|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Decoder0~4 .extended_lut = "off";
defparam \controller|Decoder0~4 .lut_mask = 64'h0000000044444444;
defparam \controller|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N9
cyclonev_lcell_comb \brBaseMux|out[11]~2 (
// Equation(s):
// \brBaseMux|out[11]~2_combout  = ( \pcIncrementer|Add0~9_sumout  & ( \regFile|Mux20~4_combout  ) ) # ( !\pcIncrementer|Add0~9_sumout  & ( \regFile|Mux20~4_combout  & ( \controller|Decoder0~4_combout  ) ) ) # ( \pcIncrementer|Add0~9_sumout  & ( 
// !\regFile|Mux20~4_combout  & ( !\controller|Decoder0~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|Decoder0~4_combout ),
	.datad(gnd),
	.datae(!\pcIncrementer|Add0~9_sumout ),
	.dataf(!\regFile|Mux20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[11]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[11]~2 .extended_lut = "off";
defparam \brBaseMux|out[11]~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \brBaseMux|out[11]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N33
cyclonev_lcell_comb \pc|dataOut[11]~feeder (
// Equation(s):
// \pc|dataOut[11]~feeder_combout  = ( \brOffsetAdder|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[11]~feeder .extended_lut = "off";
defparam \pc|dataOut[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N35
dffeas \pc|dataOut[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[11]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[11] .is_wysiwyg = "true";
defparam \pc|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N30
cyclonev_lcell_comb \instMem|data~0 (
// Equation(s):
// \instMem|data~0_combout  = ( !\pc|dataOut [12] & ( (!\pc|dataOut [10] & !\pc|dataOut [11]) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc|dataOut [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~0 .extended_lut = "off";
defparam \instMem|data~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \instMem|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N3
cyclonev_lcell_comb \controller|Decoder0~3 (
// Equation(s):
// \controller|Decoder0~3_combout  = ( \instMem|data~26_combout  & ( (!\instMem|data~0_combout  & \instMem|data~35_combout ) ) ) # ( !\instMem|data~26_combout  & ( (\instMem|data~35_combout  & ((!\instMem|data~36_combout ) # (!\instMem|data~0_combout ))) ) )

	.dataa(!\instMem|data~36_combout ),
	.datab(!\instMem|data~0_combout ),
	.datac(!\instMem|data~35_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Decoder0~3 .extended_lut = "off";
defparam \controller|Decoder0~3 .lut_mask = 64'h0E0E0E0E0C0C0C0C;
defparam \controller|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N21
cyclonev_lcell_comb \takeBr~0 (
// Equation(s):
// \takeBr~0_combout  = ( \controller|Decoder0~3_combout  & ( !\controller|WideOr0~0_combout  ) )

	.dataa(!\controller|WideOr0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|Decoder0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\takeBr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \takeBr~0 .extended_lut = "off";
defparam \takeBr~0 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \takeBr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N15
cyclonev_lcell_comb \pc|dataOut~0 (
// Equation(s):
// \pc|dataOut~0_combout  = ( \procAlu|Mux32~0_combout  & ( (\FPGA_RESET_N~input_o  & ((!\takeBr~0_combout  & (!\pcIncrementer|Add0~37_sumout )) # (\takeBr~0_combout  & ((!\brOffsetAdder|Add0~37_sumout ))))) ) ) # ( !\procAlu|Mux32~0_combout  & ( 
// (\FPGA_RESET_N~input_o  & !\pcIncrementer|Add0~37_sumout ) ) )

	.dataa(!\FPGA_RESET_N~input_o ),
	.datab(!\takeBr~0_combout ),
	.datac(!\pcIncrementer|Add0~37_sumout ),
	.datad(!\brOffsetAdder|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\procAlu|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut~0 .extended_lut = "off";
defparam \pc|dataOut~0 .lut_mask = 64'h5050505051405140;
defparam \pc|dataOut~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \pc|dataOut[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[6] .is_wysiwyg = "true";
defparam \pc|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N57
cyclonev_lcell_comb \instMem|data~95 (
// Equation(s):
// \instMem|data~95_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [4] & ( (!\pc|dataOut [3] & (((!\pc|dataOut [6] & \pc|dataOut [5])))) # (\pc|dataOut [3] & (!\pc|dataOut [5] & (!\pc|dataOut [2] $ (!\pc|dataOut [6])))) ) ) ) # ( !\pc|dataOut [7] & ( 
// \pc|dataOut [4] & ( (\pc|dataOut [2] & (\pc|dataOut [6] & \pc|dataOut [5])) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [2] & (!\pc|dataOut [5] & (!\pc|dataOut [3] $ (!\pc|dataOut [6])))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut 
// [4] & ( (!\pc|dataOut [3] & (!\pc|dataOut [2] & !\pc|dataOut [6])) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~95 .extended_lut = "off";
defparam \instMem|data~95 .lut_mask = 64'h80804800000314A0;
defparam \instMem|data~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N3
cyclonev_lcell_comb \instMem|data~93 (
// Equation(s):
// \instMem|data~93_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [2] & ( (!\pc|dataOut [6] & (((\pc|dataOut [7])))) # (\pc|dataOut [6] & ((!\pc|dataOut [3] & (\pc|dataOut [7] & \pc|dataOut [4])) # (\pc|dataOut [3] & (!\pc|dataOut [7] & !\pc|dataOut [4])))) ) 
// ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [2] & ( (!\pc|dataOut [3] & (\pc|dataOut [7] & ((!\pc|dataOut [6]) # (\pc|dataOut [4])))) # (\pc|dataOut [3] & (!\pc|dataOut [6] & ((!\pc|dataOut [4]) # (\pc|dataOut [7])))) ) ) ) # ( \pc|dataOut [5] & ( 
// !\pc|dataOut [2] & ( (!\pc|dataOut [7] & (!\pc|dataOut [3] $ (((!\pc|dataOut [6] & \pc|dataOut [4]))))) # (\pc|dataOut [7] & ((!\pc|dataOut [6]) # ((\pc|dataOut [3] & !\pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [2] & ( (!\pc|dataOut 
// [6] & (\pc|dataOut [7] & ((\pc|dataOut [4]) # (\pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~93 .extended_lut = "off";
defparam \instMem|data~93 .lut_mask = 64'h040CAD6C4C0E1C0E;
defparam \instMem|data~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N24
cyclonev_lcell_comb \instMem|data~118 (
// Equation(s):
// \instMem|data~118_combout  = ( !\pc|dataOut [8] & ( ((!\pc|dataOut [9] & (\instMem|data~95_combout )) # (\pc|dataOut [9] & (((\instMem|data~93_combout ))))) ) ) # ( \pc|dataOut [8] & ( (((\instMem|data~94_combout  & (\pc|dataOut [3] & \pc|dataOut [2]))) # 
// (\pc|dataOut [9])) ) )

	.dataa(!\instMem|data~94_combout ),
	.datab(!\instMem|data~95_combout ),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [9]),
	.datae(!\pc|dataOut [8]),
	.dataf(!\pc|dataOut [2]),
	.datag(!\instMem|data~93_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~118 .extended_lut = "on";
defparam \instMem|data~118 .lut_mask = 64'h330F00FF330F05FF;
defparam \instMem|data~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N39
cyclonev_lcell_comb \pc|dataOut[7]~feeder (
// Equation(s):
// \pc|dataOut[7]~feeder_combout  = \brOffsetAdder|Add0~41_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\brOffsetAdder|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[7]~feeder .extended_lut = "off";
defparam \pc|dataOut[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc|dataOut[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N41
dffeas \pc|dataOut[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[7]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[7] .is_wysiwyg = "true";
defparam \pc|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N18
cyclonev_lcell_comb \pcIncrementer|Add0~17 (
// Equation(s):
// \pcIncrementer|Add0~17_sumout  = SUM(( \pc|dataOut [8] ) + ( GND ) + ( \pcIncrementer|Add0~42  ))
// \pcIncrementer|Add0~18  = CARRY(( \pc|dataOut [8] ) + ( GND ) + ( \pcIncrementer|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcIncrementer|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcIncrementer|Add0~17_sumout ),
	.cout(\pcIncrementer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pcIncrementer|Add0~17 .extended_lut = "off";
defparam \pcIncrementer|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcIncrementer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N54
cyclonev_lcell_comb \brBaseMux|out[8]~4 (
// Equation(s):
// \brBaseMux|out[8]~4_combout  = ( \regFile|Mux23~4_combout  & ( (\controller|Decoder0~4_combout ) # (\pcIncrementer|Add0~17_sumout ) ) ) # ( !\regFile|Mux23~4_combout  & ( (\pcIncrementer|Add0~17_sumout  & !\controller|Decoder0~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcIncrementer|Add0~17_sumout ),
	.datad(!\controller|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\regFile|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[8]~4 .extended_lut = "off";
defparam \brBaseMux|out[8]~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \brBaseMux|out[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N33
cyclonev_lcell_comb \pc|dataOut[8]~feeder (
// Equation(s):
// \pc|dataOut[8]~feeder_combout  = \brOffsetAdder|Add0~17_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\brOffsetAdder|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[8]~feeder .extended_lut = "off";
defparam \pc|dataOut[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc|dataOut[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N35
dffeas \pc|dataOut[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[8]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[8] .is_wysiwyg = "true";
defparam \pc|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N57
cyclonev_lcell_comb \dstRegMux|Mux21~0 (
// Equation(s):
// \dstRegMux|Mux21~0_combout  = ( \procAlu|Mux21~1_combout  & ( \dstRegMux|Mux11~0_combout  & ( !\controller|WideOr14~0_combout  ) ) ) # ( \procAlu|Mux21~1_combout  & ( !\dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & 
// ((\pcIncrementer|Add0~5_sumout ))) # (\controller|WideOr14~0_combout  & (\datamem|data_rtl_0|auto_generated|ram_block1a10 )) ) ) ) # ( !\procAlu|Mux21~1_combout  & ( !\dstRegMux|Mux11~0_combout  & ( (!\controller|WideOr14~0_combout  & 
// ((\pcIncrementer|Add0~5_sumout ))) # (\controller|WideOr14~0_combout  & (\datamem|data_rtl_0|auto_generated|ram_block1a10 )) ) ) )

	.dataa(!\datamem|data_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\pcIncrementer|Add0~5_sumout ),
	.datac(!\controller|WideOr14~0_combout ),
	.datad(gnd),
	.datae(!\procAlu|Mux21~1_combout ),
	.dataf(!\dstRegMux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux21~0 .extended_lut = "off";
defparam \dstRegMux|Mux21~0 .lut_mask = 64'h353535350000F0F0;
defparam \dstRegMux|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N20
dffeas \regFile|R14|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N6
cyclonev_lcell_comb \regFile|Mux21~2 (
// Equation(s):
// \regFile|Mux21~2_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R14|dataOut [10] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R10|dataOut [10] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R6|dataOut [10] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R2|dataOut [10] ) ) )

	.dataa(!\regFile|R6|dataOut [10]),
	.datab(!\regFile|R14|dataOut [10]),
	.datac(!\regFile|R2|dataOut [10]),
	.datad(!\regFile|R10|dataOut [10]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux21~2 .extended_lut = "off";
defparam \regFile|Mux21~2 .lut_mask = 64'h0F0F555500FF3333;
defparam \regFile|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N50
dffeas \regFile|R7|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R7|dataOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R7|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R7|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R7|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N21
cyclonev_lcell_comb \regFile|Mux21~3 (
// Equation(s):
// \regFile|Mux21~3_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R15|dataOut [10] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R11|dataOut [10] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R7|dataOut [10] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R3|dataOut [10] ) ) )

	.dataa(!\regFile|R11|dataOut [10]),
	.datab(!\regFile|R15|dataOut [10]),
	.datac(!\regFile|R3|dataOut [10]),
	.datad(!\regFile|R7|dataOut [10]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux21~3 .extended_lut = "off";
defparam \regFile|Mux21~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N56
dffeas \regFile|R12|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R12|dataOut[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R12|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R12|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R12|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N3
cyclonev_lcell_comb \regFile|Mux21~0 (
// Equation(s):
// \regFile|Mux21~0_combout  = ( \rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R12|dataOut [10] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( \rs1Mux|out[3]~3_combout  & ( \regFile|R8|dataOut [10] ) ) ) # ( \rs1Mux|out[2]~2_combout  & ( 
// !\rs1Mux|out[3]~3_combout  & ( \regFile|R4|dataOut [10] ) ) ) # ( !\rs1Mux|out[2]~2_combout  & ( !\rs1Mux|out[3]~3_combout  & ( \regFile|R0|dataOut [10] ) ) )

	.dataa(!\regFile|R4|dataOut [10]),
	.datab(!\regFile|R8|dataOut [10]),
	.datac(!\regFile|R0|dataOut [10]),
	.datad(!\regFile|R12|dataOut [10]),
	.datae(!\rs1Mux|out[2]~2_combout ),
	.dataf(!\rs1Mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux21~0 .extended_lut = "off";
defparam \regFile|Mux21~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N44
dffeas \regFile|R1|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R1|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R1|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R1|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R1|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N41
dffeas \regFile|R9|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R9|dataOut[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R9|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R9|dataOut[10] .is_wysiwyg = "true";
defparam \regFile|R9|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N39
cyclonev_lcell_comb \regFile|Mux21~1 (
// Equation(s):
// \regFile|Mux21~1_combout  = ( \rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R13|dataOut [10] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( \rs1Mux|out[2]~2_combout  & ( \regFile|R5|dataOut [10] ) ) ) # ( \rs1Mux|out[3]~3_combout  & ( 
// !\rs1Mux|out[2]~2_combout  & ( \regFile|R9|dataOut [10] ) ) ) # ( !\rs1Mux|out[3]~3_combout  & ( !\rs1Mux|out[2]~2_combout  & ( \regFile|R1|dataOut [10] ) ) )

	.dataa(!\regFile|R5|dataOut [10]),
	.datab(!\regFile|R1|dataOut [10]),
	.datac(!\regFile|R9|dataOut [10]),
	.datad(!\regFile|R13|dataOut [10]),
	.datae(!\rs1Mux|out[3]~3_combout ),
	.dataf(!\rs1Mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux21~1 .extended_lut = "off";
defparam \regFile|Mux21~1 .lut_mask = 64'h33330F0F555500FF;
defparam \regFile|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N24
cyclonev_lcell_comb \regFile|Mux21~4 (
// Equation(s):
// \regFile|Mux21~4_combout  = ( \regFile|Mux21~0_combout  & ( \regFile|Mux21~1_combout  & ( (!\rs1Mux|out[1]~1_combout ) # ((!\rs1Mux|out[0]~0_combout  & (\regFile|Mux21~2_combout )) # (\rs1Mux|out[0]~0_combout  & ((\regFile|Mux21~3_combout )))) ) ) ) # ( 
// !\regFile|Mux21~0_combout  & ( \regFile|Mux21~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & (\regFile|Mux21~2_combout  & ((\rs1Mux|out[1]~1_combout )))) # (\rs1Mux|out[0]~0_combout  & (((!\rs1Mux|out[1]~1_combout ) # (\regFile|Mux21~3_combout )))) ) ) ) # 
// ( \regFile|Mux21~0_combout  & ( !\regFile|Mux21~1_combout  & ( (!\rs1Mux|out[0]~0_combout  & (((!\rs1Mux|out[1]~1_combout )) # (\regFile|Mux21~2_combout ))) # (\rs1Mux|out[0]~0_combout  & (((\regFile|Mux21~3_combout  & \rs1Mux|out[1]~1_combout )))) ) ) ) 
// # ( !\regFile|Mux21~0_combout  & ( !\regFile|Mux21~1_combout  & ( (\rs1Mux|out[1]~1_combout  & ((!\rs1Mux|out[0]~0_combout  & (\regFile|Mux21~2_combout )) # (\rs1Mux|out[0]~0_combout  & ((\regFile|Mux21~3_combout ))))) ) ) )

	.dataa(!\rs1Mux|out[0]~0_combout ),
	.datab(!\regFile|Mux21~2_combout ),
	.datac(!\regFile|Mux21~3_combout ),
	.datad(!\rs1Mux|out[1]~1_combout ),
	.datae(!\regFile|Mux21~0_combout ),
	.dataf(!\regFile|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux21~4 .extended_lut = "off";
defparam \regFile|Mux21~4 .lut_mask = 64'h0027AA275527FF27;
defparam \regFile|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N42
cyclonev_lcell_comb \brBaseMux|out[10]~1 (
// Equation(s):
// \brBaseMux|out[10]~1_combout  = ( \controller|Decoder0~4_combout  & ( \pcIncrementer|Add0~5_sumout  & ( \regFile|Mux21~4_combout  ) ) ) # ( !\controller|Decoder0~4_combout  & ( \pcIncrementer|Add0~5_sumout  ) ) # ( \controller|Decoder0~4_combout  & ( 
// !\pcIncrementer|Add0~5_sumout  & ( \regFile|Mux21~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regFile|Mux21~4_combout ),
	.datad(gnd),
	.datae(!\controller|Decoder0~4_combout ),
	.dataf(!\pcIncrementer|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\brBaseMux|out[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \brBaseMux|out[10]~1 .extended_lut = "off";
defparam \brBaseMux|out[10]~1 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \brBaseMux|out[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N15
cyclonev_lcell_comb \pc|dataOut[10]~feeder (
// Equation(s):
// \pc|dataOut[10]~feeder_combout  = \brOffsetAdder|Add0~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\brOffsetAdder|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[10]~feeder .extended_lut = "off";
defparam \pc|dataOut[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc|dataOut[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N17
dffeas \pc|dataOut[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[10]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[10] .is_wysiwyg = "true";
defparam \pc|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N12
cyclonev_lcell_comb \pc|dataOut[12]~feeder (
// Equation(s):
// \pc|dataOut[12]~feeder_combout  = ( \brOffsetAdder|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\brOffsetAdder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[12]~feeder .extended_lut = "off";
defparam \pc|dataOut[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|dataOut[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N14
dffeas \pc|dataOut[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[12]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[12] .is_wysiwyg = "true";
defparam \pc|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N36
cyclonev_lcell_comb \pc|dataOut[2]~feeder (
// Equation(s):
// \pc|dataOut[2]~feeder_combout  = \brOffsetAdder|Add0~21_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\brOffsetAdder|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[2]~feeder .extended_lut = "off";
defparam \pc|dataOut[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc|dataOut[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N38
dffeas \pc|dataOut[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\pc|dataOut[2]~feeder_combout ),
	.asdata(\pcIncrementer|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(\takeBr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[2] .is_wysiwyg = "true";
defparam \pc|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N6
cyclonev_lcell_comb \instMem|data~30 (
// Equation(s):
// \instMem|data~30_combout  = ( \instMem|data~29_combout  & ( \instMem|data~0_combout  & ( (!\pc|dataOut [9] & (!\pc|dataOut [2] & (\pc|dataOut [8]))) # (\pc|dataOut [9] & (((!\pc|dataOut [8] & \instMem|data~28_combout )))) ) ) ) # ( 
// !\instMem|data~29_combout  & ( \instMem|data~0_combout  & ( (!\pc|dataOut [9] & ((!\pc|dataOut [2]) # ((!\pc|dataOut [8])))) # (\pc|dataOut [9] & (((!\pc|dataOut [8] & \instMem|data~28_combout )))) ) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [8]),
	.datad(!\instMem|data~28_combout ),
	.datae(!\instMem|data~29_combout ),
	.dataf(!\instMem|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~30 .extended_lut = "off";
defparam \instMem|data~30 .lut_mask = 64'h00000000A8F80858;
defparam \instMem|data~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N15
cyclonev_lcell_comb \controller|WideOr14~0 (
// Equation(s):
// \controller|WideOr14~0_combout  = ( !\controller|Decoder0~0_combout  & ( \controller|WideOr6~0_combout  & ( (\instMem|data~35_combout  & (\instMem|data~30_combout  & (!\instMem|data~75_combout  & \instMem|data~27_combout ))) ) ) ) # ( 
// \controller|Decoder0~0_combout  & ( !\controller|WideOr6~0_combout  & ( (!\instMem|data~35_combout  & (\instMem|data~30_combout  & \instMem|data~27_combout )) ) ) ) # ( !\controller|Decoder0~0_combout  & ( !\controller|WideOr6~0_combout  & ( 
// (\instMem|data~30_combout  & (\instMem|data~27_combout  & ((!\instMem|data~35_combout ) # (!\instMem|data~75_combout )))) ) ) )

	.dataa(!\instMem|data~35_combout ),
	.datab(!\instMem|data~30_combout ),
	.datac(!\instMem|data~75_combout ),
	.datad(!\instMem|data~27_combout ),
	.datae(!\controller|Decoder0~0_combout ),
	.dataf(!\controller|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr14~0 .extended_lut = "off";
defparam \controller|WideOr14~0 .lut_mask = 64'h0032002200100000;
defparam \controller|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N51
cyclonev_lcell_comb \procAlu|Mux31~0 (
// Equation(s):
// \procAlu|Mux31~0_combout  = ( \controller|WideOr7~2_combout  & ( \alu2Mux|Mux31~0_combout  & ( (!\controller|WideOr4~2_combout  & (!\controller|WideOr6~11_combout  & \controller|WideOr5~5_combout )) ) ) ) # ( !\controller|WideOr7~2_combout  & ( 
// \alu2Mux|Mux31~0_combout  & ( (\controller|WideOr5~5_combout  & (!\regFile|Mux31~4_combout  $ (!\controller|WideOr4~2_combout  $ (\controller|WideOr6~11_combout )))) ) ) ) # ( \controller|WideOr7~2_combout  & ( !\alu2Mux|Mux31~0_combout  & ( 
// (!\controller|WideOr6~11_combout  & (\controller|WideOr5~5_combout  & (!\regFile|Mux31~4_combout  $ (!\controller|WideOr4~2_combout )))) ) ) ) # ( !\controller|WideOr7~2_combout  & ( !\alu2Mux|Mux31~0_combout  & ( (\controller|WideOr5~5_combout  & 
// (!\controller|WideOr4~2_combout  $ (((!\regFile|Mux31~4_combout ) # (!\controller|WideOr6~11_combout ))))) ) ) )

	.dataa(!\regFile|Mux31~4_combout ),
	.datab(!\controller|WideOr4~2_combout ),
	.datac(!\controller|WideOr6~11_combout ),
	.datad(!\controller|WideOr5~5_combout ),
	.datae(!\controller|WideOr7~2_combout ),
	.dataf(!\alu2Mux|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux31~0 .extended_lut = "off";
defparam \procAlu|Mux31~0 .lut_mask = 64'h00360060006900C0;
defparam \procAlu|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N57
cyclonev_lcell_comb \procAlu|Mux31~1 (
// Equation(s):
// \procAlu|Mux31~1_combout  = ( !\procAlu|Mux31~0_combout  & ( \procAlu|Mux24~0_combout  & ( !\procAlu|Add0~13_sumout  ) ) ) # ( !\procAlu|Mux31~0_combout  & ( !\procAlu|Mux24~0_combout  ) )

	.dataa(!\procAlu|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\procAlu|Mux31~0_combout ),
	.dataf(!\procAlu|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\procAlu|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \procAlu|Mux31~1 .extended_lut = "off";
defparam \procAlu|Mux31~1 .lut_mask = 64'hFFFF0000AAAA0000;
defparam \procAlu|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N36
cyclonev_lcell_comb \datamem|dOut[0]~1 (
// Equation(s):
// \datamem|dOut[0]~1_combout  = ( \procAlu|Add0~1_sumout  & ( (!\procAlu|Mux2~2_combout  & ((!\procAlu|Mux2~0_combout  & ((\datamem|data_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\procAlu|Mux2~0_combout  & (\datamem|dOut[0]~0_combout )))) # 
// (\procAlu|Mux2~2_combout  & (\datamem|dOut[0]~0_combout )) ) ) # ( !\procAlu|Add0~1_sumout  & ( (!\procAlu|Mux2~2_combout  & ((\datamem|data_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\procAlu|Mux2~2_combout  & (\datamem|dOut[0]~0_combout )) ) 
// )

	.dataa(!\datamem|dOut[0]~0_combout ),
	.datab(!\procAlu|Mux2~2_combout ),
	.datac(!\procAlu|Mux2~0_combout ),
	.datad(!\datamem|data_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(gnd),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|dOut[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|dOut[0]~1 .extended_lut = "off";
defparam \datamem|dOut[0]~1 .lut_mask = 64'h11DD11DD15D515D5;
defparam \datamem|dOut[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N24
cyclonev_lcell_comb \dstRegMux|Mux31~0 (
// Equation(s):
// \dstRegMux|Mux31~0_combout  = ( \datamem|dOut[0]~1_combout  & ( \procAlu|Mux32~0_combout  & ( ((!\controller|WideOr13~0_combout  & ((!\procAlu|Mux31~1_combout ))) # (\controller|WideOr13~0_combout  & (\pc|dataOut [0]))) # (\controller|WideOr14~0_combout ) 
// ) ) ) # ( !\datamem|dOut[0]~1_combout  & ( \procAlu|Mux32~0_combout  & ( (!\controller|WideOr14~0_combout  & ((!\controller|WideOr13~0_combout  & ((!\procAlu|Mux31~1_combout ))) # (\controller|WideOr13~0_combout  & (\pc|dataOut [0])))) # 
// (\controller|WideOr14~0_combout  & (((\controller|WideOr13~0_combout )))) ) ) ) # ( \datamem|dOut[0]~1_combout  & ( !\procAlu|Mux32~0_combout  & ( (!\controller|WideOr14~0_combout  & ((!\controller|WideOr13~0_combout  & ((!\procAlu|Mux31~1_combout ))) # 
// (\controller|WideOr13~0_combout  & (\pc|dataOut [0])))) # (\controller|WideOr14~0_combout  & (((!\controller|WideOr13~0_combout )))) ) ) ) # ( !\datamem|dOut[0]~1_combout  & ( !\procAlu|Mux32~0_combout  & ( (!\controller|WideOr14~0_combout  & 
// ((!\controller|WideOr13~0_combout  & ((!\procAlu|Mux31~1_combout ))) # (\controller|WideOr13~0_combout  & (\pc|dataOut [0])))) ) ) )

	.dataa(!\pc|dataOut [0]),
	.datab(!\controller|WideOr14~0_combout ),
	.datac(!\controller|WideOr13~0_combout ),
	.datad(!\procAlu|Mux31~1_combout ),
	.datae(!\datamem|dOut[0]~1_combout ),
	.dataf(!\procAlu|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dstRegMux|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dstRegMux|Mux31~0 .extended_lut = "off";
defparam \dstRegMux|Mux31~0 .lut_mask = 64'hC404F434C707F737;
defparam \dstRegMux|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N2
dffeas \regFile|R10|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R10|dataOut[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R10|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R10|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R10|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N36
cyclonev_lcell_comb \regFile|Mux63~2 (
// Equation(s):
// \regFile|Mux63~2_combout  = ( \regFile|R11|dataOut [0] & ( \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R8|dataOut [0]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R10|dataOut [0])) ) ) ) # ( !\regFile|R11|dataOut [0] & ( 
// \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R8|dataOut [0]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R10|dataOut [0])) ) ) ) # ( \regFile|R11|dataOut [0] & ( !\rs2Mux|Mux3~1_combout  & ( (\rs2Mux|Mux2~1_combout ) # 
// (\regFile|R9|dataOut [0]) ) ) ) # ( !\regFile|R11|dataOut [0] & ( !\rs2Mux|Mux3~1_combout  & ( (\regFile|R9|dataOut [0] & !\rs2Mux|Mux2~1_combout ) ) ) )

	.dataa(!\regFile|R9|dataOut [0]),
	.datab(!\regFile|R10|dataOut [0]),
	.datac(!\rs2Mux|Mux2~1_combout ),
	.datad(!\regFile|R8|dataOut [0]),
	.datae(!\regFile|R11|dataOut [0]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux63~2 .extended_lut = "off";
defparam \regFile|Mux63~2 .lut_mask = 64'h50505F5F03F303F3;
defparam \regFile|Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N41
dffeas \regFile|R6|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R6|dataOut[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R6|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R6|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R6|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N24
cyclonev_lcell_comb \regFile|Mux63~1 (
// Equation(s):
// \regFile|Mux63~1_combout  = ( \regFile|R4|dataOut [0] & ( \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout ) # (\regFile|R6|dataOut [0]) ) ) ) # ( !\regFile|R4|dataOut [0] & ( \rs2Mux|Mux3~1_combout  & ( (\rs2Mux|Mux2~1_combout  & \regFile|R6|dataOut 
// [0]) ) ) ) # ( \regFile|R4|dataOut [0] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R5|dataOut [0]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R7|dataOut [0])) ) ) ) # ( !\regFile|R4|dataOut [0] & ( !\rs2Mux|Mux3~1_combout  & ( 
// (!\rs2Mux|Mux2~1_combout  & ((\regFile|R5|dataOut [0]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R7|dataOut [0])) ) ) )

	.dataa(!\regFile|R7|dataOut [0]),
	.datab(!\regFile|R5|dataOut [0]),
	.datac(!\rs2Mux|Mux2~1_combout ),
	.datad(!\regFile|R6|dataOut [0]),
	.datae(!\regFile|R4|dataOut [0]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux63~1 .extended_lut = "off";
defparam \regFile|Mux63~1 .lut_mask = 64'h35353535000FF0FF;
defparam \regFile|Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N56
dffeas \regFile|R14|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dstRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(vcc),
	.ena(\regFile|R14|dataOut[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R14|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R14|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R14|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N48
cyclonev_lcell_comb \regFile|Mux63~3 (
// Equation(s):
// \regFile|Mux63~3_combout  = ( \rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R14|dataOut [0] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( \rs2Mux|Mux3~1_combout  & ( \regFile|R12|dataOut [0] ) ) ) # ( \rs2Mux|Mux2~1_combout  & ( 
// !\rs2Mux|Mux3~1_combout  & ( \regFile|R15|dataOut [0] ) ) ) # ( !\rs2Mux|Mux2~1_combout  & ( !\rs2Mux|Mux3~1_combout  & ( \regFile|R13|dataOut [0] ) ) )

	.dataa(!\regFile|R15|dataOut [0]),
	.datab(!\regFile|R14|dataOut [0]),
	.datac(!\regFile|R12|dataOut [0]),
	.datad(!\regFile|R13|dataOut [0]),
	.datae(!\rs2Mux|Mux2~1_combout ),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux63~3 .extended_lut = "off";
defparam \regFile|Mux63~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \regFile|Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N26
dffeas \regFile|R0|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\dstRegMux|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R0|dataOut[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R0|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R0|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R0|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N9
cyclonev_lcell_comb \regFile|R3|dataOut[0]~feeder (
// Equation(s):
// \regFile|R3|dataOut[0]~feeder_combout  = ( \dstRegMux|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dstRegMux|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|R3|dataOut[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|R3|dataOut[0]~feeder .extended_lut = "off";
defparam \regFile|R3|dataOut[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile|R3|dataOut[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \regFile|R3|dataOut[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|R3|dataOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FPGA_RESET_N~input_o ),
	.sload(gnd),
	.ena(\regFile|R3|dataOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile|R3|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile|R3|dataOut[0] .is_wysiwyg = "true";
defparam \regFile|R3|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N39
cyclonev_lcell_comb \regFile|Mux63~0 (
// Equation(s):
// \regFile|Mux63~0_combout  = ( \regFile|R1|dataOut [0] & ( \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R0|dataOut [0]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R2|dataOut [0])) ) ) ) # ( !\regFile|R1|dataOut [0] & ( 
// \rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout  & ((\regFile|R0|dataOut [0]))) # (\rs2Mux|Mux2~1_combout  & (\regFile|R2|dataOut [0])) ) ) ) # ( \regFile|R1|dataOut [0] & ( !\rs2Mux|Mux3~1_combout  & ( (!\rs2Mux|Mux2~1_combout ) # 
// (\regFile|R3|dataOut [0]) ) ) ) # ( !\regFile|R1|dataOut [0] & ( !\rs2Mux|Mux3~1_combout  & ( (\regFile|R3|dataOut [0] & \rs2Mux|Mux2~1_combout ) ) ) )

	.dataa(!\regFile|R2|dataOut [0]),
	.datab(!\regFile|R0|dataOut [0]),
	.datac(!\regFile|R3|dataOut [0]),
	.datad(!\rs2Mux|Mux2~1_combout ),
	.datae(!\regFile|R1|dataOut [0]),
	.dataf(!\rs2Mux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux63~0 .extended_lut = "off";
defparam \regFile|Mux63~0 .lut_mask = 64'h000FFF0F33553355;
defparam \regFile|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N9
cyclonev_lcell_comb \regFile|Mux63~4 (
// Equation(s):
// \regFile|Mux63~4_combout  = ( \regFile|Mux63~3_combout  & ( \regFile|Mux63~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((!\rs2Mux|Mux0~1_combout ) # (\regFile|Mux63~1_combout )))) # (\rs2Mux|Mux1~1_combout  & (((\rs2Mux|Mux0~1_combout )) # 
// (\regFile|Mux63~2_combout ))) ) ) ) # ( !\regFile|Mux63~3_combout  & ( \regFile|Mux63~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((\regFile|Mux63~1_combout  & \rs2Mux|Mux0~1_combout )))) # (\rs2Mux|Mux1~1_combout  & (((\rs2Mux|Mux0~1_combout )) # 
// (\regFile|Mux63~2_combout ))) ) ) ) # ( \regFile|Mux63~3_combout  & ( !\regFile|Mux63~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((!\rs2Mux|Mux0~1_combout ) # (\regFile|Mux63~1_combout )))) # (\rs2Mux|Mux1~1_combout  & (\regFile|Mux63~2_combout  & 
// ((!\rs2Mux|Mux0~1_combout )))) ) ) ) # ( !\regFile|Mux63~3_combout  & ( !\regFile|Mux63~0_combout  & ( (!\rs2Mux|Mux1~1_combout  & (((\regFile|Mux63~1_combout  & \rs2Mux|Mux0~1_combout )))) # (\rs2Mux|Mux1~1_combout  & (\regFile|Mux63~2_combout  & 
// ((!\rs2Mux|Mux0~1_combout )))) ) ) )

	.dataa(!\rs2Mux|Mux1~1_combout ),
	.datab(!\regFile|Mux63~2_combout ),
	.datac(!\regFile|Mux63~1_combout ),
	.datad(!\rs2Mux|Mux0~1_combout ),
	.datae(!\regFile|Mux63~3_combout ),
	.dataf(!\regFile|Mux63~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile|Mux63~4 .extended_lut = "off";
defparam \regFile|Mux63~4 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \regFile|Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N24
cyclonev_lcell_comb \datamem|ledr[0]~feeder (
// Equation(s):
// \datamem|ledr[0]~feeder_combout  = ( \regFile|Mux63~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux63~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|ledr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|ledr[0]~feeder .extended_lut = "off";
defparam \datamem|ledr[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamem|ledr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \datamem|ledr[0]~0 (
// Equation(s):
// \datamem|ledr[0]~0_combout  = ( \procAlu|Mux2~0_combout  & ( \procAlu|Add0~1_sumout  & ( (\controller|Decoder0~2_combout  & \procAlu|Mux29~1_combout ) ) ) ) # ( !\procAlu|Mux2~0_combout  & ( \procAlu|Add0~1_sumout  & ( (\controller|Decoder0~2_combout  & 
// (\procAlu|Mux2~2_combout  & \procAlu|Mux29~1_combout )) ) ) ) # ( \procAlu|Mux2~0_combout  & ( !\procAlu|Add0~1_sumout  & ( (\controller|Decoder0~2_combout  & (\procAlu|Mux2~2_combout  & \procAlu|Mux29~1_combout )) ) ) ) # ( !\procAlu|Mux2~0_combout  & ( 
// !\procAlu|Add0~1_sumout  & ( (\controller|Decoder0~2_combout  & (\procAlu|Mux2~2_combout  & \procAlu|Mux29~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\controller|Decoder0~2_combout ),
	.datac(!\procAlu|Mux2~2_combout ),
	.datad(!\procAlu|Mux29~1_combout ),
	.datae(!\procAlu|Mux2~0_combout ),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|ledr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|ledr[0]~0 .extended_lut = "off";
defparam \datamem|ledr[0]~0 .lut_mask = 64'h0003000300030033;
defparam \datamem|ledr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N26
dffeas \datamem|ledr[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|ledr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|ledr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|ledr[0] .is_wysiwyg = "true";
defparam \datamem|ledr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N48
cyclonev_lcell_comb \datamem|ledr[1]~feeder (
// Equation(s):
// \datamem|ledr[1]~feeder_combout  = ( \regFile|Mux62~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|ledr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|ledr[1]~feeder .extended_lut = "off";
defparam \datamem|ledr[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamem|ledr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N49
dffeas \datamem|ledr[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|ledr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|ledr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|ledr[1] .is_wysiwyg = "true";
defparam \datamem|ledr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N33
cyclonev_lcell_comb \datamem|ledr[2]~feeder (
// Equation(s):
// \datamem|ledr[2]~feeder_combout  = ( \regFile|Mux61~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux61~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|ledr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|ledr[2]~feeder .extended_lut = "off";
defparam \datamem|ledr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamem|ledr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N34
dffeas \datamem|ledr[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|ledr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|ledr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|ledr[2] .is_wysiwyg = "true";
defparam \datamem|ledr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N39
cyclonev_lcell_comb \datamem|ledr[3]~feeder (
// Equation(s):
// \datamem|ledr[3]~feeder_combout  = ( \regFile|Mux60~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux60~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|ledr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|ledr[3]~feeder .extended_lut = "off";
defparam \datamem|ledr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamem|ledr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N40
dffeas \datamem|ledr[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|ledr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|ledr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|ledr[3] .is_wysiwyg = "true";
defparam \datamem|ledr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N36
cyclonev_lcell_comb \datamem|ledr[4]~feeder (
// Equation(s):
// \datamem|ledr[4]~feeder_combout  = ( \regFile|Mux59~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|ledr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|ledr[4]~feeder .extended_lut = "off";
defparam \datamem|ledr[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamem|ledr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y19_N37
dffeas \datamem|ledr[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|ledr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|ledr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|ledr[4] .is_wysiwyg = "true";
defparam \datamem|ledr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N58
dffeas \datamem|ledr[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux58~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|ledr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|ledr[5] .is_wysiwyg = "true";
defparam \datamem|ledr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N52
dffeas \datamem|ledr[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux57~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|ledr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|ledr[6] .is_wysiwyg = "true";
defparam \datamem|ledr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N42
cyclonev_lcell_comb \datamem|ledr[7]~feeder (
// Equation(s):
// \datamem|ledr[7]~feeder_combout  = ( \regFile|Mux56~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|ledr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|ledr[7]~feeder .extended_lut = "off";
defparam \datamem|ledr[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamem|ledr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y19_N43
dffeas \datamem|ledr[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|ledr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|ledr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|ledr[7] .is_wysiwyg = "true";
defparam \datamem|ledr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \datamem|ledr[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux55~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|ledr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|ledr[8] .is_wysiwyg = "true";
defparam \datamem|ledr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N12
cyclonev_lcell_comb \datamem|ledr[9]~feeder (
// Equation(s):
// \datamem|ledr[9]~feeder_combout  = ( \regFile|Mux54~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|ledr[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|ledr[9]~feeder .extended_lut = "off";
defparam \datamem|ledr[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamem|ledr[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N13
dffeas \datamem|ledr[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|ledr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|ledr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|ledr[9] .is_wysiwyg = "true";
defparam \datamem|ledr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N57
cyclonev_lcell_comb \datamem|hex[3]~0 (
// Equation(s):
// \datamem|hex[3]~0_combout  = ( \procAlu|Mux2~0_combout  & ( \procAlu|Add0~1_sumout  & ( (!\procAlu|Mux29~1_combout  & (!\procAlu|Mux28~1_combout  & \controller|Decoder0~2_combout )) ) ) ) # ( !\procAlu|Mux2~0_combout  & ( \procAlu|Add0~1_sumout  & ( 
// (!\procAlu|Mux29~1_combout  & (!\procAlu|Mux28~1_combout  & (\controller|Decoder0~2_combout  & \procAlu|Mux2~2_combout ))) ) ) ) # ( \procAlu|Mux2~0_combout  & ( !\procAlu|Add0~1_sumout  & ( (!\procAlu|Mux29~1_combout  & (!\procAlu|Mux28~1_combout  & 
// (\controller|Decoder0~2_combout  & \procAlu|Mux2~2_combout ))) ) ) ) # ( !\procAlu|Mux2~0_combout  & ( !\procAlu|Add0~1_sumout  & ( (!\procAlu|Mux29~1_combout  & (!\procAlu|Mux28~1_combout  & (\controller|Decoder0~2_combout  & \procAlu|Mux2~2_combout ))) 
// ) ) )

	.dataa(!\procAlu|Mux29~1_combout ),
	.datab(!\procAlu|Mux28~1_combout ),
	.datac(!\controller|Decoder0~2_combout ),
	.datad(!\procAlu|Mux2~2_combout ),
	.datae(!\procAlu|Mux2~0_combout ),
	.dataf(!\procAlu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|hex[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|hex[3]~0 .extended_lut = "off";
defparam \datamem|hex[3]~0 .lut_mask = 64'h0008000800080808;
defparam \datamem|hex[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N5
dffeas \datamem|hex[1] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux62~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[1] .is_wysiwyg = "true";
defparam \datamem|hex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N32
dffeas \datamem|hex[3] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux60~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[3] .is_wysiwyg = "true";
defparam \datamem|hex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N35
dffeas \datamem|hex[0] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux63~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[0] .is_wysiwyg = "true";
defparam \datamem|hex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N41
dffeas \datamem|hex[2] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux61~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[2] .is_wysiwyg = "true";
defparam \datamem|hex[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N36
cyclonev_lcell_comb \hex0Disp|dOut[0]~0 (
// Equation(s):
// \hex0Disp|dOut[0]~0_combout  = ( \datamem|hex [2] & ( (!\datamem|hex [1] & (!\datamem|hex [3] $ (\datamem|hex [0]))) ) ) # ( !\datamem|hex [2] & ( (\datamem|hex [0] & (!\datamem|hex [1] $ (\datamem|hex [3]))) ) )

	.dataa(!\datamem|hex [1]),
	.datab(!\datamem|hex [3]),
	.datac(!\datamem|hex [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamem|hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0Disp|dOut[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0Disp|dOut[0]~0 .extended_lut = "off";
defparam \hex0Disp|dOut[0]~0 .lut_mask = 64'h0909090982828282;
defparam \hex0Disp|dOut[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N30
cyclonev_lcell_comb \hex0Disp|dOut[1]~1 (
// Equation(s):
// \hex0Disp|dOut[1]~1_combout  = (!\datamem|hex [1] & (\datamem|hex [2] & (!\datamem|hex [0] $ (!\datamem|hex [3])))) # (\datamem|hex [1] & ((!\datamem|hex [0] & (\datamem|hex [2])) # (\datamem|hex [0] & ((\datamem|hex [3])))))

	.dataa(!\datamem|hex [1]),
	.datab(!\datamem|hex [2]),
	.datac(!\datamem|hex [0]),
	.datad(!\datamem|hex [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0Disp|dOut[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0Disp|dOut[1]~1 .extended_lut = "off";
defparam \hex0Disp|dOut[1]~1 .lut_mask = 64'h1235123512351235;
defparam \hex0Disp|dOut[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N39
cyclonev_lcell_comb \hex0Disp|dOut[2]~2 (
// Equation(s):
// \hex0Disp|dOut[2]~2_combout  = ( \datamem|hex [0] & ( (!\datamem|hex [1]) # ((!\datamem|hex [3]) # (!\datamem|hex [2])) ) ) # ( !\datamem|hex [0] & ( (!\datamem|hex [3] & ((!\datamem|hex [1]) # (\datamem|hex [2]))) # (\datamem|hex [3] & ((!\datamem|hex 
// [2]))) ) )

	.dataa(!\datamem|hex [1]),
	.datab(gnd),
	.datac(!\datamem|hex [3]),
	.datad(!\datamem|hex [2]),
	.datae(gnd),
	.dataf(!\datamem|hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0Disp|dOut[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0Disp|dOut[2]~2 .extended_lut = "off";
defparam \hex0Disp|dOut[2]~2 .lut_mask = 64'hAFF0AFF0FFFAFFFA;
defparam \hex0Disp|dOut[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N18
cyclonev_lcell_comb \hex0Disp|dOut[3]~3 (
// Equation(s):
// \hex0Disp|dOut[3]~3_combout  = ( \datamem|hex [2] & ( (!\datamem|hex [1] & (!\datamem|hex [3] & !\datamem|hex [0])) # (\datamem|hex [1] & ((\datamem|hex [0]))) ) ) # ( !\datamem|hex [2] & ( (!\datamem|hex [1] & (!\datamem|hex [3] & \datamem|hex [0])) # 
// (\datamem|hex [1] & (\datamem|hex [3] & !\datamem|hex [0])) ) )

	.dataa(!\datamem|hex [1]),
	.datab(!\datamem|hex [3]),
	.datac(!\datamem|hex [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamem|hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0Disp|dOut[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0Disp|dOut[3]~3 .extended_lut = "off";
defparam \hex0Disp|dOut[3]~3 .lut_mask = 64'h1818181885858585;
defparam \hex0Disp|dOut[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N33
cyclonev_lcell_comb \hex0Disp|dOut[4]~4 (
// Equation(s):
// \hex0Disp|dOut[4]~4_combout  = (!\datamem|hex [1] & ((!\datamem|hex [2] & ((\datamem|hex [0]))) # (\datamem|hex [2] & (!\datamem|hex [3])))) # (\datamem|hex [1] & (((!\datamem|hex [3] & \datamem|hex [0]))))

	.dataa(!\datamem|hex [1]),
	.datab(!\datamem|hex [2]),
	.datac(!\datamem|hex [3]),
	.datad(!\datamem|hex [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0Disp|dOut[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0Disp|dOut[4]~4 .extended_lut = "off";
defparam \hex0Disp|dOut[4]~4 .lut_mask = 64'h20F820F820F820F8;
defparam \hex0Disp|dOut[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N21
cyclonev_lcell_comb \hex0Disp|dOut[5]~5 (
// Equation(s):
// \hex0Disp|dOut[5]~5_combout  = ( \datamem|hex [0] & ( !\datamem|hex [3] $ (((!\datamem|hex [1] & \datamem|hex [2]))) ) ) # ( !\datamem|hex [0] & ( (\datamem|hex [1] & (!\datamem|hex [3] & !\datamem|hex [2])) ) )

	.dataa(!\datamem|hex [1]),
	.datab(!\datamem|hex [3]),
	.datac(!\datamem|hex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamem|hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0Disp|dOut[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0Disp|dOut[5]~5 .extended_lut = "off";
defparam \hex0Disp|dOut[5]~5 .lut_mask = 64'h40404040C6C6C6C6;
defparam \hex0Disp|dOut[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N51
cyclonev_lcell_comb \hex0Disp|dOut[6]~6 (
// Equation(s):
// \hex0Disp|dOut[6]~6_combout  = ( \datamem|hex [0] & ( (!\datamem|hex [2] $ (!\datamem|hex [1])) # (\datamem|hex [3]) ) ) # ( !\datamem|hex [0] & ( (!\datamem|hex [2] $ (!\datamem|hex [3])) # (\datamem|hex [1]) ) )

	.dataa(gnd),
	.datab(!\datamem|hex [2]),
	.datac(!\datamem|hex [3]),
	.datad(!\datamem|hex [1]),
	.datae(gnd),
	.dataf(!\datamem|hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0Disp|dOut[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0Disp|dOut[6]~6 .extended_lut = "off";
defparam \hex0Disp|dOut[6]~6 .lut_mask = 64'h3CFF3CFF3FCF3FCF;
defparam \hex0Disp|dOut[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N2
dffeas \datamem|hex[7] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\regFile|Mux56~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[7] .is_wysiwyg = "true";
defparam \datamem|hex[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N14
dffeas \datamem|hex[5] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux58~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[5] .is_wysiwyg = "true";
defparam \datamem|hex[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N56
dffeas \datamem|hex[4] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux59~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[4] .is_wysiwyg = "true";
defparam \datamem|hex[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N26
dffeas \datamem|hex[6] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux57~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[6] .is_wysiwyg = "true";
defparam \datamem|hex[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N57
cyclonev_lcell_comb \hex1Disp|dOut[0]~0 (
// Equation(s):
// \hex1Disp|dOut[0]~0_combout  = ( \datamem|hex [6] & ( (!\datamem|hex [5] & (!\datamem|hex [7] $ (\datamem|hex [4]))) ) ) # ( !\datamem|hex [6] & ( (\datamem|hex [4] & (!\datamem|hex [7] $ (\datamem|hex [5]))) ) )

	.dataa(!\datamem|hex [7]),
	.datab(!\datamem|hex [5]),
	.datac(gnd),
	.datad(!\datamem|hex [4]),
	.datae(gnd),
	.dataf(!\datamem|hex [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1Disp|dOut[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1Disp|dOut[0]~0 .extended_lut = "off";
defparam \hex1Disp|dOut[0]~0 .lut_mask = 64'h0099009988448844;
defparam \hex1Disp|dOut[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N6
cyclonev_lcell_comb \hex1Disp|dOut[1]~1 (
// Equation(s):
// \hex1Disp|dOut[1]~1_combout  = ( \datamem|hex [6] & ( (!\datamem|hex [5] & (!\datamem|hex [7] $ (!\datamem|hex [4]))) # (\datamem|hex [5] & ((!\datamem|hex [4]) # (\datamem|hex [7]))) ) ) # ( !\datamem|hex [6] & ( (\datamem|hex [5] & (\datamem|hex [7] & 
// \datamem|hex [4])) ) )

	.dataa(gnd),
	.datab(!\datamem|hex [5]),
	.datac(!\datamem|hex [7]),
	.datad(!\datamem|hex [4]),
	.datae(gnd),
	.dataf(!\datamem|hex [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1Disp|dOut[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1Disp|dOut[1]~1 .extended_lut = "off";
defparam \hex1Disp|dOut[1]~1 .lut_mask = 64'h000300033FC33FC3;
defparam \hex1Disp|dOut[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N9
cyclonev_lcell_comb \hex1Disp|dOut[2]~2 (
// Equation(s):
// \hex1Disp|dOut[2]~2_combout  = ( \datamem|hex [6] & ( (!\datamem|hex [7]) # ((\datamem|hex [4] & !\datamem|hex [5])) ) ) # ( !\datamem|hex [6] & ( ((!\datamem|hex [5]) # (\datamem|hex [7])) # (\datamem|hex [4]) ) )

	.dataa(!\datamem|hex [4]),
	.datab(!\datamem|hex [5]),
	.datac(gnd),
	.datad(!\datamem|hex [7]),
	.datae(gnd),
	.dataf(!\datamem|hex [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1Disp|dOut[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1Disp|dOut[2]~2 .extended_lut = "off";
defparam \hex1Disp|dOut[2]~2 .lut_mask = 64'hDDFFDDFFFF44FF44;
defparam \hex1Disp|dOut[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N24
cyclonev_lcell_comb \hex1Disp|dOut[3]~3 (
// Equation(s):
// \hex1Disp|dOut[3]~3_combout  = ( \datamem|hex [5] & ( (!\datamem|hex [4] & (\datamem|hex [7] & !\datamem|hex [6])) # (\datamem|hex [4] & ((\datamem|hex [6]))) ) ) # ( !\datamem|hex [5] & ( (!\datamem|hex [7] & (!\datamem|hex [4] $ (!\datamem|hex [6]))) ) 
// )

	.dataa(!\datamem|hex [4]),
	.datab(gnd),
	.datac(!\datamem|hex [7]),
	.datad(!\datamem|hex [6]),
	.datae(gnd),
	.dataf(!\datamem|hex [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1Disp|dOut[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1Disp|dOut[3]~3 .extended_lut = "off";
defparam \hex1Disp|dOut[3]~3 .lut_mask = 64'h50A050A00A550A55;
defparam \hex1Disp|dOut[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N27
cyclonev_lcell_comb \hex1Disp|dOut[4]~4 (
// Equation(s):
// \hex1Disp|dOut[4]~4_combout  = ( \datamem|hex [6] & ( (!\datamem|hex [7] & ((!\datamem|hex [5]) # (\datamem|hex [4]))) ) ) # ( !\datamem|hex [6] & ( (\datamem|hex [4] & ((!\datamem|hex [5]) # (!\datamem|hex [7]))) ) )

	.dataa(!\datamem|hex [4]),
	.datab(!\datamem|hex [5]),
	.datac(gnd),
	.datad(!\datamem|hex [7]),
	.datae(gnd),
	.dataf(!\datamem|hex [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1Disp|dOut[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1Disp|dOut[4]~4 .extended_lut = "off";
defparam \hex1Disp|dOut[4]~4 .lut_mask = 64'h55445544DD00DD00;
defparam \hex1Disp|dOut[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N48
cyclonev_lcell_comb \hex1Disp|dOut[5]~5 (
// Equation(s):
// \hex1Disp|dOut[5]~5_combout  = ( \datamem|hex [6] & ( (\datamem|hex [4] & (!\datamem|hex [5] $ (!\datamem|hex [7]))) ) ) # ( !\datamem|hex [6] & ( (!\datamem|hex [7] & ((\datamem|hex [4]) # (\datamem|hex [5]))) ) )

	.dataa(!\datamem|hex [5]),
	.datab(gnd),
	.datac(!\datamem|hex [4]),
	.datad(!\datamem|hex [7]),
	.datae(gnd),
	.dataf(!\datamem|hex [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1Disp|dOut[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1Disp|dOut[5]~5 .extended_lut = "off";
defparam \hex1Disp|dOut[5]~5 .lut_mask = 64'h5F005F00050A050A;
defparam \hex1Disp|dOut[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N54
cyclonev_lcell_comb \hex1Disp|dOut[6]~6 (
// Equation(s):
// \hex1Disp|dOut[6]~6_combout  = ( \datamem|hex [5] & ( ((!\datamem|hex [6]) # (!\datamem|hex [4])) # (\datamem|hex [7]) ) ) # ( !\datamem|hex [5] & ( (!\datamem|hex [7] & (\datamem|hex [6])) # (\datamem|hex [7] & ((!\datamem|hex [6]) # (\datamem|hex [4]))) 
// ) )

	.dataa(!\datamem|hex [7]),
	.datab(gnd),
	.datac(!\datamem|hex [6]),
	.datad(!\datamem|hex [4]),
	.datae(gnd),
	.dataf(!\datamem|hex [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1Disp|dOut[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1Disp|dOut[6]~6 .extended_lut = "off";
defparam \hex1Disp|dOut[6]~6 .lut_mask = 64'h5A5F5A5FFFF5FFF5;
defparam \hex1Disp|dOut[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \datamem|hex[11] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux52~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[11] .is_wysiwyg = "true";
defparam \datamem|hex[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N19
dffeas \datamem|hex[10] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux53~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[10] .is_wysiwyg = "true";
defparam \datamem|hex[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N15
cyclonev_lcell_comb \datamem|hex[8]~feeder (
// Equation(s):
// \datamem|hex[8]~feeder_combout  = ( \regFile|Mux55~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile|Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|hex[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|hex[8]~feeder .extended_lut = "off";
defparam \datamem|hex[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamem|hex[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N16
dffeas \datamem|hex[8] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|hex[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[8] .is_wysiwyg = "true";
defparam \datamem|hex[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N12
cyclonev_lcell_comb \datamem|hex[9]~feeder (
// Equation(s):
// \datamem|hex[9]~feeder_combout  = \regFile|Mux54~4_combout 

	.dataa(gnd),
	.datab(!\regFile|Mux54~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|hex[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|hex[9]~feeder .extended_lut = "off";
defparam \datamem|hex[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \datamem|hex[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N14
dffeas \datamem|hex[9] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(\datamem|hex[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[9] .is_wysiwyg = "true";
defparam \datamem|hex[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \hex2Disp|dOut[0]~0 (
// Equation(s):
// \hex2Disp|dOut[0]~0_combout  = ( \datamem|hex [9] & ( (\datamem|hex [11] & (!\datamem|hex [10] & \datamem|hex [8])) ) ) # ( !\datamem|hex [9] & ( (!\datamem|hex [11] & (!\datamem|hex [10] $ (!\datamem|hex [8]))) # (\datamem|hex [11] & (\datamem|hex [10] & 
// \datamem|hex [8])) ) )

	.dataa(!\datamem|hex [11]),
	.datab(gnd),
	.datac(!\datamem|hex [10]),
	.datad(!\datamem|hex [8]),
	.datae(gnd),
	.dataf(!\datamem|hex [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2Disp|dOut[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2Disp|dOut[0]~0 .extended_lut = "off";
defparam \hex2Disp|dOut[0]~0 .lut_mask = 64'h0AA50AA500500050;
defparam \hex2Disp|dOut[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \hex2Disp|dOut[1]~1 (
// Equation(s):
// \hex2Disp|dOut[1]~1_combout  = ( \datamem|hex [9] & ( (!\datamem|hex [8] & (\datamem|hex [10])) # (\datamem|hex [8] & ((\datamem|hex [11]))) ) ) # ( !\datamem|hex [9] & ( (\datamem|hex [10] & (!\datamem|hex [8] $ (!\datamem|hex [11]))) ) )

	.dataa(!\datamem|hex [8]),
	.datab(!\datamem|hex [10]),
	.datac(!\datamem|hex [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamem|hex [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2Disp|dOut[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2Disp|dOut[1]~1 .extended_lut = "off";
defparam \hex2Disp|dOut[1]~1 .lut_mask = 64'h1212121227272727;
defparam \hex2Disp|dOut[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N39
cyclonev_lcell_comb \hex2Disp|dOut[2]~2 (
// Equation(s):
// \hex2Disp|dOut[2]~2_combout  = ( \datamem|hex [9] & ( (!\datamem|hex [11] & ((\datamem|hex [8]) # (\datamem|hex [10]))) # (\datamem|hex [11] & (!\datamem|hex [10])) ) ) # ( !\datamem|hex [9] & ( (!\datamem|hex [11]) # ((!\datamem|hex [10]) # (\datamem|hex 
// [8])) ) )

	.dataa(!\datamem|hex [11]),
	.datab(gnd),
	.datac(!\datamem|hex [10]),
	.datad(!\datamem|hex [8]),
	.datae(gnd),
	.dataf(!\datamem|hex [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2Disp|dOut[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2Disp|dOut[2]~2 .extended_lut = "off";
defparam \hex2Disp|dOut[2]~2 .lut_mask = 64'hFAFFFAFF5AFA5AFA;
defparam \hex2Disp|dOut[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \hex2Disp|dOut[3]~3 (
// Equation(s):
// \hex2Disp|dOut[3]~3_combout  = ( \datamem|hex [9] & ( (!\datamem|hex [8] & (!\datamem|hex [10] & \datamem|hex [11])) # (\datamem|hex [8] & (\datamem|hex [10])) ) ) # ( !\datamem|hex [9] & ( (!\datamem|hex [11] & (!\datamem|hex [8] $ (!\datamem|hex [10]))) 
// ) )

	.dataa(!\datamem|hex [8]),
	.datab(!\datamem|hex [10]),
	.datac(!\datamem|hex [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamem|hex [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2Disp|dOut[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2Disp|dOut[3]~3 .extended_lut = "off";
defparam \hex2Disp|dOut[3]~3 .lut_mask = 64'h6060606019191919;
defparam \hex2Disp|dOut[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \hex2Disp|dOut[4]~4 (
// Equation(s):
// \hex2Disp|dOut[4]~4_combout  = ( \datamem|hex [9] & ( (\datamem|hex [8] & !\datamem|hex [11]) ) ) # ( !\datamem|hex [9] & ( (!\datamem|hex [10] & (\datamem|hex [8])) # (\datamem|hex [10] & ((!\datamem|hex [11]))) ) )

	.dataa(!\datamem|hex [8]),
	.datab(!\datamem|hex [10]),
	.datac(!\datamem|hex [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamem|hex [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2Disp|dOut[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2Disp|dOut[4]~4 .extended_lut = "off";
defparam \hex2Disp|dOut[4]~4 .lut_mask = 64'h7474747450505050;
defparam \hex2Disp|dOut[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \hex2Disp|dOut[5]~5 (
// Equation(s):
// \hex2Disp|dOut[5]~5_combout  = ( \datamem|hex [9] & ( (!\datamem|hex [11] & ((!\datamem|hex [10]) # (\datamem|hex [8]))) ) ) # ( !\datamem|hex [9] & ( (\datamem|hex [8] & (!\datamem|hex [11] $ (\datamem|hex [10]))) ) )

	.dataa(!\datamem|hex [11]),
	.datab(gnd),
	.datac(!\datamem|hex [10]),
	.datad(!\datamem|hex [8]),
	.datae(gnd),
	.dataf(!\datamem|hex [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2Disp|dOut[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2Disp|dOut[5]~5 .extended_lut = "off";
defparam \hex2Disp|dOut[5]~5 .lut_mask = 64'h00A500A5A0AAA0AA;
defparam \hex2Disp|dOut[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \hex2Disp|dOut[6]~6 (
// Equation(s):
// \hex2Disp|dOut[6]~6_combout  = ( \datamem|hex [9] & ( (!\datamem|hex [8]) # ((!\datamem|hex [10]) # (\datamem|hex [11])) ) ) # ( !\datamem|hex [9] & ( (!\datamem|hex [10] & ((\datamem|hex [11]))) # (\datamem|hex [10] & ((!\datamem|hex [11]) # 
// (\datamem|hex [8]))) ) )

	.dataa(!\datamem|hex [8]),
	.datab(!\datamem|hex [10]),
	.datac(!\datamem|hex [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamem|hex [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2Disp|dOut[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2Disp|dOut[6]~6 .extended_lut = "off";
defparam \hex2Disp|dOut[6]~6 .lut_mask = 64'h3D3D3D3DEFEFEFEF;
defparam \hex2Disp|dOut[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N49
dffeas \datamem|hex[15]~DUPLICATE (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[15]~DUPLICATE .is_wysiwyg = "true";
defparam \datamem|hex[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N49
dffeas \datamem|hex[13] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[13] .is_wysiwyg = "true";
defparam \datamem|hex[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N16
dffeas \datamem|hex[14] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[14] .is_wysiwyg = "true";
defparam \datamem|hex[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N46
dffeas \datamem|hex[12] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[12] .is_wysiwyg = "true";
defparam \datamem|hex[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N21
cyclonev_lcell_comb \hex3Disp|dOut[0]~0 (
// Equation(s):
// \hex3Disp|dOut[0]~0_combout  = ( \datamem|hex [12] & ( (!\datamem|hex[15]~DUPLICATE_q  & (!\datamem|hex [13] & !\datamem|hex [14])) # (\datamem|hex[15]~DUPLICATE_q  & (!\datamem|hex [13] $ (!\datamem|hex [14]))) ) ) # ( !\datamem|hex [12] & ( 
// (!\datamem|hex[15]~DUPLICATE_q  & (!\datamem|hex [13] & \datamem|hex [14])) ) )

	.dataa(!\datamem|hex[15]~DUPLICATE_q ),
	.datab(!\datamem|hex [13]),
	.datac(!\datamem|hex [14]),
	.datad(gnd),
	.datae(!\datamem|hex [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3Disp|dOut[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3Disp|dOut[0]~0 .extended_lut = "off";
defparam \hex3Disp|dOut[0]~0 .lut_mask = 64'h0808949408089494;
defparam \hex3Disp|dOut[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N50
dffeas \datamem|hex[15] (
	.clk(\clk_divider|clk_out~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile|Mux48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|hex [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|hex[15] .is_wysiwyg = "true";
defparam \datamem|hex[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \hex3Disp|dOut[1]~1 (
// Equation(s):
// \hex3Disp|dOut[1]~1_combout  = ( \datamem|hex [14] & ( (!\datamem|hex [12] & ((\datamem|hex [15]) # (\datamem|hex [13]))) # (\datamem|hex [12] & (!\datamem|hex [13] $ (\datamem|hex [15]))) ) ) # ( !\datamem|hex [14] & ( (\datamem|hex [12] & (\datamem|hex 
// [13] & \datamem|hex [15])) ) )

	.dataa(!\datamem|hex [12]),
	.datab(!\datamem|hex [13]),
	.datac(!\datamem|hex [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamem|hex [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3Disp|dOut[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3Disp|dOut[1]~1 .extended_lut = "off";
defparam \hex3Disp|dOut[1]~1 .lut_mask = 64'h010101016B6B6B6B;
defparam \hex3Disp|dOut[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N30
cyclonev_lcell_comb \hex3Disp|dOut[2]~2 (
// Equation(s):
// \hex3Disp|dOut[2]~2_combout  = ( \datamem|hex [14] & ( (!\datamem|hex [15]) # ((\datamem|hex [12] & !\datamem|hex [13])) ) ) # ( !\datamem|hex [14] & ( ((!\datamem|hex [13]) # (\datamem|hex [15])) # (\datamem|hex [12]) ) )

	.dataa(!\datamem|hex [12]),
	.datab(!\datamem|hex [13]),
	.datac(!\datamem|hex [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamem|hex [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3Disp|dOut[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3Disp|dOut[2]~2 .extended_lut = "off";
defparam \hex3Disp|dOut[2]~2 .lut_mask = 64'hDFDFDFDFF4F4F4F4;
defparam \hex3Disp|dOut[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N48
cyclonev_lcell_comb \hex3Disp|dOut[3]~3 (
// Equation(s):
// \hex3Disp|dOut[3]~3_combout  = ( \datamem|hex [14] & ( \datamem|hex [13] & ( \datamem|hex [12] ) ) ) # ( !\datamem|hex [14] & ( \datamem|hex [13] & ( (!\datamem|hex [12] & \datamem|hex[15]~DUPLICATE_q ) ) ) ) # ( \datamem|hex [14] & ( !\datamem|hex [13] & 
// ( (!\datamem|hex [12] & !\datamem|hex[15]~DUPLICATE_q ) ) ) ) # ( !\datamem|hex [14] & ( !\datamem|hex [13] & ( (\datamem|hex [12] & !\datamem|hex[15]~DUPLICATE_q ) ) ) )

	.dataa(!\datamem|hex [12]),
	.datab(gnd),
	.datac(!\datamem|hex[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\datamem|hex [14]),
	.dataf(!\datamem|hex [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3Disp|dOut[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3Disp|dOut[3]~3 .extended_lut = "off";
defparam \hex3Disp|dOut[3]~3 .lut_mask = 64'h5050A0A00A0A5555;
defparam \hex3Disp|dOut[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N0
cyclonev_lcell_comb \hex3Disp|dOut[4]~4 (
// Equation(s):
// \hex3Disp|dOut[4]~4_combout  = (!\datamem|hex [13] & ((!\datamem|hex [14] & (\datamem|hex [12])) # (\datamem|hex [14] & ((!\datamem|hex [15]))))) # (\datamem|hex [13] & (\datamem|hex [12] & ((!\datamem|hex [15]))))

	.dataa(!\datamem|hex [12]),
	.datab(!\datamem|hex [14]),
	.datac(!\datamem|hex [15]),
	.datad(!\datamem|hex [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3Disp|dOut[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3Disp|dOut[4]~4 .extended_lut = "off";
defparam \hex3Disp|dOut[4]~4 .lut_mask = 64'h7450745074507450;
defparam \hex3Disp|dOut[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N3
cyclonev_lcell_comb \hex3Disp|dOut[5]~5 (
// Equation(s):
// \hex3Disp|dOut[5]~5_combout  = ( \datamem|hex [15] & ( (\datamem|hex [12] & (\datamem|hex [14] & !\datamem|hex [13])) ) ) # ( !\datamem|hex [15] & ( (!\datamem|hex [12] & (!\datamem|hex [14] & \datamem|hex [13])) # (\datamem|hex [12] & ((!\datamem|hex 
// [14]) # (\datamem|hex [13]))) ) )

	.dataa(!\datamem|hex [12]),
	.datab(!\datamem|hex [14]),
	.datac(!\datamem|hex [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamem|hex [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3Disp|dOut[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3Disp|dOut[5]~5 .extended_lut = "off";
defparam \hex3Disp|dOut[5]~5 .lut_mask = 64'h4D4D4D4D10101010;
defparam \hex3Disp|dOut[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N51
cyclonev_lcell_comb \hex3Disp|dOut[6]~6 (
// Equation(s):
// \hex3Disp|dOut[6]~6_combout  = ( \datamem|hex [12] & ( (!\datamem|hex [14] $ (!\datamem|hex [13])) # (\datamem|hex [15]) ) ) # ( !\datamem|hex [12] & ( (!\datamem|hex [15] $ (!\datamem|hex [14])) # (\datamem|hex [13]) ) )

	.dataa(!\datamem|hex [15]),
	.datab(!\datamem|hex [14]),
	.datac(!\datamem|hex [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamem|hex [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3Disp|dOut[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3Disp|dOut[6]~6 .extended_lut = "off";
defparam \hex3Disp|dOut[6]~6 .lut_mask = 64'h6F6F6F6F7D7D7D7D;
defparam \hex3Disp|dOut[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y20_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
