all  :
	iverilog -o compiled.vvp fifo_mark1.v
	vvp compiled.vvp
	open simulation.vcd