Drill report for E:/Libraries/Documents/MAX7000CPU-GEN2.5/KICAD/MAX7000CPU-Gen2_5.kicad_pcb
Created on 7/03/2022 13:42:05

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'MAX7000CPU-Gen2_5.drl' contains
    plated through holes:
    =============================================================
    T1  0.200mm  0.0079"  (724 holes)
    T2  0.400mm  0.0157"  (4 holes)
    T3  0.800mm  0.0315"  (1146 holes)
    T4  1.000mm  0.0394"  (90 holes)  (with 3 slots)
    T5  1.100mm  0.0433"  (8 holes)

    Total plated holes count 1972


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
