--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri May 13 22:13:11 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk133]
            866 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 991.243ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_45__i9  (from clk133 +)
   Destination:    FD1P3AX    SP             counter_46__i0  (to clk133 +)

   Delay:                   8.498ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.498ns data_path count_45__i9 to counter_46__i0 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 991.243ns

 Path Details: count_45__i9 to counter_46__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_45__i9 (from clk133)
Route         2   e 1.002                                  count[9]
LUT4        ---     0.448              C to Z              i2_4_lut_adj_4
Route         1   e 0.788                                  n450
LUT4        ---     0.448              D to Z              i1_4_lut_adj_3
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i2_4_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i2_4_lut_adj_2
Route         1   e 0.788                                  n449
LUT4        ---     0.448              C to Z              i1_4_lut
Route        31   e 1.701                                  clk133_enable_9
                  --------
                    8.498  (31.1% logic, 68.9% route), 6 logic levels.


Passed:  The following path meets requirements by 991.243ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_45__i9  (from clk133 +)
   Destination:    FD1P3AX    SP             counter_46__i1  (to clk133 +)

   Delay:                   8.498ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.498ns data_path count_45__i9 to counter_46__i1 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 991.243ns

 Path Details: count_45__i9 to counter_46__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_45__i9 (from clk133)
Route         2   e 1.002                                  count[9]
LUT4        ---     0.448              C to Z              i2_4_lut_adj_4
Route         1   e 0.788                                  n450
LUT4        ---     0.448              D to Z              i1_4_lut_adj_3
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i2_4_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i2_4_lut_adj_2
Route         1   e 0.788                                  n449
LUT4        ---     0.448              C to Z              i1_4_lut
Route        31   e 1.701                                  clk133_enable_9
                  --------
                    8.498  (31.1% logic, 68.9% route), 6 logic levels.


Passed:  The following path meets requirements by 991.243ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_45__i9  (from clk133 +)
   Destination:    FD1P3AX    SP             counter_46__i2  (to clk133 +)

   Delay:                   8.498ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.498ns data_path count_45__i9 to counter_46__i2 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 991.243ns

 Path Details: count_45__i9 to counter_46__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_45__i9 (from clk133)
Route         2   e 1.002                                  count[9]
LUT4        ---     0.448              C to Z              i2_4_lut_adj_4
Route         1   e 0.788                                  n450
LUT4        ---     0.448              D to Z              i1_4_lut_adj_3
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i2_4_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i2_4_lut_adj_2
Route         1   e 0.788                                  n449
LUT4        ---     0.448              C to Z              i1_4_lut
Route        31   e 1.701                                  clk133_enable_9
                  --------
                    8.498  (31.1% logic, 68.9% route), 6 logic levels.

Report: 8.757 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk133]                  |  1000.000 ns|     8.757 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  866 paths, 91 nets, and 182 connections (91.5% coverage)


Peak memory: 76402688 bytes, TRCE: 1998848 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
