// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_H__
#define __conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 507;
  static const unsigned AddressRange = 9;
  static const unsigned AddressWidth = 4;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_ram) {
        ram[0] = "0b010010011010000000101100110111111110100011100000000110110100000000011000111111111111000000111111111100101110000000111100101111111101111100000000100000001001111111110000101111111111100011011111100001111111111111101101100000000011000101011111110101001011111111011101001111111111111001111111111100010001111111101110101111111111110111100000000110001100000000111001111000000001011110100000001111010001111111110011000111111111000100011111111110110101111111010110011111111111110101000000000011101101111111111010100";
        ram[1] = "0b010110001010000001101110110111111110101010100000000111111100000000000010011000001000110101000000001010001001111111011111011111111110110011100000100001100110000000001001000000000010101001111111111101011111111101000001110111111110011001011111111010000010000000111101000111111011000001111111110111010101111111011000100000000000100011111111111111110010000000010011001000000010101001000000010000010000000001110001110000000100001101011111110110100100000000010000001000000001101110000000000010110101111111110110001";
        ram[2] = "0b111101100011111111010010000111111110101010100000000000101110000000010001001111111011100000011111101011101111111110111000111111111111000000100000000011011000000000010000011000000000000110000000011010110011111110111110010111111101011010111111111111000100000000111111101000000000010110011111111010010001111111110111111000000000100000100000000001011011111111000100010000000001000010111111110111111011111111110001101000000101100101111111111110000110000000000000000111111111100001111111110111100101111111011000101";
        ram[3] = "0b001101101010000000001111010111111111100111011111110101000111111111110001101111111110101011000000010111000001111101101000000111111101110110111111110000001100000000010110010111111111111010011111111110010001111111101110101000000001000100000000000000100110000000001101111111111111011011111111111011111010000001001111101111111111110011000000011011000011111111000011111000000000110011000000001111110001111111111001110111111101010101100000000110001110000001000100100000000000010101000000000101001111111111011101100";
        ram[4] = "0b000101111101111110100110101111111111010010011111110111010000000001000101100111111110000000000000000100000000000000100010010000000100010100000000100111100010000000011000010111111111010101100000000001000001111111011010110111111011011010100000010001100111111111111100001000000010010101011111111011101011111111100111100111111101001101100000000110111011111110010110111000000001111100100000000101001101111111111110011000000001110001000000000110101110000010000001000000000011111010000000000101101110000000010001000";
        ram[5] = "0b111110010001111110011111010000000001010011111111110111111111111111011100100000000010111001100000000100110010000000010011100111111111111110100000010101001110000000001110110000000010101100000000001101010110000000000100011111111101010010000000001000011010000000000101000000000100000100000000000011001011111110110001001000000000001011011111111001111110000000011101010000000011011110011111111101111000000000001001011000000000101110100000000101000110000000010100100000000100010001000000000100111110000000010100010";
        ram[6] = "0b000111010111111111111000101000000100001110111111110001000010000000001111001000000010001101111111111100001000000000000011000000000000000110111111111010010011111111101101000111111110001011111111111011101100000000101111110111111100111000100000000001000000000000100101100000000010000000011111110110010110000000000110000000000000110011111111111010000100000000110011000000000010000111111111111001101000000000001100110000000100110000100000010001110010000000100000001000000011001010011111110011111111111111111001100";
        ram[7] = "0b110110110001111111101011011000000000101100000000010000011101111111010100010000000010111011011111101011111101111111111100101111111011000110011111111011101110000000000000000111111010110111000000000110111100000000011111000000000010101111011111101011010010000000001110101000000000000101100000000010100000000000011001111000000001011101100000000110100011111111111110100111111111111101111111111111000000000000000101110111111101000100000000010010101000000001001011111000000001000001111111111001000101111111011101101";
        ram[8] = "0b010011001111111111110111101000000100000111011111110101001010000000110001110000000001101011100000000000010001111111101010010000000010100100011111111001000010000000000100000111111111111101100000000010101111111111110000111000000010000000100000000010000010000000100110101000000000000000111111111000001111111111100001000111111111010110011111110011001010000000100001101000000000110000011111101100100100000001000000001111111101000110000000000011010110000001010010111111111110011111100000001011101101111111011010100";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V) {


static const unsigned DataWidth = 507;
static const unsigned AddressRange = 9;
static const unsigned AddressWidth = 4;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_ram* meminst;


SC_CTOR(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V) {
meminst = new conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_ram("conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V() {
    delete meminst;
}


};//endmodule
#endif
