5 18 1fd81 12 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (toggle.vcd) 2 -o (toggle.cdd) 2 -v (toggle.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 toggle.v 1 22 1 
1 a 1 3 7000e 1 0 17 0 18 17 0 3ffff 0 15555 5555 0
1 i 2 5 70008 1 0 31 0 32 49 0 ffffffff 0 f 7 0
3 1 main.u$0 "main.u$0" 0 toggle.v 7 20 1 
