==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part XCU280-FSVH2892-2L-E 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.84 seconds. CPU system time: 0.77 seconds. Elapsed time: 8.15 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'bnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.11 seconds. CPU system time: 1.28 seconds. Elapsed time: 11.61 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'm_loop' is marked as complete unroll implied by the pipeline pragma (./layer.h:216:13)
INFO: [HLS 214-291] Loop 'mid' is marked as complete unroll implied by the pipeline pragma (./layer.h:156:7)
INFO: [HLS 214-291] Loop 'inner' is marked as complete unroll implied by the pipeline pragma (./layer.h:157:14)
INFO: [HLS 214-291] Loop 'y_loop' is marked as complete unroll implied by the pipeline pragma (./layer.h:133:10)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (./layer.h:135:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_2' is marked as complete unroll implied by the pipeline pragma (./layer.h:136:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_100_3' is marked as complete unroll implied by the pipeline pragma (./layer.h:100:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_4' is marked as complete unroll implied by the pipeline pragma (./layer.h:103:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_5' is marked as complete unroll implied by the pipeline pragma (./layer.h:104:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_6' is marked as complete unroll implied by the pipeline pragma (./layer.h:105:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_3' is marked as complete unroll implied by the pipeline pragma (./layer.h:71:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_74_4' is marked as complete unroll implied by the pipeline pragma (./layer.h:74:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (./layer.h:75:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_6' is marked as complete unroll implied by the pipeline pragma (./layer.h:76:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (./layer.h:43:19)
INFO: [HLS 214-186] Unrolling loop 'm_loop' (./layer.h:216:13) in function 'dense<256, 10>' completely with a factor of 256 (./layer.h:208:0)
INFO: [HLS 214-186] Unrolling loop 'm_loop' (./layer.h:216:13) in function 'dense<512, 256>' completely with a factor of 512 (./layer.h:208:0)
INFO: [HLS 214-186] Unrolling loop 'mid' (./layer.h:156:7) in function 'flatten' completely with a factor of 4 (./layer.h:153:0)
INFO: [HLS 214-186] Unrolling loop 'inner' (./layer.h:157:14) in function 'flatten' completely with a factor of 4 (./layer.h:153:0)
INFO: [HLS 214-186] Unrolling loop 'y_loop' (./layer.h:133:10) in function 'max_pool<32, 8>' completely with a factor of 4 (./layer.h:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (./layer.h:135:27) in function 'max_pool<32, 8>' completely with a factor of 2 (./layer.h:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_2' (./layer.h:136:29) in function 'max_pool<32, 8>' completely with a factor of 2 (./layer.h:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_3' (./layer.h:100:20) in function 'conv2_f' completely with a factor of 8 (./layer.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_4' (./layer.h:103:27) in function 'conv2_f' completely with a factor of 3 (./layer.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_5' (./layer.h:104:29) in function 'conv2_f' completely with a factor of 3 (./layer.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_6' (./layer.h:105:31) in function 'conv2_f' completely with a factor of 16 (./layer.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'y_loop' (./layer.h:133:10) in function 'max_pool<16, 16>' completely with a factor of 8 (./layer.h:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (./layer.h:135:27) in function 'max_pool<16, 16>' completely with a factor of 2 (./layer.h:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_2' (./layer.h:136:29) in function 'max_pool<16, 16>' completely with a factor of 2 (./layer.h:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_3' (./layer.h:71:19) in function 'conv1_f' completely with a factor of 16 (./layer.h:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_4' (./layer.h:74:26) in function 'conv1_f' completely with a factor of 3 (./layer.h:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (./layer.h:75:28) in function 'conv1_f' completely with a factor of 3 (./layer.h:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_6' (./layer.h:76:30) in function 'conv1_f' completely with a factor of 1 (./layer.h:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (./layer.h:43:19) in function 'initialize_padded_memory<16, 10, 0>' completely with a factor of 10 (./layer.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (./layer.h:43:19) in function 'initialize_padded_memory<1, 18, 1>' completely with a factor of 18 (./layer.h:37:0)
INFO: [HLS 214-178] Inlining function 'void pad<1, 16>(bool (*) [16][16], bool (*) [(16) + (F_PAD)][(16) + (F_PAD)])' into 'bnn_xcel(bool (*) [16][16])' (bnn.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'void pad<16, 8>(bool (*) [8][8], bool (*) [(8) + (F_PAD)][(8) + (F_PAD)])' into 'bnn_xcel(bool (*) [16][16])' (bnn.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'void max_pool<32, 8>(bool (*) [8][8], bool (*) [(8) / (2)][(8) / (2)])' into 'bnn_xcel(bool (*) [16][16])' (bnn.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'flatten(bool (*) [4][4], bool*)' into 'bnn_xcel(bool (*) [16][16])' (bnn.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv2': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (./model.h:37:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (./model.h:33:0)
INFO: [HLS 214-248] Applying array_partition to 'input_padded': Complete partitioning on dimension 3. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'conv1': Complete partitioning on dimension 2. Cyclic partitioning with factor 2 on dimension 3. (bnn.cpp:49:7)
INFO: [HLS 214-248] Applying array_partition to 'conv1_pooled': Complete partitioning on dimension 2. (bnn.cpp:50:7)
INFO: [HLS 214-248] Applying array_partition to 'conv1_pooled_padded': Complete partitioning on dimension 1. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_partition to 'conv2': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (bnn.cpp:55:7)
INFO: [HLS 214-248] Applying array_partition to 'conv2_pooled': Complete partitioning on dimension 2. (bnn.cpp:56:7)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'strm_out' with compact=bit mode in 32-bits (bnn.cpp:19:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'strm_in' with compact=bit mode in 32-bits (bnn.cpp:19:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZL5w_fc2': Complete reshaping on dimension 1. (./model.h:45:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZL5w_fc1': Complete reshaping on dimension 1. (./model.h:41:0)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_0': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_1': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_2': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_3': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_4': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_5': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_6': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_7': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_8': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_9': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_10': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_11': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_12': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_13': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_14': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'conv1_pooled_padded_15': Complete reshaping on dimension 2. (bnn.cpp:51:7)
INFO: [HLS 214-248] Applying array_reshape to 'reshaped': Complete reshaping on dimension 1. (bnn.cpp:58:7)
INFO: [HLS 214-248] Applying array_reshape to 'signed1': Complete reshaping on dimension 1. (bnn.cpp:60:7)
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_2_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_2_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_2_0': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_1_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_1_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_1_0': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_0_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_0_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL7w_conv1_0_0': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'input_padded_0': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_1': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_2': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_3': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_4': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_5': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_6': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_7': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_8': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_9': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_10': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_11': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_12': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_13': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_14': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_15': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_16': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-248] Applying array_partition to 'input_padded_17': Complete partitioning on dimension 1. (bnn.cpp:47:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 25.18 seconds. CPU system time: 1.62 seconds. Elapsed time: 27.39 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.01 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./layer.h:175: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 12.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 12.43 seconds; current allocated memory: 520.180 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_1' (./layer.h:174) in function 'sign' automatically.
INFO: [XFORM 203-510] Pipelining loop 'digit_loop' (./layer.h:187) in function 'argmax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_3' (./layer.h:24) in function 'bnn_xcel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (./layer.h:23) in function 'bnn_xcel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (bnn.cpp:26) in function 'dut' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_1' (bnn.cpp:26) in function 'dut' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_2' (./layer.h:23) in function 'bnn_xcel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_28_2' in function 'dut' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_24_3' (./layer.h:24) in function 'bnn_xcel' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'input' (bnn.cpp:20) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'max_pool<16, 16>' (./layer.h:130:13)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense<512, 256>' (./layer.h:213:23)...511 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense<256, 10>' (./layer.h:213:23)...255 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2_f' (./layer.h:97:22)...1144 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1_f' (./layer.h:68:22)...128 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bnn_xcel' (./layer.h:22:22)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 16.56 seconds. CPU system time: 0.1 seconds. Elapsed time: 16.75 seconds; current allocated memory: 584.180 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'm_loop' (./layer.h:130:19) in function 'max_pool<16, 16>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (./layer.h:40:28) in function 'initialize_padded_memory<16, 10, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_1' (./layer.h:97:29) in function 'conv2_f'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (./layer.h:68:29) in function 'conv1_f'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_2' (./layer.h:23:31) in function 'bnn_xcel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (./layer.h:22:29) in function 'bnn_xcel'.
INFO: [XFORM 203-541] Flattening a loop nest 'm_loop' (./layer.h:130:19) in function 'bnn_xcel'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_0' (./layer.h:141:25)
INFO: [HLS 200-472] Inferring partial write operation for 'input_0' (./layer.h:44:24)
INFO: [HLS 200-472] Inferring partial write operation for 'input[0]' (bnn.cpp:29:58)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:220:15)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:220:15)
INFO: [HLS 200-472] Inferring partial write operation for 'output_0_0' (./layer.h:111:25)
INFO: [HLS 200-472] Inferring partial write operation for 'output_0_0' (./layer.h:82:25)
INFO: [HLS 200-472] Inferring partial write operation for 'input_padded' (bnn.cpp:48:3)
INFO: [HLS 200-472] Inferring partial write operation for 'input_padded' (./layer.h:25:49)
INFO: [HLS 200-472] Inferring partial write operation for 'conv1_pooled_padded' (./layer.h:25:49)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2_pooled' (./layer.h:141:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.49 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.68 seconds; current allocated memory: 776.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'initialize_padded_memory<16, 10, 0>' to 'initialize_padded_memory_16_10_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool<16, 16>' to 'max_pool_16_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<512, 256>' to 'dense_512_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<256, 10>' to 'dense_256_10_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('input_0_addr_17_write_ln29', bnn.cpp:29) of variable 'tmp_28' on array 'input_0' and 'store' operation ('input_0_addr_1_write_ln29', bnn.cpp:29) of variable 'tmp' on array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to schedule 'store' operation ('input_0_addr_4_write_ln29', bnn.cpp:29) of variable 'tmp_4' on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to schedule 'store' operation ('input_0_addr_6_write_ln29', bnn.cpp:29) of variable 'tmp_8' on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to schedule 'store' operation ('input_0_addr_8_write_ln29', bnn.cpp:29) of variable 'tmp_11' on array 'input_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to schedule 'store' operation ('input_0_addr_21_write_ln29', bnn.cpp:29) of variable 'tmp_36' on array 'input_0' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to schedule 'store' operation ('input_0_addr_29_write_ln29', bnn.cpp:29) of variable 'tmp_52' on array 'input_0' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.04 seconds; current allocated memory: 776.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 776.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_padded_memory_16_10_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 777.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 841.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_2_VITIS_LOOP_24_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_2_VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 841.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 841.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
WARNING: [HLS 200-885] The II Violation in module 'conv1_f' (loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'): Unable to schedule 'store' operation ('output_14_0_addr_1_write_ln82', ./layer.h:82) of variable 'icmp_ln1081_9' on array 'output_14_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv1_f' (loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'): Unable to schedule 'store' operation ('output_14_0_addr_3_write_ln82', ./layer.h:82) of variable 'icmp_ln1081_13' on array 'output_14_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv1_f' (loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'): Unable to schedule 'store' operation ('output_14_0_addr_5_write_ln82', ./layer.h:82) of variable 'icmp_ln1081_17' on array 'output_14_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.42 seconds; current allocated memory: 841.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.12 seconds; current allocated memory: 841.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'm_loop_x_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'm_loop_x_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.61 seconds; current allocated memory: 841.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 841.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
WARNING: [HLS 200-880] The II Violation in module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('conv1_pooled_padded_addr_write_ln25', ./layer.h:25) of variable 'tmp_2033', ./layer.h:25 on array 'conv1_pooled_padded' and 'load' operation ('conv1_pooled_padded_load', ./layer.h:25) on array 'conv1_pooled_padded'.
WARNING: [HLS 200-885] The II Violation in module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule 'load' operation ('conv1_pooled_padded_14_load_3', ./layer.h:25) on array 'conv1_pooled_padded_14' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'conv1_pooled_padded_14'.
WARNING: [HLS 200-885] The II Violation in module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule 'load' operation ('conv1_pooled_padded_14_load_5', ./layer.h:25) on array 'conv1_pooled_padded_14' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'conv1_pooled_padded_14'.
WARNING: [HLS 200-885] The II Violation in module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule 'load' operation ('conv1_pooled_padded_14_load_7', ./layer.h:25) on array 'conv1_pooled_padded_14' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'conv1_pooled_padded_14'.
WARNING: [HLS 200-885] The II Violation in module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule 'store' operation ('conv1_pooled_padded_14_addr_2_write_ln25', ./layer.h:25) of variable 'tmp_2127', ./layer.h:25 on array 'conv1_pooled_padded_14' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'conv1_pooled_padded_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.71 seconds; current allocated memory: 841.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 841.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1_VITIS_LOOP_98_2'.
WARNING: [HLS 200-885] The II Violation in module 'conv2_f' (loop 'VITIS_LOOP_97_1_VITIS_LOOP_98_2'): Unable to schedule 'load' operation ('input_0_load_1', ./layer.h:106) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_97_1_VITIS_LOOP_98_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.45 seconds; current allocated memory: 841.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.95 seconds; current allocated memory: 841.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bnn_xcel_Pipeline_m_loop_x_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'm_loop_x_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'm_loop_x_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 12.4 seconds; current allocated memory: 841.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 841.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bnn_xcel_Pipeline_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_pooled'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 841.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 841.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_512_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'n_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'n_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.51 seconds; current allocated memory: 905.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.42 seconds; current allocated memory: 905.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_174_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_174_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.51 seconds; current allocated memory: 905.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 905.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_256_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'n_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'n_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 905.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.04 seconds; current allocated memory: 905.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_Pipeline_digit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'digit_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'digit_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.2 seconds; current allocated memory: 905.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 905.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 905.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 905.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bnn_xcel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.88 seconds; current allocated memory: 905.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.47 seconds; current allocated memory: 905.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.31 seconds. CPU system time: 0.14 seconds. Elapsed time: 18.51 seconds; current allocated memory: 905.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.41 seconds; current allocated memory: 905.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 20.26 seconds; current allocated memory: 905.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_padded_memory_16_10_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_padded_memory_16_10_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 905.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_23_2_VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 905.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_f' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_f'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 905.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool_16_16_s' pipeline 'm_loop_x_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_16_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.1 seconds; current allocated memory: 969.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 969.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_f' pipeline 'VITIS_LOOP_97_1_VITIS_LOOP_98_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_f'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20.83 seconds. CPU system time: 0.15 seconds. Elapsed time: 21.12 seconds; current allocated memory: 969.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bnn_xcel_Pipeline_m_loop_x_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bnn_xcel_Pipeline_m_loop_x_loop' pipeline 'm_loop_x_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_73_1_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bnn_xcel_Pipeline_m_loop_x_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 31.37 seconds. CPU system time: 0.45 seconds. Elapsed time: 32.58 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bnn_xcel_Pipeline_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bnn_xcel_Pipeline_outer' pipeline 'outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bnn_xcel_Pipeline_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_512_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_512_256_s' pipeline 'n_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_512_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign' pipeline 'VITIS_LOOP_174_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.21 seconds. CPU system time: 0.23 seconds. Elapsed time: 15.85 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_256_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_256_10_s' pipeline 'n_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_256_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_Pipeline_digit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'argmax_Pipeline_digit_loop' pipeline 'digit_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_Pipeline_digit_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.99 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.43 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bnn_xcel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bnn_xcel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.39 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23.28 seconds. CPU system time: 0.22 seconds. Elapsed time: 23.65 seconds; current allocated memory: 1.219 GB.
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_threshold_conv1_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_0_0_88_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_1_0_85_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_2_0_82_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_0_1_87_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_1_1_84_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_2_1_81_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_0_2_86_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_1_2_83_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_p_ZL7w_conv1_2_2_80_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_f_input_padded_0230_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_14_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_15_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_0_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_1_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_2_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_3_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_4_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_5_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_6_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_7_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_8_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_9_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_10_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_11_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_12_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_conv2_f_p_ZL7w_conv2_13_1_2_ROM_AUTO_1R' using auto ROMs.
