module compare (
    input alufn[6],
    input z,
    input v, 
    input n,
    output comp[16]
  ) {
  
sig comp_interim;

always {
   comp_interim = b0;
    
   if (alufn[1] == 1  & alufn[2] == 0)
       comp_interim = z;
      
   if(alufn[1] == 0 & alufn[2] == 1)
      comp_interim = n ^ v;
    
   if(alufn[1] == 1 & alufn[2] == 1)
      comp_interim = z | (n ^ v);
  
    comp[15:1] = 15b0;
    comp[0] = comp_interim;
   
    
  }
}
