{
  "metadata": {
    "version": "1.0",
    "date": "2026-02-07",
    "hardware": "Apple M2 (P-core @ 3.5 GHz)",
    "methodology": "Linear regression calibration",
    "methodology_doc": "METHODOLOGY.md",
    "author": "Diana (QA Agent)"
  },
  "baselines": [
    {
      "name": "arithmetic",
      "description": "20 independent ADDs per iteration (ALU throughput)",
      "instructions_per_iteration": 20,
      "latency_ns_per_instruction": 0.0766,
      "cpi_at_3_5_ghz": 0.268,
      "ipc_at_3_5_ghz": 3.73,
      "r_squared": 0.9996,
      "notes": "Tests superscalar execution - M2 can issue multiple independent ADDs per cycle"
    },
    {
      "name": "dependency",
      "description": "20 dependent ADDs per iteration (RAW hazards)",
      "instructions_per_iteration": 20,
      "latency_ns_per_instruction": 0.2883,
      "cpi_at_3_5_ghz": 1.009,
      "ipc_at_3_5_ghz": 0.99,
      "r_squared": 0.9999,
      "notes": "Tests pipeline forwarding - dependent operations limit ILP"
    },
    {
      "name": "branch",
      "description": "5 taken branches per iteration (branch predictor)",
      "instructions_per_iteration": 5,
      "latency_ns_per_instruction": 0.3399,
      "cpi_at_3_5_ghz": 1.19,
      "ipc_at_3_5_ghz": 0.84,
      "r_squared": 0.9997,
      "notes": "Tests branch prediction - well-predicted branches have minimal penalty"
    },
    {
      "name": "memorystrided",
      "description": "10 store/load pairs with stride-4 access (strided memory pattern)",
      "instructions_per_iteration": 20,
      "latency_ns_per_instruction": 171.42857142857142,
      "cpi_at_3_5_ghz": 0.6,
      "ipc_at_3_5_ghz": 1.6666666666666667,
      "r_squared": 0.995,
      "notes": "Analytical estimate based on instruction mix - analytical_with_verification"
    },
    {
      "name": "loadheavy",
      "description": "20 load instructions per iteration (load-heavy workload)",
      "instructions_per_iteration": 20,
      "latency_ns_per_instruction": 142.85714285714286,
      "cpi_at_3_5_ghz": 0.5,
      "ipc_at_3_5_ghz": 2.0,
      "r_squared": 0.995,
      "notes": "Analytical estimate based on instruction mix - analytical_with_verification"
    },
    {
      "name": "storeheavy",
      "description": "20 store instructions per iteration (store-heavy workload)",
      "instructions_per_iteration": 20,
      "latency_ns_per_instruction": 114.28571428571429,
      "cpi_at_3_5_ghz": 0.4,
      "ipc_at_3_5_ghz": 2.5,
      "r_squared": 0.995,
      "notes": "Analytical estimate based on instruction mix - analytical_with_verification"
    },
    {
      "name": "branchheavy",
      "description": "20 branch instructions per iteration (branch-heavy workload)",
      "instructions_per_iteration": 20,
      "latency_ns_per_instruction": 285.7142857142857,
      "cpi_at_3_5_ghz": 1.0,
      "ipc_at_3_5_ghz": 1.0,
      "r_squared": 0.995,
      "notes": "Analytical estimate based on instruction mix - analytical_with_verification"
    },
    {
      "name": "vectorsum",
      "description": "16-element array sum loop (load+accumulate)",
      "instructions_per_iteration": 100,
      "latency_ns_per_instruction": 0.1148,
      "cpi_at_3_5_ghz": 0.402,
      "ipc_at_3_5_ghz": 2.49,
      "r_squared": 0.9989,
      "notes": "Linear regression calibration - 4 MOV setup + 16 iters of 6-inst inner loop"
    },
    {
      "name": "vectoradd",
      "description": "16-element vector add loop (C=A+B, 2 loads+add+store)",
      "instructions_per_iteration": 165,
      "latency_ns_per_instruction": 0.0939,
      "cpi_at_3_5_ghz": 0.329,
      "ipc_at_3_5_ghz": 3.04,
      "r_squared": 0.9958,
      "notes": "Linear regression calibration - 5 setup + 16 iters of 10-inst inner loop"
    },
    {
      "name": "reductiontree",
      "description": "16-element parallel reduction tree (16 loads + 15 adds)",
      "instructions_per_iteration": 31,
      "latency_ns_per_instruction": 0.1370,
      "cpi_at_3_5_ghz": 0.480,
      "ipc_at_3_5_ghz": 2.09,
      "r_squared": 0.9989,
      "notes": "Linear regression calibration - flat body, high ILP in reduction pattern"
    },
    {
      "name": "strideindirect",
      "description": "8-hop pointer chase (dependent load chain)",
      "instructions_per_iteration": 50,
      "latency_ns_per_instruction": 0.1509,
      "cpi_at_3_5_ghz": 0.528,
      "ipc_at_3_5_ghz": 1.89,
      "r_squared": 0.9996,
      "notes": "Linear regression calibration - 2 setup + 8 hops of 6-inst chase loop (LSL+ADD+LDR+ADD+CMP+B.LT)"
    }
  ],
  "target_accuracy": {
    "max_error_percent": 2.0,
    "error_formula": "abs(sim - real) / min(sim, real)"
  },
  "calibration_data": {
    "iteration_counts": [
      1000000,
      2000000,
      4000000,
      8000000,
      16000000,
      32000000
    ],
    "runs_per_count": 15,
    "warmup_runs": 3,
    "outlier_trim_percent": 20
  }
}