#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan 10 16:39:21 2024
# Process ID: 182852
# Current directory: /home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.runs/synth_1
# Command line: vivado -log AppCombi_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AppCombi_top.tcl
# Log file: /home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.runs/synth_1/AppCombi_top.vds
# Journal file: /home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source AppCombi_top.tcl -notrace
Command: synth_design -top AppCombi_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 182983
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2389.496 ; gain = 0.000 ; free physical = 5880 ; free virtual = 11636
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AppCombi_top' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:41]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'synchro_module_v2' declared at '/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:40' bound to instance 'inst_synch' of component 'synchro_module_v2' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:87]
INFO: [Synth 8-638] synthesizing module 'synchro_module_v2' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-113] binding component instance 'ClockBuffer' to cell 'BUFG' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'synchro_module_v2' (1#1) [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
INFO: [Synth 8-3491] module 'septSegments_Top' declared at '/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:46' bound to instance 'inst_aff' of component 'septSegments_Top' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:95]
INFO: [Synth 8-638] synthesizing module 'septSegments_Top' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at '/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_lsb' of component 'septSegments_encodeur' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'septSegments_encodeur' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-226] default block is never used [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'septSegments_encodeur' (2#1) [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at '/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_msb' of component 'septSegments_encodeur' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:90]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_refreshPmod' declared at '/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:19' bound to instance 'inst_refresh' of component 'septSegments_refreshPmod' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'septSegments_refreshPmod' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'septSegments_refreshPmod' (3#1) [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'septSegments_Top' (4#1) [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
INFO: [Synth 8-3491] module 'Add4bits' declared at '/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:34' bound to instance 'adder' of component 'Add4bits' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Add4bits' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:43]
INFO: [Synth 8-3491] module 'Add1bitA' declared at '/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:34' bound to instance 'add0' of component 'Add1bitA' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Add1bitA' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:42]
INFO: [Synth 8-226] default block is never used [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Add1bitA' (5#1) [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:42]
INFO: [Synth 8-3491] module 'Add1bitA' declared at '/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:34' bound to instance 'add1' of component 'Add1bitA' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:63]
INFO: [Synth 8-3491] module 'Add1bitB' declared at '/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:34' bound to instance 'add2' of component 'Add1bitB' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Add1bitB' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Add1bitB' (6#1) [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:42]
INFO: [Synth 8-3491] module 'Add1bitB' declared at '/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd:34' bound to instance 'add3' of component 'Add1bitB' [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'Add4bits' (7#1) [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AppCombi_top' (8#1) [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2389.496 ; gain = 0.000 ; free physical = 5860 ; free virtual = 11616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2389.496 ; gain = 0.000 ; free physical = 6545 ; free virtual = 12301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2389.496 ; gain = 0.000 ; free physical = 6545 ; free virtual = 12301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.496 ; gain = 0.000 ; free physical = 6573 ; free virtual = 12329
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
Finished Parsing XDC File [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AppCombi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AppCombi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.332 ; gain = 0.000 ; free physical = 6462 ; free virtual = 12218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.332 ; gain = 0.000 ; free physical = 6462 ; free virtual = 12218
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6576 ; free virtual = 12332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6576 ; free virtual = 12332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6577 ; free virtual = 12333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6569 ; free virtual = 12326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6564 ; free virtual = 12324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6436 ; free virtual = 12197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6434 ; free virtual = 12194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6435 ; free virtual = 12196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6439 ; free virtual = 12199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6439 ; free virtual = 12199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6439 ; free virtual = 12199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6438 ; free virtual = 12199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6438 ; free virtual = 12199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6438 ; free virtual = 12199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |     6|
|5     |LUT3   |     5|
|6     |LUT4   |     6|
|7     |LUT5   |     8|
|8     |LUT6   |    21|
|9     |FDRE   |    60|
|10    |IBUF   |     9|
|11    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6438 ; free virtual = 12199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2503.332 ; gain = 0.000 ; free physical = 6490 ; free virtual = 12250
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6490 ; free virtual = 12250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.332 ; gain = 0.000 ; free physical = 6484 ; free virtual = 12245
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.332 ; gain = 0.000 ; free physical = 6522 ; free virtual = 12283
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2503.332 ; gain = 113.836 ; free physical = 6580 ; free virtual = 12341
INFO: [Common 17-1381] The checkpoint '/home/olivier/Downloads/pb_APP_log_comb_H2023/pb_APP_log_comb.runs/synth_1/AppCombi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AppCombi_top_utilization_synth.rpt -pb AppCombi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 16:39:44 2024...
