{
    "0": "L1:\n",
    "1": "XOR R6,R42,R25\n",
    "2": "BLTZ R5,L2\n",
    "3": "LOAD R42,R33,3018\n",
    "4": "WR R42\n",
    "5": "BNEZ R22,L2\n",
    "6": "BNEZ R33,L2\n",
    "7": "IADDR R33,L2\n",
    "8": "LOAD R25,R33,2974\n",
    "9": "SUBI R21,R23,3813\n",
    "10": "DIVI R31,R6,422\n",
    "11": "IADDR R46,L2\n",
    "12": "ADD R42,R6,R25\n",
    "cycles taken": 22,
    "13": "XOR R45,R7,R29\n",
    "14": "L2:\n",
    "15": "ADD R21,R22,R3\n",
    "16": "XOR R22,R43,R30\n",
    "17": "IADDR R25,L3\n",
    "18": "BNEZ R5,L3\n",
    "19": "JMP L3\n",
    "20": "XOR R4,R22,R16\n",
    "21": "L3:\n",
    "22": "HALT\n",
    "23": "DIV R16,R33,R28\n",
    "24": "L3:\n",
    "25": "HALT\n",
    "26": "BEQZ R40,L3\n",
    "27": "SUB R40,R27,R12\n",
    "28": "WRS 951911\n",
    "29": "L3:\n",
    "30": "HALT\n",
    "31": "HALT\n",
    "32": "HALT\n"
}