{
  "Top": "conv5",
  "RtlTop": "conv5",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv5_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inp_img": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inp_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inp_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_img": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "filter": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "filter_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "filter_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "bias": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv5"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "739497",
    "Latency": "739496"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv5",
    "Version": "1.0",
    "DisplayName": "Conv5",
    "Revision": "2113926260",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv5_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/AlexNet-FPGA-implementation\/Conv5\/src\/conv5.h",
      "..\/..\/AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp"
    ],
    "TestBench": ["..\/..\/AlexNet-FPGA-implementation\/Conv5\/src\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv5_control_s_axi.vhd",
      "impl\/vhdl\/conv5_conv5_Pipeline_C1_1.vhd",
      "impl\/vhdl\/conv5_conv5_Pipeline_C2_1.vhd",
      "impl\/vhdl\/conv5_conv5_Pipeline_F1_1.vhd",
      "impl\/vhdl\/conv5_conv5_Pipeline_F2_1.vhd",
      "impl\/vhdl\/conv5_conv5_Pipeline_L1_1.vhd",
      "impl\/vhdl\/conv5_conv5_Pipeline_L2_1.vhd",
      "impl\/vhdl\/conv5_conv5_Pipeline_M1.vhd",
      "impl\/vhdl\/conv5_conv5_Pipeline_M2.vhd",
      "impl\/vhdl\/conv5_conv5_Pipeline_VITIS_LOOP_85_1.vhd",
      "impl\/vhdl\/conv5_conv5_Pipeline_VITIS_LOOP_172_7.vhd",
      "impl\/vhdl\/conv5_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/conv5_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/conv5_filter_local_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv5_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/conv5_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/conv5_gmem0_m_axi.vhd",
      "impl\/vhdl\/conv5_gmem1_m_axi.vhd",
      "impl\/vhdl\/conv5_inp_image_local_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv5_sparsemux_27_4_32_1_1.vhd",
      "impl\/vhdl\/conv5.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv5_control_s_axi.v",
      "impl\/verilog\/conv5_conv5_Pipeline_C1_1.v",
      "impl\/verilog\/conv5_conv5_Pipeline_C2_1.v",
      "impl\/verilog\/conv5_conv5_Pipeline_F1_1.v",
      "impl\/verilog\/conv5_conv5_Pipeline_F2_1.v",
      "impl\/verilog\/conv5_conv5_Pipeline_L1_1.v",
      "impl\/verilog\/conv5_conv5_Pipeline_L2_1.v",
      "impl\/verilog\/conv5_conv5_Pipeline_M1.v",
      "impl\/verilog\/conv5_conv5_Pipeline_M2.v",
      "impl\/verilog\/conv5_conv5_Pipeline_VITIS_LOOP_85_1.v",
      "impl\/verilog\/conv5_conv5_Pipeline_VITIS_LOOP_172_7.v",
      "impl\/verilog\/conv5_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/conv5_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/conv5_filter_local_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv5_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/conv5_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/conv5_gmem0_m_axi.v",
      "impl\/verilog\/conv5_gmem1_m_axi.v",
      "impl\/verilog\/conv5_inp_image_local_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/conv5_inp_image_local_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/conv5_sparsemux_27_4_32_1_1.v",
      "impl\/verilog\/conv5.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv5_v1_0\/data\/conv5.mdd",
      "impl\/misc\/drivers\/conv5_v1_0\/data\/conv5.tcl",
      "impl\/misc\/drivers\/conv5_v1_0\/data\/conv5.yaml",
      "impl\/misc\/drivers\/conv5_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/conv5_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv5_v1_0\/src\/xconv5.c",
      "impl\/misc\/drivers\/conv5_v1_0\/src\/xconv5.h",
      "impl\/misc\/drivers\/conv5_v1_0\/src\/xconv5_hw.h",
      "impl\/misc\/drivers\/conv5_v1_0\/src\/xconv5_linux.c",
      "impl\/misc\/drivers\/conv5_v1_0\/src\/xconv5_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv5_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/conv5_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/conv5_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/conv5.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "conv5_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv5_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv5_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name conv5_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv5_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv5_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem1",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "inp_img_1",
          "access": "W",
          "description": "Data signal of inp_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inp_img",
              "access": "W",
              "description": "Bit 31 to 0 of inp_img"
            }]
        },
        {
          "offset": "0x14",
          "name": "inp_img_2",
          "access": "W",
          "description": "Data signal of inp_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inp_img",
              "access": "W",
              "description": "Bit 63 to 32 of inp_img"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_img_1",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 31 to 0 of out_img"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_img_2",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 63 to 32 of out_img"
            }]
        },
        {
          "offset": "0x28",
          "name": "filter_1",
          "access": "W",
          "description": "Data signal of filter",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "filter",
              "access": "W",
              "description": "Bit 31 to 0 of filter"
            }]
        },
        {
          "offset": "0x2c",
          "name": "filter_2",
          "access": "W",
          "description": "Data signal of filter",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "filter",
              "access": "W",
              "description": "Bit 63 to 32 of filter"
            }]
        },
        {
          "offset": "0x34",
          "name": "bias_1",
          "access": "W",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "description": "Bit 31 to 0 of bias"
            }]
        },
        {
          "offset": "0x38",
          "name": "bias_2",
          "access": "W",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "description": "Bit 63 to 32 of bias"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "inp_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "filter"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "bias"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "inp_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "inp_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "out_img"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "filter"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "filter"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "bias"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv5",
      "BindInstances": "inp_image_local_U inp_image_local_1_U inp_image_local_2_U inp_image_local_3_U inp_image_local_4_U inp_image_local_5_U inp_image_local_6_U inp_image_local_7_U inp_image_local_8_U inp_image_local_9_U inp_image_local_10_U inp_image_local_11_U inp_image_local_12_U inp_image_local_13_U inp_image_local_14_U inp_image_local_15_U inp_image_local_16_U inp_image_local_17_U inp_image_local_18_U inp_image_local_19_U inp_image_local_20_U inp_image_local_21_U inp_image_local_22_U inp_image_local_23_U inp_image_local_24_U filter_local_U filter_local_1_U filter_local_2_U filter_local_3_U filter_local_4_U filter_local_5_U filter_local_6_U filter_local_7_U filter_local_8_U add_ln76_1_fu_6889_p2 icmp_ln76_fu_6895_p2 add_ln76_fu_6901_p2 empty_204_fu_6911_p2 empty_207_fu_7846_p2 fmul_32ns_32ns_32_3_max_dsp_1_U4755 fmul_32ns_32ns_32_3_max_dsp_1_U4756 fmul_32ns_32ns_32_3_max_dsp_1_U4760 fmul_32ns_32ns_32_3_max_dsp_1_U4762 fadd_32ns_32ns_32_4_full_dsp_1_U4190 fadd_32ns_32ns_32_4_full_dsp_1_U4537 fadd_32ns_32ns_32_4_full_dsp_1_U4612 fmul_32ns_32ns_32_3_max_dsp_1_U4919 fmul_32ns_32ns_32_3_max_dsp_1_U4921 fmul_32ns_32ns_32_3_max_dsp_1_U4652 fadd_32ns_32ns_32_4_full_dsp_1_U4227 fadd_32ns_32ns_32_4_full_dsp_1_U4471 fadd_32ns_32ns_32_4_full_dsp_1_U4538 fmul_32ns_32ns_32_3_max_dsp_1_U5044 fmul_32ns_32ns_32_3_max_dsp_1_U4016 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U",
      "Instances": [
        {
          "ModuleName": "conv5_Pipeline_L1_1",
          "InstanceName": "grp_conv5_Pipeline_L1_1_fu_4440",
          "BindInstances": "icmp_ln69_fu_527_p2 add_ln69_fu_533_p2 add_ln69_1_fu_586_p2 add_ln69_2_fu_543_p2 icmp_ln69_1_fu_549_p2 select_ln69_fu_555_p3"
        },
        {
          "ModuleName": "conv5_Pipeline_F1_1",
          "InstanceName": "grp_conv5_Pipeline_F1_1_fu_4472",
          "BindInstances": "icmp_ln79_fu_257_p2 add_ln79_fu_263_p2 add_ln79_1_fu_312_p2 add_ln79_2_fu_273_p2 icmp_ln79_1_fu_279_p2 select_ln79_fu_285_p3"
        },
        {
          "ModuleName": "conv5_Pipeline_VITIS_LOOP_85_1",
          "InstanceName": "grp_conv5_Pipeline_VITIS_LOOP_85_1_fu_4488",
          "BindInstances": "icmp_ln85_fu_4768_p2 add_ln85_fu_4774_p2"
        },
        {
          "ModuleName": "conv5_Pipeline_C1_1",
          "InstanceName": "grp_conv5_Pipeline_C1_1_fu_4830",
          "BindInstances": "icmp_ln91_fu_11127_p2 add_ln91_fu_11133_p2 add_ln96_8_fu_11168_p2 add_ln96_fu_11205_p2 add_ln96_1_fu_11236_p2 add_ln96_2_fu_11267_p2 add_ln96_3_fu_11285_p2 add_ln96_4_fu_11302_p2 add_ln96_5_fu_11332_p2 add_ln96_6_fu_11349_p2 add_ln96_7_fu_11362_p2"
        },
        {
          "ModuleName": "conv5_Pipeline_M1",
          "InstanceName": "grp_conv5_Pipeline_M1_fu_5206",
          "BindInstances": "icmp_ln135_fu_1591_p2 add_ln135_fu_1597_p2 sparsemux_27_4_32_1_1_U1823 icmp_ln142_fu_2412_p2 icmp_ln142_1_fu_2418_p2 or_ln142_fu_2424_p2 and_ln142_fu_2430_p2 sparsemux_27_4_32_1_1_U1824 icmp_ln142_2_fu_2462_p2 icmp_ln142_3_fu_2468_p2 or_ln142_1_fu_2474_p2 and_ln142_1_fu_2480_p2 sparsemux_27_4_32_1_1_U1825 icmp_ln142_4_fu_2512_p2 icmp_ln142_5_fu_2518_p2 or_ln142_2_fu_2524_p2 and_ln142_2_fu_2530_p2 sparsemux_27_4_32_1_1_U1826 icmp_ln142_6_fu_2562_p2 icmp_ln142_7_fu_2568_p2 or_ln142_3_fu_2574_p2 and_ln142_3_fu_2580_p2 sparsemux_27_4_32_1_1_U1827 icmp_ln142_8_fu_2612_p2 icmp_ln142_9_fu_2618_p2 or_ln142_4_fu_2624_p2 and_ln142_4_fu_2630_p2 sparsemux_27_4_32_1_1_U1828 icmp_ln142_10_fu_2662_p2 icmp_ln142_11_fu_2668_p2 or_ln142_5_fu_2674_p2 and_ln142_5_fu_2680_p2 sparsemux_27_4_32_1_1_U1829 icmp_ln142_12_fu_2712_p2 icmp_ln142_13_fu_2718_p2 or_ln142_6_fu_2724_p2 and_ln142_6_fu_2730_p2 sparsemux_27_4_32_1_1_U1830 icmp_ln142_14_fu_2762_p2 icmp_ln142_15_fu_2768_p2 or_ln142_7_fu_2774_p2 and_ln142_7_fu_2780_p2 sparsemux_27_4_32_1_1_U1831 icmp_ln142_16_fu_2812_p2 icmp_ln142_17_fu_2818_p2 or_ln142_8_fu_2824_p2 and_ln142_8_fu_2830_p2 sparsemux_27_4_32_1_1_U1832 icmp_ln142_18_fu_2862_p2 icmp_ln142_19_fu_2868_p2 or_ln142_9_fu_2874_p2 and_ln142_9_fu_2880_p2 sparsemux_27_4_32_1_1_U1833 icmp_ln142_20_fu_2912_p2 icmp_ln142_21_fu_2918_p2 or_ln142_10_fu_2924_p2 and_ln142_10_fu_2930_p2 sparsemux_27_4_32_1_1_U1834 icmp_ln142_22_fu_2962_p2 icmp_ln142_23_fu_2968_p2 or_ln142_11_fu_2974_p2 and_ln142_11_fu_2980_p2 sparsemux_27_4_32_1_1_U1835 icmp_ln142_24_fu_3011_p2 icmp_ln142_25_fu_3017_p2 or_ln142_12_fu_3023_p2 and_ln142_12_fu_3029_p2 select_ln135_fu_2436_p3 select_ln135_1_fu_2486_p3 select_ln135_2_fu_2536_p3 select_ln135_3_fu_2586_p3 select_ln135_4_fu_2636_p3 select_ln135_5_fu_2686_p3 select_ln135_6_fu_2736_p3 select_ln135_7_fu_2786_p3 select_ln135_8_fu_2836_p3 select_ln135_9_fu_2886_p3 select_ln135_10_fu_2936_p3 select_ln135_11_fu_2986_p3 select_ln135_12_fu_3035_p3"
        },
        {
          "ModuleName": "conv5_Pipeline_L2_1",
          "InstanceName": "grp_conv5_Pipeline_L2_1_fu_5383",
          "BindInstances": "icmp_ln155_fu_527_p2 add_ln155_fu_533_p2 add_ln155_1_fu_586_p2 add_ln155_2_fu_543_p2 icmp_ln155_1_fu_549_p2 select_ln155_fu_555_p3"
        },
        {
          "ModuleName": "conv5_Pipeline_F2_1",
          "InstanceName": "grp_conv5_Pipeline_F2_1_fu_5415",
          "BindInstances": "icmp_ln166_fu_257_p2 add_ln166_fu_263_p2 add_ln166_1_fu_312_p2 add_ln166_2_fu_273_p2 icmp_ln166_1_fu_279_p2 select_ln166_fu_285_p3"
        },
        {
          "ModuleName": "conv5_Pipeline_VITIS_LOOP_172_7",
          "InstanceName": "grp_conv5_Pipeline_VITIS_LOOP_172_7_fu_5431",
          "BindInstances": "icmp_ln172_fu_4768_p2 add_ln172_fu_4774_p2"
        },
        {
          "ModuleName": "conv5_Pipeline_C2_1",
          "InstanceName": "grp_conv5_Pipeline_C2_1_fu_5773",
          "BindInstances": "icmp_ln176_fu_11127_p2 add_ln176_fu_11133_p2 add_ln180_8_fu_11168_p2 add_ln180_fu_11205_p2 add_ln180_1_fu_11236_p2 add_ln180_2_fu_11267_p2 add_ln180_3_fu_11285_p2 add_ln180_4_fu_11302_p2 add_ln180_5_fu_11332_p2 add_ln180_6_fu_11349_p2 add_ln180_7_fu_11362_p2"
        },
        {
          "ModuleName": "conv5_Pipeline_M2",
          "InstanceName": "grp_conv5_Pipeline_M2_fu_6149",
          "BindInstances": "icmp_ln220_fu_1591_p2 add_ln220_fu_1597_p2 sparsemux_27_4_32_1_1_U3830 icmp_ln227_fu_2412_p2 icmp_ln227_1_fu_2418_p2 or_ln227_fu_2424_p2 and_ln227_fu_2430_p2 sparsemux_27_4_32_1_1_U3831 icmp_ln227_2_fu_2462_p2 icmp_ln227_3_fu_2468_p2 or_ln227_1_fu_2474_p2 and_ln227_1_fu_2480_p2 sparsemux_27_4_32_1_1_U3832 icmp_ln227_4_fu_2512_p2 icmp_ln227_5_fu_2518_p2 or_ln227_2_fu_2524_p2 and_ln227_2_fu_2530_p2 sparsemux_27_4_32_1_1_U3833 icmp_ln227_6_fu_2562_p2 icmp_ln227_7_fu_2568_p2 or_ln227_3_fu_2574_p2 and_ln227_3_fu_2580_p2 sparsemux_27_4_32_1_1_U3834 icmp_ln227_8_fu_2612_p2 icmp_ln227_9_fu_2618_p2 or_ln227_4_fu_2624_p2 and_ln227_4_fu_2630_p2 sparsemux_27_4_32_1_1_U3835 icmp_ln227_10_fu_2662_p2 icmp_ln227_11_fu_2668_p2 or_ln227_5_fu_2674_p2 and_ln227_5_fu_2680_p2 sparsemux_27_4_32_1_1_U3836 icmp_ln227_12_fu_2712_p2 icmp_ln227_13_fu_2718_p2 or_ln227_6_fu_2724_p2 and_ln227_6_fu_2730_p2 sparsemux_27_4_32_1_1_U3837 icmp_ln227_14_fu_2762_p2 icmp_ln227_15_fu_2768_p2 or_ln227_7_fu_2774_p2 and_ln227_7_fu_2780_p2 sparsemux_27_4_32_1_1_U3838 icmp_ln227_16_fu_2812_p2 icmp_ln227_17_fu_2818_p2 or_ln227_8_fu_2824_p2 and_ln227_8_fu_2830_p2 sparsemux_27_4_32_1_1_U3839 icmp_ln227_18_fu_2862_p2 icmp_ln227_19_fu_2868_p2 or_ln227_9_fu_2874_p2 and_ln227_9_fu_2880_p2 sparsemux_27_4_32_1_1_U3840 icmp_ln227_20_fu_2912_p2 icmp_ln227_21_fu_2918_p2 or_ln227_10_fu_2924_p2 and_ln227_10_fu_2930_p2 sparsemux_27_4_32_1_1_U3841 icmp_ln227_22_fu_2962_p2 icmp_ln227_23_fu_2968_p2 or_ln227_11_fu_2974_p2 and_ln227_11_fu_2980_p2 sparsemux_27_4_32_1_1_U3842 icmp_ln227_24_fu_3011_p2 icmp_ln227_25_fu_3017_p2 or_ln227_12_fu_3023_p2 and_ln227_12_fu_3029_p2 select_ln220_fu_2436_p3 select_ln220_1_fu_2486_p3 select_ln220_2_fu_2536_p3 select_ln220_3_fu_2586_p3 select_ln220_4_fu_2636_p3 select_ln220_5_fu_2686_p3 select_ln220_6_fu_2736_p3 select_ln220_7_fu_2786_p3 select_ln220_8_fu_2836_p3 select_ln220_9_fu_2886_p3 select_ln220_10_fu_2936_p3 select_ln220_11_fu_2986_p3 select_ln220_12_fu_3035_p3"
        }
      ]
    },
    "Info": {
      "conv5_Pipeline_L1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv5_Pipeline_F1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv5_Pipeline_VITIS_LOOP_85_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv5_Pipeline_C1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv5_Pipeline_M1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv5_Pipeline_L2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv5_Pipeline_F2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv5_Pipeline_VITIS_LOOP_172_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv5_Pipeline_C2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv5_Pipeline_M2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv5_Pipeline_L1_1": {
        "Latency": {
          "LatencyBest": "43203",
          "LatencyAvg": "43203",
          "LatencyWorst": "43203",
          "PipelineII": "43201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L1_1",
            "TripCount": "43200",
            "Latency": "43201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "132",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "225",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv5_Pipeline_F1_1": {
        "Latency": {
          "LatencyBest": "1731",
          "LatencyAvg": "1731",
          "LatencyWorst": "1731",
          "PipelineII": "1729",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "F1_1",
            "TripCount": "1728",
            "Latency": "1729",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "91",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "188",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv5_Pipeline_VITIS_LOOP_85_1": {
        "Latency": {
          "LatencyBest": "171",
          "LatencyAvg": "171",
          "LatencyWorst": "171",
          "PipelineII": "170",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.619"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_85_1",
            "TripCount": "169",
            "Latency": "169",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5418",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "1580",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv5_Pipeline_C1_1": {
        "Latency": {
          "LatencyBest": "621",
          "LatencyAvg": "621",
          "LatencyWorst": "621",
          "PipelineII": "579",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "C1_1",
            "TripCount": "192",
            "Latency": "619",
            "PipelineII": "3",
            "PipelineDepth": "47"
          }],
        "Area": {
          "FF": "196911",
          "AVAIL_FF": "460800",
          "UTIL_FF": "42",
          "LUT": "89247",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "38",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv5_Pipeline_M1": {
        "Latency": {
          "LatencyBest": "177",
          "LatencyAvg": "177",
          "LatencyWorst": "177",
          "PipelineII": "176",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "M1",
            "TripCount": "13",
            "Latency": "175",
            "PipelineII": "13",
            "PipelineDepth": "20"
          }],
        "Area": {
          "FF": "962",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2218",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv5_Pipeline_L2_1": {
        "Latency": {
          "LatencyBest": "43203",
          "LatencyAvg": "43203",
          "LatencyWorst": "43203",
          "PipelineII": "43201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L2_1",
            "TripCount": "43200",
            "Latency": "43201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "132",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "225",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv5_Pipeline_F2_1": {
        "Latency": {
          "LatencyBest": "1731",
          "LatencyAvg": "1731",
          "LatencyWorst": "1731",
          "PipelineII": "1729",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "F2_1",
            "TripCount": "1728",
            "Latency": "1729",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "91",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "188",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv5_Pipeline_VITIS_LOOP_172_7": {
        "Latency": {
          "LatencyBest": "171",
          "LatencyAvg": "171",
          "LatencyWorst": "171",
          "PipelineII": "170",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.619"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_172_7",
            "TripCount": "169",
            "Latency": "169",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5418",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "1580",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv5_Pipeline_C2_1": {
        "Latency": {
          "LatencyBest": "621",
          "LatencyAvg": "621",
          "LatencyWorst": "621",
          "PipelineII": "579",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "C2_1",
            "TripCount": "192",
            "Latency": "619",
            "PipelineII": "3",
            "PipelineDepth": "47"
          }],
        "Area": {
          "FF": "196911",
          "AVAIL_FF": "460800",
          "UTIL_FF": "42",
          "LUT": "89247",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "38",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv5_Pipeline_M2": {
        "Latency": {
          "LatencyBest": "177",
          "LatencyAvg": "177",
          "LatencyWorst": "177",
          "PipelineII": "176",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "M2",
            "TripCount": "13",
            "Latency": "175",
            "PipelineII": "13",
            "PipelineDepth": "20"
          }],
        "Area": {
          "FF": "962",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2218",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv5": {
        "Latency": {
          "LatencyBest": "739496",
          "LatencyAvg": "739496",
          "LatencyWorst": "739496",
          "PipelineII": "739497",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "L4",
            "TripCount": "128",
            "Latency": "326528",
            "PipelineII": "",
            "PipelineDepth": "2551"
          },
          {
            "Name": "L7",
            "TripCount": "128",
            "Latency": "326528",
            "PipelineII": "",
            "PipelineDepth": "2551"
          }
        ],
        "Area": {
          "BRAM_18K": "215",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "34",
          "DSP": "2649",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "153",
          "FF": "613614",
          "AVAIL_FF": "460800",
          "UTIL_FF": "133",
          "LUT": "430025",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "186",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-25 18:20:43 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
