#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 29 15:38:19 2020
# Process ID: 1648
# Current directory: E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7812 E:\Project\Personal\PoseEstimation\ZYNQ\ZYNQ-Stereo-System\OV5640_Stereo\OV5640_display.xpr
# Log file: E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/vivado.log
# Journal file: E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:OV5640_Sensor:1.0 OV5640_Sensor_1
endgroup
set_property location {2 459 -36} [get_bd_cells OV5640_Sensor_1]
set_property location {1 446 29} [get_bd_cells OV5640_Sensor_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:4.0 v_vid_in_axi4s_1
endgroup
set_property location {3 848 311} [get_bd_cells v_vid_in_axi4s_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_1
endgroup
set_property location {4 1315 161} [get_bd_cells axi_vdma_1]
set_property location {3 1296 298} [get_bd_cells axi_vdma_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_2
endgroup
set_property location {3 895 147} [get_bd_cells axi_interconnect_2]
set_property location {2 866 469} [get_bd_cells v_vid_in_axi4s_1]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_2]
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_vid_in_axi4s_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {3 891 523} [get_bd_cells v_vid_in_axi4s_1]
set_property location {3 921 318} [get_bd_cells xlconstant_1]
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {24} CONFIG.c_use_s2mm_fsync {2} CONFIG.c_mm2s_genlock_mode {0} CONFIG.c_s2mm_genlock_mode {1}] [get_bd_cells axi_vdma_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_3
endgroup
set_property location {5 1765 317} [get_bd_cells axi_interconnect_3]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_1
endgroup
set_property location {6 2218 349} [get_bd_cells v_axi4s_vid_out_1]
set_property location {4 1847 625} [get_bd_cells v_axi4s_vid_out_1]
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_3]
delete_bd_objs [get_bd_cells v_axi4s_vid_out_1]
set_property location {2 843 1064} [get_bd_cells axi_interconnect_2]
set_property location {2 822 123} [get_bd_cells v_vid_in_axi4s_1]
set_property location {1 486 132} [get_bd_cells OV5640_Sensor_1]
set_property location {2 877 392} [get_bd_cells xlconstant_1]
set_property location {2 863 685} [get_bd_cells axi_interconnect_2]
set_property location {2 869 599} [get_bd_cells axi_interconnect_2]
connect_bd_net [get_bd_pins OV5640_Sensor_1/hs_o] [get_bd_pins v_vid_in_axi4s_1/vid_active_video]
connect_bd_net [get_bd_pins v_vid_in_axi4s_1/vid_hsync] [get_bd_pins OV5640_Sensor_1/hs_o]
connect_bd_net [get_bd_pins OV5640_Sensor_1/vs_o] [get_bd_pins v_vid_in_axi4s_1/vid_vsync]
connect_bd_net [get_bd_pins OV5640_Sensor_1/rgb_o] [get_bd_pins v_vid_in_axi4s_1/vid_data]
connect_bd_net [get_bd_pins OV5640_Sensor_1/vid_clk_ce] [get_bd_pins v_vid_in_axi4s_1/vid_io_in_ce]
startgroup
make_bd_pins_external  [get_bd_pins OV5640_Sensor_1/cmos_vsync_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins OV5640_Sensor_1/cmos_href_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins OV5640_Sensor_1/cmos_pclk_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins OV5640_Sensor_1/cmos_data_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins OV5640_Sensor_1/cmos_xclk_o]
endgroup
connect_bd_net [get_bd_ports cmos_pclk_i_1] [get_bd_pins v_vid_in_axi4s_1/vid_io_in_clk]
set_property -dict [list CONFIG.CONST_WIDTH {3} CONFIG.CONST_VAL {7}] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins v_vid_in_axi4s_1/vid_io_in_reset] [get_bd_pins util_vector_logic_0/Res]
connect_bd_net [get_bd_pins v_vid_in_axi4s_1/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins v_vid_in_axi4s_1/aclken] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins v_vid_in_axi4s_1/aresetn] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins v_vid_in_axi4s_1/axis_enable] [get_bd_pins clk_wiz_0/locked]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_1/video_out] [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_2/M00_AXI] [get_bd_intf_pins axi_vdma_1/S_AXI_LITE]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins axi_vdma_1/s_axis_s2mm_tkeep]
connect_bd_net [get_bd_pins axi_vdma_1/axi_resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins axi_vdma_1/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins axi_vdma_1/m_axis_mm2s_aclk]
connect_bd_net [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins axi_vdma_1/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk]
connect_bd_net [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP1 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_2/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP1]
connect_bd_net [get_bd_pins axi_interconnect_2/ARESETN] [get_bd_pins axi_interconnect_3/ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_3/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_2/ACLK] [get_bd_pins axi_interconnect_2/S00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_2/ACLK] [get_bd_pins axi_interconnect_2/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_3/ACLK] [get_bd_pins axi_interconnect_3/S00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_3/ACLK] [get_bd_pins axi_interconnect_3/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_3/ACLK] [get_bd_pins axi_interconnect_3/S01_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_3/ACLK] [get_bd_pins axi_interconnect_2/ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_3/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_2/S00_ARESETN] [get_bd_pins axi_interconnect_2/M00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_2/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_3/S00_ARESETN] [get_bd_pins axi_interconnect_3/M00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_3/S00_ARESETN] [get_bd_pins axi_interconnect_3/S01_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_3/S01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
set_property location {4 1767 288} [get_bd_cells axi_interconnect_3]
set_property location {4 1823 312} [get_bd_cells axi_interconnect_3]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_3/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_3/S01_AXI]
set_property location {4 1834 313} [get_bd_cells axi_interconnect_3]
set_property location {4 1833 321} [get_bd_cells axi_interconnect_3]
set_property location {4 1831 332} [get_bd_cells axi_interconnect_3]
set_property location {4 1832 331} [get_bd_cells axi_interconnect_3]
set_property location {4 1832 349} [get_bd_cells axi_interconnect_3]
set_property location {4 1835 294} [get_bd_cells axi_interconnect_3]
set_property location {4 1833 323} [get_bd_cells axi_interconnect_3]
set_property location {4 1833 324} [get_bd_cells axi_interconnect_3]
set_property location {4 1832 346} [get_bd_cells axi_interconnect_3]
set_property location {4 1836 313} [get_bd_cells axi_interconnect_3]
set_property location {4 1844 308} [get_bd_cells axi_interconnect_3]
set_property location {4 1828 341} [get_bd_cells axi_interconnect_3]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 1817 -530} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_vdma_0_mm2s_introut]
connect_bd_net [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_vdma_1/s2mm_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
undo
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_3/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_mix:3.0 v_mix_0
endgroup
set_property location {4 1838 33} [get_bd_cells v_mix_0]
set_property location {4 1793 60} [get_bd_cells v_mix_0]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins system_ila_0/SLOT_2_AXIS]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_vdma_0_M_AXIS_MM2S}]
set_property -dict [list CONFIG.NR_LAYERS {2} CONFIG.LAYER1_VIDEO_FORMAT {0} CONFIG.LAYER2_VIDEO_FORMAT {0} CONFIG.LAYER1_ALPHA {true} CONFIG.LAYER2_ALPHA {true} CONFIG.LAYER1_UPSAMPLE {false} CONFIG.LAYER1_INTF_TYPE {1} CONFIG.LAYER2_INTF_TYPE {1}] [get_bd_cells v_mix_0]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S] [get_bd_intf_pins v_mix_0/s_axis_video1]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins v_mix_0/s_axis_video]
connect_bd_net [get_bd_pins v_mix_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins v_mix_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins v_mix_0/interrupt] [get_bd_pins xlconcat_0/In2]
connect_bd_intf_net [get_bd_intf_pins v_mix_0/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_mix_0/s_axi_CTRL} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins v_mix_0/s_axi_CTRL]
validate_bd_design
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP1_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
save_bd_design
assign_bd_address
validate_bd_design
connect_bd_net [get_bd_pins OV5640_Sensor_1/clk_i] [get_bd_pins processing_system7_0/FCLK_CLK1]
validate_bd_design
set_property location {-10 187} [get_bd_ports cmos_xclk_o_1]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {v_mix_0_m_axis_video}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets v_mix_0_m_axis_video] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {27} CONFIG.C_DATA_DEPTH {4096}] [get_bd_cells system_ila_0]
endgroup
save_bd_design
make_wrapper -files [get_files E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.srcs/sources_1/bd/system/system.bd] -directory E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.ip_user_files -ipstatic_source_dir E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.cache/compile_simlib/modelsim} {questa=E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.cache/compile_simlib/questa} {riviera=E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.cache/compile_simlib/riviera} {activehdl=E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-Stereo-System/OV5640_Stereo/OV5640_display.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
