// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Thu May 14 17:09:45 2020
// Host        : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat_DMA
   (start_once_reg_reg_0,
    ap_rst,
    E,
    internal_empty_n4_out,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    internal_full_n_reg,
    Q,
    internal_empty_n_reg,
    video_in_TREADY,
    start_once_reg_reg_1,
    \tmp_data_V_reg_269_reg[7]_0 ,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    img_1_data_stream_0_full_n,
    start_for_GaussianBlur_U0_full_n,
    \ap_CS_fsm_reg[0]_1 ,
    start_for_GaussianBlur_U0_empty_n,
    img_1_rows_V_c10_empty_n,
    img_1_cols_V_c11_empty_n,
    \mOutPtr_reg[1] ,
    img_1_rows_V_c_empty_n,
    img_1_cols_V_c11_full_n,
    img_1_rows_V_c10_full_n,
    img_1_cols_V_c_empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    D);
  output start_once_reg_reg_0;
  output ap_rst;
  output [0:0]E;
  output internal_empty_n4_out;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output internal_full_n_reg;
  output [0:0]Q;
  output [0:0]internal_empty_n_reg;
  output video_in_TREADY;
  output start_once_reg_reg_1;
  output [7:0]\tmp_data_V_reg_269_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input img_1_data_stream_0_full_n;
  input start_for_GaussianBlur_U0_full_n;
  input \ap_CS_fsm_reg[0]_1 ;
  input start_for_GaussianBlur_U0_empty_n;
  input img_1_rows_V_c10_empty_n;
  input img_1_cols_V_c11_empty_n;
  input [0:0]\mOutPtr_reg[1] ;
  input img_1_rows_V_c_empty_n;
  input img_1_cols_V_c11_full_n;
  input img_1_rows_V_c10_full_n;
  input img_1_cols_V_c_empty_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input [8:0]D;

  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ack_out;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm2_carry__0_i_1_n_0;
  wire ap_NS_fsm2_carry__0_i_2_n_0;
  wire ap_NS_fsm2_carry__0_i_3_n_0;
  wire ap_NS_fsm2_carry__0_i_4_n_0;
  wire ap_NS_fsm2_carry__0_n_0;
  wire ap_NS_fsm2_carry__0_n_1;
  wire ap_NS_fsm2_carry__0_n_2;
  wire ap_NS_fsm2_carry__0_n_3;
  wire ap_NS_fsm2_carry__1_i_1_n_0;
  wire ap_NS_fsm2_carry__1_i_2_n_0;
  wire ap_NS_fsm2_carry__1_i_3_n_0;
  wire ap_NS_fsm2_carry__1_n_2;
  wire ap_NS_fsm2_carry__1_n_3;
  wire ap_NS_fsm2_carry_i_1_n_0;
  wire ap_NS_fsm2_carry_i_2_n_0;
  wire ap_NS_fsm2_carry_i_3_n_0;
  wire ap_NS_fsm2_carry_i_4_n_0;
  wire ap_NS_fsm2_carry_n_0;
  wire ap_NS_fsm2_carry_n_1;
  wire ap_NS_fsm2_carry_n_2;
  wire ap_NS_fsm2_carry_n_3;
  wire ap_NS_fsm3_carry__0_i_1_n_0;
  wire ap_NS_fsm3_carry__0_i_2_n_0;
  wire ap_NS_fsm3_carry__0_i_3_n_0;
  wire ap_NS_fsm3_carry__0_i_4_n_0;
  wire ap_NS_fsm3_carry__0_n_0;
  wire ap_NS_fsm3_carry__0_n_1;
  wire ap_NS_fsm3_carry__0_n_2;
  wire ap_NS_fsm3_carry__0_n_3;
  wire ap_NS_fsm3_carry__1_n_2;
  wire ap_NS_fsm3_carry__1_n_3;
  wire ap_NS_fsm3_carry_i_1_n_0;
  wire ap_NS_fsm3_carry_i_2_n_0;
  wire ap_NS_fsm3_carry_i_3_n_0;
  wire ap_NS_fsm3_carry_i_4_n_0;
  wire ap_NS_fsm3_carry_n_0;
  wire ap_NS_fsm3_carry_n_1;
  wire ap_NS_fsm3_carry_n_2;
  wire ap_NS_fsm3_carry_n_3;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst;
  wire ap_rst_n;
  wire [31:0]i_V_fu_220_p2;
  wire [31:0]i_V_reg_255;
  wire \i_V_reg_255_reg[12]_i_1_n_0 ;
  wire \i_V_reg_255_reg[12]_i_1_n_1 ;
  wire \i_V_reg_255_reg[12]_i_1_n_2 ;
  wire \i_V_reg_255_reg[12]_i_1_n_3 ;
  wire \i_V_reg_255_reg[16]_i_1_n_0 ;
  wire \i_V_reg_255_reg[16]_i_1_n_1 ;
  wire \i_V_reg_255_reg[16]_i_1_n_2 ;
  wire \i_V_reg_255_reg[16]_i_1_n_3 ;
  wire \i_V_reg_255_reg[20]_i_1_n_0 ;
  wire \i_V_reg_255_reg[20]_i_1_n_1 ;
  wire \i_V_reg_255_reg[20]_i_1_n_2 ;
  wire \i_V_reg_255_reg[20]_i_1_n_3 ;
  wire \i_V_reg_255_reg[24]_i_1_n_0 ;
  wire \i_V_reg_255_reg[24]_i_1_n_1 ;
  wire \i_V_reg_255_reg[24]_i_1_n_2 ;
  wire \i_V_reg_255_reg[24]_i_1_n_3 ;
  wire \i_V_reg_255_reg[28]_i_1_n_0 ;
  wire \i_V_reg_255_reg[28]_i_1_n_1 ;
  wire \i_V_reg_255_reg[28]_i_1_n_2 ;
  wire \i_V_reg_255_reg[28]_i_1_n_3 ;
  wire \i_V_reg_255_reg[31]_i_1_n_2 ;
  wire \i_V_reg_255_reg[31]_i_1_n_3 ;
  wire \i_V_reg_255_reg[4]_i_1_n_0 ;
  wire \i_V_reg_255_reg[4]_i_1_n_1 ;
  wire \i_V_reg_255_reg[4]_i_1_n_2 ;
  wire \i_V_reg_255_reg[4]_i_1_n_3 ;
  wire \i_V_reg_255_reg[8]_i_1_n_0 ;
  wire \i_V_reg_255_reg[8]_i_1_n_1 ;
  wire \i_V_reg_255_reg[8]_i_1_n_2 ;
  wire \i_V_reg_255_reg[8]_i_1_n_3 ;
  wire icmp_ln22_fu_215_p2;
  wire icmp_ln25_reg_260;
  wire img_1_cols_V_c11_empty_n;
  wire img_1_cols_V_c11_full_n;
  wire img_1_cols_V_c_empty_n;
  wire img_1_data_stream_0_full_n;
  wire img_1_rows_V_c10_empty_n;
  wire img_1_rows_V_c10_full_n;
  wire img_1_rows_V_c_empty_n;
  wire internal_empty_n4_out;
  wire [0:0]internal_empty_n_reg;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[1] ;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_0;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_1;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_10;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_12;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_13;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_14;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_15;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_16;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_17;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_18;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_19;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_20;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_9;
  wire start_for_GaussianBlur_U0_empty_n;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_once_reg_i_1__0_n_0;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire t_V_4_reg_196;
  wire \t_V_4_reg_196[0]_i_4_n_0 ;
  wire \t_V_4_reg_196[0]_i_5_n_0 ;
  wire [31:0]t_V_4_reg_196_reg;
  wire \t_V_4_reg_196_reg[0]_i_3_n_0 ;
  wire \t_V_4_reg_196_reg[0]_i_3_n_1 ;
  wire \t_V_4_reg_196_reg[0]_i_3_n_2 ;
  wire \t_V_4_reg_196_reg[0]_i_3_n_3 ;
  wire \t_V_4_reg_196_reg[0]_i_3_n_4 ;
  wire \t_V_4_reg_196_reg[0]_i_3_n_5 ;
  wire \t_V_4_reg_196_reg[0]_i_3_n_6 ;
  wire \t_V_4_reg_196_reg[0]_i_3_n_7 ;
  wire \t_V_4_reg_196_reg[12]_i_1_n_0 ;
  wire \t_V_4_reg_196_reg[12]_i_1_n_1 ;
  wire \t_V_4_reg_196_reg[12]_i_1_n_2 ;
  wire \t_V_4_reg_196_reg[12]_i_1_n_3 ;
  wire \t_V_4_reg_196_reg[12]_i_1_n_4 ;
  wire \t_V_4_reg_196_reg[12]_i_1_n_5 ;
  wire \t_V_4_reg_196_reg[12]_i_1_n_6 ;
  wire \t_V_4_reg_196_reg[12]_i_1_n_7 ;
  wire \t_V_4_reg_196_reg[16]_i_1_n_0 ;
  wire \t_V_4_reg_196_reg[16]_i_1_n_1 ;
  wire \t_V_4_reg_196_reg[16]_i_1_n_2 ;
  wire \t_V_4_reg_196_reg[16]_i_1_n_3 ;
  wire \t_V_4_reg_196_reg[16]_i_1_n_4 ;
  wire \t_V_4_reg_196_reg[16]_i_1_n_5 ;
  wire \t_V_4_reg_196_reg[16]_i_1_n_6 ;
  wire \t_V_4_reg_196_reg[16]_i_1_n_7 ;
  wire \t_V_4_reg_196_reg[20]_i_1_n_0 ;
  wire \t_V_4_reg_196_reg[20]_i_1_n_1 ;
  wire \t_V_4_reg_196_reg[20]_i_1_n_2 ;
  wire \t_V_4_reg_196_reg[20]_i_1_n_3 ;
  wire \t_V_4_reg_196_reg[20]_i_1_n_4 ;
  wire \t_V_4_reg_196_reg[20]_i_1_n_5 ;
  wire \t_V_4_reg_196_reg[20]_i_1_n_6 ;
  wire \t_V_4_reg_196_reg[20]_i_1_n_7 ;
  wire \t_V_4_reg_196_reg[24]_i_1_n_0 ;
  wire \t_V_4_reg_196_reg[24]_i_1_n_1 ;
  wire \t_V_4_reg_196_reg[24]_i_1_n_2 ;
  wire \t_V_4_reg_196_reg[24]_i_1_n_3 ;
  wire \t_V_4_reg_196_reg[24]_i_1_n_4 ;
  wire \t_V_4_reg_196_reg[24]_i_1_n_5 ;
  wire \t_V_4_reg_196_reg[24]_i_1_n_6 ;
  wire \t_V_4_reg_196_reg[24]_i_1_n_7 ;
  wire \t_V_4_reg_196_reg[28]_i_1_n_1 ;
  wire \t_V_4_reg_196_reg[28]_i_1_n_2 ;
  wire \t_V_4_reg_196_reg[28]_i_1_n_3 ;
  wire \t_V_4_reg_196_reg[28]_i_1_n_4 ;
  wire \t_V_4_reg_196_reg[28]_i_1_n_5 ;
  wire \t_V_4_reg_196_reg[28]_i_1_n_6 ;
  wire \t_V_4_reg_196_reg[28]_i_1_n_7 ;
  wire \t_V_4_reg_196_reg[4]_i_1_n_0 ;
  wire \t_V_4_reg_196_reg[4]_i_1_n_1 ;
  wire \t_V_4_reg_196_reg[4]_i_1_n_2 ;
  wire \t_V_4_reg_196_reg[4]_i_1_n_3 ;
  wire \t_V_4_reg_196_reg[4]_i_1_n_4 ;
  wire \t_V_4_reg_196_reg[4]_i_1_n_5 ;
  wire \t_V_4_reg_196_reg[4]_i_1_n_6 ;
  wire \t_V_4_reg_196_reg[4]_i_1_n_7 ;
  wire \t_V_4_reg_196_reg[8]_i_1_n_0 ;
  wire \t_V_4_reg_196_reg[8]_i_1_n_1 ;
  wire \t_V_4_reg_196_reg[8]_i_1_n_2 ;
  wire \t_V_4_reg_196_reg[8]_i_1_n_3 ;
  wire \t_V_4_reg_196_reg[8]_i_1_n_4 ;
  wire \t_V_4_reg_196_reg[8]_i_1_n_5 ;
  wire \t_V_4_reg_196_reg[8]_i_1_n_6 ;
  wire \t_V_4_reg_196_reg[8]_i_1_n_7 ;
  wire [31:0]t_V_reg_185;
  wire t_V_reg_185_0;
  wire tmp_data_V_reg_2690;
  wire [7:0]\tmp_data_V_reg_269_reg[7]_0 ;
  wire video_in_TREADY;
  wire [3:0]NLW_ap_NS_fsm2_carry_O_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm3_carry_O_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm3_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_ap_NS_fsm3_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm3_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_V_reg_255_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_255_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_4_reg_196_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF8888888F8888)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(icmp_ln22_fu_215_p2),
        .I1(ap_CS_fsm_state2),
        .I2(start_once_reg_reg_0),
        .I3(start_for_GaussianBlur_U0_full_n),
        .I4(Q),
        .I5(\ap_CS_fsm_reg[0]_1 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Q),
        .I1(img_1_rows_V_c_empty_n),
        .I2(img_1_cols_V_c11_full_n),
        .I3(img_1_rows_V_c10_full_n),
        .I4(img_1_cols_V_c_empty_n),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4F44FF44FF44FF44)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(icmp_ln22_fu_215_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(regslice_both_AXI_video_strm_V_data_V_U_n_1),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h8880888800000000)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(img_1_data_stream_0_full_n),
        .I3(icmp_ln25_reg_260),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  CARRY4 ap_NS_fsm2_carry
       (.CI(1'b0),
        .CO({ap_NS_fsm2_carry_n_0,ap_NS_fsm2_carry_n_1,ap_NS_fsm2_carry_n_2,ap_NS_fsm2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm2_carry_i_1_n_0,ap_NS_fsm2_carry_i_2_n_0,ap_NS_fsm2_carry_i_3_n_0,ap_NS_fsm2_carry_i_4_n_0}));
  CARRY4 ap_NS_fsm2_carry__0
       (.CI(ap_NS_fsm2_carry_n_0),
        .CO({ap_NS_fsm2_carry__0_n_0,ap_NS_fsm2_carry__0_n_1,ap_NS_fsm2_carry__0_n_2,ap_NS_fsm2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm2_carry__0_i_1_n_0,ap_NS_fsm2_carry__0_i_2_n_0,ap_NS_fsm2_carry__0_i_3_n_0,ap_NS_fsm2_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_1
       (.I0(t_V_reg_185[23]),
        .I1(t_V_reg_185[22]),
        .I2(t_V_reg_185[21]),
        .O(ap_NS_fsm2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_2
       (.I0(t_V_reg_185[20]),
        .I1(t_V_reg_185[19]),
        .I2(t_V_reg_185[18]),
        .O(ap_NS_fsm2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_3
       (.I0(t_V_reg_185[17]),
        .I1(t_V_reg_185[16]),
        .I2(t_V_reg_185[15]),
        .O(ap_NS_fsm2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_4
       (.I0(t_V_reg_185[14]),
        .I1(t_V_reg_185[13]),
        .I2(t_V_reg_185[12]),
        .O(ap_NS_fsm2_carry__0_i_4_n_0));
  CARRY4 ap_NS_fsm2_carry__1
       (.CI(ap_NS_fsm2_carry__0_n_0),
        .CO({NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED[3],icmp_ln22_fu_215_p2,ap_NS_fsm2_carry__1_n_2,ap_NS_fsm2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,ap_NS_fsm2_carry__1_i_1_n_0,ap_NS_fsm2_carry__1_i_2_n_0,ap_NS_fsm2_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    ap_NS_fsm2_carry__1_i_1
       (.I0(t_V_reg_185[30]),
        .I1(t_V_reg_185[31]),
        .O(ap_NS_fsm2_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__1_i_2
       (.I0(t_V_reg_185[29]),
        .I1(t_V_reg_185[28]),
        .I2(t_V_reg_185[27]),
        .O(ap_NS_fsm2_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__1_i_3
       (.I0(t_V_reg_185[26]),
        .I1(t_V_reg_185[25]),
        .I2(t_V_reg_185[24]),
        .O(ap_NS_fsm2_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry_i_1
       (.I0(t_V_reg_185[11]),
        .I1(t_V_reg_185[10]),
        .I2(t_V_reg_185[9]),
        .O(ap_NS_fsm2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ap_NS_fsm2_carry_i_2
       (.I0(t_V_reg_185[8]),
        .I1(t_V_reg_185[7]),
        .I2(t_V_reg_185[6]),
        .O(ap_NS_fsm2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ap_NS_fsm2_carry_i_3
       (.I0(t_V_reg_185[4]),
        .I1(t_V_reg_185[5]),
        .I2(t_V_reg_185[3]),
        .O(ap_NS_fsm2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry_i_4
       (.I0(t_V_reg_185[2]),
        .I1(t_V_reg_185[1]),
        .I2(t_V_reg_185[0]),
        .O(ap_NS_fsm2_carry_i_4_n_0));
  CARRY4 ap_NS_fsm3_carry
       (.CI(1'b0),
        .CO({ap_NS_fsm3_carry_n_0,ap_NS_fsm3_carry_n_1,ap_NS_fsm3_carry_n_2,ap_NS_fsm3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm3_carry_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm3_carry_i_1_n_0,ap_NS_fsm3_carry_i_2_n_0,ap_NS_fsm3_carry_i_3_n_0,ap_NS_fsm3_carry_i_4_n_0}));
  CARRY4 ap_NS_fsm3_carry__0
       (.CI(ap_NS_fsm3_carry_n_0),
        .CO({ap_NS_fsm3_carry__0_n_0,ap_NS_fsm3_carry__0_n_1,ap_NS_fsm3_carry__0_n_2,ap_NS_fsm3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm3_carry__0_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm3_carry__0_i_1_n_0,ap_NS_fsm3_carry__0_i_2_n_0,ap_NS_fsm3_carry__0_i_3_n_0,ap_NS_fsm3_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm3_carry__0_i_1
       (.I0(t_V_4_reg_196_reg[23]),
        .I1(t_V_4_reg_196_reg[22]),
        .I2(t_V_4_reg_196_reg[21]),
        .O(ap_NS_fsm3_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm3_carry__0_i_2
       (.I0(t_V_4_reg_196_reg[20]),
        .I1(t_V_4_reg_196_reg[19]),
        .I2(t_V_4_reg_196_reg[18]),
        .O(ap_NS_fsm3_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm3_carry__0_i_3
       (.I0(t_V_4_reg_196_reg[17]),
        .I1(t_V_4_reg_196_reg[16]),
        .I2(t_V_4_reg_196_reg[15]),
        .O(ap_NS_fsm3_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm3_carry__0_i_4
       (.I0(t_V_4_reg_196_reg[14]),
        .I1(t_V_4_reg_196_reg[13]),
        .I2(t_V_4_reg_196_reg[12]),
        .O(ap_NS_fsm3_carry__0_i_4_n_0));
  CARRY4 ap_NS_fsm3_carry__1
       (.CI(ap_NS_fsm3_carry__0_n_0),
        .CO({NLW_ap_NS_fsm3_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,ap_NS_fsm3_carry__1_n_2,ap_NS_fsm3_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm3_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,regslice_both_AXI_video_strm_V_data_V_U_n_9,regslice_both_AXI_video_strm_V_data_V_U_n_10,regslice_both_AXI_video_strm_V_data_V_U_n_11}));
  LUT3 #(
    .INIT(8'h10)) 
    ap_NS_fsm3_carry_i_1
       (.I0(t_V_4_reg_196_reg[11]),
        .I1(t_V_4_reg_196_reg[10]),
        .I2(t_V_4_reg_196_reg[9]),
        .O(ap_NS_fsm3_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ap_NS_fsm3_carry_i_2
       (.I0(t_V_4_reg_196_reg[8]),
        .I1(t_V_4_reg_196_reg[7]),
        .I2(t_V_4_reg_196_reg[6]),
        .O(ap_NS_fsm3_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm3_carry_i_3
       (.I0(t_V_4_reg_196_reg[5]),
        .I1(t_V_4_reg_196_reg[4]),
        .I2(t_V_4_reg_196_reg[3]),
        .O(ap_NS_fsm3_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm3_carry_i_4
       (.I0(t_V_4_reg_196_reg[2]),
        .I1(t_V_4_reg_196_reg[1]),
        .I2(t_V_4_reg_196_reg[0]),
        .O(ap_NS_fsm3_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h008A8A8A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\t_V_4_reg_196[0]_i_4_n_0 ),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(regslice_both_AXI_video_strm_V_data_V_U_n_1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_255[0]_i_1 
       (.I0(t_V_reg_185[0]),
        .O(i_V_fu_220_p2[0]));
  FDRE \i_V_reg_255_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[0]),
        .Q(i_V_reg_255[0]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[10]),
        .Q(i_V_reg_255[10]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[11]),
        .Q(i_V_reg_255[11]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[12]),
        .Q(i_V_reg_255[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_255_reg[12]_i_1 
       (.CI(\i_V_reg_255_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_255_reg[12]_i_1_n_0 ,\i_V_reg_255_reg[12]_i_1_n_1 ,\i_V_reg_255_reg[12]_i_1_n_2 ,\i_V_reg_255_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_220_p2[12:9]),
        .S(t_V_reg_185[12:9]));
  FDRE \i_V_reg_255_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[13]),
        .Q(i_V_reg_255[13]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[14]),
        .Q(i_V_reg_255[14]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[15]),
        .Q(i_V_reg_255[15]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[16]),
        .Q(i_V_reg_255[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_255_reg[16]_i_1 
       (.CI(\i_V_reg_255_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_255_reg[16]_i_1_n_0 ,\i_V_reg_255_reg[16]_i_1_n_1 ,\i_V_reg_255_reg[16]_i_1_n_2 ,\i_V_reg_255_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_220_p2[16:13]),
        .S(t_V_reg_185[16:13]));
  FDRE \i_V_reg_255_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[17]),
        .Q(i_V_reg_255[17]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[18]),
        .Q(i_V_reg_255[18]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[19]),
        .Q(i_V_reg_255[19]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[1]),
        .Q(i_V_reg_255[1]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[20]),
        .Q(i_V_reg_255[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_255_reg[20]_i_1 
       (.CI(\i_V_reg_255_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_255_reg[20]_i_1_n_0 ,\i_V_reg_255_reg[20]_i_1_n_1 ,\i_V_reg_255_reg[20]_i_1_n_2 ,\i_V_reg_255_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_220_p2[20:17]),
        .S(t_V_reg_185[20:17]));
  FDRE \i_V_reg_255_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[21]),
        .Q(i_V_reg_255[21]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[22]),
        .Q(i_V_reg_255[22]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[23]),
        .Q(i_V_reg_255[23]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[24]),
        .Q(i_V_reg_255[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_255_reg[24]_i_1 
       (.CI(\i_V_reg_255_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_255_reg[24]_i_1_n_0 ,\i_V_reg_255_reg[24]_i_1_n_1 ,\i_V_reg_255_reg[24]_i_1_n_2 ,\i_V_reg_255_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_220_p2[24:21]),
        .S(t_V_reg_185[24:21]));
  FDRE \i_V_reg_255_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[25]),
        .Q(i_V_reg_255[25]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[26]),
        .Q(i_V_reg_255[26]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[27]),
        .Q(i_V_reg_255[27]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[28]),
        .Q(i_V_reg_255[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_255_reg[28]_i_1 
       (.CI(\i_V_reg_255_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_255_reg[28]_i_1_n_0 ,\i_V_reg_255_reg[28]_i_1_n_1 ,\i_V_reg_255_reg[28]_i_1_n_2 ,\i_V_reg_255_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_220_p2[28:25]),
        .S(t_V_reg_185[28:25]));
  FDRE \i_V_reg_255_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[29]),
        .Q(i_V_reg_255[29]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[2]),
        .Q(i_V_reg_255[2]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[30]),
        .Q(i_V_reg_255[30]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[31]),
        .Q(i_V_reg_255[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_255_reg[31]_i_1 
       (.CI(\i_V_reg_255_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_255_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_255_reg[31]_i_1_n_2 ,\i_V_reg_255_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_255_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_220_p2[31:29]}),
        .S({1'b0,t_V_reg_185[31:29]}));
  FDRE \i_V_reg_255_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[3]),
        .Q(i_V_reg_255[3]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[4]),
        .Q(i_V_reg_255[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_255_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_255_reg[4]_i_1_n_0 ,\i_V_reg_255_reg[4]_i_1_n_1 ,\i_V_reg_255_reg[4]_i_1_n_2 ,\i_V_reg_255_reg[4]_i_1_n_3 }),
        .CYINIT(t_V_reg_185[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_220_p2[4:1]),
        .S(t_V_reg_185[4:1]));
  FDRE \i_V_reg_255_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[5]),
        .Q(i_V_reg_255[5]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[6]),
        .Q(i_V_reg_255[6]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[7]),
        .Q(i_V_reg_255[7]),
        .R(1'b0));
  FDRE \i_V_reg_255_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[8]),
        .Q(i_V_reg_255[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_255_reg[8]_i_1 
       (.CI(\i_V_reg_255_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_255_reg[8]_i_1_n_0 ,\i_V_reg_255_reg[8]_i_1_n_1 ,\i_V_reg_255_reg[8]_i_1_n_2 ,\i_V_reg_255_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_220_p2[8:5]),
        .S(t_V_reg_185[8:5]));
  FDRE \i_V_reg_255_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_220_p2[9]),
        .Q(i_V_reg_255[9]),
        .R(1'b0));
  FDRE \icmp_ln25_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .Q(icmp_ln25_reg_260),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2
       (.I0(start_once_reg_reg_0),
        .I1(start_for_GaussianBlur_U0_full_n),
        .O(start_once_reg_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[1]_i_1__1 
       (.I0(internal_empty_n4_out),
        .I1(\mOutPtr_reg[0] ),
        .O(E));
  LUT5 #(
    .INIT(32'h95555555)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(start_for_GaussianBlur_U0_empty_n),
        .I2(img_1_rows_V_c10_empty_n),
        .I3(img_1_cols_V_c11_empty_n),
        .I4(\mOutPtr_reg[1] ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_3__0 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n4_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_25 regslice_both_AXI_video_strm_V_data_V_U
       (.CO(ap_condition_pp0_exit_iter0_state3),
        .D(D),
        .E(tmp_data_V_reg_2690),
        .Q(ap_CS_fsm_pp0_stage0),
        .S({regslice_both_AXI_video_strm_V_data_V_U_n_9,regslice_both_AXI_video_strm_V_data_V_U_n_10,regslice_both_AXI_video_strm_V_data_V_U_n_11}),
        .SR(ap_rst),
        .\SRL_SIG_reg[1][0] (ap_enable_reg_pp0_iter1_reg_n_0),
        .ack_out(ack_out),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_AXI_video_strm_V_data_V_U_n_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_AXI_video_strm_V_data_V_U_n_0),
        .icmp_ln25_reg_260(icmp_ln25_reg_260),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .internal_full_n_reg(internal_full_n_reg),
        .\odata_int_reg[7] ({regslice_both_AXI_video_strm_V_data_V_U_n_13,regslice_both_AXI_video_strm_V_data_V_U_n_14,regslice_both_AXI_video_strm_V_data_V_U_n_15,regslice_both_AXI_video_strm_V_data_V_U_n_16,regslice_both_AXI_video_strm_V_data_V_U_n_17,regslice_both_AXI_video_strm_V_data_V_U_n_18,regslice_both_AXI_video_strm_V_data_V_U_n_19,regslice_both_AXI_video_strm_V_data_V_U_n_20}),
        .out(t_V_4_reg_196_reg[31:24]),
        .t_V_4_reg_196(t_V_4_reg_196),
        .\t_V_4_reg_196_reg[0] (\t_V_4_reg_196[0]_i_4_n_0 ),
        .video_in_TREADY(video_in_TREADY));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    start_once_reg_i_1__0
       (.I0(start_once_reg_reg_0),
        .I1(start_for_GaussianBlur_U0_full_n),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln22_fu_215_p2),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg_reg_0),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \t_V_4_reg_196[0]_i_4 
       (.I0(icmp_ln22_fu_215_p2),
        .I1(ap_CS_fsm_state2),
        .O(\t_V_4_reg_196[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_196[0]_i_5 
       (.I0(t_V_4_reg_196_reg[0]),
        .O(\t_V_4_reg_196[0]_i_5_n_0 ));
  FDRE \t_V_4_reg_196_reg[0] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[0]_i_3_n_7 ),
        .Q(t_V_4_reg_196_reg[0]),
        .R(t_V_4_reg_196));
  CARRY4 \t_V_4_reg_196_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_4_reg_196_reg[0]_i_3_n_0 ,\t_V_4_reg_196_reg[0]_i_3_n_1 ,\t_V_4_reg_196_reg[0]_i_3_n_2 ,\t_V_4_reg_196_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_4_reg_196_reg[0]_i_3_n_4 ,\t_V_4_reg_196_reg[0]_i_3_n_5 ,\t_V_4_reg_196_reg[0]_i_3_n_6 ,\t_V_4_reg_196_reg[0]_i_3_n_7 }),
        .S({t_V_4_reg_196_reg[3:1],\t_V_4_reg_196[0]_i_5_n_0 }));
  FDRE \t_V_4_reg_196_reg[10] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[8]_i_1_n_5 ),
        .Q(t_V_4_reg_196_reg[10]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[11] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[8]_i_1_n_4 ),
        .Q(t_V_4_reg_196_reg[11]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[12] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[12]_i_1_n_7 ),
        .Q(t_V_4_reg_196_reg[12]),
        .R(t_V_4_reg_196));
  CARRY4 \t_V_4_reg_196_reg[12]_i_1 
       (.CI(\t_V_4_reg_196_reg[8]_i_1_n_0 ),
        .CO({\t_V_4_reg_196_reg[12]_i_1_n_0 ,\t_V_4_reg_196_reg[12]_i_1_n_1 ,\t_V_4_reg_196_reg[12]_i_1_n_2 ,\t_V_4_reg_196_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_196_reg[12]_i_1_n_4 ,\t_V_4_reg_196_reg[12]_i_1_n_5 ,\t_V_4_reg_196_reg[12]_i_1_n_6 ,\t_V_4_reg_196_reg[12]_i_1_n_7 }),
        .S(t_V_4_reg_196_reg[15:12]));
  FDRE \t_V_4_reg_196_reg[13] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[12]_i_1_n_6 ),
        .Q(t_V_4_reg_196_reg[13]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[14] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[12]_i_1_n_5 ),
        .Q(t_V_4_reg_196_reg[14]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[15] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[12]_i_1_n_4 ),
        .Q(t_V_4_reg_196_reg[15]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[16] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[16]_i_1_n_7 ),
        .Q(t_V_4_reg_196_reg[16]),
        .R(t_V_4_reg_196));
  CARRY4 \t_V_4_reg_196_reg[16]_i_1 
       (.CI(\t_V_4_reg_196_reg[12]_i_1_n_0 ),
        .CO({\t_V_4_reg_196_reg[16]_i_1_n_0 ,\t_V_4_reg_196_reg[16]_i_1_n_1 ,\t_V_4_reg_196_reg[16]_i_1_n_2 ,\t_V_4_reg_196_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_196_reg[16]_i_1_n_4 ,\t_V_4_reg_196_reg[16]_i_1_n_5 ,\t_V_4_reg_196_reg[16]_i_1_n_6 ,\t_V_4_reg_196_reg[16]_i_1_n_7 }),
        .S(t_V_4_reg_196_reg[19:16]));
  FDRE \t_V_4_reg_196_reg[17] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[16]_i_1_n_6 ),
        .Q(t_V_4_reg_196_reg[17]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[18] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[16]_i_1_n_5 ),
        .Q(t_V_4_reg_196_reg[18]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[19] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[16]_i_1_n_4 ),
        .Q(t_V_4_reg_196_reg[19]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[1] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[0]_i_3_n_6 ),
        .Q(t_V_4_reg_196_reg[1]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[20] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[20]_i_1_n_7 ),
        .Q(t_V_4_reg_196_reg[20]),
        .R(t_V_4_reg_196));
  CARRY4 \t_V_4_reg_196_reg[20]_i_1 
       (.CI(\t_V_4_reg_196_reg[16]_i_1_n_0 ),
        .CO({\t_V_4_reg_196_reg[20]_i_1_n_0 ,\t_V_4_reg_196_reg[20]_i_1_n_1 ,\t_V_4_reg_196_reg[20]_i_1_n_2 ,\t_V_4_reg_196_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_196_reg[20]_i_1_n_4 ,\t_V_4_reg_196_reg[20]_i_1_n_5 ,\t_V_4_reg_196_reg[20]_i_1_n_6 ,\t_V_4_reg_196_reg[20]_i_1_n_7 }),
        .S(t_V_4_reg_196_reg[23:20]));
  FDRE \t_V_4_reg_196_reg[21] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[20]_i_1_n_6 ),
        .Q(t_V_4_reg_196_reg[21]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[22] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[20]_i_1_n_5 ),
        .Q(t_V_4_reg_196_reg[22]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[23] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[20]_i_1_n_4 ),
        .Q(t_V_4_reg_196_reg[23]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[24] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[24]_i_1_n_7 ),
        .Q(t_V_4_reg_196_reg[24]),
        .R(t_V_4_reg_196));
  CARRY4 \t_V_4_reg_196_reg[24]_i_1 
       (.CI(\t_V_4_reg_196_reg[20]_i_1_n_0 ),
        .CO({\t_V_4_reg_196_reg[24]_i_1_n_0 ,\t_V_4_reg_196_reg[24]_i_1_n_1 ,\t_V_4_reg_196_reg[24]_i_1_n_2 ,\t_V_4_reg_196_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_196_reg[24]_i_1_n_4 ,\t_V_4_reg_196_reg[24]_i_1_n_5 ,\t_V_4_reg_196_reg[24]_i_1_n_6 ,\t_V_4_reg_196_reg[24]_i_1_n_7 }),
        .S(t_V_4_reg_196_reg[27:24]));
  FDRE \t_V_4_reg_196_reg[25] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[24]_i_1_n_6 ),
        .Q(t_V_4_reg_196_reg[25]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[26] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[24]_i_1_n_5 ),
        .Q(t_V_4_reg_196_reg[26]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[27] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[24]_i_1_n_4 ),
        .Q(t_V_4_reg_196_reg[27]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[28] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[28]_i_1_n_7 ),
        .Q(t_V_4_reg_196_reg[28]),
        .R(t_V_4_reg_196));
  CARRY4 \t_V_4_reg_196_reg[28]_i_1 
       (.CI(\t_V_4_reg_196_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_4_reg_196_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_4_reg_196_reg[28]_i_1_n_1 ,\t_V_4_reg_196_reg[28]_i_1_n_2 ,\t_V_4_reg_196_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_196_reg[28]_i_1_n_4 ,\t_V_4_reg_196_reg[28]_i_1_n_5 ,\t_V_4_reg_196_reg[28]_i_1_n_6 ,\t_V_4_reg_196_reg[28]_i_1_n_7 }),
        .S(t_V_4_reg_196_reg[31:28]));
  FDRE \t_V_4_reg_196_reg[29] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[28]_i_1_n_6 ),
        .Q(t_V_4_reg_196_reg[29]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[2] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[0]_i_3_n_5 ),
        .Q(t_V_4_reg_196_reg[2]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[30] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[28]_i_1_n_5 ),
        .Q(t_V_4_reg_196_reg[30]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[31] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[28]_i_1_n_4 ),
        .Q(t_V_4_reg_196_reg[31]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[3] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[0]_i_3_n_4 ),
        .Q(t_V_4_reg_196_reg[3]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[4] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[4]_i_1_n_7 ),
        .Q(t_V_4_reg_196_reg[4]),
        .R(t_V_4_reg_196));
  CARRY4 \t_V_4_reg_196_reg[4]_i_1 
       (.CI(\t_V_4_reg_196_reg[0]_i_3_n_0 ),
        .CO({\t_V_4_reg_196_reg[4]_i_1_n_0 ,\t_V_4_reg_196_reg[4]_i_1_n_1 ,\t_V_4_reg_196_reg[4]_i_1_n_2 ,\t_V_4_reg_196_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_196_reg[4]_i_1_n_4 ,\t_V_4_reg_196_reg[4]_i_1_n_5 ,\t_V_4_reg_196_reg[4]_i_1_n_6 ,\t_V_4_reg_196_reg[4]_i_1_n_7 }),
        .S(t_V_4_reg_196_reg[7:4]));
  FDRE \t_V_4_reg_196_reg[5] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[4]_i_1_n_6 ),
        .Q(t_V_4_reg_196_reg[5]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[6] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[4]_i_1_n_5 ),
        .Q(t_V_4_reg_196_reg[6]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[7] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[4]_i_1_n_4 ),
        .Q(t_V_4_reg_196_reg[7]),
        .R(t_V_4_reg_196));
  FDRE \t_V_4_reg_196_reg[8] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[8]_i_1_n_7 ),
        .Q(t_V_4_reg_196_reg[8]),
        .R(t_V_4_reg_196));
  CARRY4 \t_V_4_reg_196_reg[8]_i_1 
       (.CI(\t_V_4_reg_196_reg[4]_i_1_n_0 ),
        .CO({\t_V_4_reg_196_reg[8]_i_1_n_0 ,\t_V_4_reg_196_reg[8]_i_1_n_1 ,\t_V_4_reg_196_reg[8]_i_1_n_2 ,\t_V_4_reg_196_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_196_reg[8]_i_1_n_4 ,\t_V_4_reg_196_reg[8]_i_1_n_5 ,\t_V_4_reg_196_reg[8]_i_1_n_6 ,\t_V_4_reg_196_reg[8]_i_1_n_7 }),
        .S(t_V_4_reg_196_reg[11:8]));
  FDRE \t_V_4_reg_196_reg[9] 
       (.C(ap_clk),
        .CE(ack_out),
        .D(\t_V_4_reg_196_reg[8]_i_1_n_6 ),
        .Q(t_V_4_reg_196_reg[9]),
        .R(t_V_4_reg_196));
  LUT2 #(
    .INIT(4'h1)) 
    \t_V_reg_185[31]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(ap_CS_fsm_state5),
        .O(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[0]),
        .Q(t_V_reg_185[0]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[10]),
        .Q(t_V_reg_185[10]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[11]),
        .Q(t_V_reg_185[11]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[12]),
        .Q(t_V_reg_185[12]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[13]),
        .Q(t_V_reg_185[13]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[14]),
        .Q(t_V_reg_185[14]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[15]),
        .Q(t_V_reg_185[15]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[16]),
        .Q(t_V_reg_185[16]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[17]),
        .Q(t_V_reg_185[17]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[18]),
        .Q(t_V_reg_185[18]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[19]),
        .Q(t_V_reg_185[19]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[1]),
        .Q(t_V_reg_185[1]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[20]),
        .Q(t_V_reg_185[20]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[21]),
        .Q(t_V_reg_185[21]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[22]),
        .Q(t_V_reg_185[22]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[23]),
        .Q(t_V_reg_185[23]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[24]),
        .Q(t_V_reg_185[24]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[25]),
        .Q(t_V_reg_185[25]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[26]),
        .Q(t_V_reg_185[26]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[27]),
        .Q(t_V_reg_185[27]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[28]),
        .Q(t_V_reg_185[28]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[29]),
        .Q(t_V_reg_185[29]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[2]),
        .Q(t_V_reg_185[2]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[30]),
        .Q(t_V_reg_185[30]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[31]),
        .Q(t_V_reg_185[31]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[3]),
        .Q(t_V_reg_185[3]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[4]),
        .Q(t_V_reg_185[4]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[5]),
        .Q(t_V_reg_185[5]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[6]),
        .Q(t_V_reg_185[6]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[7]),
        .Q(t_V_reg_185[7]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[8]),
        .Q(t_V_reg_185[8]),
        .R(t_V_reg_185_0));
  FDRE \t_V_reg_185_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_255[9]),
        .Q(t_V_reg_185[9]),
        .R(t_V_reg_185_0));
  FDRE \tmp_data_V_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2690),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .Q(\tmp_data_V_reg_269_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2690),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .Q(\tmp_data_V_reg_269_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2690),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .Q(\tmp_data_V_reg_269_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2690),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .Q(\tmp_data_V_reg_269_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2690),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .Q(\tmp_data_V_reg_269_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2690),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .Q(\tmp_data_V_reg_269_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2690),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .Q(\tmp_data_V_reg_269_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_2690),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .Q(\tmp_data_V_reg_269_reg[7]_0 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_proc
   (start_once_reg,
    start_once_reg_reg_0,
    ap_rst,
    start_once_reg_reg_1,
    ap_clk,
    start_for_Threshold_U0_full_n);
  output start_once_reg;
  output start_once_reg_reg_0;
  input ap_rst;
  input start_once_reg_reg_1;
  input ap_clk;
  input start_for_Threshold_U0_full_n;

  wire ap_clk;
  wire ap_rst;
  wire start_for_Threshold_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_3
       (.I0(start_once_reg),
        .I1(start_for_Threshold_U0_full_n),
        .O(start_once_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D
   (O,
    \t_V_3_reg_453_reg[7]_0 ,
    \t_V_3_reg_453_reg[11]_0 ,
    \t_V_3_reg_453_reg[15]_0 ,
    \t_V_3_reg_453_reg[19]_0 ,
    \t_V_3_reg_453_reg[23]_0 ,
    \t_V_3_reg_453_reg[27]_0 ,
    \t_V_3_reg_453_reg[30]_0 ,
    sub_ln142_5_fu_1151_p2,
    \t_V_reg_442_reg[0]_0 ,
    \t_V_reg_442_reg[8]_0 ,
    \t_V_reg_442_reg[12]_0 ,
    \t_V_reg_442_reg[16]_0 ,
    \t_V_reg_442_reg[20]_0 ,
    \t_V_reg_442_reg[24]_0 ,
    \t_V_reg_442_reg[28]_0 ,
    \t_V_reg_442_reg[30]_0 ,
    \t_V_reg_442_reg[31]_0 ,
    \t_V_reg_442_reg[4]_0 ,
    \t_V_reg_442_reg[8]_1 ,
    \t_V_reg_442_reg[12]_1 ,
    \t_V_reg_442_reg[16]_1 ,
    \t_V_reg_442_reg[20]_1 ,
    \t_V_reg_442_reg[24]_1 ,
    \t_V_reg_442_reg[28]_1 ,
    \t_V_reg_442_reg[30]_1 ,
    \t_V_reg_442_reg[31]_1 ,
    \t_V_reg_442_reg[7]_0 ,
    \t_V_reg_442_reg[11]_0 ,
    \t_V_reg_442_reg[15]_0 ,
    \t_V_reg_442_reg[19]_0 ,
    \t_V_reg_442_reg[23]_0 ,
    \t_V_reg_442_reg[27]_0 ,
    \t_V_reg_442_reg[30]_2 ,
    \t_V_reg_442_reg[31]_2 ,
    \t_V_reg_442_reg[0]_1 ,
    \t_V_reg_442_reg[8]_2 ,
    \t_V_reg_442_reg[12]_2 ,
    \t_V_reg_442_reg[16]_2 ,
    \t_V_reg_442_reg[20]_2 ,
    \t_V_reg_442_reg[24]_2 ,
    \t_V_reg_442_reg[28]_2 ,
    \t_V_reg_442_reg[30]_3 ,
    \t_V_reg_442_reg[31]_3 ,
    \t_V_reg_442_reg[0]_2 ,
    \t_V_reg_442_reg[8]_3 ,
    \t_V_reg_442_reg[12]_3 ,
    \t_V_reg_442_reg[16]_3 ,
    \t_V_reg_442_reg[20]_3 ,
    \t_V_reg_442_reg[24]_3 ,
    \t_V_reg_442_reg[28]_3 ,
    \t_V_reg_442_reg[30]_4 ,
    \t_V_reg_442_reg[31]_4 ,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    \ap_CS_fsm_reg[1]_1 ,
    D,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \p_Val2_4_reg_2746_reg[7]_0 ,
    ap_clk,
    DIADI,
    ap_rst,
    S,
    \x_reg_2582_reg[8]_0 ,
    \x_reg_2582_reg[9]_0 ,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_4 ,
    img_2_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    CO,
    \or_ln457_reg_2592_reg[0]_0 ,
    \sub_ln493_3_reg_2559_reg[2]_0 ,
    \sub_ln493_3_reg_2559_reg[1]_0 ,
    \sub_ln493_2_reg_2554_reg[1]_0 ,
    \sub_ln493_4_reg_2564_reg[1]_0 ,
    \sub_ln493_reg_2544_reg[1]_0 ,
    \sub_ln493_4_reg_2564_reg[1]_1 ,
    \sub_ln493_reg_2544_reg[1]_1 ,
    \sub_ln493_1_reg_2549_reg[1]_0 ,
    \sub_ln493_2_reg_2554_reg[1]_1 ,
    \sub_ln493_1_reg_2549_reg[1]_1 ,
    Q,
    img_1_cols_V_c11_empty_n,
    img_1_rows_V_c10_empty_n,
    start_for_GaussianBlur_U0_empty_n,
    grp_Filter2D_fu_82_ap_start_reg_reg);
  output [2:0]O;
  output [3:0]\t_V_3_reg_453_reg[7]_0 ;
  output [3:0]\t_V_3_reg_453_reg[11]_0 ;
  output [3:0]\t_V_3_reg_453_reg[15]_0 ;
  output [3:0]\t_V_3_reg_453_reg[19]_0 ;
  output [3:0]\t_V_3_reg_453_reg[23]_0 ;
  output [3:0]\t_V_3_reg_453_reg[27]_0 ;
  output [3:0]\t_V_3_reg_453_reg[30]_0 ;
  output [30:0]sub_ln142_5_fu_1151_p2;
  output [0:0]\t_V_reg_442_reg[0]_0 ;
  output [3:0]\t_V_reg_442_reg[8]_0 ;
  output [3:0]\t_V_reg_442_reg[12]_0 ;
  output [3:0]\t_V_reg_442_reg[16]_0 ;
  output [3:0]\t_V_reg_442_reg[20]_0 ;
  output [3:0]\t_V_reg_442_reg[24]_0 ;
  output [3:0]\t_V_reg_442_reg[28]_0 ;
  output [2:0]\t_V_reg_442_reg[30]_0 ;
  output [27:0]\t_V_reg_442_reg[31]_0 ;
  output [0:0]\t_V_reg_442_reg[4]_0 ;
  output [3:0]\t_V_reg_442_reg[8]_1 ;
  output [3:0]\t_V_reg_442_reg[12]_1 ;
  output [3:0]\t_V_reg_442_reg[16]_1 ;
  output [3:0]\t_V_reg_442_reg[20]_1 ;
  output [3:0]\t_V_reg_442_reg[24]_1 ;
  output [3:0]\t_V_reg_442_reg[28]_1 ;
  output [2:0]\t_V_reg_442_reg[30]_1 ;
  output [27:0]\t_V_reg_442_reg[31]_1 ;
  output [3:0]\t_V_reg_442_reg[7]_0 ;
  output [3:0]\t_V_reg_442_reg[11]_0 ;
  output [3:0]\t_V_reg_442_reg[15]_0 ;
  output [3:0]\t_V_reg_442_reg[19]_0 ;
  output [3:0]\t_V_reg_442_reg[23]_0 ;
  output [3:0]\t_V_reg_442_reg[27]_0 ;
  output [3:0]\t_V_reg_442_reg[30]_2 ;
  output [27:0]\t_V_reg_442_reg[31]_2 ;
  output [0:0]\t_V_reg_442_reg[0]_1 ;
  output [3:0]\t_V_reg_442_reg[8]_2 ;
  output [3:0]\t_V_reg_442_reg[12]_2 ;
  output [3:0]\t_V_reg_442_reg[16]_2 ;
  output [3:0]\t_V_reg_442_reg[20]_2 ;
  output [3:0]\t_V_reg_442_reg[24]_2 ;
  output [3:0]\t_V_reg_442_reg[28]_2 ;
  output [2:0]\t_V_reg_442_reg[30]_3 ;
  output [27:0]\t_V_reg_442_reg[31]_3 ;
  output [0:0]\t_V_reg_442_reg[0]_2 ;
  output [3:0]\t_V_reg_442_reg[8]_3 ;
  output [3:0]\t_V_reg_442_reg[12]_3 ;
  output [3:0]\t_V_reg_442_reg[16]_3 ;
  output [3:0]\t_V_reg_442_reg[20]_3 ;
  output [3:0]\t_V_reg_442_reg[24]_3 ;
  output [3:0]\t_V_reg_442_reg[28]_3 ;
  output [2:0]\t_V_reg_442_reg[30]_4 ;
  output [27:0]\t_V_reg_442_reg[31]_4 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_1 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[1]_2 ;
  output \ap_CS_fsm_reg[1]_3 ;
  output [7:0]\p_Val2_4_reg_2746_reg[7]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input ap_rst;
  input [3:0]S;
  input [3:0]\x_reg_2582_reg[8]_0 ;
  input [0:0]\x_reg_2582_reg[9]_0 ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_4 ;
  input img_2_data_stream_0_full_n;
  input img_1_data_stream_0_empty_n;
  input [0:0]CO;
  input [0:0]\or_ln457_reg_2592_reg[0]_0 ;
  input [0:0]\sub_ln493_3_reg_2559_reg[2]_0 ;
  input [0:0]\sub_ln493_3_reg_2559_reg[1]_0 ;
  input [0:0]\sub_ln493_2_reg_2554_reg[1]_0 ;
  input [0:0]\sub_ln493_4_reg_2564_reg[1]_0 ;
  input [0:0]\sub_ln493_reg_2544_reg[1]_0 ;
  input [0:0]\sub_ln493_4_reg_2564_reg[1]_1 ;
  input [0:0]\sub_ln493_reg_2544_reg[1]_1 ;
  input [0:0]\sub_ln493_1_reg_2549_reg[1]_0 ;
  input [0:0]\sub_ln493_2_reg_2554_reg[1]_1 ;
  input [0:0]\sub_ln493_1_reg_2549_reg[1]_1 ;
  input [1:0]Q;
  input img_1_cols_V_c11_empty_n;
  input img_1_rows_V_c10_empty_n;
  input start_for_GaussianBlur_U0_empty_n;
  input grp_Filter2D_fu_82_ap_start_reg_reg;

  wire [7:0]B;
  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [2:0]O;
  wire [1:0]Q;
  wire [3:0]S;
  wire [20:0]add_ln703_10_fu_1812_p2;
  wire [21:0]add_ln703_12_fu_1847_p2;
  wire [21:0]add_ln703_12_reg_2731;
  wire \add_ln703_12_reg_2731[21]_i_1_n_0 ;
  wire [19:0]add_ln703_15_fu_1856_p2;
  wire [19:0]add_ln703_15_reg_2736;
  wire \add_ln703_15_reg_2736[11]_i_2_n_0 ;
  wire \add_ln703_15_reg_2736[11]_i_3_n_0 ;
  wire \add_ln703_15_reg_2736[11]_i_4_n_0 ;
  wire \add_ln703_15_reg_2736[11]_i_5_n_0 ;
  wire \add_ln703_15_reg_2736[15]_i_2_n_0 ;
  wire \add_ln703_15_reg_2736[15]_i_3_n_0 ;
  wire \add_ln703_15_reg_2736[15]_i_4_n_0 ;
  wire \add_ln703_15_reg_2736[15]_i_5_n_0 ;
  wire \add_ln703_15_reg_2736[19]_i_2_n_0 ;
  wire \add_ln703_15_reg_2736[19]_i_3_n_0 ;
  wire \add_ln703_15_reg_2736[19]_i_4_n_0 ;
  wire \add_ln703_15_reg_2736[3]_i_2_n_0 ;
  wire \add_ln703_15_reg_2736[3]_i_3_n_0 ;
  wire \add_ln703_15_reg_2736[3]_i_4_n_0 ;
  wire \add_ln703_15_reg_2736[3]_i_5_n_0 ;
  wire \add_ln703_15_reg_2736[7]_i_2_n_0 ;
  wire \add_ln703_15_reg_2736[7]_i_3_n_0 ;
  wire \add_ln703_15_reg_2736[7]_i_4_n_0 ;
  wire \add_ln703_15_reg_2736[7]_i_5_n_0 ;
  wire \add_ln703_15_reg_2736_reg[11]_i_1_n_0 ;
  wire \add_ln703_15_reg_2736_reg[11]_i_1_n_1 ;
  wire \add_ln703_15_reg_2736_reg[11]_i_1_n_2 ;
  wire \add_ln703_15_reg_2736_reg[11]_i_1_n_3 ;
  wire \add_ln703_15_reg_2736_reg[15]_i_1_n_0 ;
  wire \add_ln703_15_reg_2736_reg[15]_i_1_n_1 ;
  wire \add_ln703_15_reg_2736_reg[15]_i_1_n_2 ;
  wire \add_ln703_15_reg_2736_reg[15]_i_1_n_3 ;
  wire \add_ln703_15_reg_2736_reg[19]_i_1_n_1 ;
  wire \add_ln703_15_reg_2736_reg[19]_i_1_n_2 ;
  wire \add_ln703_15_reg_2736_reg[19]_i_1_n_3 ;
  wire \add_ln703_15_reg_2736_reg[3]_i_1_n_0 ;
  wire \add_ln703_15_reg_2736_reg[3]_i_1_n_1 ;
  wire \add_ln703_15_reg_2736_reg[3]_i_1_n_2 ;
  wire \add_ln703_15_reg_2736_reg[3]_i_1_n_3 ;
  wire \add_ln703_15_reg_2736_reg[7]_i_1_n_0 ;
  wire \add_ln703_15_reg_2736_reg[7]_i_1_n_1 ;
  wire \add_ln703_15_reg_2736_reg[7]_i_1_n_2 ;
  wire \add_ln703_15_reg_2736_reg[7]_i_1_n_3 ;
  wire add_ln703_17_reg_27210;
  wire [18:0]add_ln703_22_fu_1867_p2;
  wire [18:0]add_ln703_22_reg_2741;
  wire \add_ln703_22_reg_2741[11]_i_2_n_0 ;
  wire \add_ln703_22_reg_2741[11]_i_3_n_0 ;
  wire \add_ln703_22_reg_2741[11]_i_4_n_0 ;
  wire \add_ln703_22_reg_2741[11]_i_5_n_0 ;
  wire \add_ln703_22_reg_2741[15]_i_2_n_0 ;
  wire \add_ln703_22_reg_2741[15]_i_3_n_0 ;
  wire \add_ln703_22_reg_2741[15]_i_4_n_0 ;
  wire \add_ln703_22_reg_2741[15]_i_5_n_0 ;
  wire \add_ln703_22_reg_2741[18]_i_2_n_0 ;
  wire \add_ln703_22_reg_2741[18]_i_3_n_0 ;
  wire \add_ln703_22_reg_2741[3]_i_2_n_0 ;
  wire \add_ln703_22_reg_2741[3]_i_3_n_0 ;
  wire \add_ln703_22_reg_2741[3]_i_4_n_0 ;
  wire \add_ln703_22_reg_2741[3]_i_5_n_0 ;
  wire \add_ln703_22_reg_2741[7]_i_2_n_0 ;
  wire \add_ln703_22_reg_2741[7]_i_3_n_0 ;
  wire \add_ln703_22_reg_2741[7]_i_4_n_0 ;
  wire \add_ln703_22_reg_2741[7]_i_5_n_0 ;
  wire \add_ln703_22_reg_2741_reg[11]_i_1_n_0 ;
  wire \add_ln703_22_reg_2741_reg[11]_i_1_n_1 ;
  wire \add_ln703_22_reg_2741_reg[11]_i_1_n_2 ;
  wire \add_ln703_22_reg_2741_reg[11]_i_1_n_3 ;
  wire \add_ln703_22_reg_2741_reg[15]_i_1_n_0 ;
  wire \add_ln703_22_reg_2741_reg[15]_i_1_n_1 ;
  wire \add_ln703_22_reg_2741_reg[15]_i_1_n_2 ;
  wire \add_ln703_22_reg_2741_reg[15]_i_1_n_3 ;
  wire \add_ln703_22_reg_2741_reg[18]_i_1_n_2 ;
  wire \add_ln703_22_reg_2741_reg[18]_i_1_n_3 ;
  wire \add_ln703_22_reg_2741_reg[3]_i_1_n_0 ;
  wire \add_ln703_22_reg_2741_reg[3]_i_1_n_1 ;
  wire \add_ln703_22_reg_2741_reg[3]_i_1_n_2 ;
  wire \add_ln703_22_reg_2741_reg[3]_i_1_n_3 ;
  wire \add_ln703_22_reg_2741_reg[7]_i_1_n_0 ;
  wire \add_ln703_22_reg_2741_reg[7]_i_1_n_1 ;
  wire \add_ln703_22_reg_2741_reg[7]_i_1_n_2 ;
  wire \add_ln703_22_reg_2741_reg[7]_i_1_n_3 ;
  wire [18:0]add_ln703_2_reg_2686;
  wire add_ln703_2_reg_26860;
  wire [16:0]add_ln703_3_reg_2691;
  wire add_ln703_6_reg_2696_reg_n_100;
  wire add_ln703_6_reg_2696_reg_n_101;
  wire add_ln703_6_reg_2696_reg_n_102;
  wire add_ln703_6_reg_2696_reg_n_103;
  wire add_ln703_6_reg_2696_reg_n_104;
  wire add_ln703_6_reg_2696_reg_n_105;
  wire add_ln703_6_reg_2696_reg_n_86;
  wire add_ln703_6_reg_2696_reg_n_87;
  wire add_ln703_6_reg_2696_reg_n_88;
  wire add_ln703_6_reg_2696_reg_n_89;
  wire add_ln703_6_reg_2696_reg_n_90;
  wire add_ln703_6_reg_2696_reg_n_91;
  wire add_ln703_6_reg_2696_reg_n_92;
  wire add_ln703_6_reg_2696_reg_n_93;
  wire add_ln703_6_reg_2696_reg_n_94;
  wire add_ln703_6_reg_2696_reg_n_95;
  wire add_ln703_6_reg_2696_reg_n_96;
  wire add_ln703_6_reg_2696_reg_n_97;
  wire add_ln703_6_reg_2696_reg_n_98;
  wire add_ln703_6_reg_2696_reg_n_99;
  wire and_ln118_reg_2578;
  wire \and_ln118_reg_2578[0]_i_10_n_0 ;
  wire \and_ln118_reg_2578[0]_i_11_n_0 ;
  wire \and_ln118_reg_2578[0]_i_18_n_0 ;
  wire \and_ln118_reg_2578[0]_i_19_n_0 ;
  wire \and_ln118_reg_2578[0]_i_1_n_0 ;
  wire \and_ln118_reg_2578[0]_i_20_n_0 ;
  wire \and_ln118_reg_2578[0]_i_21_n_0 ;
  wire \and_ln118_reg_2578[0]_i_28_n_0 ;
  wire \and_ln118_reg_2578[0]_i_29_n_0 ;
  wire \and_ln118_reg_2578[0]_i_30_n_0 ;
  wire \and_ln118_reg_2578[0]_i_31_n_0 ;
  wire \and_ln118_reg_2578[0]_i_39_n_0 ;
  wire \and_ln118_reg_2578[0]_i_40_n_0 ;
  wire \and_ln118_reg_2578[0]_i_41_n_0 ;
  wire \and_ln118_reg_2578[0]_i_42_n_0 ;
  wire \and_ln118_reg_2578[0]_i_43_n_0 ;
  wire \and_ln118_reg_2578[0]_i_44_n_0 ;
  wire \and_ln118_reg_2578[0]_i_45_n_0 ;
  wire \and_ln118_reg_2578[0]_i_46_n_0 ;
  wire \and_ln118_reg_2578[0]_i_8_n_0 ;
  wire \and_ln118_reg_2578[0]_i_9_n_0 ;
  wire and_ln118_reg_2578_pp0_iter1_reg;
  wire \and_ln118_reg_2578_reg[0]_i_17_n_0 ;
  wire \and_ln118_reg_2578_reg[0]_i_17_n_1 ;
  wire \and_ln118_reg_2578_reg[0]_i_17_n_2 ;
  wire \and_ln118_reg_2578_reg[0]_i_17_n_3 ;
  wire \and_ln118_reg_2578_reg[0]_i_27_n_0 ;
  wire \and_ln118_reg_2578_reg[0]_i_27_n_1 ;
  wire \and_ln118_reg_2578_reg[0]_i_27_n_2 ;
  wire \and_ln118_reg_2578_reg[0]_i_27_n_3 ;
  wire \and_ln118_reg_2578_reg[0]_i_38_n_0 ;
  wire \and_ln118_reg_2578_reg[0]_i_38_n_1 ;
  wire \and_ln118_reg_2578_reg[0]_i_38_n_2 ;
  wire \and_ln118_reg_2578_reg[0]_i_38_n_3 ;
  wire \and_ln118_reg_2578_reg[0]_i_4_n_1 ;
  wire \and_ln118_reg_2578_reg[0]_i_4_n_2 ;
  wire \and_ln118_reg_2578_reg[0]_i_4_n_3 ;
  wire \and_ln118_reg_2578_reg[0]_i_7_n_0 ;
  wire \and_ln118_reg_2578_reg[0]_i_7_n_1 ;
  wire \and_ln118_reg_2578_reg[0]_i_7_n_2 ;
  wire \and_ln118_reg_2578_reg[0]_i_7_n_3 ;
  wire and_ln512_fu_1218_p2;
  wire and_ln512_reg_2601;
  wire \and_ln512_reg_2601[0]_i_2_n_0 ;
  wire \and_ln512_reg_2601[0]_i_3_n_0 ;
  wire \and_ln512_reg_2601[0]_i_4_n_0 ;
  wire \and_ln512_reg_2601[0]_i_5_n_0 ;
  wire \and_ln512_reg_2601[0]_i_6_n_0 ;
  wire \and_ln512_reg_2601[0]_i_7_n_0 ;
  wire and_ln512_reg_2601_pp0_iter1_reg;
  wire and_ln512_reg_2601_pp0_iter2_reg;
  wire and_ln512_reg_2601_pp0_iter3_reg;
  wire and_ln512_reg_2601_pp0_iter4_reg;
  wire and_ln512_reg_2601_pp0_iter5_reg;
  wire and_ln512_reg_2601_pp0_iter6_reg;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_12_n_0 ;
  wire \ap_CS_fsm[2]_i_13_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire \ap_CS_fsm[3]_i_3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[1]_4 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire [3:1]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter0_i_2_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7_i_1_n_0;
  wire ap_enable_reg_pp0_iter7_reg_n_0;
  wire ap_rst;
  wire ap_rst_n;
  wire ce0;
  wire [7:0]din0;
  wire [7:0]din1;
  wire [7:0]din2;
  wire [7:0]din3;
  wire [7:0]din4;
  wire filter_ama_addmuludo_U46_n_0;
  wire filter_ama_addmuludo_U46_n_1;
  wire filter_ama_addmuludo_U46_n_10;
  wire filter_ama_addmuludo_U46_n_11;
  wire filter_ama_addmuludo_U46_n_12;
  wire filter_ama_addmuludo_U46_n_13;
  wire filter_ama_addmuludo_U46_n_14;
  wire filter_ama_addmuludo_U46_n_15;
  wire filter_ama_addmuludo_U46_n_16;
  wire filter_ama_addmuludo_U46_n_17;
  wire filter_ama_addmuludo_U46_n_2;
  wire filter_ama_addmuludo_U46_n_3;
  wire filter_ama_addmuludo_U46_n_4;
  wire filter_ama_addmuludo_U46_n_5;
  wire filter_ama_addmuludo_U46_n_6;
  wire filter_ama_addmuludo_U46_n_7;
  wire filter_ama_addmuludo_U46_n_8;
  wire filter_ama_addmuludo_U46_n_9;
  wire filter_mac_muladdibs_U30_n_19;
  wire filter_mac_muladdibs_U30_n_20;
  wire filter_mac_muladdibs_U30_n_21;
  wire filter_mac_muladdibs_U30_n_22;
  wire filter_mac_muladdibs_U30_n_23;
  wire filter_mac_muladdibs_U30_n_24;
  wire filter_mac_muladdibs_U30_n_25;
  wire filter_mac_muladdibs_U30_n_26;
  wire filter_mac_muladdibs_U30_n_27;
  wire filter_mac_muladdibs_U30_n_28;
  wire filter_mac_muladdibs_U30_n_29;
  wire filter_mac_muladdibs_U30_n_30;
  wire filter_mac_muladdibs_U30_n_31;
  wire filter_mac_muladdibs_U30_n_32;
  wire filter_mac_muladdibs_U30_n_33;
  wire filter_mac_muladdibs_U30_n_34;
  wire filter_mac_muladdibs_U30_n_35;
  wire filter_mac_muladdibs_U30_n_36;
  wire filter_mac_muladdibs_U30_n_37;
  wire filter_mac_muladdibs_U30_n_38;
  wire filter_mac_muladdibs_U30_n_39;
  wire filter_mac_muladdibs_U30_n_40;
  wire filter_mac_muladdibs_U30_n_41;
  wire filter_mac_muladdibs_U30_n_42;
  wire filter_mac_muladdibs_U30_n_43;
  wire filter_mac_muladdibs_U30_n_44;
  wire filter_mac_muladdibs_U30_n_45;
  wire filter_mac_muladdibs_U30_n_46;
  wire filter_mac_muladdibs_U30_n_47;
  wire filter_mac_muladdibs_U30_n_48;
  wire filter_mac_muladdibs_U30_n_49;
  wire filter_mac_muladdibs_U30_n_50;
  wire filter_mac_muladdibs_U30_n_51;
  wire filter_mac_muladdibs_U30_n_52;
  wire filter_mac_muladdibs_U30_n_53;
  wire filter_mac_muladdibs_U30_n_54;
  wire filter_mac_muladdibs_U30_n_55;
  wire filter_mac_muladdibs_U30_n_56;
  wire filter_mac_muladdibs_U30_n_57;
  wire filter_mac_muladdibs_U30_n_58;
  wire filter_mac_muladdibs_U30_n_59;
  wire filter_mac_muladdibs_U30_n_60;
  wire filter_mac_muladdibs_U30_n_61;
  wire filter_mac_muladdibs_U30_n_62;
  wire filter_mac_muladdibs_U30_n_63;
  wire filter_mac_muladdibs_U30_n_64;
  wire filter_mac_muladdibs_U30_n_65;
  wire filter_mac_muladdibs_U30_n_66;
  wire filter_mac_muladdibs_U30_n_67;
  wire filter_mac_muladdibs_U30_n_68;
  wire filter_mac_muladdibs_U30_n_69;
  wire filter_mac_muladdibs_U30_n_70;
  wire filter_mac_muladdibs_U30_n_71;
  wire filter_mac_muladdibs_U30_n_72;
  wire filter_mac_muladdibs_U30_n_73;
  wire filter_mac_muladdibs_U44_n_19;
  wire filter_mac_muladdjbC_U32_n_0;
  wire filter_mac_muladdjbC_U32_n_1;
  wire filter_mac_muladdjbC_U32_n_10;
  wire filter_mac_muladdjbC_U32_n_11;
  wire filter_mac_muladdjbC_U32_n_12;
  wire filter_mac_muladdjbC_U32_n_13;
  wire filter_mac_muladdjbC_U32_n_14;
  wire filter_mac_muladdjbC_U32_n_15;
  wire filter_mac_muladdjbC_U32_n_16;
  wire filter_mac_muladdjbC_U32_n_17;
  wire filter_mac_muladdjbC_U32_n_18;
  wire filter_mac_muladdjbC_U32_n_19;
  wire filter_mac_muladdjbC_U32_n_2;
  wire filter_mac_muladdjbC_U32_n_20;
  wire filter_mac_muladdjbC_U32_n_21;
  wire filter_mac_muladdjbC_U32_n_22;
  wire filter_mac_muladdjbC_U32_n_23;
  wire filter_mac_muladdjbC_U32_n_24;
  wire filter_mac_muladdjbC_U32_n_25;
  wire filter_mac_muladdjbC_U32_n_26;
  wire filter_mac_muladdjbC_U32_n_27;
  wire filter_mac_muladdjbC_U32_n_28;
  wire filter_mac_muladdjbC_U32_n_29;
  wire filter_mac_muladdjbC_U32_n_3;
  wire filter_mac_muladdjbC_U32_n_30;
  wire filter_mac_muladdjbC_U32_n_31;
  wire filter_mac_muladdjbC_U32_n_32;
  wire filter_mac_muladdjbC_U32_n_33;
  wire filter_mac_muladdjbC_U32_n_34;
  wire filter_mac_muladdjbC_U32_n_35;
  wire filter_mac_muladdjbC_U32_n_36;
  wire filter_mac_muladdjbC_U32_n_37;
  wire filter_mac_muladdjbC_U32_n_38;
  wire filter_mac_muladdjbC_U32_n_39;
  wire filter_mac_muladdjbC_U32_n_4;
  wire filter_mac_muladdjbC_U32_n_40;
  wire filter_mac_muladdjbC_U32_n_41;
  wire filter_mac_muladdjbC_U32_n_42;
  wire filter_mac_muladdjbC_U32_n_43;
  wire filter_mac_muladdjbC_U32_n_44;
  wire filter_mac_muladdjbC_U32_n_45;
  wire filter_mac_muladdjbC_U32_n_46;
  wire filter_mac_muladdjbC_U32_n_47;
  wire filter_mac_muladdjbC_U32_n_5;
  wire filter_mac_muladdjbC_U32_n_6;
  wire filter_mac_muladdjbC_U32_n_7;
  wire filter_mac_muladdjbC_U32_n_8;
  wire filter_mac_muladdjbC_U32_n_9;
  wire filter_mac_muladdlbW_U36_n_20;
  wire filter_mac_muladdlbW_U36_n_21;
  wire filter_mac_muladdlbW_U36_n_22;
  wire filter_mac_muladdlbW_U36_n_23;
  wire filter_mac_muladdlbW_U36_n_24;
  wire filter_mac_muladdlbW_U36_n_25;
  wire filter_mac_muladdlbW_U36_n_26;
  wire filter_mac_muladdlbW_U36_n_27;
  wire filter_mac_muladdlbW_U36_n_28;
  wire filter_mac_muladdlbW_U36_n_29;
  wire filter_mac_muladdlbW_U36_n_30;
  wire filter_mac_muladdlbW_U36_n_31;
  wire filter_mac_muladdlbW_U36_n_32;
  wire filter_mac_muladdlbW_U36_n_33;
  wire filter_mac_muladdlbW_U36_n_34;
  wire filter_mac_muladdlbW_U36_n_35;
  wire filter_mac_muladdlbW_U36_n_36;
  wire filter_mac_muladdlbW_U36_n_37;
  wire filter_mac_muladdlbW_U36_n_38;
  wire filter_mac_muladdlbW_U36_n_39;
  wire filter_mac_muladdlbW_U36_n_40;
  wire filter_mac_muladdlbW_U36_n_41;
  wire filter_mac_muladdlbW_U36_n_42;
  wire filter_mac_muladdlbW_U36_n_43;
  wire filter_mac_muladdlbW_U36_n_44;
  wire filter_mac_muladdlbW_U36_n_45;
  wire filter_mac_muladdrcU_U41_n_0;
  wire filter_mac_muladdrcU_U41_n_1;
  wire filter_mac_muladdrcU_U41_n_10;
  wire filter_mac_muladdrcU_U41_n_11;
  wire filter_mac_muladdrcU_U41_n_12;
  wire filter_mac_muladdrcU_U41_n_13;
  wire filter_mac_muladdrcU_U41_n_14;
  wire filter_mac_muladdrcU_U41_n_15;
  wire filter_mac_muladdrcU_U41_n_16;
  wire filter_mac_muladdrcU_U41_n_17;
  wire filter_mac_muladdrcU_U41_n_18;
  wire filter_mac_muladdrcU_U41_n_19;
  wire filter_mac_muladdrcU_U41_n_2;
  wire filter_mac_muladdrcU_U41_n_20;
  wire filter_mac_muladdrcU_U41_n_3;
  wire filter_mac_muladdrcU_U41_n_4;
  wire filter_mac_muladdrcU_U41_n_5;
  wire filter_mac_muladdrcU_U41_n_6;
  wire filter_mac_muladdrcU_U41_n_7;
  wire filter_mac_muladdrcU_U41_n_8;
  wire filter_mac_muladdrcU_U41_n_9;
  wire filter_mac_muladdsc4_U43_n_0;
  wire filter_mac_muladdsc4_U43_n_1;
  wire filter_mac_muladdsc4_U43_n_10;
  wire filter_mac_muladdsc4_U43_n_11;
  wire filter_mac_muladdsc4_U43_n_12;
  wire filter_mac_muladdsc4_U43_n_13;
  wire filter_mac_muladdsc4_U43_n_14;
  wire filter_mac_muladdsc4_U43_n_15;
  wire filter_mac_muladdsc4_U43_n_16;
  wire filter_mac_muladdsc4_U43_n_17;
  wire filter_mac_muladdsc4_U43_n_18;
  wire filter_mac_muladdsc4_U43_n_19;
  wire filter_mac_muladdsc4_U43_n_2;
  wire filter_mac_muladdsc4_U43_n_3;
  wire filter_mac_muladdsc4_U43_n_4;
  wire filter_mac_muladdsc4_U43_n_5;
  wire filter_mac_muladdsc4_U43_n_6;
  wire filter_mac_muladdsc4_U43_n_7;
  wire filter_mac_muladdsc4_U43_n_8;
  wire filter_mac_muladdsc4_U43_n_9;
  wire grp_Filter2D_fu_82_ap_done;
  wire grp_Filter2D_fu_82_ap_start_reg_reg;
  wire grp_fu_2057_p2_i_1_n_0;
  wire grp_fu_2057_p2_i_2_n_0;
  wire grp_fu_2057_p2_i_3_n_0;
  wire grp_fu_2057_p2_i_4_n_0;
  wire grp_fu_2057_p2_i_5_n_0;
  wire grp_fu_2057_p2_i_6_n_0;
  wire grp_fu_2057_p2_i_7_n_0;
  wire grp_fu_2057_p2_i_8_n_0;
  wire grp_fu_2057_p2_n_100;
  wire grp_fu_2057_p2_n_101;
  wire grp_fu_2057_p2_n_102;
  wire grp_fu_2057_p2_n_103;
  wire grp_fu_2057_p2_n_104;
  wire grp_fu_2057_p2_n_105;
  wire grp_fu_2057_p2_n_89;
  wire grp_fu_2057_p2_n_90;
  wire grp_fu_2057_p2_n_91;
  wire grp_fu_2057_p2_n_92;
  wire grp_fu_2057_p2_n_93;
  wire grp_fu_2057_p2_n_94;
  wire grp_fu_2057_p2_n_95;
  wire grp_fu_2057_p2_n_96;
  wire grp_fu_2057_p2_n_97;
  wire grp_fu_2057_p2_n_98;
  wire grp_fu_2057_p2_n_99;
  wire [16:0]grp_fu_2057_p3;
  wire [17:0]grp_fu_2065_p3;
  wire grp_fu_2082_p2_i_1_n_0;
  wire grp_fu_2082_p2_i_2_n_0;
  wire grp_fu_2082_p2_i_3_n_0;
  wire grp_fu_2082_p2_i_4_n_0;
  wire grp_fu_2082_p2_i_5_n_0;
  wire grp_fu_2082_p2_i_6_n_0;
  wire grp_fu_2082_p2_i_7_n_0;
  wire grp_fu_2082_p2_i_8_n_0;
  wire grp_fu_2082_p2_i_9_n_0;
  wire grp_fu_2082_p2_n_100;
  wire grp_fu_2082_p2_n_101;
  wire grp_fu_2082_p2_n_102;
  wire grp_fu_2082_p2_n_103;
  wire grp_fu_2082_p2_n_104;
  wire grp_fu_2082_p2_n_105;
  wire grp_fu_2082_p2_n_89;
  wire grp_fu_2082_p2_n_90;
  wire grp_fu_2082_p2_n_91;
  wire grp_fu_2082_p2_n_92;
  wire grp_fu_2082_p2_n_93;
  wire grp_fu_2082_p2_n_94;
  wire grp_fu_2082_p2_n_95;
  wire grp_fu_2082_p2_n_96;
  wire grp_fu_2082_p2_n_97;
  wire grp_fu_2082_p2_n_98;
  wire grp_fu_2082_p2_n_99;
  wire [7:0]grp_fu_2090_p1;
  wire [7:0]grp_fu_2098_p1;
  wire grp_fu_2106_p2_n_100;
  wire grp_fu_2106_p2_n_101;
  wire grp_fu_2106_p2_n_102;
  wire grp_fu_2106_p2_n_103;
  wire grp_fu_2106_p2_n_104;
  wire grp_fu_2106_p2_n_105;
  wire grp_fu_2106_p2_n_89;
  wire grp_fu_2106_p2_n_90;
  wire grp_fu_2106_p2_n_91;
  wire grp_fu_2106_p2_n_92;
  wire grp_fu_2106_p2_n_93;
  wire grp_fu_2106_p2_n_94;
  wire grp_fu_2106_p2_n_95;
  wire grp_fu_2106_p2_n_96;
  wire grp_fu_2106_p2_n_97;
  wire grp_fu_2106_p2_n_98;
  wire grp_fu_2106_p2_n_99;
  wire [17:0]grp_fu_2106_p3;
  wire grp_fu_2120_p2_i_1_n_0;
  wire grp_fu_2120_p2_i_2_n_0;
  wire grp_fu_2120_p2_i_3_n_0;
  wire grp_fu_2120_p2_i_4_n_0;
  wire grp_fu_2120_p2_i_5_n_0;
  wire grp_fu_2120_p2_i_6_n_0;
  wire grp_fu_2120_p2_i_7_n_0;
  wire grp_fu_2120_p2_i_8_n_0;
  wire grp_fu_2120_p2_n_100;
  wire grp_fu_2120_p2_n_101;
  wire grp_fu_2120_p2_n_102;
  wire grp_fu_2120_p2_n_103;
  wire grp_fu_2120_p2_n_104;
  wire grp_fu_2120_p2_n_105;
  wire grp_fu_2120_p2_n_89;
  wire grp_fu_2120_p2_n_90;
  wire grp_fu_2120_p2_n_91;
  wire grp_fu_2120_p2_n_92;
  wire grp_fu_2120_p2_n_93;
  wire grp_fu_2120_p2_n_94;
  wire grp_fu_2120_p2_n_95;
  wire grp_fu_2120_p2_n_96;
  wire grp_fu_2120_p2_n_97;
  wire grp_fu_2120_p2_n_98;
  wire grp_fu_2120_p2_n_99;
  wire [17:0]grp_fu_2120_p3;
  wire [7:0]grp_fu_2140_p1;
  wire [18:0]grp_fu_2182_p3;
  wire [18:0]grp_fu_2191_p3;
  wire [31:1]i_V_fu_565_p2;
  wire [31:0]i_V_reg_2504;
  wire \i_V_reg_2504_reg[12]_i_1_n_0 ;
  wire \i_V_reg_2504_reg[12]_i_1_n_1 ;
  wire \i_V_reg_2504_reg[12]_i_1_n_2 ;
  wire \i_V_reg_2504_reg[12]_i_1_n_3 ;
  wire \i_V_reg_2504_reg[16]_i_1_n_0 ;
  wire \i_V_reg_2504_reg[16]_i_1_n_1 ;
  wire \i_V_reg_2504_reg[16]_i_1_n_2 ;
  wire \i_V_reg_2504_reg[16]_i_1_n_3 ;
  wire \i_V_reg_2504_reg[20]_i_1_n_0 ;
  wire \i_V_reg_2504_reg[20]_i_1_n_1 ;
  wire \i_V_reg_2504_reg[20]_i_1_n_2 ;
  wire \i_V_reg_2504_reg[20]_i_1_n_3 ;
  wire \i_V_reg_2504_reg[24]_i_1_n_0 ;
  wire \i_V_reg_2504_reg[24]_i_1_n_1 ;
  wire \i_V_reg_2504_reg[24]_i_1_n_2 ;
  wire \i_V_reg_2504_reg[24]_i_1_n_3 ;
  wire \i_V_reg_2504_reg[28]_i_1_n_0 ;
  wire \i_V_reg_2504_reg[28]_i_1_n_1 ;
  wire \i_V_reg_2504_reg[28]_i_1_n_2 ;
  wire \i_V_reg_2504_reg[28]_i_1_n_3 ;
  wire \i_V_reg_2504_reg[31]_i_1_n_2 ;
  wire \i_V_reg_2504_reg[31]_i_1_n_3 ;
  wire \i_V_reg_2504_reg[4]_i_1_n_0 ;
  wire \i_V_reg_2504_reg[4]_i_1_n_1 ;
  wire \i_V_reg_2504_reg[4]_i_1_n_2 ;
  wire \i_V_reg_2504_reg[4]_i_1_n_3 ;
  wire \i_V_reg_2504_reg[8]_i_1_n_0 ;
  wire \i_V_reg_2504_reg[8]_i_1_n_1 ;
  wire \i_V_reg_2504_reg[8]_i_1_n_2 ;
  wire \i_V_reg_2504_reg[8]_i_1_n_3 ;
  wire icmp_ln443_fu_560_p2;
  wire icmp_ln444_fu_1085_p2;
  wire \icmp_ln444_reg_2569[0]_i_10_n_0 ;
  wire \icmp_ln444_reg_2569[0]_i_11_n_0 ;
  wire \icmp_ln444_reg_2569[0]_i_12_n_0 ;
  wire \icmp_ln444_reg_2569[0]_i_13_n_0 ;
  wire \icmp_ln444_reg_2569[0]_i_14_n_0 ;
  wire \icmp_ln444_reg_2569[0]_i_15_n_0 ;
  wire \icmp_ln444_reg_2569[0]_i_1_n_0 ;
  wire \icmp_ln444_reg_2569[0]_i_4_n_0 ;
  wire \icmp_ln444_reg_2569[0]_i_5_n_0 ;
  wire \icmp_ln444_reg_2569[0]_i_6_n_0 ;
  wire \icmp_ln444_reg_2569[0]_i_8_n_0 ;
  wire \icmp_ln444_reg_2569[0]_i_9_n_0 ;
  wire icmp_ln444_reg_2569_pp0_iter1_reg;
  wire icmp_ln444_reg_2569_pp0_iter2_reg;
  wire icmp_ln444_reg_2569_pp0_iter3_reg;
  wire \icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ;
  wire \icmp_ln444_reg_2569_reg[0]_i_2_n_2 ;
  wire \icmp_ln444_reg_2569_reg[0]_i_2_n_3 ;
  wire \icmp_ln444_reg_2569_reg[0]_i_3_n_0 ;
  wire \icmp_ln444_reg_2569_reg[0]_i_3_n_1 ;
  wire \icmp_ln444_reg_2569_reg[0]_i_3_n_2 ;
  wire \icmp_ln444_reg_2569_reg[0]_i_3_n_3 ;
  wire \icmp_ln444_reg_2569_reg[0]_i_7_n_0 ;
  wire \icmp_ln444_reg_2569_reg[0]_i_7_n_1 ;
  wire \icmp_ln444_reg_2569_reg[0]_i_7_n_2 ;
  wire \icmp_ln444_reg_2569_reg[0]_i_7_n_3 ;
  wire \icmp_ln444_reg_2569_reg_n_0_[0] ;
  wire \icmp_ln879_1_reg_2527[0]_i_1_n_0 ;
  wire \icmp_ln879_1_reg_2527[0]_i_2_n_0 ;
  wire \icmp_ln879_1_reg_2527[0]_i_3_n_0 ;
  wire \icmp_ln879_1_reg_2527_reg_n_0_[0] ;
  wire \icmp_ln879_2_reg_2531[0]_i_1_n_0 ;
  wire \icmp_ln879_2_reg_2531[0]_i_2_n_0 ;
  wire \icmp_ln879_2_reg_2531[0]_i_3_n_0 ;
  wire \icmp_ln879_2_reg_2531[0]_i_4_n_0 ;
  wire \icmp_ln879_2_reg_2531[0]_i_5_n_0 ;
  wire \icmp_ln879_2_reg_2531[0]_i_6_n_0 ;
  wire \icmp_ln879_2_reg_2531_reg_n_0_[0] ;
  wire \icmp_ln879_reg_2523[0]_i_1_n_0 ;
  wire \icmp_ln879_reg_2523_reg_n_0_[0] ;
  wire icmp_ln887_fu_571_p2;
  wire icmp_ln887_reg_2509;
  wire \icmp_ln887_reg_2509[0]_i_11_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_12_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_13_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_14_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_15_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_16_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_17_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_18_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_19_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_20_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_21_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_3_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_4_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_6_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_7_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_8_n_0 ;
  wire \icmp_ln887_reg_2509[0]_i_9_n_0 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_10_n_0 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_10_n_1 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_10_n_2 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_10_n_3 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_1_n_3 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_2_n_0 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_2_n_1 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_2_n_2 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_2_n_3 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_5_n_0 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_5_n_1 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_5_n_2 ;
  wire \icmp_ln887_reg_2509_reg[0]_i_5_n_3 ;
  wire icmp_ln899_1_fu_606_p2;
  wire icmp_ln899_1_reg_2535;
  wire \icmp_ln899_1_reg_2535[0]_i_10_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_12_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_13_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_14_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_15_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_16_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_17_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_18_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_19_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_21_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_22_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_23_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_24_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_25_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_26_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_27_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_28_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_29_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_30_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_31_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_32_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_33_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_34_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_3_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_4_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_5_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_6_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_7_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_8_n_0 ;
  wire \icmp_ln899_1_reg_2535[0]_i_9_n_0 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_11_n_0 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_11_n_1 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_11_n_2 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_11_n_3 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_1_n_1 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_20_n_0 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_20_n_1 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_20_n_2 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_20_n_3 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_2_n_0 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_1_reg_2535_reg[0]_i_2_n_3 ;
  wire icmp_ln899_fu_582_p2;
  wire \icmp_ln899_reg_2518[0]_i_10_n_0 ;
  wire \icmp_ln899_reg_2518[0]_i_11_n_0 ;
  wire \icmp_ln899_reg_2518[0]_i_12_n_0 ;
  wire \icmp_ln899_reg_2518[0]_i_13_n_0 ;
  wire \icmp_ln899_reg_2518[0]_i_1_n_0 ;
  wire \icmp_ln899_reg_2518[0]_i_3_n_0 ;
  wire \icmp_ln899_reg_2518[0]_i_4_n_0 ;
  wire \icmp_ln899_reg_2518[0]_i_5_n_0 ;
  wire \icmp_ln899_reg_2518[0]_i_6_n_0 ;
  wire \icmp_ln899_reg_2518[0]_i_7_n_0 ;
  wire \icmp_ln899_reg_2518[0]_i_8_n_0 ;
  wire \icmp_ln899_reg_2518[0]_i_9_n_0 ;
  wire \icmp_ln899_reg_2518_reg_n_0_[0] ;
  wire img_1_cols_V_c11_empty_n;
  wire img_1_data_stream_0_empty_n;
  wire img_1_rows_V_c10_empty_n;
  wire img_2_data_stream_0_full_n;
  wire k_buf_0_val_5_U_n_24;
  wire k_buf_0_val_5_U_n_25;
  wire k_buf_0_val_5_U_n_34;
  wire k_buf_0_val_5_U_n_35;
  wire k_buf_0_val_5_U_n_36;
  wire k_buf_0_val_5_U_n_37;
  wire k_buf_0_val_5_U_n_9;
  wire [7:0]k_buf_0_val_5_q0;
  wire k_buf_0_val_6_U_n_11;
  wire k_buf_0_val_6_U_n_12;
  wire k_buf_0_val_6_U_n_13;
  wire k_buf_0_val_6_U_n_22;
  wire k_buf_0_val_6_U_n_23;
  wire k_buf_0_val_6_U_n_24;
  wire k_buf_0_val_6_U_n_25;
  wire k_buf_0_val_6_U_n_26;
  wire k_buf_0_val_6_U_n_27;
  wire k_buf_0_val_6_U_n_28;
  wire k_buf_0_val_6_U_n_29;
  wire k_buf_0_val_6_U_n_30;
  wire k_buf_0_val_6_U_n_31;
  wire k_buf_0_val_6_U_n_32;
  wire k_buf_0_val_6_U_n_33;
  wire k_buf_0_val_6_U_n_34;
  wire k_buf_0_val_6_U_n_35;
  wire k_buf_0_val_6_U_n_36;
  wire k_buf_0_val_6_U_n_37;
  wire k_buf_0_val_6_U_n_38;
  wire k_buf_0_val_6_U_n_39;
  wire k_buf_0_val_6_U_n_40;
  wire k_buf_0_val_6_U_n_41;
  wire k_buf_0_val_6_U_n_42;
  wire k_buf_0_val_6_U_n_43;
  wire k_buf_0_val_6_U_n_44;
  wire k_buf_0_val_6_U_n_45;
  wire k_buf_0_val_6_U_n_8;
  wire k_buf_0_val_6_addr_reg_26170;
  wire [7:0]k_buf_0_val_6_q0;
  wire k_buf_0_val_7_U_n_16;
  wire k_buf_0_val_7_U_n_17;
  wire k_buf_0_val_7_U_n_18;
  wire k_buf_0_val_7_U_n_19;
  wire k_buf_0_val_7_U_n_20;
  wire k_buf_0_val_7_U_n_29;
  wire k_buf_0_val_7_U_n_30;
  wire k_buf_0_val_7_U_n_31;
  wire k_buf_0_val_7_U_n_32;
  wire k_buf_0_val_7_U_n_33;
  wire k_buf_0_val_7_U_n_34;
  wire k_buf_0_val_7_U_n_35;
  wire k_buf_0_val_7_U_n_36;
  wire k_buf_0_val_7_U_n_37;
  wire k_buf_0_val_7_U_n_38;
  wire k_buf_0_val_7_U_n_39;
  wire k_buf_0_val_7_U_n_40;
  wire k_buf_0_val_7_U_n_41;
  wire k_buf_0_val_7_U_n_42;
  wire k_buf_0_val_7_U_n_43;
  wire k_buf_0_val_7_U_n_44;
  wire k_buf_0_val_7_U_n_45;
  wire k_buf_0_val_7_U_n_46;
  wire k_buf_0_val_7_U_n_8;
  wire [7:0]k_buf_0_val_7_q0;
  wire k_buf_0_val_8_U_n_18;
  wire k_buf_0_val_8_U_n_19;
  wire k_buf_0_val_8_U_n_20;
  wire k_buf_0_val_8_U_n_21;
  wire k_buf_0_val_8_U_n_22;
  wire k_buf_0_val_8_U_n_23;
  wire k_buf_0_val_8_U_n_24;
  wire k_buf_0_val_8_U_n_25;
  wire k_buf_0_val_8_U_n_26;
  wire k_buf_0_val_8_U_n_27;
  wire k_buf_0_val_8_U_n_28;
  wire k_buf_0_val_8_U_n_29;
  wire k_buf_0_val_8_U_n_30;
  wire k_buf_0_val_8_U_n_39;
  wire k_buf_0_val_8_U_n_40;
  wire k_buf_0_val_8_U_n_41;
  wire k_buf_0_val_8_U_n_42;
  wire k_buf_0_val_8_U_n_43;
  wire k_buf_0_val_8_U_n_44;
  wire k_buf_0_val_8_U_n_45;
  wire k_buf_0_val_8_U_n_46;
  wire k_buf_0_val_8_U_n_47;
  wire k_buf_0_val_8_U_n_48;
  wire k_buf_0_val_8_U_n_49;
  wire k_buf_0_val_8_U_n_50;
  wire k_buf_0_val_8_U_n_51;
  wire k_buf_0_val_8_U_n_52;
  wire k_buf_0_val_8_U_n_53;
  wire k_buf_0_val_8_U_n_54;
  wire k_buf_0_val_8_U_n_55;
  wire k_buf_0_val_8_U_n_56;
  wire k_buf_0_val_8_U_n_57;
  wire k_buf_0_val_8_U_n_60;
  wire k_buf_0_val_8_U_n_61;
  wire k_buf_0_val_8_U_n_62;
  wire k_buf_0_val_8_U_n_65;
  wire k_buf_0_val_8_U_n_66;
  wire k_buf_0_val_8_U_n_67;
  wire k_buf_0_val_8_U_n_68;
  wire k_buf_0_val_8_U_n_69;
  wire k_buf_0_val_8_U_n_70;
  wire k_buf_0_val_8_U_n_71;
  wire k_buf_0_val_8_U_n_72;
  wire k_buf_0_val_8_U_n_73;
  wire [7:0]k_buf_0_val_8_q0;
  wire k_buf_0_val_9_U_n_10;
  wire k_buf_0_val_9_U_n_11;
  wire k_buf_0_val_9_U_n_12;
  wire k_buf_0_val_9_U_n_13;
  wire k_buf_0_val_9_U_n_14;
  wire k_buf_0_val_9_U_n_15;
  wire k_buf_0_val_9_U_n_16;
  wire k_buf_0_val_9_U_n_17;
  wire k_buf_0_val_9_U_n_23;
  wire k_buf_0_val_9_U_n_24;
  wire k_buf_0_val_9_U_n_25;
  wire k_buf_0_val_9_U_n_26;
  wire k_buf_0_val_9_U_n_27;
  wire k_buf_0_val_9_U_n_36;
  wire k_buf_0_val_9_U_n_37;
  wire k_buf_0_val_9_U_n_38;
  wire k_buf_0_val_9_U_n_39;
  wire k_buf_0_val_9_U_n_40;
  wire k_buf_0_val_9_U_n_41;
  wire k_buf_0_val_9_U_n_42;
  wire k_buf_0_val_9_U_n_43;
  wire k_buf_0_val_9_U_n_44;
  wire k_buf_0_val_9_U_n_45;
  wire k_buf_0_val_9_U_n_46;
  wire k_buf_0_val_9_U_n_47;
  wire k_buf_0_val_9_U_n_48;
  wire k_buf_0_val_9_U_n_49;
  wire k_buf_0_val_9_U_n_50;
  wire k_buf_0_val_9_U_n_51;
  wire k_buf_0_val_9_U_n_52;
  wire k_buf_0_val_9_U_n_53;
  wire k_buf_0_val_9_U_n_54;
  wire k_buf_0_val_9_U_n_55;
  wire k_buf_0_val_9_U_n_56;
  wire k_buf_0_val_9_U_n_57;
  wire k_buf_0_val_9_U_n_58;
  wire k_buf_0_val_9_U_n_59;
  wire k_buf_0_val_9_U_n_60;
  wire k_buf_0_val_9_U_n_61;
  wire k_buf_0_val_9_U_n_62;
  wire k_buf_0_val_9_U_n_63;
  wire k_buf_0_val_9_U_n_64;
  wire k_buf_0_val_9_U_n_65;
  wire [9:0]k_buf_0_val_9_addr_reg_2640;
  wire \mOutPtr[1]_i_4_n_0 ;
  wire mul_ln1118_10_reg_2706_reg_i_1_n_0;
  wire mul_ln1118_10_reg_2706_reg_i_2_n_0;
  wire mul_ln1118_10_reg_2706_reg_i_3_n_0;
  wire mul_ln1118_10_reg_2706_reg_i_4_n_0;
  wire mul_ln1118_10_reg_2706_reg_i_5_n_0;
  wire mul_ln1118_10_reg_2706_reg_i_6_n_0;
  wire mul_ln1118_10_reg_2706_reg_i_7_n_0;
  wire mul_ln1118_10_reg_2706_reg_i_8_n_0;
  wire mul_ln1118_10_reg_2706_reg_i_9_n_0;
  wire mul_ln1118_10_reg_2706_reg_n_106;
  wire mul_ln1118_10_reg_2706_reg_n_107;
  wire mul_ln1118_10_reg_2706_reg_n_108;
  wire mul_ln1118_10_reg_2706_reg_n_109;
  wire mul_ln1118_10_reg_2706_reg_n_110;
  wire mul_ln1118_10_reg_2706_reg_n_111;
  wire mul_ln1118_10_reg_2706_reg_n_112;
  wire mul_ln1118_10_reg_2706_reg_n_113;
  wire mul_ln1118_10_reg_2706_reg_n_114;
  wire mul_ln1118_10_reg_2706_reg_n_115;
  wire mul_ln1118_10_reg_2706_reg_n_116;
  wire mul_ln1118_10_reg_2706_reg_n_117;
  wire mul_ln1118_10_reg_2706_reg_n_118;
  wire mul_ln1118_10_reg_2706_reg_n_119;
  wire mul_ln1118_10_reg_2706_reg_n_120;
  wire mul_ln1118_10_reg_2706_reg_n_121;
  wire mul_ln1118_10_reg_2706_reg_n_122;
  wire mul_ln1118_10_reg_2706_reg_n_123;
  wire mul_ln1118_10_reg_2706_reg_n_124;
  wire mul_ln1118_10_reg_2706_reg_n_125;
  wire mul_ln1118_10_reg_2706_reg_n_126;
  wire mul_ln1118_10_reg_2706_reg_n_127;
  wire mul_ln1118_10_reg_2706_reg_n_128;
  wire mul_ln1118_10_reg_2706_reg_n_129;
  wire mul_ln1118_10_reg_2706_reg_n_130;
  wire mul_ln1118_10_reg_2706_reg_n_131;
  wire mul_ln1118_10_reg_2706_reg_n_132;
  wire mul_ln1118_10_reg_2706_reg_n_133;
  wire mul_ln1118_10_reg_2706_reg_n_134;
  wire mul_ln1118_10_reg_2706_reg_n_135;
  wire mul_ln1118_10_reg_2706_reg_n_136;
  wire mul_ln1118_10_reg_2706_reg_n_137;
  wire mul_ln1118_10_reg_2706_reg_n_138;
  wire mul_ln1118_10_reg_2706_reg_n_139;
  wire mul_ln1118_10_reg_2706_reg_n_140;
  wire mul_ln1118_10_reg_2706_reg_n_141;
  wire mul_ln1118_10_reg_2706_reg_n_142;
  wire mul_ln1118_10_reg_2706_reg_n_143;
  wire mul_ln1118_10_reg_2706_reg_n_144;
  wire mul_ln1118_10_reg_2706_reg_n_145;
  wire mul_ln1118_10_reg_2706_reg_n_146;
  wire mul_ln1118_10_reg_2706_reg_n_147;
  wire mul_ln1118_10_reg_2706_reg_n_148;
  wire mul_ln1118_10_reg_2706_reg_n_149;
  wire mul_ln1118_10_reg_2706_reg_n_150;
  wire mul_ln1118_10_reg_2706_reg_n_151;
  wire mul_ln1118_10_reg_2706_reg_n_152;
  wire mul_ln1118_10_reg_2706_reg_n_153;
  wire [17:0]mul_ln1118_13_reg_2711;
  wire mul_ln1118_14_reg_2716_reg_i_1_n_0;
  wire mul_ln1118_14_reg_2716_reg_i_2_n_0;
  wire mul_ln1118_14_reg_2716_reg_i_3_n_0;
  wire mul_ln1118_14_reg_2716_reg_i_4_n_0;
  wire mul_ln1118_14_reg_2716_reg_i_5_n_0;
  wire mul_ln1118_14_reg_2716_reg_i_6_n_0;
  wire mul_ln1118_14_reg_2716_reg_i_7_n_0;
  wire mul_ln1118_14_reg_2716_reg_i_8_n_0;
  wire mul_ln1118_14_reg_2716_reg_n_100;
  wire mul_ln1118_14_reg_2716_reg_n_101;
  wire mul_ln1118_14_reg_2716_reg_n_102;
  wire mul_ln1118_14_reg_2716_reg_n_103;
  wire mul_ln1118_14_reg_2716_reg_n_104;
  wire mul_ln1118_14_reg_2716_reg_n_105;
  wire mul_ln1118_14_reg_2716_reg_n_87;
  wire mul_ln1118_14_reg_2716_reg_n_88;
  wire mul_ln1118_14_reg_2716_reg_n_89;
  wire mul_ln1118_14_reg_2716_reg_n_90;
  wire mul_ln1118_14_reg_2716_reg_n_91;
  wire mul_ln1118_14_reg_2716_reg_n_92;
  wire mul_ln1118_14_reg_2716_reg_n_93;
  wire mul_ln1118_14_reg_2716_reg_n_94;
  wire mul_ln1118_14_reg_2716_reg_n_95;
  wire mul_ln1118_14_reg_2716_reg_n_96;
  wire mul_ln1118_14_reg_2716_reg_n_97;
  wire mul_ln1118_14_reg_2716_reg_n_98;
  wire mul_ln1118_14_reg_2716_reg_n_99;
  wire mul_ln703_2_reg_2726_reg_n_106;
  wire mul_ln703_2_reg_2726_reg_n_107;
  wire mul_ln703_2_reg_2726_reg_n_108;
  wire mul_ln703_2_reg_2726_reg_n_109;
  wire mul_ln703_2_reg_2726_reg_n_110;
  wire mul_ln703_2_reg_2726_reg_n_111;
  wire mul_ln703_2_reg_2726_reg_n_112;
  wire mul_ln703_2_reg_2726_reg_n_113;
  wire mul_ln703_2_reg_2726_reg_n_114;
  wire mul_ln703_2_reg_2726_reg_n_115;
  wire mul_ln703_2_reg_2726_reg_n_116;
  wire mul_ln703_2_reg_2726_reg_n_117;
  wire mul_ln703_2_reg_2726_reg_n_118;
  wire mul_ln703_2_reg_2726_reg_n_119;
  wire mul_ln703_2_reg_2726_reg_n_120;
  wire mul_ln703_2_reg_2726_reg_n_121;
  wire mul_ln703_2_reg_2726_reg_n_122;
  wire mul_ln703_2_reg_2726_reg_n_123;
  wire mul_ln703_2_reg_2726_reg_n_124;
  wire mul_ln703_2_reg_2726_reg_n_125;
  wire mul_ln703_2_reg_2726_reg_n_126;
  wire mul_ln703_2_reg_2726_reg_n_127;
  wire mul_ln703_2_reg_2726_reg_n_128;
  wire mul_ln703_2_reg_2726_reg_n_129;
  wire mul_ln703_2_reg_2726_reg_n_130;
  wire mul_ln703_2_reg_2726_reg_n_131;
  wire mul_ln703_2_reg_2726_reg_n_132;
  wire mul_ln703_2_reg_2726_reg_n_133;
  wire mul_ln703_2_reg_2726_reg_n_134;
  wire mul_ln703_2_reg_2726_reg_n_135;
  wire mul_ln703_2_reg_2726_reg_n_136;
  wire mul_ln703_2_reg_2726_reg_n_137;
  wire mul_ln703_2_reg_2726_reg_n_138;
  wire mul_ln703_2_reg_2726_reg_n_139;
  wire mul_ln703_2_reg_2726_reg_n_140;
  wire mul_ln703_2_reg_2726_reg_n_141;
  wire mul_ln703_2_reg_2726_reg_n_142;
  wire mul_ln703_2_reg_2726_reg_n_143;
  wire mul_ln703_2_reg_2726_reg_n_144;
  wire mul_ln703_2_reg_2726_reg_n_145;
  wire mul_ln703_2_reg_2726_reg_n_146;
  wire mul_ln703_2_reg_2726_reg_n_147;
  wire mul_ln703_2_reg_2726_reg_n_148;
  wire mul_ln703_2_reg_2726_reg_n_149;
  wire mul_ln703_2_reg_2726_reg_n_150;
  wire mul_ln703_2_reg_2726_reg_n_151;
  wire mul_ln703_2_reg_2726_reg_n_152;
  wire mul_ln703_2_reg_2726_reg_n_153;
  wire or_ln457_fu_1213_p2;
  wire or_ln457_reg_2592;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep__0_n_0 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_n_0 ;
  wire [0:0]\or_ln457_reg_2592_reg[0]_0 ;
  wire p_0_in20_out;
  wire [7:7]p_Val2_1_fu_1993_p4;
  wire [6:0]p_Val2_1_fu_1993_p4__0;
  wire [4:0]p_Val2_2_fu_2015_p2__0;
  wire p_Val2_4_reg_2746;
  wire \p_Val2_4_reg_2746[4]_i_10_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_11_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_12_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_14_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_15_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_16_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_17_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_18_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_19_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_20_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_21_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_23_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_24_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_25_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_26_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_27_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_28_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_29_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_30_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_31_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_32_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_33_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_34_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_35_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_36_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_37_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_5_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_6_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_7_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_8_n_0 ;
  wire \p_Val2_4_reg_2746[4]_i_9_n_0 ;
  wire \p_Val2_4_reg_2746[5]_i_1_n_0 ;
  wire \p_Val2_4_reg_2746[6]_i_1_n_0 ;
  wire \p_Val2_4_reg_2746[7]_i_10_n_0 ;
  wire \p_Val2_4_reg_2746[7]_i_11_n_0 ;
  wire \p_Val2_4_reg_2746[7]_i_12_n_0 ;
  wire \p_Val2_4_reg_2746[7]_i_13_n_0 ;
  wire \p_Val2_4_reg_2746[7]_i_14_n_0 ;
  wire \p_Val2_4_reg_2746[7]_i_1_n_0 ;
  wire \p_Val2_4_reg_2746[7]_i_2_n_0 ;
  wire \p_Val2_4_reg_2746[7]_i_5_n_0 ;
  wire \p_Val2_4_reg_2746[7]_i_6_n_0 ;
  wire \p_Val2_4_reg_2746[7]_i_7_n_0 ;
  wire \p_Val2_4_reg_2746[7]_i_8_n_0 ;
  wire \p_Val2_4_reg_2746[7]_i_9_n_0 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_13_n_0 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_13_n_1 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_13_n_2 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_13_n_3 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_22_n_0 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_22_n_1 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_22_n_2 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_22_n_3 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_3_n_0 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_3_n_1 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_3_n_2 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_3_n_3 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_4_n_0 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_4_n_1 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_4_n_2 ;
  wire \p_Val2_4_reg_2746_reg[4]_i_4_n_3 ;
  wire [7:0]\p_Val2_4_reg_2746_reg[7]_0 ;
  wire \p_Val2_4_reg_2746_reg[7]_i_3_n_3 ;
  wire \p_Val2_4_reg_2746_reg[7]_i_4_n_0 ;
  wire \p_Val2_4_reg_2746_reg[7]_i_4_n_1 ;
  wire \p_Val2_4_reg_2746_reg[7]_i_4_n_2 ;
  wire \p_Val2_4_reg_2746_reg[7]_i_4_n_3 ;
  wire p_i_10__1_n_0;
  wire p_i_10__1_n_1;
  wire p_i_10__1_n_2;
  wire p_i_10__1_n_3;
  wire p_i_10__1_n_4;
  wire p_i_10__1_n_5;
  wire p_i_10__1_n_6;
  wire p_i_10__1_n_7;
  wire p_i_11__1_n_0;
  wire p_i_11__1_n_1;
  wire p_i_11__1_n_2;
  wire p_i_11__1_n_3;
  wire p_i_11__1_n_4;
  wire p_i_11__1_n_5;
  wire p_i_11__1_n_6;
  wire p_i_11__1_n_7;
  wire p_i_12__1_n_0;
  wire p_i_12__1_n_1;
  wire p_i_12__1_n_2;
  wire p_i_12__1_n_3;
  wire p_i_12__1_n_4;
  wire p_i_12__1_n_5;
  wire p_i_12__1_n_6;
  wire p_i_12__1_n_7;
  wire p_i_13__1_n_0;
  wire p_i_13__1_n_1;
  wire p_i_13__1_n_2;
  wire p_i_13__1_n_3;
  wire p_i_13__1_n_4;
  wire p_i_13__1_n_5;
  wire p_i_13__1_n_6;
  wire p_i_13__1_n_7;
  wire p_i_14__1_n_0;
  wire p_i_15__1_n_0;
  wire p_i_16__1_n_0;
  wire p_i_17__1_n_0;
  wire p_i_18__1_n_0;
  wire p_i_19__1_n_0;
  wire p_i_20__1_n_0;
  wire p_i_21__1_n_0;
  wire p_i_22__1_n_0;
  wire p_i_23__1_n_0;
  wire p_i_24__1_n_0;
  wire p_i_25__1_n_0;
  wire p_i_26__1_n_0;
  wire p_i_27__1_n_0;
  wire p_i_28__1_n_0;
  wire p_i_29__1_n_0;
  wire p_i_30__1_n_0;
  wire p_i_9__2_n_2;
  wire p_i_9__2_n_3;
  wire p_i_9__2_n_5;
  wire p_i_9__2_n_6;
  wire p_i_9__2_n_7;
  wire ram_reg_i_14_n_0;
  wire [7:0]right_border_buf_0_10_fu_286;
  wire [7:0]right_border_buf_0_11_fu_290;
  wire [7:0]right_border_buf_0_12_fu_294;
  wire [7:0]right_border_buf_0_13_fu_298;
  wire \right_border_buf_0_13_fu_298[7]_i_2_n_0 ;
  wire [7:0]right_border_buf_0_14_fu_302;
  wire [7:0]right_border_buf_0_1_fu_250;
  wire [7:0]right_border_buf_0_2_fu_254;
  wire [7:0]right_border_buf_0_3_fu_258;
  wire [7:0]right_border_buf_0_4_fu_262;
  wire [7:0]right_border_buf_0_5_fu_266;
  wire [7:0]right_border_buf_0_6_fu_270;
  wire [7:0]right_border_buf_0_7_fu_274;
  wire [7:0]right_border_buf_0_8_fu_278;
  wire [7:0]right_border_buf_0_9_fu_282;
  wire [7:0]right_border_buf_0_s_fu_246;
  wire [29:0]sel0;
  wire [7:0]src_kernel_win_0_va_10_fu_206;
  wire [7:0]src_kernel_win_0_va_11_fu_210;
  wire [7:0]src_kernel_win_0_va_12_fu_214;
  wire [7:0]src_kernel_win_0_va_13_fu_218;
  wire [7:0]src_kernel_win_0_va_14_fu_222;
  wire [7:0]src_kernel_win_0_va_15_fu_226;
  wire src_kernel_win_0_va_15_fu_2260;
  wire src_kernel_win_0_va_16_fu_2300;
  wire \src_kernel_win_0_va_16_fu_230_reg_n_0_[0] ;
  wire \src_kernel_win_0_va_16_fu_230_reg_n_0_[1] ;
  wire \src_kernel_win_0_va_16_fu_230_reg_n_0_[2] ;
  wire \src_kernel_win_0_va_16_fu_230_reg_n_0_[3] ;
  wire \src_kernel_win_0_va_16_fu_230_reg_n_0_[4] ;
  wire \src_kernel_win_0_va_16_fu_230_reg_n_0_[5] ;
  wire \src_kernel_win_0_va_16_fu_230_reg_n_0_[6] ;
  wire \src_kernel_win_0_va_16_fu_230_reg_n_0_[7] ;
  wire \src_kernel_win_0_va_17_fu_234_reg_n_0_[0] ;
  wire \src_kernel_win_0_va_17_fu_234_reg_n_0_[1] ;
  wire \src_kernel_win_0_va_17_fu_234_reg_n_0_[2] ;
  wire \src_kernel_win_0_va_17_fu_234_reg_n_0_[3] ;
  wire \src_kernel_win_0_va_17_fu_234_reg_n_0_[4] ;
  wire \src_kernel_win_0_va_17_fu_234_reg_n_0_[5] ;
  wire \src_kernel_win_0_va_17_fu_234_reg_n_0_[6] ;
  wire \src_kernel_win_0_va_17_fu_234_reg_n_0_[7] ;
  wire [7:0]src_kernel_win_0_va_18_fu_238;
  wire [7:0]src_kernel_win_0_va_19_fu_242;
  wire \src_kernel_win_0_va_1_fu_170_reg_n_0_[0] ;
  wire \src_kernel_win_0_va_1_fu_170_reg_n_0_[1] ;
  wire \src_kernel_win_0_va_1_fu_170_reg_n_0_[2] ;
  wire \src_kernel_win_0_va_1_fu_170_reg_n_0_[3] ;
  wire \src_kernel_win_0_va_1_fu_170_reg_n_0_[4] ;
  wire \src_kernel_win_0_va_1_fu_170_reg_n_0_[5] ;
  wire \src_kernel_win_0_va_1_fu_170_reg_n_0_[6] ;
  wire \src_kernel_win_0_va_1_fu_170_reg_n_0_[7] ;
  wire [7:0]src_kernel_win_0_va_20_fu_1498_p3;
  wire [7:0]src_kernel_win_0_va_20_reg_2651;
  wire \src_kernel_win_0_va_20_reg_2651[1]_i_3_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2651[5]_i_3_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2651[7]_i_3_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2651[7]_i_7_n_0 ;
  wire [7:0]src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg;
  wire [7:0]src_kernel_win_0_va_21_fu_1520_p3;
  wire [7:0]src_kernel_win_0_va_21_reg_2657;
  wire \src_kernel_win_0_va_21_reg_2657[2]_i_4_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2657[7]_i_3_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2657[7]_i_7_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2657[7]_i_8_n_0 ;
  wire [7:0]src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg;
  wire [7:0]src_kernel_win_0_va_22_fu_1542_p3;
  wire [7:0]src_kernel_win_0_va_22_reg_2663;
  wire \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[0] ;
  wire \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[1] ;
  wire \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[2] ;
  wire \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[3] ;
  wire \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[4] ;
  wire \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[5] ;
  wire \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[6] ;
  wire \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[7] ;
  wire [7:0]src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg;
  wire [7:0]src_kernel_win_0_va_23_reg_2669;
  wire \src_kernel_win_0_va_23_reg_2669[6]_i_4_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2669[7]_i_3_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2669[7]_i_7_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2669[7]_i_8_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2669[7]_i_9_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[0] ;
  wire \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[1] ;
  wire \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[2] ;
  wire \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[3] ;
  wire \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[4] ;
  wire \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[5] ;
  wire \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[6] ;
  wire \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[7] ;
  wire [7:0]src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg;
  wire [7:0]src_kernel_win_0_va_24_fu_1586_p3;
  wire \src_kernel_win_0_va_24_reg_2675_reg_n_0_[0] ;
  wire \src_kernel_win_0_va_24_reg_2675_reg_n_0_[1] ;
  wire \src_kernel_win_0_va_24_reg_2675_reg_n_0_[2] ;
  wire \src_kernel_win_0_va_24_reg_2675_reg_n_0_[3] ;
  wire \src_kernel_win_0_va_24_reg_2675_reg_n_0_[4] ;
  wire \src_kernel_win_0_va_24_reg_2675_reg_n_0_[5] ;
  wire \src_kernel_win_0_va_24_reg_2675_reg_n_0_[6] ;
  wire \src_kernel_win_0_va_24_reg_2675_reg_n_0_[7] ;
  wire [7:0]src_kernel_win_0_va_2_fu_174;
  wire [7:0]src_kernel_win_0_va_4_fu_182;
  wire [7:0]src_kernel_win_0_va_5_fu_186;
  wire [7:0]src_kernel_win_0_va_6_fu_190;
  wire [7:0]src_kernel_win_0_va_7_fu_194;
  wire [7:0]src_kernel_win_0_va_8_fu_198;
  wire [7:0]src_kernel_win_0_va_9_fu_202;
  wire \src_kernel_win_0_va_fu_166_reg_n_0_[0] ;
  wire \src_kernel_win_0_va_fu_166_reg_n_0_[1] ;
  wire \src_kernel_win_0_va_fu_166_reg_n_0_[2] ;
  wire \src_kernel_win_0_va_fu_166_reg_n_0_[3] ;
  wire \src_kernel_win_0_va_fu_166_reg_n_0_[4] ;
  wire \src_kernel_win_0_va_fu_166_reg_n_0_[5] ;
  wire \src_kernel_win_0_va_fu_166_reg_n_0_[6] ;
  wire \src_kernel_win_0_va_fu_166_reg_n_0_[7] ;
  wire start_for_GaussianBlur_U0_empty_n;
  wire [2:1]sub_ln142_1_fu_716_p2;
  wire [2:1]sub_ln142_2_fu_778_p2;
  wire [2:1]sub_ln142_3_fu_840_p2;
  wire [2:0]sub_ln142_4_fu_902_p2;
  wire [30:0]sub_ln142_5_fu_1151_p2;
  wire [2:0]sub_ln142_fu_654_p2;
  wire [9:1]sub_ln147_fu_1170_p2;
  wire [2:0]sub_ln493_1_reg_2549;
  wire \sub_ln493_1_reg_2549[0]_i_1_n_0 ;
  wire \sub_ln493_1_reg_2549[1]_i_10_n_0 ;
  wire \sub_ln493_1_reg_2549[1]_i_11_n_0 ;
  wire \sub_ln493_1_reg_2549[1]_i_1_n_0 ;
  wire \sub_ln493_1_reg_2549[1]_i_4_n_0 ;
  wire \sub_ln493_1_reg_2549[1]_i_5_n_0 ;
  wire \sub_ln493_1_reg_2549[1]_i_6_n_0 ;
  wire \sub_ln493_1_reg_2549[1]_i_7_n_0 ;
  wire \sub_ln493_1_reg_2549[1]_i_8_n_0 ;
  wire \sub_ln493_1_reg_2549[1]_i_9_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_100_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_101_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_102_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_103_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_104_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_105_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_106_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_107_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_108_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_109_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_10_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_110_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_111_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_112_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_113_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_114_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_115_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_11_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_1_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_20_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_21_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_22_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_23_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_2_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_37_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_38_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_39_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_3_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_40_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_53_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_54_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_55_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_56_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_57_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_58_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_59_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_61_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_62_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_63_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_64_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_81_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_82_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_83_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_84_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_85_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_86_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_87_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_88_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_8_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_90_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_91_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_92_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_93_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_96_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_97_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_98_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_99_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_9_n_0 ;
  wire [0:0]\sub_ln493_1_reg_2549_reg[1]_0 ;
  wire [0:0]\sub_ln493_1_reg_2549_reg[1]_1 ;
  wire \sub_ln493_1_reg_2549_reg[1]_i_2_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[1]_i_2_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[1]_i_2_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[1]_i_2_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[1]_i_3_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[1]_i_3_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[1]_i_3_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[1]_i_3_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[1]_i_3_n_5 ;
  wire \sub_ln493_1_reg_2549_reg[1]_i_3_n_6 ;
  wire \sub_ln493_1_reg_2549_reg[1]_i_3_n_7 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_19_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_19_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_19_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_19_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_34_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_34_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_35_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_35_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_35_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_35_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_36_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_36_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_36_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_36_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_4_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_4_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_4_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_51_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_51_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_51_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_51_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_52_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_52_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_52_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_52_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_60_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_60_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_60_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_60_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_79_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_79_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_79_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_79_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_7_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_7_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_7_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_7_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_80_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_80_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_80_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_80_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_89_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_89_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_89_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_89_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_94_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_94_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_94_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_94_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_95_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_95_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_95_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_95_n_3 ;
  wire [2:0]sub_ln493_2_reg_2554;
  wire \sub_ln493_2_reg_2554[1]_i_1_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_21_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_22_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_23_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_24_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_25_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_26_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_27_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_37_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_38_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_39_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_40_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_41_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_42_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_43_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_44_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_46_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_47_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_48_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_49_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_50_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_51_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_52_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_53_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_54_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_55_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_56_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_57_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_12_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_13_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_14_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_15_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_16_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_17_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_18_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_19_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_1_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_20_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_21_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_28_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_29_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_2_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_30_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_31_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_38_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_39_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_40_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_41_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_51_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_52_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_53_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_54_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_56_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_57_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_58_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_59_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_5_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_60_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_61_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_62_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_63_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_64_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_65_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_66_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_67_n_0 ;
  wire [0:0]\sub_ln493_2_reg_2554_reg[1]_0 ;
  wire [0:0]\sub_ln493_2_reg_2554_reg[1]_1 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_12_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_12_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_13_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_13_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_13_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_13_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_19_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_19_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_19_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_19_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_20_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_20_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_20_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_20_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_35_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_35_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_35_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_35_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_36_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_36_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_36_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_36_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_45_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_45_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_45_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_45_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_11_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_11_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_11_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_11_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_27_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_27_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_27_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_27_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_37_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_37_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_37_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_37_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_49_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_49_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_49_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_49_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_4_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_4_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_50_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_50_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_50_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_50_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_55_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_55_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_55_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_55_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_6_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_6_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_6_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_6_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_6_n_6 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_7_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_7_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_7_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_7_n_3 ;
  wire [2:0]sub_ln493_3_reg_2559;
  wire \sub_ln493_3_reg_2559[1]_i_1_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_22_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_23_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_24_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_25_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_26_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_27_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_28_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_38_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_39_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_3_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_40_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_41_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_42_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_43_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_44_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_45_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_47_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_48_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_49_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_50_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_51_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_52_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_53_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_54_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_55_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_56_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_57_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_58_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_11_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_12_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_13_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_14_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_15_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_16_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_17_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_18_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_19_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_1_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_20_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_27_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_28_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_29_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_30_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_37_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_38_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_39_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_40_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_4_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_50_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_51_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_52_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_53_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_55_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_56_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_57_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_58_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_59_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_60_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_61_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_62_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_63_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_64_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_65_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_66_n_0 ;
  wire [0:0]\sub_ln493_3_reg_2559_reg[1]_0 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_13_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_13_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_14_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_14_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_14_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_14_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_20_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_20_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_20_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_20_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_21_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_21_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_21_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_21_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_36_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_36_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_36_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_36_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_37_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_37_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_37_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_37_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_46_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_46_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_46_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_46_n_3 ;
  wire [0:0]\sub_ln493_3_reg_2559_reg[2]_0 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_10_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_10_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_10_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_10_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_26_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_26_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_26_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_26_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_36_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_36_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_36_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_36_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_3_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_3_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_48_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_48_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_48_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_48_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_49_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_49_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_49_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_49_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_54_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_54_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_54_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_54_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_5_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_5_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_5_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_5_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_5_n_6 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_5_n_7 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_6_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_6_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_6_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_6_n_3 ;
  wire [2:1]sub_ln493_4_reg_2564;
  wire \sub_ln493_4_reg_2564[1]_i_1_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_20_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_21_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_22_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_23_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_33_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_34_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_35_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_36_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_37_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_38_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_39_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_40_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_43_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_44_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_45_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_46_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_47_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_48_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_49_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_50_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_51_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_52_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_53_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_54_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_55_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_56_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_57_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_58_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_11_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_12_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_13_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_14_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_15_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_16_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_17_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_18_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_19_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_1_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_20_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_27_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_28_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_29_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_30_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_37_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_38_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_39_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_40_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_4_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_50_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_51_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_52_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_53_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_55_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_56_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_57_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_58_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_59_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_60_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_61_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_62_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_63_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_64_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_65_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_66_n_0 ;
  wire [0:0]\sub_ln493_4_reg_2564_reg[1]_0 ;
  wire [0:0]\sub_ln493_4_reg_2564_reg[1]_1 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_12_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_12_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_12_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_18_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_18_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_18_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_18_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_19_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_19_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_19_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_19_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_31_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_31_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_31_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_31_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_32_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_32_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_32_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_32_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_41_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_41_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_41_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_41_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_42_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_42_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_42_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_42_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_10_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_10_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_10_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_10_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_26_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_26_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_26_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_26_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_36_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_36_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_36_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_36_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_3_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_3_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_48_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_48_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_48_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_48_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_49_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_49_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_49_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_49_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_54_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_54_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_54_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_54_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_5_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_5_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_5_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_5_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_5_n_6 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_6_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_6_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_6_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_6_n_3 ;
  wire [2:0]sub_ln493_5_reg_2610;
  wire \sub_ln493_5_reg_2610[0]_i_1_n_0 ;
  wire \sub_ln493_5_reg_2610[1]_i_1_n_0 ;
  wire \sub_ln493_5_reg_2610[2]_i_2_n_0 ;
  wire [2:0]sub_ln493_reg_2544;
  wire \sub_ln493_reg_2544[0]_i_1_n_0 ;
  wire \sub_ln493_reg_2544[1]_i_1_n_0 ;
  wire \sub_ln493_reg_2544[1]_i_2_n_0 ;
  wire \sub_ln493_reg_2544[1]_i_3_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_100_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_101_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_102_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_103_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_106_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_107_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_108_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_109_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_10_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_110_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_111_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_112_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_113_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_114_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_115_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_116_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_117_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_118_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_119_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_11_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_120_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_121_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_122_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_123_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_124_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_125_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_12_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_14_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_15_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_16_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_17_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_18_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_19_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_1_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_20_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_29_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_2_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_30_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_31_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_32_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_3_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_45_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_46_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_47_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_48_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_61_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_62_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_63_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_64_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_66_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_67_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_68_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_69_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_87_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_88_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_89_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_90_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_91_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_92_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_93_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_94_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_95_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_96_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_97_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_98_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_9_n_0 ;
  wire [0:0]\sub_ln493_reg_2544_reg[1]_0 ;
  wire [0:0]\sub_ln493_reg_2544_reg[1]_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_104_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_104_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_104_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_104_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_105_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_105_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_105_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_105_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_13_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_13_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_13_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_13_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_28_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_28_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_28_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_28_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_43_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_43_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_43_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_44_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_44_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_44_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_44_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_4_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_4_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_4_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_4_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_4_n_6 ;
  wire \sub_ln493_reg_2544_reg[2]_i_4_n_7 ;
  wire \sub_ln493_reg_2544_reg[2]_i_59_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_59_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_59_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_59_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_5_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_5_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_60_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_60_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_60_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_60_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_65_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_65_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_65_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_65_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_6_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_6_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_6_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_6_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_77_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_77_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_77_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_77_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_85_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_85_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_85_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_85_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_86_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_86_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_86_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_86_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_99_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_99_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_99_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_99_n_3 ;
  wire t_V_3_reg_453;
  wire t_V_3_reg_4530;
  wire \t_V_3_reg_453[0]_i_4_n_0 ;
  wire \t_V_3_reg_453_reg[0]_i_3_n_0 ;
  wire \t_V_3_reg_453_reg[0]_i_3_n_1 ;
  wire \t_V_3_reg_453_reg[0]_i_3_n_2 ;
  wire \t_V_3_reg_453_reg[0]_i_3_n_3 ;
  wire \t_V_3_reg_453_reg[0]_i_3_n_4 ;
  wire \t_V_3_reg_453_reg[0]_i_3_n_5 ;
  wire \t_V_3_reg_453_reg[0]_i_3_n_6 ;
  wire \t_V_3_reg_453_reg[0]_i_3_n_7 ;
  wire [3:0]\t_V_3_reg_453_reg[11]_0 ;
  wire \t_V_3_reg_453_reg[12]_i_1_n_0 ;
  wire \t_V_3_reg_453_reg[12]_i_1_n_1 ;
  wire \t_V_3_reg_453_reg[12]_i_1_n_2 ;
  wire \t_V_3_reg_453_reg[12]_i_1_n_3 ;
  wire \t_V_3_reg_453_reg[12]_i_1_n_4 ;
  wire \t_V_3_reg_453_reg[12]_i_1_n_5 ;
  wire \t_V_3_reg_453_reg[12]_i_1_n_6 ;
  wire \t_V_3_reg_453_reg[12]_i_1_n_7 ;
  wire [3:0]\t_V_3_reg_453_reg[15]_0 ;
  wire \t_V_3_reg_453_reg[16]_i_1_n_0 ;
  wire \t_V_3_reg_453_reg[16]_i_1_n_1 ;
  wire \t_V_3_reg_453_reg[16]_i_1_n_2 ;
  wire \t_V_3_reg_453_reg[16]_i_1_n_3 ;
  wire \t_V_3_reg_453_reg[16]_i_1_n_4 ;
  wire \t_V_3_reg_453_reg[16]_i_1_n_5 ;
  wire \t_V_3_reg_453_reg[16]_i_1_n_6 ;
  wire \t_V_3_reg_453_reg[16]_i_1_n_7 ;
  wire [3:0]\t_V_3_reg_453_reg[19]_0 ;
  wire \t_V_3_reg_453_reg[20]_i_1_n_0 ;
  wire \t_V_3_reg_453_reg[20]_i_1_n_1 ;
  wire \t_V_3_reg_453_reg[20]_i_1_n_2 ;
  wire \t_V_3_reg_453_reg[20]_i_1_n_3 ;
  wire \t_V_3_reg_453_reg[20]_i_1_n_4 ;
  wire \t_V_3_reg_453_reg[20]_i_1_n_5 ;
  wire \t_V_3_reg_453_reg[20]_i_1_n_6 ;
  wire \t_V_3_reg_453_reg[20]_i_1_n_7 ;
  wire [3:0]\t_V_3_reg_453_reg[23]_0 ;
  wire \t_V_3_reg_453_reg[24]_i_1_n_0 ;
  wire \t_V_3_reg_453_reg[24]_i_1_n_1 ;
  wire \t_V_3_reg_453_reg[24]_i_1_n_2 ;
  wire \t_V_3_reg_453_reg[24]_i_1_n_3 ;
  wire \t_V_3_reg_453_reg[24]_i_1_n_4 ;
  wire \t_V_3_reg_453_reg[24]_i_1_n_5 ;
  wire \t_V_3_reg_453_reg[24]_i_1_n_6 ;
  wire \t_V_3_reg_453_reg[24]_i_1_n_7 ;
  wire [3:0]\t_V_3_reg_453_reg[27]_0 ;
  wire \t_V_3_reg_453_reg[28]_i_1_n_1 ;
  wire \t_V_3_reg_453_reg[28]_i_1_n_2 ;
  wire \t_V_3_reg_453_reg[28]_i_1_n_3 ;
  wire \t_V_3_reg_453_reg[28]_i_1_n_4 ;
  wire \t_V_3_reg_453_reg[28]_i_1_n_5 ;
  wire \t_V_3_reg_453_reg[28]_i_1_n_6 ;
  wire \t_V_3_reg_453_reg[28]_i_1_n_7 ;
  wire [3:0]\t_V_3_reg_453_reg[30]_0 ;
  wire \t_V_3_reg_453_reg[4]_i_1_n_0 ;
  wire \t_V_3_reg_453_reg[4]_i_1_n_1 ;
  wire \t_V_3_reg_453_reg[4]_i_1_n_2 ;
  wire \t_V_3_reg_453_reg[4]_i_1_n_3 ;
  wire \t_V_3_reg_453_reg[4]_i_1_n_4 ;
  wire \t_V_3_reg_453_reg[4]_i_1_n_5 ;
  wire \t_V_3_reg_453_reg[4]_i_1_n_6 ;
  wire \t_V_3_reg_453_reg[4]_i_1_n_7 ;
  wire [3:0]\t_V_3_reg_453_reg[7]_0 ;
  wire \t_V_3_reg_453_reg[8]_i_1_n_0 ;
  wire \t_V_3_reg_453_reg[8]_i_1_n_1 ;
  wire \t_V_3_reg_453_reg[8]_i_1_n_2 ;
  wire \t_V_3_reg_453_reg[8]_i_1_n_3 ;
  wire \t_V_3_reg_453_reg[8]_i_1_n_4 ;
  wire \t_V_3_reg_453_reg[8]_i_1_n_5 ;
  wire \t_V_3_reg_453_reg[8]_i_1_n_6 ;
  wire \t_V_3_reg_453_reg[8]_i_1_n_7 ;
  wire \t_V_3_reg_453_reg_n_0_[0] ;
  wire \t_V_3_reg_453_reg_n_0_[1] ;
  wire t_V_reg_442;
  wire [0:0]\t_V_reg_442_reg[0]_0 ;
  wire [0:0]\t_V_reg_442_reg[0]_1 ;
  wire [0:0]\t_V_reg_442_reg[0]_2 ;
  wire [3:0]\t_V_reg_442_reg[11]_0 ;
  wire [3:0]\t_V_reg_442_reg[12]_0 ;
  wire [3:0]\t_V_reg_442_reg[12]_1 ;
  wire [3:0]\t_V_reg_442_reg[12]_2 ;
  wire [3:0]\t_V_reg_442_reg[12]_3 ;
  wire [3:0]\t_V_reg_442_reg[15]_0 ;
  wire [3:0]\t_V_reg_442_reg[16]_0 ;
  wire [3:0]\t_V_reg_442_reg[16]_1 ;
  wire [3:0]\t_V_reg_442_reg[16]_2 ;
  wire [3:0]\t_V_reg_442_reg[16]_3 ;
  wire [3:0]\t_V_reg_442_reg[19]_0 ;
  wire [3:0]\t_V_reg_442_reg[20]_0 ;
  wire [3:0]\t_V_reg_442_reg[20]_1 ;
  wire [3:0]\t_V_reg_442_reg[20]_2 ;
  wire [3:0]\t_V_reg_442_reg[20]_3 ;
  wire [3:0]\t_V_reg_442_reg[23]_0 ;
  wire [3:0]\t_V_reg_442_reg[24]_0 ;
  wire [3:0]\t_V_reg_442_reg[24]_1 ;
  wire [3:0]\t_V_reg_442_reg[24]_2 ;
  wire [3:0]\t_V_reg_442_reg[24]_3 ;
  wire [3:0]\t_V_reg_442_reg[27]_0 ;
  wire [3:0]\t_V_reg_442_reg[28]_0 ;
  wire [3:0]\t_V_reg_442_reg[28]_1 ;
  wire [3:0]\t_V_reg_442_reg[28]_2 ;
  wire [3:0]\t_V_reg_442_reg[28]_3 ;
  wire [2:0]\t_V_reg_442_reg[30]_0 ;
  wire [2:0]\t_V_reg_442_reg[30]_1 ;
  wire [3:0]\t_V_reg_442_reg[30]_2 ;
  wire [2:0]\t_V_reg_442_reg[30]_3 ;
  wire [2:0]\t_V_reg_442_reg[30]_4 ;
  wire [27:0]\t_V_reg_442_reg[31]_0 ;
  wire [27:0]\t_V_reg_442_reg[31]_1 ;
  wire [27:0]\t_V_reg_442_reg[31]_2 ;
  wire [27:0]\t_V_reg_442_reg[31]_3 ;
  wire [27:0]\t_V_reg_442_reg[31]_4 ;
  wire [0:0]\t_V_reg_442_reg[4]_0 ;
  wire [3:0]\t_V_reg_442_reg[7]_0 ;
  wire [3:0]\t_V_reg_442_reg[8]_0 ;
  wire [3:0]\t_V_reg_442_reg[8]_1 ;
  wire [3:0]\t_V_reg_442_reg[8]_2 ;
  wire [3:0]\t_V_reg_442_reg[8]_3 ;
  wire \t_V_reg_442_reg_n_0_[0] ;
  wire \t_V_reg_442_reg_n_0_[10] ;
  wire \t_V_reg_442_reg_n_0_[11] ;
  wire \t_V_reg_442_reg_n_0_[12] ;
  wire \t_V_reg_442_reg_n_0_[13] ;
  wire \t_V_reg_442_reg_n_0_[14] ;
  wire \t_V_reg_442_reg_n_0_[15] ;
  wire \t_V_reg_442_reg_n_0_[16] ;
  wire \t_V_reg_442_reg_n_0_[17] ;
  wire \t_V_reg_442_reg_n_0_[18] ;
  wire \t_V_reg_442_reg_n_0_[19] ;
  wire \t_V_reg_442_reg_n_0_[1] ;
  wire \t_V_reg_442_reg_n_0_[20] ;
  wire \t_V_reg_442_reg_n_0_[21] ;
  wire \t_V_reg_442_reg_n_0_[22] ;
  wire \t_V_reg_442_reg_n_0_[23] ;
  wire \t_V_reg_442_reg_n_0_[24] ;
  wire \t_V_reg_442_reg_n_0_[25] ;
  wire \t_V_reg_442_reg_n_0_[26] ;
  wire \t_V_reg_442_reg_n_0_[27] ;
  wire \t_V_reg_442_reg_n_0_[28] ;
  wire \t_V_reg_442_reg_n_0_[29] ;
  wire \t_V_reg_442_reg_n_0_[2] ;
  wire \t_V_reg_442_reg_n_0_[30] ;
  wire \t_V_reg_442_reg_n_0_[31] ;
  wire \t_V_reg_442_reg_n_0_[3] ;
  wire \t_V_reg_442_reg_n_0_[4] ;
  wire \t_V_reg_442_reg_n_0_[5] ;
  wire \t_V_reg_442_reg_n_0_[6] ;
  wire \t_V_reg_442_reg_n_0_[7] ;
  wire \t_V_reg_442_reg_n_0_[8] ;
  wire \t_V_reg_442_reg_n_0_[9] ;
  wire tmp_26_fu_2003_p3;
  wire [7:0]tmp_8_fu_1253_p7;
  wire [7:0]tmp_8_reg_2635;
  wire tmp_8_reg_26350;
  wire [7:0]tmp_9_fu_1269_p7;
  wire [7:0]tmp_9_reg_2646;
  wire [9:0]trunc_ln458_1_fu_1209_p1;
  wire [2:0]trunc_ln458_1_reg_2587;
  wire we012_out;
  wire we016_out;
  wire we1;
  wire we114_out;
  wire \x_reg_2582[3]_i_3_n_0 ;
  wire \x_reg_2582[3]_i_4_n_0 ;
  wire \x_reg_2582[3]_i_5_n_0 ;
  wire \x_reg_2582[4]_i_10_n_0 ;
  wire \x_reg_2582[4]_i_11_n_0 ;
  wire \x_reg_2582[4]_i_12_n_0 ;
  wire \x_reg_2582[4]_i_13_n_0 ;
  wire \x_reg_2582[4]_i_4_n_0 ;
  wire \x_reg_2582[4]_i_9_n_0 ;
  wire \x_reg_2582[7]_i_3_n_0 ;
  wire \x_reg_2582[7]_i_4_n_0 ;
  wire \x_reg_2582[7]_i_5_n_0 ;
  wire \x_reg_2582[7]_i_6_n_0 ;
  wire \x_reg_2582[8]_i_10_n_0 ;
  wire \x_reg_2582[8]_i_11_n_0 ;
  wire \x_reg_2582[8]_i_8_n_0 ;
  wire \x_reg_2582[8]_i_9_n_0 ;
  wire \x_reg_2582[9]_i_10_n_0 ;
  wire \x_reg_2582[9]_i_14_n_0 ;
  wire \x_reg_2582[9]_i_15_n_0 ;
  wire \x_reg_2582[9]_i_16_n_0 ;
  wire \x_reg_2582[9]_i_17_n_0 ;
  wire \x_reg_2582[9]_i_31_n_0 ;
  wire \x_reg_2582[9]_i_32_n_0 ;
  wire \x_reg_2582[9]_i_33_n_0 ;
  wire \x_reg_2582[9]_i_42_n_0 ;
  wire \x_reg_2582[9]_i_43_n_0 ;
  wire \x_reg_2582[9]_i_44_n_0 ;
  wire \x_reg_2582[9]_i_45_n_0 ;
  wire \x_reg_2582[9]_i_46_n_0 ;
  wire \x_reg_2582[9]_i_47_n_0 ;
  wire \x_reg_2582[9]_i_48_n_0 ;
  wire \x_reg_2582[9]_i_49_n_0 ;
  wire \x_reg_2582[9]_i_50_n_0 ;
  wire \x_reg_2582[9]_i_51_n_0 ;
  wire \x_reg_2582[9]_i_52_n_0 ;
  wire \x_reg_2582[9]_i_53_n_0 ;
  wire \x_reg_2582[9]_i_54_n_0 ;
  wire \x_reg_2582[9]_i_55_n_0 ;
  wire \x_reg_2582[9]_i_56_n_0 ;
  wire \x_reg_2582[9]_i_57_n_0 ;
  wire \x_reg_2582[9]_i_7_n_0 ;
  wire \x_reg_2582[9]_i_8_n_0 ;
  wire \x_reg_2582[9]_i_9_n_0 ;
  wire \x_reg_2582_reg[3]_i_2_n_0 ;
  wire \x_reg_2582_reg[3]_i_2_n_1 ;
  wire \x_reg_2582_reg[3]_i_2_n_2 ;
  wire \x_reg_2582_reg[3]_i_2_n_3 ;
  wire \x_reg_2582_reg[3]_i_2_n_7 ;
  wire \x_reg_2582_reg[4]_i_2_n_0 ;
  wire \x_reg_2582_reg[4]_i_2_n_1 ;
  wire \x_reg_2582_reg[4]_i_2_n_2 ;
  wire \x_reg_2582_reg[4]_i_2_n_3 ;
  wire \x_reg_2582_reg[4]_i_3_n_0 ;
  wire \x_reg_2582_reg[4]_i_3_n_1 ;
  wire \x_reg_2582_reg[4]_i_3_n_2 ;
  wire \x_reg_2582_reg[4]_i_3_n_3 ;
  wire \x_reg_2582_reg[7]_i_2_n_0 ;
  wire \x_reg_2582_reg[7]_i_2_n_1 ;
  wire \x_reg_2582_reg[7]_i_2_n_2 ;
  wire \x_reg_2582_reg[7]_i_2_n_3 ;
  wire [3:0]\x_reg_2582_reg[8]_0 ;
  wire \x_reg_2582_reg[8]_i_2_n_0 ;
  wire \x_reg_2582_reg[8]_i_2_n_1 ;
  wire \x_reg_2582_reg[8]_i_2_n_2 ;
  wire \x_reg_2582_reg[8]_i_2_n_3 ;
  wire \x_reg_2582_reg[8]_i_3_n_0 ;
  wire \x_reg_2582_reg[8]_i_3_n_1 ;
  wire \x_reg_2582_reg[8]_i_3_n_2 ;
  wire \x_reg_2582_reg[8]_i_3_n_3 ;
  wire [0:0]\x_reg_2582_reg[9]_0 ;
  wire \x_reg_2582_reg[9]_i_23_n_2 ;
  wire \x_reg_2582_reg[9]_i_23_n_3 ;
  wire \x_reg_2582_reg[9]_i_29_n_0 ;
  wire \x_reg_2582_reg[9]_i_29_n_1 ;
  wire \x_reg_2582_reg[9]_i_29_n_2 ;
  wire \x_reg_2582_reg[9]_i_29_n_3 ;
  wire \x_reg_2582_reg[9]_i_30_n_0 ;
  wire \x_reg_2582_reg[9]_i_30_n_1 ;
  wire \x_reg_2582_reg[9]_i_30_n_2 ;
  wire \x_reg_2582_reg[9]_i_30_n_3 ;
  wire \x_reg_2582_reg[9]_i_3_n_0 ;
  wire \x_reg_2582_reg[9]_i_3_n_1 ;
  wire \x_reg_2582_reg[9]_i_3_n_2 ;
  wire \x_reg_2582_reg[9]_i_3_n_3 ;
  wire \x_reg_2582_reg[9]_i_40_n_0 ;
  wire \x_reg_2582_reg[9]_i_40_n_1 ;
  wire \x_reg_2582_reg[9]_i_40_n_2 ;
  wire \x_reg_2582_reg[9]_i_40_n_3 ;
  wire \x_reg_2582_reg[9]_i_41_n_0 ;
  wire \x_reg_2582_reg[9]_i_41_n_1 ;
  wire \x_reg_2582_reg[9]_i_41_n_2 ;
  wire \x_reg_2582_reg[9]_i_41_n_3 ;
  wire \x_reg_2582_reg[9]_i_5_n_0 ;
  wire \x_reg_2582_reg[9]_i_5_n_1 ;
  wire \x_reg_2582_reg[9]_i_5_n_2 ;
  wire \x_reg_2582_reg[9]_i_5_n_3 ;
  wire \x_reg_2582_reg_n_0_[3] ;
  wire \x_reg_2582_reg_n_0_[4] ;
  wire \x_reg_2582_reg_n_0_[5] ;
  wire \x_reg_2582_reg_n_0_[6] ;
  wire \x_reg_2582_reg_n_0_[7] ;
  wire \x_reg_2582_reg_n_0_[8] ;
  wire \x_reg_2582_reg_n_0_[9] ;
  wire xor_ln457_fu_576_p2;
  wire xor_ln457_reg_2513;
  wire [3:3]\NLW_add_ln703_15_reg_2736_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln703_22_reg_2741_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln703_22_reg_2741_reg[18]_i_1_O_UNCONNECTED ;
  wire NLW_add_ln703_6_reg_2696_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln703_6_reg_2696_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln703_6_reg_2696_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln703_6_reg_2696_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln703_6_reg_2696_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln703_6_reg_2696_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln703_6_reg_2696_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln703_6_reg_2696_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln703_6_reg_2696_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_add_ln703_6_reg_2696_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln703_6_reg_2696_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_and_ln118_reg_2578_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_7_O_UNCONNECTED ;
  wire NLW_grp_fu_2057_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_grp_fu_2057_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_grp_fu_2057_p2_OVERFLOW_UNCONNECTED;
  wire NLW_grp_fu_2057_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_grp_fu_2057_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_grp_fu_2057_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_grp_fu_2057_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_grp_fu_2057_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_grp_fu_2057_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_grp_fu_2057_p2_P_UNCONNECTED;
  wire [47:0]NLW_grp_fu_2057_p2_PCOUT_UNCONNECTED;
  wire NLW_grp_fu_2082_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_grp_fu_2082_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_grp_fu_2082_p2_OVERFLOW_UNCONNECTED;
  wire NLW_grp_fu_2082_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_grp_fu_2082_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_grp_fu_2082_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_grp_fu_2082_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_grp_fu_2082_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_grp_fu_2082_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_grp_fu_2082_p2_P_UNCONNECTED;
  wire [47:0]NLW_grp_fu_2082_p2_PCOUT_UNCONNECTED;
  wire NLW_grp_fu_2106_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_grp_fu_2106_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_grp_fu_2106_p2_OVERFLOW_UNCONNECTED;
  wire NLW_grp_fu_2106_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_grp_fu_2106_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_grp_fu_2106_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_grp_fu_2106_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_grp_fu_2106_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_grp_fu_2106_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_grp_fu_2106_p2_P_UNCONNECTED;
  wire [47:0]NLW_grp_fu_2106_p2_PCOUT_UNCONNECTED;
  wire NLW_grp_fu_2120_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_grp_fu_2120_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_grp_fu_2120_p2_OVERFLOW_UNCONNECTED;
  wire NLW_grp_fu_2120_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_grp_fu_2120_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_grp_fu_2120_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_grp_fu_2120_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_grp_fu_2120_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_grp_fu_2120_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_grp_fu_2120_p2_P_UNCONNECTED;
  wire [47:0]NLW_grp_fu_2120_p2_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_i_V_reg_2504_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_2504_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln444_reg_2569_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln444_reg_2569_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln444_reg_2569_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln444_reg_2569_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln887_reg_2509_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln887_reg_2509_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln887_reg_2509_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln887_reg_2509_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln887_reg_2509_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_1_reg_2535_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_1_reg_2535_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_1_reg_2535_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_1_reg_2535_reg[0]_i_20_O_UNCONNECTED ;
  wire NLW_mul_ln1118_10_reg_2706_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln1118_10_reg_2706_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln1118_10_reg_2706_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln1118_10_reg_2706_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln1118_10_reg_2706_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln1118_10_reg_2706_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln1118_10_reg_2706_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln1118_10_reg_2706_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln1118_10_reg_2706_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln1118_10_reg_2706_reg_P_UNCONNECTED;
  wire NLW_mul_ln1118_13_reg_2711_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln1118_13_reg_2711_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln1118_13_reg_2711_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln1118_13_reg_2711_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln1118_13_reg_2711_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln1118_13_reg_2711_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln1118_13_reg_2711_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln1118_13_reg_2711_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln1118_13_reg_2711_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_mul_ln1118_13_reg_2711_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln1118_13_reg_2711_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln1118_14_reg_2716_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln1118_14_reg_2716_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln1118_14_reg_2716_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln1118_14_reg_2716_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln1118_14_reg_2716_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln1118_14_reg_2716_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln1118_14_reg_2716_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln1118_14_reg_2716_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln1118_14_reg_2716_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_mul_ln1118_14_reg_2716_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln1118_14_reg_2716_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln703_2_reg_2726_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln703_2_reg_2726_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln703_2_reg_2726_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln703_2_reg_2726_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln703_2_reg_2726_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln703_2_reg_2726_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln703_2_reg_2726_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln703_2_reg_2726_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln703_2_reg_2726_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln703_2_reg_2726_reg_P_UNCONNECTED;
  wire [3:0]\NLW_p_Val2_4_reg_2746_reg[4]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_4_reg_2746_reg[4]_i_22_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_4_reg_2746_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_4_reg_2746_reg[4]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_4_reg_2746_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_4_reg_2746_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:2]NLW_p_i_9__2_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_9__2_O_UNCONNECTED;
  wire [2:2]\NLW_sub_ln493_1_reg_2549_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln493_1_reg_2549_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_1_reg_2549_reg[2]_i_34_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln493_1_reg_2549_reg[2]_i_34_O_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln493_1_reg_2549_reg[2]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_2_reg_2554_reg[1]_i_12_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln493_2_reg_2554_reg[1]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_2_reg_2554_reg[2]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln493_2_reg_2554_reg[2]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_sub_ln493_2_reg_2554_reg[2]_i_6_O_UNCONNECTED ;
  wire [2:2]\NLW_sub_ln493_2_reg_2554_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_3_reg_2559_reg[1]_i_13_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln493_3_reg_2559_reg[1]_i_13_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_3_reg_2559_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln493_3_reg_2559_reg[2]_i_3_O_UNCONNECTED ;
  wire [2:2]\NLW_sub_ln493_3_reg_2559_reg[2]_i_5_O_UNCONNECTED ;
  wire [2:2]\NLW_sub_ln493_3_reg_2559_reg[2]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln493_4_reg_2564_reg[1]_i_12_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_4_reg_2564_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln493_4_reg_2564_reg[2]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_sub_ln493_4_reg_2564_reg[2]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_4_reg_2564_reg[2]_i_6_O_UNCONNECTED ;
  wire [2:2]\NLW_sub_ln493_reg_2544_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln493_reg_2544_reg[2]_i_43_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_reg_2544_reg[2]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln493_reg_2544_reg[2]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln493_reg_2544_reg[2]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_3_reg_453_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_2582_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_reg_2582_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_x_reg_2582_reg[9]_i_23_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_reg_2582_reg[9]_i_23_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(img_2_data_stream_0_full_n),
        .I1(and_ln512_reg_2601_pp0_iter6_reg),
        .I2(ap_enable_reg_pp0_iter7_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .I4(Q[1]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln703_12_reg_2731[21]_i_1 
       (.I0(and_ln512_reg_2601_pp0_iter4_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(\add_ln703_12_reg_2731[21]_i_1_n_0 ));
  FDRE \add_ln703_12_reg_2731_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[0]),
        .Q(add_ln703_12_reg_2731[0]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[10]),
        .Q(add_ln703_12_reg_2731[10]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[11]),
        .Q(add_ln703_12_reg_2731[11]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[12]),
        .Q(add_ln703_12_reg_2731[12]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[13]),
        .Q(add_ln703_12_reg_2731[13]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[14]),
        .Q(add_ln703_12_reg_2731[14]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[15]),
        .Q(add_ln703_12_reg_2731[15]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[16] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[16]),
        .Q(add_ln703_12_reg_2731[16]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[17] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[17]),
        .Q(add_ln703_12_reg_2731[17]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[18] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[18]),
        .Q(add_ln703_12_reg_2731[18]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[19] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[19]),
        .Q(add_ln703_12_reg_2731[19]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[1]),
        .Q(add_ln703_12_reg_2731[1]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[20] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[20]),
        .Q(add_ln703_12_reg_2731[20]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[21] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[21]),
        .Q(add_ln703_12_reg_2731[21]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[2]),
        .Q(add_ln703_12_reg_2731[2]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[3]),
        .Q(add_ln703_12_reg_2731[3]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[4]),
        .Q(add_ln703_12_reg_2731[4]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[5]),
        .Q(add_ln703_12_reg_2731[5]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[6]),
        .Q(add_ln703_12_reg_2731[6]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[7]),
        .Q(add_ln703_12_reg_2731[7]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[8]),
        .Q(add_ln703_12_reg_2731[8]),
        .R(1'b0));
  FDRE \add_ln703_12_reg_2731_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_12_fu_1847_p2[9]),
        .Q(add_ln703_12_reg_2731[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[11]_i_2 
       (.I0(grp_fu_2191_p3[11]),
        .I1(filter_mac_muladdsc4_U43_n_8),
        .O(\add_ln703_15_reg_2736[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[11]_i_3 
       (.I0(grp_fu_2191_p3[10]),
        .I1(filter_mac_muladdsc4_U43_n_9),
        .O(\add_ln703_15_reg_2736[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[11]_i_4 
       (.I0(grp_fu_2191_p3[9]),
        .I1(filter_mac_muladdsc4_U43_n_10),
        .O(\add_ln703_15_reg_2736[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[11]_i_5 
       (.I0(grp_fu_2191_p3[8]),
        .I1(filter_mac_muladdsc4_U43_n_11),
        .O(\add_ln703_15_reg_2736[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[15]_i_2 
       (.I0(grp_fu_2191_p3[15]),
        .I1(filter_mac_muladdsc4_U43_n_4),
        .O(\add_ln703_15_reg_2736[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[15]_i_3 
       (.I0(grp_fu_2191_p3[14]),
        .I1(filter_mac_muladdsc4_U43_n_5),
        .O(\add_ln703_15_reg_2736[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[15]_i_4 
       (.I0(grp_fu_2191_p3[13]),
        .I1(filter_mac_muladdsc4_U43_n_6),
        .O(\add_ln703_15_reg_2736[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[15]_i_5 
       (.I0(grp_fu_2191_p3[12]),
        .I1(filter_mac_muladdsc4_U43_n_7),
        .O(\add_ln703_15_reg_2736[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[19]_i_2 
       (.I0(grp_fu_2191_p3[18]),
        .I1(filter_mac_muladdsc4_U43_n_1),
        .O(\add_ln703_15_reg_2736[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[19]_i_3 
       (.I0(grp_fu_2191_p3[17]),
        .I1(filter_mac_muladdsc4_U43_n_2),
        .O(\add_ln703_15_reg_2736[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[19]_i_4 
       (.I0(grp_fu_2191_p3[16]),
        .I1(filter_mac_muladdsc4_U43_n_3),
        .O(\add_ln703_15_reg_2736[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[3]_i_2 
       (.I0(grp_fu_2191_p3[3]),
        .I1(filter_mac_muladdsc4_U43_n_16),
        .O(\add_ln703_15_reg_2736[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[3]_i_3 
       (.I0(grp_fu_2191_p3[2]),
        .I1(filter_mac_muladdsc4_U43_n_17),
        .O(\add_ln703_15_reg_2736[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[3]_i_4 
       (.I0(grp_fu_2191_p3[1]),
        .I1(filter_mac_muladdsc4_U43_n_18),
        .O(\add_ln703_15_reg_2736[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[3]_i_5 
       (.I0(grp_fu_2191_p3[0]),
        .I1(filter_mac_muladdsc4_U43_n_19),
        .O(\add_ln703_15_reg_2736[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[7]_i_2 
       (.I0(grp_fu_2191_p3[7]),
        .I1(filter_mac_muladdsc4_U43_n_12),
        .O(\add_ln703_15_reg_2736[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[7]_i_3 
       (.I0(grp_fu_2191_p3[6]),
        .I1(filter_mac_muladdsc4_U43_n_13),
        .O(\add_ln703_15_reg_2736[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[7]_i_4 
       (.I0(grp_fu_2191_p3[5]),
        .I1(filter_mac_muladdsc4_U43_n_14),
        .O(\add_ln703_15_reg_2736[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_15_reg_2736[7]_i_5 
       (.I0(grp_fu_2191_p3[4]),
        .I1(filter_mac_muladdsc4_U43_n_15),
        .O(\add_ln703_15_reg_2736[7]_i_5_n_0 ));
  FDRE \add_ln703_15_reg_2736_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[0]),
        .Q(add_ln703_15_reg_2736[0]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[10]),
        .Q(add_ln703_15_reg_2736[10]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[11]),
        .Q(add_ln703_15_reg_2736[11]),
        .R(1'b0));
  CARRY4 \add_ln703_15_reg_2736_reg[11]_i_1 
       (.CI(\add_ln703_15_reg_2736_reg[7]_i_1_n_0 ),
        .CO({\add_ln703_15_reg_2736_reg[11]_i_1_n_0 ,\add_ln703_15_reg_2736_reg[11]_i_1_n_1 ,\add_ln703_15_reg_2736_reg[11]_i_1_n_2 ,\add_ln703_15_reg_2736_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fu_2191_p3[11:8]),
        .O(add_ln703_15_fu_1856_p2[11:8]),
        .S({\add_ln703_15_reg_2736[11]_i_2_n_0 ,\add_ln703_15_reg_2736[11]_i_3_n_0 ,\add_ln703_15_reg_2736[11]_i_4_n_0 ,\add_ln703_15_reg_2736[11]_i_5_n_0 }));
  FDRE \add_ln703_15_reg_2736_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[12]),
        .Q(add_ln703_15_reg_2736[12]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[13]),
        .Q(add_ln703_15_reg_2736[13]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[14]),
        .Q(add_ln703_15_reg_2736[14]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[15]),
        .Q(add_ln703_15_reg_2736[15]),
        .R(1'b0));
  CARRY4 \add_ln703_15_reg_2736_reg[15]_i_1 
       (.CI(\add_ln703_15_reg_2736_reg[11]_i_1_n_0 ),
        .CO({\add_ln703_15_reg_2736_reg[15]_i_1_n_0 ,\add_ln703_15_reg_2736_reg[15]_i_1_n_1 ,\add_ln703_15_reg_2736_reg[15]_i_1_n_2 ,\add_ln703_15_reg_2736_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fu_2191_p3[15:12]),
        .O(add_ln703_15_fu_1856_p2[15:12]),
        .S({\add_ln703_15_reg_2736[15]_i_2_n_0 ,\add_ln703_15_reg_2736[15]_i_3_n_0 ,\add_ln703_15_reg_2736[15]_i_4_n_0 ,\add_ln703_15_reg_2736[15]_i_5_n_0 }));
  FDRE \add_ln703_15_reg_2736_reg[16] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[16]),
        .Q(add_ln703_15_reg_2736[16]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[17] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[17]),
        .Q(add_ln703_15_reg_2736[17]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[18] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[18]),
        .Q(add_ln703_15_reg_2736[18]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[19] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[19]),
        .Q(add_ln703_15_reg_2736[19]),
        .R(1'b0));
  CARRY4 \add_ln703_15_reg_2736_reg[19]_i_1 
       (.CI(\add_ln703_15_reg_2736_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln703_15_reg_2736_reg[19]_i_1_CO_UNCONNECTED [3],\add_ln703_15_reg_2736_reg[19]_i_1_n_1 ,\add_ln703_15_reg_2736_reg[19]_i_1_n_2 ,\add_ln703_15_reg_2736_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,grp_fu_2191_p3[18:16]}),
        .O(add_ln703_15_fu_1856_p2[19:16]),
        .S({filter_mac_muladdsc4_U43_n_0,\add_ln703_15_reg_2736[19]_i_2_n_0 ,\add_ln703_15_reg_2736[19]_i_3_n_0 ,\add_ln703_15_reg_2736[19]_i_4_n_0 }));
  FDRE \add_ln703_15_reg_2736_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[1]),
        .Q(add_ln703_15_reg_2736[1]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[2]),
        .Q(add_ln703_15_reg_2736[2]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[3]),
        .Q(add_ln703_15_reg_2736[3]),
        .R(1'b0));
  CARRY4 \add_ln703_15_reg_2736_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln703_15_reg_2736_reg[3]_i_1_n_0 ,\add_ln703_15_reg_2736_reg[3]_i_1_n_1 ,\add_ln703_15_reg_2736_reg[3]_i_1_n_2 ,\add_ln703_15_reg_2736_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fu_2191_p3[3:0]),
        .O(add_ln703_15_fu_1856_p2[3:0]),
        .S({\add_ln703_15_reg_2736[3]_i_2_n_0 ,\add_ln703_15_reg_2736[3]_i_3_n_0 ,\add_ln703_15_reg_2736[3]_i_4_n_0 ,\add_ln703_15_reg_2736[3]_i_5_n_0 }));
  FDRE \add_ln703_15_reg_2736_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[4]),
        .Q(add_ln703_15_reg_2736[4]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[5]),
        .Q(add_ln703_15_reg_2736[5]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[6]),
        .Q(add_ln703_15_reg_2736[6]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[7]),
        .Q(add_ln703_15_reg_2736[7]),
        .R(1'b0));
  CARRY4 \add_ln703_15_reg_2736_reg[7]_i_1 
       (.CI(\add_ln703_15_reg_2736_reg[3]_i_1_n_0 ),
        .CO({\add_ln703_15_reg_2736_reg[7]_i_1_n_0 ,\add_ln703_15_reg_2736_reg[7]_i_1_n_1 ,\add_ln703_15_reg_2736_reg[7]_i_1_n_2 ,\add_ln703_15_reg_2736_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fu_2191_p3[7:4]),
        .O(add_ln703_15_fu_1856_p2[7:4]),
        .S({\add_ln703_15_reg_2736[7]_i_2_n_0 ,\add_ln703_15_reg_2736[7]_i_3_n_0 ,\add_ln703_15_reg_2736[7]_i_4_n_0 ,\add_ln703_15_reg_2736[7]_i_5_n_0 }));
  FDRE \add_ln703_15_reg_2736_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[8]),
        .Q(add_ln703_15_reg_2736[8]),
        .R(1'b0));
  FDRE \add_ln703_15_reg_2736_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_15_fu_1856_p2[9]),
        .Q(add_ln703_15_reg_2736[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[11]_i_2 
       (.I0(filter_ama_addmuludo_U46_n_6),
        .I1(grp_fu_2182_p3[11]),
        .O(\add_ln703_22_reg_2741[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[11]_i_3 
       (.I0(filter_ama_addmuludo_U46_n_7),
        .I1(grp_fu_2182_p3[10]),
        .O(\add_ln703_22_reg_2741[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[11]_i_4 
       (.I0(filter_ama_addmuludo_U46_n_8),
        .I1(grp_fu_2182_p3[9]),
        .O(\add_ln703_22_reg_2741[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[11]_i_5 
       (.I0(filter_ama_addmuludo_U46_n_9),
        .I1(grp_fu_2182_p3[8]),
        .O(\add_ln703_22_reg_2741[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[15]_i_2 
       (.I0(filter_ama_addmuludo_U46_n_2),
        .I1(grp_fu_2182_p3[15]),
        .O(\add_ln703_22_reg_2741[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[15]_i_3 
       (.I0(filter_ama_addmuludo_U46_n_3),
        .I1(grp_fu_2182_p3[14]),
        .O(\add_ln703_22_reg_2741[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[15]_i_4 
       (.I0(filter_ama_addmuludo_U46_n_4),
        .I1(grp_fu_2182_p3[13]),
        .O(\add_ln703_22_reg_2741[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[15]_i_5 
       (.I0(filter_ama_addmuludo_U46_n_5),
        .I1(grp_fu_2182_p3[12]),
        .O(\add_ln703_22_reg_2741[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[18]_i_2 
       (.I0(filter_ama_addmuludo_U46_n_0),
        .I1(grp_fu_2182_p3[17]),
        .O(\add_ln703_22_reg_2741[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[18]_i_3 
       (.I0(filter_ama_addmuludo_U46_n_1),
        .I1(grp_fu_2182_p3[16]),
        .O(\add_ln703_22_reg_2741[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[3]_i_2 
       (.I0(filter_ama_addmuludo_U46_n_14),
        .I1(grp_fu_2182_p3[3]),
        .O(\add_ln703_22_reg_2741[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[3]_i_3 
       (.I0(filter_ama_addmuludo_U46_n_15),
        .I1(grp_fu_2182_p3[2]),
        .O(\add_ln703_22_reg_2741[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[3]_i_4 
       (.I0(filter_ama_addmuludo_U46_n_16),
        .I1(grp_fu_2182_p3[1]),
        .O(\add_ln703_22_reg_2741[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[3]_i_5 
       (.I0(filter_ama_addmuludo_U46_n_17),
        .I1(grp_fu_2182_p3[0]),
        .O(\add_ln703_22_reg_2741[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[7]_i_2 
       (.I0(filter_ama_addmuludo_U46_n_10),
        .I1(grp_fu_2182_p3[7]),
        .O(\add_ln703_22_reg_2741[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[7]_i_3 
       (.I0(filter_ama_addmuludo_U46_n_11),
        .I1(grp_fu_2182_p3[6]),
        .O(\add_ln703_22_reg_2741[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[7]_i_4 
       (.I0(filter_ama_addmuludo_U46_n_12),
        .I1(grp_fu_2182_p3[5]),
        .O(\add_ln703_22_reg_2741[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_22_reg_2741[7]_i_5 
       (.I0(filter_ama_addmuludo_U46_n_13),
        .I1(grp_fu_2182_p3[4]),
        .O(\add_ln703_22_reg_2741[7]_i_5_n_0 ));
  FDRE \add_ln703_22_reg_2741_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[0]),
        .Q(add_ln703_22_reg_2741[0]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[10]),
        .Q(add_ln703_22_reg_2741[10]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[11]),
        .Q(add_ln703_22_reg_2741[11]),
        .R(1'b0));
  CARRY4 \add_ln703_22_reg_2741_reg[11]_i_1 
       (.CI(\add_ln703_22_reg_2741_reg[7]_i_1_n_0 ),
        .CO({\add_ln703_22_reg_2741_reg[11]_i_1_n_0 ,\add_ln703_22_reg_2741_reg[11]_i_1_n_1 ,\add_ln703_22_reg_2741_reg[11]_i_1_n_2 ,\add_ln703_22_reg_2741_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({filter_ama_addmuludo_U46_n_6,filter_ama_addmuludo_U46_n_7,filter_ama_addmuludo_U46_n_8,filter_ama_addmuludo_U46_n_9}),
        .O(add_ln703_22_fu_1867_p2[11:8]),
        .S({\add_ln703_22_reg_2741[11]_i_2_n_0 ,\add_ln703_22_reg_2741[11]_i_3_n_0 ,\add_ln703_22_reg_2741[11]_i_4_n_0 ,\add_ln703_22_reg_2741[11]_i_5_n_0 }));
  FDRE \add_ln703_22_reg_2741_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[12]),
        .Q(add_ln703_22_reg_2741[12]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[13]),
        .Q(add_ln703_22_reg_2741[13]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[14]),
        .Q(add_ln703_22_reg_2741[14]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[15]),
        .Q(add_ln703_22_reg_2741[15]),
        .R(1'b0));
  CARRY4 \add_ln703_22_reg_2741_reg[15]_i_1 
       (.CI(\add_ln703_22_reg_2741_reg[11]_i_1_n_0 ),
        .CO({\add_ln703_22_reg_2741_reg[15]_i_1_n_0 ,\add_ln703_22_reg_2741_reg[15]_i_1_n_1 ,\add_ln703_22_reg_2741_reg[15]_i_1_n_2 ,\add_ln703_22_reg_2741_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({filter_ama_addmuludo_U46_n_2,filter_ama_addmuludo_U46_n_3,filter_ama_addmuludo_U46_n_4,filter_ama_addmuludo_U46_n_5}),
        .O(add_ln703_22_fu_1867_p2[15:12]),
        .S({\add_ln703_22_reg_2741[15]_i_2_n_0 ,\add_ln703_22_reg_2741[15]_i_3_n_0 ,\add_ln703_22_reg_2741[15]_i_4_n_0 ,\add_ln703_22_reg_2741[15]_i_5_n_0 }));
  FDRE \add_ln703_22_reg_2741_reg[16] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[16]),
        .Q(add_ln703_22_reg_2741[16]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[17] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[17]),
        .Q(add_ln703_22_reg_2741[17]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[18] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[18]),
        .Q(add_ln703_22_reg_2741[18]),
        .R(1'b0));
  CARRY4 \add_ln703_22_reg_2741_reg[18]_i_1 
       (.CI(\add_ln703_22_reg_2741_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln703_22_reg_2741_reg[18]_i_1_CO_UNCONNECTED [3:2],\add_ln703_22_reg_2741_reg[18]_i_1_n_2 ,\add_ln703_22_reg_2741_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,filter_ama_addmuludo_U46_n_0,filter_ama_addmuludo_U46_n_1}),
        .O({\NLW_add_ln703_22_reg_2741_reg[18]_i_1_O_UNCONNECTED [3],add_ln703_22_fu_1867_p2[18:16]}),
        .S({1'b0,grp_fu_2182_p3[18],\add_ln703_22_reg_2741[18]_i_2_n_0 ,\add_ln703_22_reg_2741[18]_i_3_n_0 }));
  FDRE \add_ln703_22_reg_2741_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[1]),
        .Q(add_ln703_22_reg_2741[1]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[2]),
        .Q(add_ln703_22_reg_2741[2]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[3]),
        .Q(add_ln703_22_reg_2741[3]),
        .R(1'b0));
  CARRY4 \add_ln703_22_reg_2741_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln703_22_reg_2741_reg[3]_i_1_n_0 ,\add_ln703_22_reg_2741_reg[3]_i_1_n_1 ,\add_ln703_22_reg_2741_reg[3]_i_1_n_2 ,\add_ln703_22_reg_2741_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({filter_ama_addmuludo_U46_n_14,filter_ama_addmuludo_U46_n_15,filter_ama_addmuludo_U46_n_16,filter_ama_addmuludo_U46_n_17}),
        .O(add_ln703_22_fu_1867_p2[3:0]),
        .S({\add_ln703_22_reg_2741[3]_i_2_n_0 ,\add_ln703_22_reg_2741[3]_i_3_n_0 ,\add_ln703_22_reg_2741[3]_i_4_n_0 ,\add_ln703_22_reg_2741[3]_i_5_n_0 }));
  FDRE \add_ln703_22_reg_2741_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[4]),
        .Q(add_ln703_22_reg_2741[4]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[5]),
        .Q(add_ln703_22_reg_2741[5]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[6]),
        .Q(add_ln703_22_reg_2741[6]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[7]),
        .Q(add_ln703_22_reg_2741[7]),
        .R(1'b0));
  CARRY4 \add_ln703_22_reg_2741_reg[7]_i_1 
       (.CI(\add_ln703_22_reg_2741_reg[3]_i_1_n_0 ),
        .CO({\add_ln703_22_reg_2741_reg[7]_i_1_n_0 ,\add_ln703_22_reg_2741_reg[7]_i_1_n_1 ,\add_ln703_22_reg_2741_reg[7]_i_1_n_2 ,\add_ln703_22_reg_2741_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({filter_ama_addmuludo_U46_n_10,filter_ama_addmuludo_U46_n_11,filter_ama_addmuludo_U46_n_12,filter_ama_addmuludo_U46_n_13}),
        .O(add_ln703_22_fu_1867_p2[7:4]),
        .S({\add_ln703_22_reg_2741[7]_i_2_n_0 ,\add_ln703_22_reg_2741[7]_i_3_n_0 ,\add_ln703_22_reg_2741[7]_i_4_n_0 ,\add_ln703_22_reg_2741[7]_i_5_n_0 }));
  FDRE \add_ln703_22_reg_2741_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[8]),
        .Q(add_ln703_22_reg_2741[8]),
        .R(1'b0));
  FDRE \add_ln703_22_reg_2741_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln703_12_reg_2731[21]_i_1_n_0 ),
        .D(add_ln703_22_fu_1867_p2[9]),
        .Q(add_ln703_22_reg_2741[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln703_6_reg_2696_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln703_6_reg_2696_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2098_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln703_6_reg_2696_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln703_6_reg_2696_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln703_6_reg_2696_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln703_17_reg_27210),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln703_6_reg_2696_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln703_6_reg_2696_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln703_6_reg_2696_reg_P_UNCONNECTED[47:20],add_ln703_6_reg_2696_reg_n_86,add_ln703_6_reg_2696_reg_n_87,add_ln703_6_reg_2696_reg_n_88,add_ln703_6_reg_2696_reg_n_89,add_ln703_6_reg_2696_reg_n_90,add_ln703_6_reg_2696_reg_n_91,add_ln703_6_reg_2696_reg_n_92,add_ln703_6_reg_2696_reg_n_93,add_ln703_6_reg_2696_reg_n_94,add_ln703_6_reg_2696_reg_n_95,add_ln703_6_reg_2696_reg_n_96,add_ln703_6_reg_2696_reg_n_97,add_ln703_6_reg_2696_reg_n_98,add_ln703_6_reg_2696_reg_n_99,add_ln703_6_reg_2696_reg_n_100,add_ln703_6_reg_2696_reg_n_101,add_ln703_6_reg_2696_reg_n_102,add_ln703_6_reg_2696_reg_n_103,add_ln703_6_reg_2696_reg_n_104,add_ln703_6_reg_2696_reg_n_105}),
        .PATTERNBDETECT(NLW_add_ln703_6_reg_2696_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln703_6_reg_2696_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({filter_mac_muladdjbC_U32_n_0,filter_mac_muladdjbC_U32_n_1,filter_mac_muladdjbC_U32_n_2,filter_mac_muladdjbC_U32_n_3,filter_mac_muladdjbC_U32_n_4,filter_mac_muladdjbC_U32_n_5,filter_mac_muladdjbC_U32_n_6,filter_mac_muladdjbC_U32_n_7,filter_mac_muladdjbC_U32_n_8,filter_mac_muladdjbC_U32_n_9,filter_mac_muladdjbC_U32_n_10,filter_mac_muladdjbC_U32_n_11,filter_mac_muladdjbC_U32_n_12,filter_mac_muladdjbC_U32_n_13,filter_mac_muladdjbC_U32_n_14,filter_mac_muladdjbC_U32_n_15,filter_mac_muladdjbC_U32_n_16,filter_mac_muladdjbC_U32_n_17,filter_mac_muladdjbC_U32_n_18,filter_mac_muladdjbC_U32_n_19,filter_mac_muladdjbC_U32_n_20,filter_mac_muladdjbC_U32_n_21,filter_mac_muladdjbC_U32_n_22,filter_mac_muladdjbC_U32_n_23,filter_mac_muladdjbC_U32_n_24,filter_mac_muladdjbC_U32_n_25,filter_mac_muladdjbC_U32_n_26,filter_mac_muladdjbC_U32_n_27,filter_mac_muladdjbC_U32_n_28,filter_mac_muladdjbC_U32_n_29,filter_mac_muladdjbC_U32_n_30,filter_mac_muladdjbC_U32_n_31,filter_mac_muladdjbC_U32_n_32,filter_mac_muladdjbC_U32_n_33,filter_mac_muladdjbC_U32_n_34,filter_mac_muladdjbC_U32_n_35,filter_mac_muladdjbC_U32_n_36,filter_mac_muladdjbC_U32_n_37,filter_mac_muladdjbC_U32_n_38,filter_mac_muladdjbC_U32_n_39,filter_mac_muladdjbC_U32_n_40,filter_mac_muladdjbC_U32_n_41,filter_mac_muladdjbC_U32_n_42,filter_mac_muladdjbC_U32_n_43,filter_mac_muladdjbC_U32_n_44,filter_mac_muladdjbC_U32_n_45,filter_mac_muladdjbC_U32_n_46,filter_mac_muladdjbC_U32_n_47}),
        .PCOUT(NLW_add_ln703_6_reg_2696_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln703_6_reg_2696_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2696_reg_i_1
       (.I0(src_kernel_win_0_va_12_fu_214[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_13_fu_218[7]),
        .O(grp_fu_2098_p1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2696_reg_i_2
       (.I0(src_kernel_win_0_va_12_fu_214[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_13_fu_218[6]),
        .O(grp_fu_2098_p1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2696_reg_i_3
       (.I0(src_kernel_win_0_va_12_fu_214[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_13_fu_218[5]),
        .O(grp_fu_2098_p1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2696_reg_i_4
       (.I0(src_kernel_win_0_va_12_fu_214[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_13_fu_218[4]),
        .O(grp_fu_2098_p1[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2696_reg_i_5
       (.I0(src_kernel_win_0_va_12_fu_214[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_13_fu_218[3]),
        .O(grp_fu_2098_p1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2696_reg_i_6
       (.I0(src_kernel_win_0_va_12_fu_214[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_13_fu_218[2]),
        .O(grp_fu_2098_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2696_reg_i_7
       (.I0(src_kernel_win_0_va_12_fu_214[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_13_fu_218[1]),
        .O(grp_fu_2098_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln703_6_reg_2696_reg_i_8
       (.I0(src_kernel_win_0_va_12_fu_214[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_13_fu_218[0]),
        .O(grp_fu_2098_p1[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \and_ln118_reg_2578[0]_i_1 
       (.I0(icmp_ln444_fu_1085_p2),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\and_ln118_reg_2578[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_10 
       (.I0(sel0[27]),
        .O(\and_ln118_reg_2578[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_11 
       (.I0(sel0[26]),
        .O(\and_ln118_reg_2578[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_18 
       (.I0(sel0[25]),
        .O(\and_ln118_reg_2578[0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_19 
       (.I0(sel0[24]),
        .O(\and_ln118_reg_2578[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln118_reg_2578[0]_i_2 
       (.I0(\or_ln457_reg_2592_reg[0]_0 ),
        .I1(\t_V_3_reg_453_reg[30]_0 [3]),
        .O(p_0_in20_out));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_20 
       (.I0(sel0[23]),
        .O(\and_ln118_reg_2578[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_21 
       (.I0(sel0[22]),
        .O(\and_ln118_reg_2578[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_28 
       (.I0(sel0[21]),
        .O(\and_ln118_reg_2578[0]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_29 
       (.I0(sel0[20]),
        .O(\and_ln118_reg_2578[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_30 
       (.I0(sel0[19]),
        .O(\and_ln118_reg_2578[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_31 
       (.I0(sel0[18]),
        .O(\and_ln118_reg_2578[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_39 
       (.I0(sel0[17]),
        .O(\and_ln118_reg_2578[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_40 
       (.I0(sel0[16]),
        .O(\and_ln118_reg_2578[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_41 
       (.I0(sel0[15]),
        .O(\and_ln118_reg_2578[0]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_42 
       (.I0(sel0[14]),
        .O(\and_ln118_reg_2578[0]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_43 
       (.I0(sel0[13]),
        .O(\and_ln118_reg_2578[0]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_44 
       (.I0(sel0[12]),
        .O(\and_ln118_reg_2578[0]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_45 
       (.I0(sel0[11]),
        .O(\and_ln118_reg_2578[0]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_46 
       (.I0(sel0[10]),
        .O(\and_ln118_reg_2578[0]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_8 
       (.I0(sel0[29]),
        .O(\and_ln118_reg_2578[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_9 
       (.I0(sel0[28]),
        .O(\and_ln118_reg_2578[0]_i_9_n_0 ));
  FDRE \and_ln118_reg_2578_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln444_reg_2569[0]_i_1_n_0 ),
        .D(and_ln118_reg_2578),
        .Q(and_ln118_reg_2578_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln118_reg_2578_reg[0] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(p_0_in20_out),
        .Q(and_ln118_reg_2578),
        .R(1'b0));
  CARRY4 \and_ln118_reg_2578_reg[0]_i_17 
       (.CI(\and_ln118_reg_2578_reg[0]_i_27_n_0 ),
        .CO({\and_ln118_reg_2578_reg[0]_i_17_n_0 ,\and_ln118_reg_2578_reg[0]_i_17_n_1 ,\and_ln118_reg_2578_reg[0]_i_17_n_2 ,\and_ln118_reg_2578_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0[21:18]),
        .O(\t_V_3_reg_453_reg[23]_0 ),
        .S({\and_ln118_reg_2578[0]_i_28_n_0 ,\and_ln118_reg_2578[0]_i_29_n_0 ,\and_ln118_reg_2578[0]_i_30_n_0 ,\and_ln118_reg_2578[0]_i_31_n_0 }));
  CARRY4 \and_ln118_reg_2578_reg[0]_i_27 
       (.CI(\and_ln118_reg_2578_reg[0]_i_38_n_0 ),
        .CO({\and_ln118_reg_2578_reg[0]_i_27_n_0 ,\and_ln118_reg_2578_reg[0]_i_27_n_1 ,\and_ln118_reg_2578_reg[0]_i_27_n_2 ,\and_ln118_reg_2578_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0[17:14]),
        .O(\t_V_3_reg_453_reg[19]_0 ),
        .S({\and_ln118_reg_2578[0]_i_39_n_0 ,\and_ln118_reg_2578[0]_i_40_n_0 ,\and_ln118_reg_2578[0]_i_41_n_0 ,\and_ln118_reg_2578[0]_i_42_n_0 }));
  CARRY4 \and_ln118_reg_2578_reg[0]_i_38 
       (.CI(\x_reg_2582_reg[9]_i_3_n_0 ),
        .CO({\and_ln118_reg_2578_reg[0]_i_38_n_0 ,\and_ln118_reg_2578_reg[0]_i_38_n_1 ,\and_ln118_reg_2578_reg[0]_i_38_n_2 ,\and_ln118_reg_2578_reg[0]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0[13:10]),
        .O(\t_V_3_reg_453_reg[15]_0 ),
        .S({\and_ln118_reg_2578[0]_i_43_n_0 ,\and_ln118_reg_2578[0]_i_44_n_0 ,\and_ln118_reg_2578[0]_i_45_n_0 ,\and_ln118_reg_2578[0]_i_46_n_0 }));
  CARRY4 \and_ln118_reg_2578_reg[0]_i_4 
       (.CI(\and_ln118_reg_2578_reg[0]_i_7_n_0 ),
        .CO({\NLW_and_ln118_reg_2578_reg[0]_i_4_CO_UNCONNECTED [3],\and_ln118_reg_2578_reg[0]_i_4_n_1 ,\and_ln118_reg_2578_reg[0]_i_4_n_2 ,\and_ln118_reg_2578_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sel0[28:26]}),
        .O(\t_V_3_reg_453_reg[30]_0 ),
        .S({\and_ln118_reg_2578[0]_i_8_n_0 ,\and_ln118_reg_2578[0]_i_9_n_0 ,\and_ln118_reg_2578[0]_i_10_n_0 ,\and_ln118_reg_2578[0]_i_11_n_0 }));
  CARRY4 \and_ln118_reg_2578_reg[0]_i_7 
       (.CI(\and_ln118_reg_2578_reg[0]_i_17_n_0 ),
        .CO({\and_ln118_reg_2578_reg[0]_i_7_n_0 ,\and_ln118_reg_2578_reg[0]_i_7_n_1 ,\and_ln118_reg_2578_reg[0]_i_7_n_2 ,\and_ln118_reg_2578_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0[25:22]),
        .O(\t_V_3_reg_453_reg[27]_0 ),
        .S({\and_ln118_reg_2578[0]_i_18_n_0 ,\and_ln118_reg_2578[0]_i_19_n_0 ,\and_ln118_reg_2578[0]_i_20_n_0 ,\and_ln118_reg_2578[0]_i_21_n_0 }));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \and_ln512_reg_2601[0]_i_1 
       (.I0(\icmp_ln899_reg_2518_reg_n_0_[0] ),
        .I1(\and_ln512_reg_2601[0]_i_2_n_0 ),
        .I2(\and_ln512_reg_2601[0]_i_3_n_0 ),
        .I3(sel0[27]),
        .I4(sel0[26]),
        .I5(sel0[25]),
        .O(and_ln512_fu_1218_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \and_ln512_reg_2601[0]_i_2 
       (.I0(\and_ln512_reg_2601[0]_i_4_n_0 ),
        .I1(sel0[29]),
        .I2(sel0[28]),
        .I3(sel0[9]),
        .I4(sel0[8]),
        .I5(\and_ln512_reg_2601[0]_i_5_n_0 ),
        .O(\and_ln512_reg_2601[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln512_reg_2601[0]_i_3 
       (.I0(sel0[14]),
        .I1(sel0[15]),
        .I2(sel0[13]),
        .I3(sel0[24]),
        .I4(sel0[23]),
        .I5(sel0[22]),
        .O(\and_ln512_reg_2601[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln512_reg_2601[0]_i_4 
       (.I0(sel0[17]),
        .I1(sel0[16]),
        .I2(sel0[4]),
        .I3(sel0[6]),
        .O(\and_ln512_reg_2601[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \and_ln512_reg_2601[0]_i_5 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(sel0[7]),
        .I3(sel0[18]),
        .I4(\and_ln512_reg_2601[0]_i_6_n_0 ),
        .I5(\and_ln512_reg_2601[0]_i_7_n_0 ),
        .O(\and_ln512_reg_2601[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \and_ln512_reg_2601[0]_i_6 
       (.I0(sel0[1]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .O(\and_ln512_reg_2601[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \and_ln512_reg_2601[0]_i_7 
       (.I0(sel0[12]),
        .I1(sel0[10]),
        .I2(sel0[11]),
        .I3(sel0[21]),
        .I4(sel0[20]),
        .I5(sel0[19]),
        .O(\and_ln512_reg_2601[0]_i_7_n_0 ));
  FDRE \and_ln512_reg_2601_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln444_reg_2569[0]_i_1_n_0 ),
        .D(and_ln512_reg_2601),
        .Q(and_ln512_reg_2601_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln512_reg_2601_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(and_ln512_reg_2601_pp0_iter1_reg),
        .Q(and_ln512_reg_2601_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln512_reg_2601_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(and_ln512_reg_2601_pp0_iter2_reg),
        .Q(and_ln512_reg_2601_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln512_reg_2601_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(and_ln512_reg_2601_pp0_iter3_reg),
        .Q(and_ln512_reg_2601_pp0_iter4_reg),
        .R(1'b0));
  FDRE \and_ln512_reg_2601_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(and_ln512_reg_2601_pp0_iter4_reg),
        .Q(and_ln512_reg_2601_pp0_iter5_reg),
        .R(1'b0));
  FDRE \and_ln512_reg_2601_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(and_ln512_reg_2601_pp0_iter5_reg),
        .Q(and_ln512_reg_2601_pp0_iter6_reg),
        .R(1'b0));
  FDRE \and_ln512_reg_2601_reg[0] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(and_ln512_fu_1218_p2),
        .Q(and_ln512_reg_2601),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(icmp_ln443_fu_560_p2),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg[1]_4 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_Filter2D_fu_82_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h7F007FFF)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(img_1_cols_V_c11_empty_n),
        .I1(img_1_rows_V_c10_empty_n),
        .I2(start_for_GaussianBlur_U0_empty_n),
        .I3(Q[0]),
        .I4(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\ap_CS_fsm_reg[1]_4 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hE2222222)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(img_1_cols_V_c11_empty_n),
        .I3(img_1_rows_V_c10_empty_n),
        .I4(start_for_GaussianBlur_U0_empty_n),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h0DDDFFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\ap_CS_fsm_reg[1]_4 ),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln443_fu_560_p2),
        .I4(Q[1]),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln443_fu_560_p2),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .I1(\t_V_reg_442_reg_n_0_[16] ),
        .I2(\t_V_reg_442_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .I1(\t_V_reg_442_reg_n_0_[12] ),
        .I2(\t_V_reg_442_reg_n_0_[13] ),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\t_V_reg_442_reg_n_0_[9] ),
        .I1(\t_V_reg_442_reg_n_0_[11] ),
        .I2(\t_V_reg_442_reg_n_0_[10] ),
        .O(\ap_CS_fsm[2]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(\t_V_reg_442_reg_n_0_[6] ),
        .I1(\t_V_reg_442_reg_n_0_[7] ),
        .I2(\t_V_reg_442_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .I1(\t_V_reg_442_reg_n_0_[5] ),
        .I2(\t_V_reg_442_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(\t_V_reg_442_reg_n_0_[0] ),
        .I1(\t_V_reg_442_reg_n_0_[1] ),
        .I2(\t_V_reg_442_reg_n_0_[2] ),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .I1(\t_V_reg_442_reg_n_0_[30] ),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .I1(\t_V_reg_442_reg_n_0_[28] ),
        .I2(\t_V_reg_442_reg_n_0_[29] ),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .I1(\t_V_reg_442_reg_n_0_[24] ),
        .I2(\t_V_reg_442_reg_n_0_[25] ),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\t_V_reg_442_reg_n_0_[21] ),
        .I1(\t_V_reg_442_reg_n_0_[22] ),
        .I2(\t_V_reg_442_reg_n_0_[23] ),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .I1(\t_V_reg_442_reg_n_0_[18] ),
        .I2(\t_V_reg_442_reg_n_0_[19] ),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'h4F440000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_enable_reg_pp0_iter7_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_3_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_subdone0_in),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[3]_i_3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_82_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED [3],icmp_ln443_fu_560_p2,\ap_CS_fsm_reg[2]_i_2_n_2 ,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_4_n_0 ,\ap_CS_fsm[2]_i_5_n_0 ,\ap_CS_fsm[2]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_7_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_0 ,\ap_CS_fsm_reg[2]_i_3_n_1 ,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8_n_0 ,\ap_CS_fsm[2]_i_9_n_0 ,\ap_CS_fsm[2]_i_10_n_0 ,\ap_CS_fsm[2]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_7_n_0 ,\ap_CS_fsm_reg[2]_i_7_n_1 ,\ap_CS_fsm_reg[2]_i_7_n_2 ,\ap_CS_fsm_reg[2]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_12_n_0 ,\ap_CS_fsm[2]_i_13_n_0 ,\ap_CS_fsm[2]_i_14_n_0 ,\ap_CS_fsm[2]_i_15_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h7F007F7F00000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(icmp_ln444_fu_1085_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter0_i_2_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(icmp_ln443_fu_560_p2),
        .I1(ap_CS_fsm_state2),
        .O(ap_enable_reg_pp0_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hF0BBF00000000000)) 
    ap_enable_reg_pp0_iter7_i_1
       (.I0(icmp_ln443_fu_560_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .I4(ap_enable_reg_pp0_iter7_reg_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter7_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter7_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_ama_addmuludo filter_ama_addmuludo_U46
       (.PCOUT({mul_ln703_2_reg_2726_reg_n_106,mul_ln703_2_reg_2726_reg_n_107,mul_ln703_2_reg_2726_reg_n_108,mul_ln703_2_reg_2726_reg_n_109,mul_ln703_2_reg_2726_reg_n_110,mul_ln703_2_reg_2726_reg_n_111,mul_ln703_2_reg_2726_reg_n_112,mul_ln703_2_reg_2726_reg_n_113,mul_ln703_2_reg_2726_reg_n_114,mul_ln703_2_reg_2726_reg_n_115,mul_ln703_2_reg_2726_reg_n_116,mul_ln703_2_reg_2726_reg_n_117,mul_ln703_2_reg_2726_reg_n_118,mul_ln703_2_reg_2726_reg_n_119,mul_ln703_2_reg_2726_reg_n_120,mul_ln703_2_reg_2726_reg_n_121,mul_ln703_2_reg_2726_reg_n_122,mul_ln703_2_reg_2726_reg_n_123,mul_ln703_2_reg_2726_reg_n_124,mul_ln703_2_reg_2726_reg_n_125,mul_ln703_2_reg_2726_reg_n_126,mul_ln703_2_reg_2726_reg_n_127,mul_ln703_2_reg_2726_reg_n_128,mul_ln703_2_reg_2726_reg_n_129,mul_ln703_2_reg_2726_reg_n_130,mul_ln703_2_reg_2726_reg_n_131,mul_ln703_2_reg_2726_reg_n_132,mul_ln703_2_reg_2726_reg_n_133,mul_ln703_2_reg_2726_reg_n_134,mul_ln703_2_reg_2726_reg_n_135,mul_ln703_2_reg_2726_reg_n_136,mul_ln703_2_reg_2726_reg_n_137,mul_ln703_2_reg_2726_reg_n_138,mul_ln703_2_reg_2726_reg_n_139,mul_ln703_2_reg_2726_reg_n_140,mul_ln703_2_reg_2726_reg_n_141,mul_ln703_2_reg_2726_reg_n_142,mul_ln703_2_reg_2726_reg_n_143,mul_ln703_2_reg_2726_reg_n_144,mul_ln703_2_reg_2726_reg_n_145,mul_ln703_2_reg_2726_reg_n_146,mul_ln703_2_reg_2726_reg_n_147,mul_ln703_2_reg_2726_reg_n_148,mul_ln703_2_reg_2726_reg_n_149,mul_ln703_2_reg_2726_reg_n_150,mul_ln703_2_reg_2726_reg_n_151,mul_ln703_2_reg_2726_reg_n_152,mul_ln703_2_reg_2726_reg_n_153}),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p(filter_mac_muladdibs_U44_n_19),
        .p_0({\src_kernel_win_0_va_1_fu_170_reg_n_0_[7] ,\src_kernel_win_0_va_1_fu_170_reg_n_0_[6] ,\src_kernel_win_0_va_1_fu_170_reg_n_0_[5] ,\src_kernel_win_0_va_1_fu_170_reg_n_0_[4] ,\src_kernel_win_0_va_1_fu_170_reg_n_0_[3] ,\src_kernel_win_0_va_1_fu_170_reg_n_0_[2] ,\src_kernel_win_0_va_1_fu_170_reg_n_0_[1] ,\src_kernel_win_0_va_1_fu_170_reg_n_0_[0] }),
        .p_0_in({filter_ama_addmuludo_U46_n_0,filter_ama_addmuludo_U46_n_1,filter_ama_addmuludo_U46_n_2,filter_ama_addmuludo_U46_n_3,filter_ama_addmuludo_U46_n_4,filter_ama_addmuludo_U46_n_5,filter_ama_addmuludo_U46_n_6,filter_ama_addmuludo_U46_n_7,filter_ama_addmuludo_U46_n_8,filter_ama_addmuludo_U46_n_9,filter_ama_addmuludo_U46_n_10,filter_ama_addmuludo_U46_n_11,filter_ama_addmuludo_U46_n_12,filter_ama_addmuludo_U46_n_13,filter_ama_addmuludo_U46_n_14,filter_ama_addmuludo_U46_n_15,filter_ama_addmuludo_U46_n_16,filter_ama_addmuludo_U46_n_17}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdg8j filter_mac_muladdg8j_U28
       (.P(grp_fu_2057_p3),
        .Q(src_kernel_win_0_va_19_fu_242),
        .and_ln512_reg_2601_pp0_iter1_reg(and_ln512_reg_2601_pp0_iter1_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .icmp_ln444_reg_2569_pp0_iter2_reg(icmp_ln444_reg_2569_pp0_iter2_reg),
        .p({grp_fu_2057_p2_n_89,grp_fu_2057_p2_n_90,grp_fu_2057_p2_n_91,grp_fu_2057_p2_n_92,grp_fu_2057_p2_n_93,grp_fu_2057_p2_n_94,grp_fu_2057_p2_n_95,grp_fu_2057_p2_n_96,grp_fu_2057_p2_n_97,grp_fu_2057_p2_n_98,grp_fu_2057_p2_n_99,grp_fu_2057_p2_n_100,grp_fu_2057_p2_n_101,grp_fu_2057_p2_n_102,grp_fu_2057_p2_n_103,grp_fu_2057_p2_n_104,grp_fu_2057_p2_n_105}),
        .p_0(src_kernel_win_0_va_18_fu_238));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdg8j_11 filter_mac_muladdg8j_U31
       (.D(src_kernel_win_0_va_24_fu_1586_p3),
        .P({grp_fu_2082_p2_n_89,grp_fu_2082_p2_n_90,grp_fu_2082_p2_n_91,grp_fu_2082_p2_n_92,grp_fu_2082_p2_n_93,grp_fu_2082_p2_n_94,grp_fu_2082_p2_n_95,grp_fu_2082_p2_n_96,grp_fu_2082_p2_n_97,grp_fu_2082_p2_n_98,grp_fu_2082_p2_n_99,grp_fu_2082_p2_n_100,grp_fu_2082_p2_n_101,grp_fu_2082_p2_n_102,grp_fu_2082_p2_n_103,grp_fu_2082_p2_n_104,grp_fu_2082_p2_n_105}),
        .add_ln703_2_reg_26860(add_ln703_2_reg_26860),
        .add_ln703_3_reg_2691(add_ln703_3_reg_2691),
        .and_ln512_reg_2601_pp0_iter2_reg(and_ln512_reg_2601_pp0_iter2_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdhbi filter_mac_muladdhbi_U29
       (.P(grp_fu_2065_p3),
        .Q({\src_kernel_win_0_va_24_reg_2675_reg_n_0_[7] ,\src_kernel_win_0_va_24_reg_2675_reg_n_0_[6] ,\src_kernel_win_0_va_24_reg_2675_reg_n_0_[5] ,\src_kernel_win_0_va_24_reg_2675_reg_n_0_[4] ,\src_kernel_win_0_va_24_reg_2675_reg_n_0_[3] ,\src_kernel_win_0_va_24_reg_2675_reg_n_0_[2] ,\src_kernel_win_0_va_24_reg_2675_reg_n_0_[1] ,\src_kernel_win_0_va_24_reg_2675_reg_n_0_[0] }),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .icmp_ln444_reg_2569_pp0_iter2_reg(icmp_ln444_reg_2569_pp0_iter2_reg),
        .p(grp_fu_2057_p3),
        .src_kernel_win_0_va_16_fu_2300(src_kernel_win_0_va_16_fu_2300));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdibs filter_mac_muladdibs_U30
       (.D(src_kernel_win_0_va_24_fu_1586_p3),
        .E(src_kernel_win_0_va_16_fu_2300),
        .P(add_ln703_2_reg_2686),
        .Q({right_border_buf_0_7_fu_274[7],right_border_buf_0_7_fu_274[0]}),
        .add_ln703_2_reg_26860(add_ln703_2_reg_26860),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .icmp_ln899_1_reg_2535(icmp_ln899_1_reg_2535),
        .\icmp_ln899_1_reg_2535_reg[0] (filter_mac_muladdibs_U30_n_72),
        .\icmp_ln899_1_reg_2535_reg[0]_0 (filter_mac_muladdibs_U30_n_73),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep (filter_mac_muladdibs_U30_n_50),
        .p(grp_fu_2065_p3),
        .p_0(sub_ln493_4_reg_2564),
        .p_i_14(right_border_buf_0_11_fu_290[7:1]),
        .\right_border_buf_0_10_fu_286_reg[0] (filter_mac_muladdibs_U30_n_62),
        .\right_border_buf_0_10_fu_286_reg[1] (filter_mac_muladdibs_U30_n_63),
        .\right_border_buf_0_10_fu_286_reg[2] (filter_mac_muladdibs_U30_n_64),
        .\right_border_buf_0_10_fu_286_reg[3] (filter_mac_muladdibs_U30_n_65),
        .\right_border_buf_0_10_fu_286_reg[4] (filter_mac_muladdibs_U30_n_66),
        .\right_border_buf_0_10_fu_286_reg[5] (filter_mac_muladdibs_U30_n_67),
        .\right_border_buf_0_10_fu_286_reg[6] (filter_mac_muladdibs_U30_n_68),
        .\right_border_buf_0_10_fu_286_reg[7] (filter_mac_muladdibs_U30_n_69),
        .\right_border_buf_0_10_fu_286_reg[7]_0 (sub_ln493_5_reg_2610),
        .\right_border_buf_0_10_fu_286_reg[7]_1 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\right_border_buf_0_10_fu_286_reg[7]_2 (right_border_buf_0_12_fu_294[7:1]),
        .\right_border_buf_0_10_fu_286_reg[7]_3 (right_border_buf_0_10_fu_286),
        .\right_border_buf_0_11_fu_290_reg[1] (filter_mac_muladdibs_U30_n_43),
        .\right_border_buf_0_11_fu_290_reg[2] (filter_mac_muladdibs_U30_n_44),
        .\right_border_buf_0_11_fu_290_reg[3] (filter_mac_muladdibs_U30_n_45),
        .\right_border_buf_0_11_fu_290_reg[4] (filter_mac_muladdibs_U30_n_46),
        .\right_border_buf_0_11_fu_290_reg[5] (filter_mac_muladdibs_U30_n_47),
        .\right_border_buf_0_11_fu_290_reg[6] (filter_mac_muladdibs_U30_n_48),
        .\right_border_buf_0_11_fu_290_reg[7] (filter_mac_muladdibs_U30_n_49),
        .\right_border_buf_0_12_fu_294_reg[1] (filter_mac_muladdibs_U30_n_29),
        .\right_border_buf_0_12_fu_294_reg[2] (filter_mac_muladdibs_U30_n_30),
        .\right_border_buf_0_12_fu_294_reg[3] (filter_mac_muladdibs_U30_n_31),
        .\right_border_buf_0_12_fu_294_reg[4] (filter_mac_muladdibs_U30_n_32),
        .\right_border_buf_0_12_fu_294_reg[5] (filter_mac_muladdibs_U30_n_33),
        .\right_border_buf_0_12_fu_294_reg[6] (filter_mac_muladdibs_U30_n_34),
        .\right_border_buf_0_12_fu_294_reg[7] (filter_mac_muladdibs_U30_n_35),
        .\right_border_buf_0_1_fu_250_reg[1] (filter_mac_muladdibs_U30_n_40),
        .\right_border_buf_0_1_fu_250_reg[6] (filter_mac_muladdibs_U30_n_41),
        .\right_border_buf_0_1_fu_250_reg[7] (filter_mac_muladdibs_U30_n_42),
        .\right_border_buf_0_2_fu_254_reg[0] (filter_mac_muladdibs_U30_n_21),
        .\right_border_buf_0_2_fu_254_reg[1] (filter_mac_muladdibs_U30_n_22),
        .\right_border_buf_0_2_fu_254_reg[2] (filter_mac_muladdibs_U30_n_23),
        .\right_border_buf_0_2_fu_254_reg[3] (filter_mac_muladdibs_U30_n_24),
        .\right_border_buf_0_2_fu_254_reg[4] (filter_mac_muladdibs_U30_n_25),
        .\right_border_buf_0_2_fu_254_reg[5] (filter_mac_muladdibs_U30_n_26),
        .\right_border_buf_0_2_fu_254_reg[6] (filter_mac_muladdibs_U30_n_27),
        .\right_border_buf_0_2_fu_254_reg[7] (filter_mac_muladdibs_U30_n_28),
        .\right_border_buf_0_5_fu_266_reg[0] (filter_mac_muladdibs_U30_n_51),
        .\right_border_buf_0_5_fu_266_reg[1] (filter_mac_muladdibs_U30_n_52),
        .\right_border_buf_0_5_fu_266_reg[3] (filter_mac_muladdibs_U30_n_53),
        .\right_border_buf_0_5_fu_266_reg[5] (filter_mac_muladdibs_U30_n_54),
        .\right_border_buf_0_5_fu_266_reg[7] (filter_mac_muladdibs_U30_n_55),
        .\right_border_buf_0_5_fu_266_reg[7]_0 ({right_border_buf_0_5_fu_266[7],right_border_buf_0_5_fu_266[5],right_border_buf_0_5_fu_266[3],right_border_buf_0_5_fu_266[1:0]}),
        .\right_border_buf_0_6_fu_270_reg[0] (filter_mac_muladdibs_U30_n_36),
        .\right_border_buf_0_6_fu_270_reg[2] (filter_mac_muladdibs_U30_n_37),
        .\right_border_buf_0_6_fu_270_reg[4] (filter_mac_muladdibs_U30_n_38),
        .\right_border_buf_0_6_fu_270_reg[6] (filter_mac_muladdibs_U30_n_39),
        .\right_border_buf_0_7_fu_274_reg[0] (filter_mac_muladdibs_U30_n_19),
        .\right_border_buf_0_7_fu_274_reg[7] (filter_mac_muladdibs_U30_n_20),
        .\right_border_buf_0_s_fu_246_reg[0] (filter_mac_muladdibs_U30_n_56),
        .\right_border_buf_0_s_fu_246_reg[2] (filter_mac_muladdibs_U30_n_57),
        .\right_border_buf_0_s_fu_246_reg[3] (filter_mac_muladdibs_U30_n_58),
        .\right_border_buf_0_s_fu_246_reg[4] (filter_mac_muladdibs_U30_n_59),
        .\right_border_buf_0_s_fu_246_reg[5] (filter_mac_muladdibs_U30_n_60),
        .\right_border_buf_0_s_fu_246_reg[7] (filter_mac_muladdibs_U30_n_61),
        .\right_border_buf_0_s_fu_246_reg[7]_0 (right_border_buf_0_2_fu_254),
        .\right_border_buf_0_s_fu_246_reg[7]_1 ({right_border_buf_0_s_fu_246[7],right_border_buf_0_s_fu_246[5:2],right_border_buf_0_s_fu_246[0]}),
        .\src_kernel_win_0_va_23_reg_2669[6]_i_6 ({right_border_buf_0_6_fu_270[6],right_border_buf_0_6_fu_270[4],right_border_buf_0_6_fu_270[2],right_border_buf_0_6_fu_270[0]}),
        .\src_kernel_win_0_va_23_reg_2669[7]_i_2 ({right_border_buf_0_1_fu_250[7:6],right_border_buf_0_1_fu_250[1]}),
        .sub_ln493_2_reg_2554(sub_ln493_2_reg_2554[0]),
        .\sub_ln493_2_reg_2554_reg[0] (filter_mac_muladdibs_U30_n_70),
        .\sub_ln493_2_reg_2554_reg[0]_0 (filter_mac_muladdibs_U30_n_71));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdibs_12 filter_mac_muladdibs_U44
       (.P(grp_fu_2182_p3),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .\icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] (filter_mac_muladdibs_U44_n_19),
        .p(grp_fu_2120_p3),
        .p_0(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdjbC filter_mac_muladdjbC_U32
       (.D(grp_fu_2090_p1),
        .PCOUT({filter_mac_muladdjbC_U32_n_0,filter_mac_muladdjbC_U32_n_1,filter_mac_muladdjbC_U32_n_2,filter_mac_muladdjbC_U32_n_3,filter_mac_muladdjbC_U32_n_4,filter_mac_muladdjbC_U32_n_5,filter_mac_muladdjbC_U32_n_6,filter_mac_muladdjbC_U32_n_7,filter_mac_muladdjbC_U32_n_8,filter_mac_muladdjbC_U32_n_9,filter_mac_muladdjbC_U32_n_10,filter_mac_muladdjbC_U32_n_11,filter_mac_muladdjbC_U32_n_12,filter_mac_muladdjbC_U32_n_13,filter_mac_muladdjbC_U32_n_14,filter_mac_muladdjbC_U32_n_15,filter_mac_muladdjbC_U32_n_16,filter_mac_muladdjbC_U32_n_17,filter_mac_muladdjbC_U32_n_18,filter_mac_muladdjbC_U32_n_19,filter_mac_muladdjbC_U32_n_20,filter_mac_muladdjbC_U32_n_21,filter_mac_muladdjbC_U32_n_22,filter_mac_muladdjbC_U32_n_23,filter_mac_muladdjbC_U32_n_24,filter_mac_muladdjbC_U32_n_25,filter_mac_muladdjbC_U32_n_26,filter_mac_muladdjbC_U32_n_27,filter_mac_muladdjbC_U32_n_28,filter_mac_muladdjbC_U32_n_29,filter_mac_muladdjbC_U32_n_30,filter_mac_muladdjbC_U32_n_31,filter_mac_muladdjbC_U32_n_32,filter_mac_muladdjbC_U32_n_33,filter_mac_muladdjbC_U32_n_34,filter_mac_muladdjbC_U32_n_35,filter_mac_muladdjbC_U32_n_36,filter_mac_muladdjbC_U32_n_37,filter_mac_muladdjbC_U32_n_38,filter_mac_muladdjbC_U32_n_39,filter_mac_muladdjbC_U32_n_40,filter_mac_muladdjbC_U32_n_41,filter_mac_muladdjbC_U32_n_42,filter_mac_muladdjbC_U32_n_43,filter_mac_muladdjbC_U32_n_44,filter_mac_muladdjbC_U32_n_45,filter_mac_muladdjbC_U32_n_46,filter_mac_muladdjbC_U32_n_47}),
        .Q(src_kernel_win_0_va_13_fu_218),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .p(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .p0({p_i_9__2_n_5,p_i_9__2_n_6,p_i_9__2_n_7,p_i_10__1_n_4,p_i_10__1_n_5,p_i_10__1_n_6,p_i_10__1_n_7,p_i_11__1_n_4,p_i_11__1_n_5,p_i_11__1_n_6,p_i_11__1_n_7,p_i_12__1_n_4,p_i_12__1_n_5,p_i_12__1_n_6,p_i_12__1_n_7,p_i_13__1_n_4,p_i_13__1_n_5,p_i_13__1_n_6,p_i_13__1_n_7}),
        .p_0(src_kernel_win_0_va_14_fu_222));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdkbM filter_mac_muladdkbM_U42
       (.D(add_ln703_12_fu_1847_p2),
        .E(filter_mac_muladdibs_U44_n_19),
        .PCOUT({mul_ln1118_10_reg_2706_reg_n_106,mul_ln1118_10_reg_2706_reg_n_107,mul_ln1118_10_reg_2706_reg_n_108,mul_ln1118_10_reg_2706_reg_n_109,mul_ln1118_10_reg_2706_reg_n_110,mul_ln1118_10_reg_2706_reg_n_111,mul_ln1118_10_reg_2706_reg_n_112,mul_ln1118_10_reg_2706_reg_n_113,mul_ln1118_10_reg_2706_reg_n_114,mul_ln1118_10_reg_2706_reg_n_115,mul_ln1118_10_reg_2706_reg_n_116,mul_ln1118_10_reg_2706_reg_n_117,mul_ln1118_10_reg_2706_reg_n_118,mul_ln1118_10_reg_2706_reg_n_119,mul_ln1118_10_reg_2706_reg_n_120,mul_ln1118_10_reg_2706_reg_n_121,mul_ln1118_10_reg_2706_reg_n_122,mul_ln1118_10_reg_2706_reg_n_123,mul_ln1118_10_reg_2706_reg_n_124,mul_ln1118_10_reg_2706_reg_n_125,mul_ln1118_10_reg_2706_reg_n_126,mul_ln1118_10_reg_2706_reg_n_127,mul_ln1118_10_reg_2706_reg_n_128,mul_ln1118_10_reg_2706_reg_n_129,mul_ln1118_10_reg_2706_reg_n_130,mul_ln1118_10_reg_2706_reg_n_131,mul_ln1118_10_reg_2706_reg_n_132,mul_ln1118_10_reg_2706_reg_n_133,mul_ln1118_10_reg_2706_reg_n_134,mul_ln1118_10_reg_2706_reg_n_135,mul_ln1118_10_reg_2706_reg_n_136,mul_ln1118_10_reg_2706_reg_n_137,mul_ln1118_10_reg_2706_reg_n_138,mul_ln1118_10_reg_2706_reg_n_139,mul_ln1118_10_reg_2706_reg_n_140,mul_ln1118_10_reg_2706_reg_n_141,mul_ln1118_10_reg_2706_reg_n_142,mul_ln1118_10_reg_2706_reg_n_143,mul_ln1118_10_reg_2706_reg_n_144,mul_ln1118_10_reg_2706_reg_n_145,mul_ln1118_10_reg_2706_reg_n_146,mul_ln1118_10_reg_2706_reg_n_147,mul_ln1118_10_reg_2706_reg_n_148,mul_ln1118_10_reg_2706_reg_n_149,mul_ln1118_10_reg_2706_reg_n_150,mul_ln1118_10_reg_2706_reg_n_151,mul_ln1118_10_reg_2706_reg_n_152,mul_ln1118_10_reg_2706_reg_n_153}),
        .Q({\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[7] ,\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[6] ,\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[5] ,\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[4] ,\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[3] ,\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[2] ,\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[1] ,\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[0] }),
        .add_ln703_10_fu_1812_p2(add_ln703_10_fu_1812_p2),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW filter_mac_muladdlbW_U34
       (.P(grp_fu_2106_p3),
        .Q(src_kernel_win_0_va_10_fu_206),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .p({grp_fu_2106_p2_n_89,grp_fu_2106_p2_n_90,grp_fu_2106_p2_n_91,grp_fu_2106_p2_n_92,grp_fu_2106_p2_n_93,grp_fu_2106_p2_n_94,grp_fu_2106_p2_n_95,grp_fu_2106_p2_n_96,grp_fu_2106_p2_n_97,grp_fu_2106_p2_n_98,grp_fu_2106_p2_n_99,grp_fu_2106_p2_n_100,grp_fu_2106_p2_n_101,grp_fu_2106_p2_n_102,grp_fu_2106_p2_n_103,grp_fu_2106_p2_n_104,grp_fu_2106_p2_n_105}),
        .p_0(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .p_1(src_kernel_win_0_va_11_fu_210));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW_13 filter_mac_muladdlbW_U36
       (.D(src_kernel_win_0_va_22_fu_1542_p3),
        .P({grp_fu_2120_p2_n_89,grp_fu_2120_p2_n_90,grp_fu_2120_p2_n_91,grp_fu_2120_p2_n_92,grp_fu_2120_p2_n_93,grp_fu_2120_p2_n_94,grp_fu_2120_p2_n_95,grp_fu_2120_p2_n_96,grp_fu_2120_p2_n_97,grp_fu_2120_p2_n_98,grp_fu_2120_p2_n_99,grp_fu_2120_p2_n_100,grp_fu_2120_p2_n_101,grp_fu_2120_p2_n_102,grp_fu_2120_p2_n_103,grp_fu_2120_p2_n_104,grp_fu_2120_p2_n_105}),
        .Q(right_border_buf_0_7_fu_274[6:1]),
        .add_ln703_17_reg_27210(add_ln703_17_reg_27210),
        .and_ln118_reg_2578(and_ln118_reg_2578),
        .and_ln512_reg_2601_pp0_iter3_reg(and_ln512_reg_2601_pp0_iter3_reg),
        .and_ln512_reg_2601_pp0_iter6_reg(and_ln512_reg_2601_pp0_iter6_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .icmp_ln887_reg_2509(icmp_ln887_reg_2509),
        .icmp_ln899_1_reg_2535(icmp_ln899_1_reg_2535),
        .\icmp_ln899_1_reg_2535_reg[0] (filter_mac_muladdlbW_U36_n_45),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .p(grp_fu_2120_p3),
        .p_0(ap_enable_reg_pp0_iter7_reg_n_0),
        .p_1(\icmp_ln899_reg_2518_reg_n_0_[0] ),
        .p_2(\icmp_ln444_reg_2569_reg_n_0_[0] ),
        .p_i_15({right_border_buf_0_s_fu_246[6],right_border_buf_0_s_fu_246[1]}),
        .p_i_19__0({right_border_buf_0_1_fu_250[5:2],right_border_buf_0_1_fu_250[0]}),
        .\right_border_buf_0_10_fu_286_reg[0] (right_border_buf_0_12_fu_294[0]),
        .\right_border_buf_0_10_fu_286_reg[0]_0 (right_border_buf_0_11_fu_290[0]),
        .\right_border_buf_0_10_fu_286_reg[4] (sub_ln493_5_reg_2610),
        .\right_border_buf_0_11_fu_290_reg[0] (filter_mac_muladdlbW_U36_n_35),
        .\right_border_buf_0_12_fu_294_reg[0] (filter_mac_muladdlbW_U36_n_26),
        .\right_border_buf_0_1_fu_250_reg[0] (filter_mac_muladdlbW_U36_n_30),
        .\right_border_buf_0_1_fu_250_reg[2] (filter_mac_muladdlbW_U36_n_31),
        .\right_border_buf_0_1_fu_250_reg[3] (filter_mac_muladdlbW_U36_n_32),
        .\right_border_buf_0_1_fu_250_reg[4] (filter_mac_muladdlbW_U36_n_33),
        .\right_border_buf_0_1_fu_250_reg[5] (filter_mac_muladdlbW_U36_n_34),
        .\right_border_buf_0_5_fu_266_reg[2] (filter_mac_muladdlbW_U36_n_36),
        .\right_border_buf_0_5_fu_266_reg[2]_0 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\right_border_buf_0_5_fu_266_reg[4] (filter_mac_muladdlbW_U36_n_37),
        .\right_border_buf_0_5_fu_266_reg[5] ({right_border_buf_0_6_fu_270[5],right_border_buf_0_6_fu_270[3],right_border_buf_0_6_fu_270[1]}),
        .\right_border_buf_0_5_fu_266_reg[6] (filter_mac_muladdlbW_U36_n_38),
        .\right_border_buf_0_5_fu_266_reg[6]_0 ({right_border_buf_0_5_fu_266[6],right_border_buf_0_5_fu_266[4],right_border_buf_0_5_fu_266[2]}),
        .\right_border_buf_0_6_fu_270_reg[1] (filter_mac_muladdlbW_U36_n_27),
        .\right_border_buf_0_6_fu_270_reg[3] (filter_mac_muladdlbW_U36_n_28),
        .\right_border_buf_0_6_fu_270_reg[5] (filter_mac_muladdlbW_U36_n_29),
        .\right_border_buf_0_7_fu_274_reg[1] (filter_mac_muladdlbW_U36_n_20),
        .\right_border_buf_0_7_fu_274_reg[2] (filter_mac_muladdlbW_U36_n_21),
        .\right_border_buf_0_7_fu_274_reg[3] (filter_mac_muladdlbW_U36_n_22),
        .\right_border_buf_0_7_fu_274_reg[4] (filter_mac_muladdlbW_U36_n_23),
        .\right_border_buf_0_7_fu_274_reg[5] (filter_mac_muladdlbW_U36_n_24),
        .\right_border_buf_0_7_fu_274_reg[6] (filter_mac_muladdlbW_U36_n_25),
        .\right_border_buf_0_s_fu_246_reg[1] (filter_mac_muladdlbW_U36_n_39),
        .\right_border_buf_0_s_fu_246_reg[6] (filter_mac_muladdlbW_U36_n_40),
        .sub_ln493_2_reg_2554(sub_ln493_2_reg_2554),
        .\sub_ln493_2_reg_2554_reg[0] (filter_mac_muladdlbW_U36_n_43),
        .\sub_ln493_2_reg_2554_reg[0]_0 (filter_mac_muladdlbW_U36_n_44),
        .\sub_ln493_2_reg_2554_reg[1] (filter_mac_muladdlbW_U36_n_42),
        .\sub_ln493_5_reg_2610_reg[0] (filter_mac_muladdlbW_U36_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdqcK filter_mac_muladdqcK_U40
       (.P(grp_fu_2106_p3),
        .Q({\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[7] ,\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[6] ,\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[5] ,\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[4] ,\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[3] ,\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[2] ,\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[1] ,\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[0] }),
        .add_ln703_10_fu_1812_p2(add_ln703_10_fu_1812_p2),
        .\add_ln703_12_reg_2731_reg[21] ({filter_mac_muladdrcU_U41_n_0,filter_mac_muladdrcU_U41_n_1,filter_mac_muladdrcU_U41_n_2,filter_mac_muladdrcU_U41_n_3,filter_mac_muladdrcU_U41_n_4,filter_mac_muladdrcU_U41_n_5,filter_mac_muladdrcU_U41_n_6,filter_mac_muladdrcU_U41_n_7,filter_mac_muladdrcU_U41_n_8,filter_mac_muladdrcU_U41_n_9,filter_mac_muladdrcU_U41_n_10,filter_mac_muladdrcU_U41_n_11,filter_mac_muladdrcU_U41_n_12,filter_mac_muladdrcU_U41_n_13,filter_mac_muladdrcU_U41_n_14,filter_mac_muladdrcU_U41_n_15,filter_mac_muladdrcU_U41_n_16,filter_mac_muladdrcU_U41_n_17,filter_mac_muladdrcU_U41_n_18,filter_mac_muladdrcU_U41_n_19,filter_mac_muladdrcU_U41_n_20}),
        .add_ln703_17_reg_27210(add_ln703_17_reg_27210),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p(filter_mac_muladdibs_U44_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdrcU filter_mac_muladdrcU_U41
       (.P({add_ln703_6_reg_2696_reg_n_86,add_ln703_6_reg_2696_reg_n_87,add_ln703_6_reg_2696_reg_n_88,add_ln703_6_reg_2696_reg_n_89,add_ln703_6_reg_2696_reg_n_90,add_ln703_6_reg_2696_reg_n_91,add_ln703_6_reg_2696_reg_n_92,add_ln703_6_reg_2696_reg_n_93,add_ln703_6_reg_2696_reg_n_94,add_ln703_6_reg_2696_reg_n_95,add_ln703_6_reg_2696_reg_n_96,add_ln703_6_reg_2696_reg_n_97,add_ln703_6_reg_2696_reg_n_98,add_ln703_6_reg_2696_reg_n_99,add_ln703_6_reg_2696_reg_n_100,add_ln703_6_reg_2696_reg_n_101,add_ln703_6_reg_2696_reg_n_102,add_ln703_6_reg_2696_reg_n_103,add_ln703_6_reg_2696_reg_n_104,add_ln703_6_reg_2696_reg_n_105}),
        .Q(src_kernel_win_0_va_8_fu_198),
        .ap_clk(ap_clk),
        .p({filter_mac_muladdrcU_U41_n_0,filter_mac_muladdrcU_U41_n_1,filter_mac_muladdrcU_U41_n_2,filter_mac_muladdrcU_U41_n_3,filter_mac_muladdrcU_U41_n_4,filter_mac_muladdrcU_U41_n_5,filter_mac_muladdrcU_U41_n_6,filter_mac_muladdrcU_U41_n_7,filter_mac_muladdrcU_U41_n_8,filter_mac_muladdrcU_U41_n_9,filter_mac_muladdrcU_U41_n_10,filter_mac_muladdrcU_U41_n_11,filter_mac_muladdrcU_U41_n_12,filter_mac_muladdrcU_U41_n_13,filter_mac_muladdrcU_U41_n_14,filter_mac_muladdrcU_U41_n_15,filter_mac_muladdrcU_U41_n_16,filter_mac_muladdrcU_U41_n_17,filter_mac_muladdrcU_U41_n_18,filter_mac_muladdrcU_U41_n_19,filter_mac_muladdrcU_U41_n_20}),
        .p_0(filter_mac_muladdibs_U44_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdsc4 filter_mac_muladdsc4_U43
       (.P({filter_mac_muladdsc4_U43_n_0,filter_mac_muladdsc4_U43_n_1,filter_mac_muladdsc4_U43_n_2,filter_mac_muladdsc4_U43_n_3,filter_mac_muladdsc4_U43_n_4,filter_mac_muladdsc4_U43_n_5,filter_mac_muladdsc4_U43_n_6,filter_mac_muladdsc4_U43_n_7,filter_mac_muladdsc4_U43_n_8,filter_mac_muladdsc4_U43_n_9,filter_mac_muladdsc4_U43_n_10,filter_mac_muladdsc4_U43_n_11,filter_mac_muladdsc4_U43_n_12,filter_mac_muladdsc4_U43_n_13,filter_mac_muladdsc4_U43_n_14,filter_mac_muladdsc4_U43_n_15,filter_mac_muladdsc4_U43_n_16,filter_mac_muladdsc4_U43_n_17,filter_mac_muladdsc4_U43_n_18,filter_mac_muladdsc4_U43_n_19}),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p(filter_mac_muladdibs_U44_n_19),
        .p_0({mul_ln1118_14_reg_2716_reg_n_87,mul_ln1118_14_reg_2716_reg_n_88,mul_ln1118_14_reg_2716_reg_n_89,mul_ln1118_14_reg_2716_reg_n_90,mul_ln1118_14_reg_2716_reg_n_91,mul_ln1118_14_reg_2716_reg_n_92,mul_ln1118_14_reg_2716_reg_n_93,mul_ln1118_14_reg_2716_reg_n_94,mul_ln1118_14_reg_2716_reg_n_95,mul_ln1118_14_reg_2716_reg_n_96,mul_ln1118_14_reg_2716_reg_n_97,mul_ln1118_14_reg_2716_reg_n_98,mul_ln1118_14_reg_2716_reg_n_99,mul_ln1118_14_reg_2716_reg_n_100,mul_ln1118_14_reg_2716_reg_n_101,mul_ln1118_14_reg_2716_reg_n_102,mul_ln1118_14_reg_2716_reg_n_103,mul_ln1118_14_reg_2716_reg_n_104,mul_ln1118_14_reg_2716_reg_n_105}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdtde filter_mac_muladdtde_U45
       (.P(mul_ln1118_13_reg_2711),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .dout(grp_fu_2191_p3),
        .p(filter_mac_muladdibs_U44_n_19));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7F0F)) 
    grp_Filter2D_fu_82_ap_start_reg_i_1
       (.I0(icmp_ln443_fu_560_p2),
        .I1(ap_CS_fsm_state2),
        .I2(grp_Filter2D_fu_82_ap_start_reg_reg),
        .I3(\ap_CS_fsm_reg[1]_4 ),
        .O(\ap_CS_fsm_reg[1]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    grp_fu_2057_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2057_p2_i_1_n_0,grp_fu_2057_p2_i_2_n_0,grp_fu_2057_p2_i_3_n_0,grp_fu_2057_p2_i_4_n_0,grp_fu_2057_p2_i_5_n_0,grp_fu_2057_p2_i_6_n_0,grp_fu_2057_p2_i_7_n_0,grp_fu_2057_p2_i_8_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_grp_fu_2057_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_grp_fu_2057_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_grp_fu_2057_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_grp_fu_2057_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_grp_fu_2057_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_grp_fu_2057_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_grp_fu_2057_p2_P_UNCONNECTED[47:17],grp_fu_2057_p2_n_89,grp_fu_2057_p2_n_90,grp_fu_2057_p2_n_91,grp_fu_2057_p2_n_92,grp_fu_2057_p2_n_93,grp_fu_2057_p2_n_94,grp_fu_2057_p2_n_95,grp_fu_2057_p2_n_96,grp_fu_2057_p2_n_97,grp_fu_2057_p2_n_98,grp_fu_2057_p2_n_99,grp_fu_2057_p2_n_100,grp_fu_2057_p2_n_101,grp_fu_2057_p2_n_102,grp_fu_2057_p2_n_103,grp_fu_2057_p2_n_104,grp_fu_2057_p2_n_105}),
        .PATTERNBDETECT(NLW_grp_fu_2057_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_grp_fu_2057_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_grp_fu_2057_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_grp_fu_2057_p2_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBA8A)) 
    grp_fu_2057_p2_i_1
       (.I0(src_kernel_win_0_va_18_fu_238[7]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\src_kernel_win_0_va_17_fu_234_reg_n_0_[7] ),
        .O(grp_fu_2057_p2_i_1_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    grp_fu_2057_p2_i_2
       (.I0(src_kernel_win_0_va_18_fu_238[6]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\src_kernel_win_0_va_17_fu_234_reg_n_0_[6] ),
        .O(grp_fu_2057_p2_i_2_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    grp_fu_2057_p2_i_3
       (.I0(src_kernel_win_0_va_18_fu_238[5]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\src_kernel_win_0_va_17_fu_234_reg_n_0_[5] ),
        .O(grp_fu_2057_p2_i_3_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    grp_fu_2057_p2_i_4
       (.I0(src_kernel_win_0_va_18_fu_238[4]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\src_kernel_win_0_va_17_fu_234_reg_n_0_[4] ),
        .O(grp_fu_2057_p2_i_4_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    grp_fu_2057_p2_i_5
       (.I0(src_kernel_win_0_va_18_fu_238[3]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\src_kernel_win_0_va_17_fu_234_reg_n_0_[3] ),
        .O(grp_fu_2057_p2_i_5_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    grp_fu_2057_p2_i_6
       (.I0(src_kernel_win_0_va_18_fu_238[2]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\src_kernel_win_0_va_17_fu_234_reg_n_0_[2] ),
        .O(grp_fu_2057_p2_i_6_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    grp_fu_2057_p2_i_7
       (.I0(src_kernel_win_0_va_18_fu_238[1]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\src_kernel_win_0_va_17_fu_234_reg_n_0_[1] ),
        .O(grp_fu_2057_p2_i_7_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    grp_fu_2057_p2_i_8
       (.I0(src_kernel_win_0_va_18_fu_238[0]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\src_kernel_win_0_va_17_fu_234_reg_n_0_[0] ),
        .O(grp_fu_2057_p2_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    grp_fu_2082_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2082_p2_i_1_n_0,grp_fu_2082_p2_i_2_n_0,grp_fu_2082_p2_i_3_n_0,grp_fu_2082_p2_i_4_n_0,grp_fu_2082_p2_i_5_n_0,grp_fu_2082_p2_i_6_n_0,grp_fu_2082_p2_i_7_n_0,grp_fu_2082_p2_i_8_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_grp_fu_2082_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_grp_fu_2082_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_grp_fu_2082_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_grp_fu_2082_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_grp_fu_2082_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_grp_fu_2082_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_grp_fu_2082_p2_P_UNCONNECTED[47:17],grp_fu_2082_p2_n_89,grp_fu_2082_p2_n_90,grp_fu_2082_p2_n_91,grp_fu_2082_p2_n_92,grp_fu_2082_p2_n_93,grp_fu_2082_p2_n_94,grp_fu_2082_p2_n_95,grp_fu_2082_p2_n_96,grp_fu_2082_p2_n_97,grp_fu_2082_p2_n_98,grp_fu_2082_p2_n_99,grp_fu_2082_p2_n_100,grp_fu_2082_p2_n_101,grp_fu_2082_p2_n_102,grp_fu_2082_p2_n_103,grp_fu_2082_p2_n_104,grp_fu_2082_p2_n_105}),
        .PATTERNBDETECT(NLW_grp_fu_2082_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_grp_fu_2082_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_grp_fu_2082_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_grp_fu_2082_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_2082_p2_i_1
       (.I0(src_kernel_win_0_va_15_fu_226[7]),
        .I1(icmp_ln444_reg_2569_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_218[7]),
        .I4(grp_fu_2082_p2_i_9_n_0),
        .I5(src_kernel_win_0_va_14_fu_222[7]),
        .O(grp_fu_2082_p2_i_1_n_0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_2082_p2_i_2
       (.I0(src_kernel_win_0_va_15_fu_226[6]),
        .I1(icmp_ln444_reg_2569_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_218[6]),
        .I4(grp_fu_2082_p2_i_9_n_0),
        .I5(src_kernel_win_0_va_14_fu_222[6]),
        .O(grp_fu_2082_p2_i_2_n_0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_2082_p2_i_3
       (.I0(src_kernel_win_0_va_15_fu_226[5]),
        .I1(icmp_ln444_reg_2569_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_218[5]),
        .I4(grp_fu_2082_p2_i_9_n_0),
        .I5(src_kernel_win_0_va_14_fu_222[5]),
        .O(grp_fu_2082_p2_i_3_n_0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_2082_p2_i_4
       (.I0(src_kernel_win_0_va_15_fu_226[4]),
        .I1(icmp_ln444_reg_2569_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_218[4]),
        .I4(grp_fu_2082_p2_i_9_n_0),
        .I5(src_kernel_win_0_va_14_fu_222[4]),
        .O(grp_fu_2082_p2_i_4_n_0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_2082_p2_i_5
       (.I0(src_kernel_win_0_va_15_fu_226[3]),
        .I1(icmp_ln444_reg_2569_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_218[3]),
        .I4(grp_fu_2082_p2_i_9_n_0),
        .I5(src_kernel_win_0_va_14_fu_222[3]),
        .O(grp_fu_2082_p2_i_5_n_0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_2082_p2_i_6
       (.I0(src_kernel_win_0_va_15_fu_226[2]),
        .I1(icmp_ln444_reg_2569_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_218[2]),
        .I4(grp_fu_2082_p2_i_9_n_0),
        .I5(src_kernel_win_0_va_14_fu_222[2]),
        .O(grp_fu_2082_p2_i_6_n_0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_2082_p2_i_7
       (.I0(src_kernel_win_0_va_15_fu_226[1]),
        .I1(icmp_ln444_reg_2569_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_218[1]),
        .I4(grp_fu_2082_p2_i_9_n_0),
        .I5(src_kernel_win_0_va_14_fu_222[1]),
        .O(grp_fu_2082_p2_i_7_n_0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    grp_fu_2082_p2_i_8
       (.I0(src_kernel_win_0_va_15_fu_226[0]),
        .I1(icmp_ln444_reg_2569_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(src_kernel_win_0_va_13_fu_218[0]),
        .I4(grp_fu_2082_p2_i_9_n_0),
        .I5(src_kernel_win_0_va_14_fu_222[0]),
        .O(grp_fu_2082_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    grp_fu_2082_p2_i_9
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .O(grp_fu_2082_p2_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    grp_fu_2106_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,k_buf_0_val_5_U_n_9,k_buf_0_val_8_U_n_39,k_buf_0_val_7_U_n_16,k_buf_0_val_7_U_n_17,k_buf_0_val_8_U_n_40,k_buf_0_val_9_U_n_23,k_buf_0_val_7_U_n_18,k_buf_0_val_8_U_n_41}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_grp_fu_2106_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_grp_fu_2106_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_grp_fu_2106_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_grp_fu_2106_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone0_in),
        .CEA2(ap_block_pp0_stage0_subdone0_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_grp_fu_2106_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_grp_fu_2106_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_grp_fu_2106_p2_P_UNCONNECTED[47:17],grp_fu_2106_p2_n_89,grp_fu_2106_p2_n_90,grp_fu_2106_p2_n_91,grp_fu_2106_p2_n_92,grp_fu_2106_p2_n_93,grp_fu_2106_p2_n_94,grp_fu_2106_p2_n_95,grp_fu_2106_p2_n_96,grp_fu_2106_p2_n_97,grp_fu_2106_p2_n_98,grp_fu_2106_p2_n_99,grp_fu_2106_p2_n_100,grp_fu_2106_p2_n_101,grp_fu_2106_p2_n_102,grp_fu_2106_p2_n_103,grp_fu_2106_p2_n_104,grp_fu_2106_p2_n_105}),
        .PATTERNBDETECT(NLW_grp_fu_2106_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_grp_fu_2106_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_grp_fu_2106_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_grp_fu_2106_p2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    grp_fu_2120_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2120_p2_i_1_n_0,grp_fu_2120_p2_i_2_n_0,grp_fu_2120_p2_i_3_n_0,grp_fu_2120_p2_i_4_n_0,grp_fu_2120_p2_i_5_n_0,grp_fu_2120_p2_i_6_n_0,grp_fu_2120_p2_i_7_n_0,grp_fu_2120_p2_i_8_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_grp_fu_2120_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_grp_fu_2120_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_grp_fu_2120_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_grp_fu_2120_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_grp_fu_2120_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_grp_fu_2120_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_grp_fu_2120_p2_P_UNCONNECTED[47:17],grp_fu_2120_p2_n_89,grp_fu_2120_p2_n_90,grp_fu_2120_p2_n_91,grp_fu_2120_p2_n_92,grp_fu_2120_p2_n_93,grp_fu_2120_p2_n_94,grp_fu_2120_p2_n_95,grp_fu_2120_p2_n_96,grp_fu_2120_p2_n_97,grp_fu_2120_p2_n_98,grp_fu_2120_p2_n_99,grp_fu_2120_p2_n_100,grp_fu_2120_p2_n_101,grp_fu_2120_p2_n_102,grp_fu_2120_p2_n_103,grp_fu_2120_p2_n_104,grp_fu_2120_p2_n_105}),
        .PATTERNBDETECT(NLW_grp_fu_2120_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_grp_fu_2120_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_grp_fu_2120_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_grp_fu_2120_p2_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_2120_p2_i_1
       (.I0(\src_kernel_win_0_va_1_fu_170_reg_n_0_[7] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_2_fu_174[7]),
        .O(grp_fu_2120_p2_i_1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_2120_p2_i_2
       (.I0(\src_kernel_win_0_va_1_fu_170_reg_n_0_[6] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_2_fu_174[6]),
        .O(grp_fu_2120_p2_i_2_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_2120_p2_i_3
       (.I0(\src_kernel_win_0_va_1_fu_170_reg_n_0_[5] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_2_fu_174[5]),
        .O(grp_fu_2120_p2_i_3_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_2120_p2_i_4
       (.I0(\src_kernel_win_0_va_1_fu_170_reg_n_0_[4] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_2_fu_174[4]),
        .O(grp_fu_2120_p2_i_4_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_2120_p2_i_5
       (.I0(\src_kernel_win_0_va_1_fu_170_reg_n_0_[3] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_2_fu_174[3]),
        .O(grp_fu_2120_p2_i_5_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_2120_p2_i_6
       (.I0(\src_kernel_win_0_va_1_fu_170_reg_n_0_[2] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_2_fu_174[2]),
        .O(grp_fu_2120_p2_i_6_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_2120_p2_i_7
       (.I0(\src_kernel_win_0_va_1_fu_170_reg_n_0_[1] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_2_fu_174[1]),
        .O(grp_fu_2120_p2_i_7_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    grp_fu_2120_p2_i_8
       (.I0(\src_kernel_win_0_va_1_fu_170_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_2_fu_174[0]),
        .O(grp_fu_2120_p2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_2504[0]_i_1 
       (.I0(\t_V_reg_442_reg_n_0_[0] ),
        .O(sub_ln142_4_fu_902_p2[0]));
  FDRE \i_V_reg_2504_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln142_4_fu_902_p2[0]),
        .Q(i_V_reg_2504[0]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[10]),
        .Q(i_V_reg_2504[10]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[11]),
        .Q(i_V_reg_2504[11]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[12]),
        .Q(i_V_reg_2504[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_2504_reg[12]_i_1 
       (.CI(\i_V_reg_2504_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_2504_reg[12]_i_1_n_0 ,\i_V_reg_2504_reg[12]_i_1_n_1 ,\i_V_reg_2504_reg[12]_i_1_n_2 ,\i_V_reg_2504_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_565_p2[12:9]),
        .S({\t_V_reg_442_reg_n_0_[12] ,\t_V_reg_442_reg_n_0_[11] ,\t_V_reg_442_reg_n_0_[10] ,\t_V_reg_442_reg_n_0_[9] }));
  FDRE \i_V_reg_2504_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[13]),
        .Q(i_V_reg_2504[13]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[14]),
        .Q(i_V_reg_2504[14]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[15]),
        .Q(i_V_reg_2504[15]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[16]),
        .Q(i_V_reg_2504[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_2504_reg[16]_i_1 
       (.CI(\i_V_reg_2504_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_2504_reg[16]_i_1_n_0 ,\i_V_reg_2504_reg[16]_i_1_n_1 ,\i_V_reg_2504_reg[16]_i_1_n_2 ,\i_V_reg_2504_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_565_p2[16:13]),
        .S({\t_V_reg_442_reg_n_0_[16] ,\t_V_reg_442_reg_n_0_[15] ,\t_V_reg_442_reg_n_0_[14] ,\t_V_reg_442_reg_n_0_[13] }));
  FDRE \i_V_reg_2504_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[17]),
        .Q(i_V_reg_2504[17]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[18]),
        .Q(i_V_reg_2504[18]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[19]),
        .Q(i_V_reg_2504[19]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[1]),
        .Q(i_V_reg_2504[1]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[20]),
        .Q(i_V_reg_2504[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_2504_reg[20]_i_1 
       (.CI(\i_V_reg_2504_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_2504_reg[20]_i_1_n_0 ,\i_V_reg_2504_reg[20]_i_1_n_1 ,\i_V_reg_2504_reg[20]_i_1_n_2 ,\i_V_reg_2504_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_565_p2[20:17]),
        .S({\t_V_reg_442_reg_n_0_[20] ,\t_V_reg_442_reg_n_0_[19] ,\t_V_reg_442_reg_n_0_[18] ,\t_V_reg_442_reg_n_0_[17] }));
  FDRE \i_V_reg_2504_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[21]),
        .Q(i_V_reg_2504[21]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[22]),
        .Q(i_V_reg_2504[22]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[23]),
        .Q(i_V_reg_2504[23]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[24]),
        .Q(i_V_reg_2504[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_2504_reg[24]_i_1 
       (.CI(\i_V_reg_2504_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_2504_reg[24]_i_1_n_0 ,\i_V_reg_2504_reg[24]_i_1_n_1 ,\i_V_reg_2504_reg[24]_i_1_n_2 ,\i_V_reg_2504_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_565_p2[24:21]),
        .S({\t_V_reg_442_reg_n_0_[24] ,\t_V_reg_442_reg_n_0_[23] ,\t_V_reg_442_reg_n_0_[22] ,\t_V_reg_442_reg_n_0_[21] }));
  FDRE \i_V_reg_2504_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[25]),
        .Q(i_V_reg_2504[25]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[26]),
        .Q(i_V_reg_2504[26]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[27]),
        .Q(i_V_reg_2504[27]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[28]),
        .Q(i_V_reg_2504[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_2504_reg[28]_i_1 
       (.CI(\i_V_reg_2504_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_2504_reg[28]_i_1_n_0 ,\i_V_reg_2504_reg[28]_i_1_n_1 ,\i_V_reg_2504_reg[28]_i_1_n_2 ,\i_V_reg_2504_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_565_p2[28:25]),
        .S({\t_V_reg_442_reg_n_0_[28] ,\t_V_reg_442_reg_n_0_[27] ,\t_V_reg_442_reg_n_0_[26] ,\t_V_reg_442_reg_n_0_[25] }));
  FDRE \i_V_reg_2504_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[29]),
        .Q(i_V_reg_2504[29]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[2]),
        .Q(i_V_reg_2504[2]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[30]),
        .Q(i_V_reg_2504[30]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[31]),
        .Q(i_V_reg_2504[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_2504_reg[31]_i_1 
       (.CI(\i_V_reg_2504_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_2504_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_2504_reg[31]_i_1_n_2 ,\i_V_reg_2504_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_2504_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_565_p2[31:29]}),
        .S({1'b0,\t_V_reg_442_reg_n_0_[31] ,\t_V_reg_442_reg_n_0_[30] ,\t_V_reg_442_reg_n_0_[29] }));
  FDRE \i_V_reg_2504_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[3]),
        .Q(i_V_reg_2504[3]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[4]),
        .Q(i_V_reg_2504[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_2504_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_2504_reg[4]_i_1_n_0 ,\i_V_reg_2504_reg[4]_i_1_n_1 ,\i_V_reg_2504_reg[4]_i_1_n_2 ,\i_V_reg_2504_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_442_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_565_p2[4:1]),
        .S({\t_V_reg_442_reg_n_0_[4] ,\t_V_reg_442_reg_n_0_[3] ,\t_V_reg_442_reg_n_0_[2] ,\t_V_reg_442_reg_n_0_[1] }));
  FDRE \i_V_reg_2504_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[5]),
        .Q(i_V_reg_2504[5]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[6]),
        .Q(i_V_reg_2504[6]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[7]),
        .Q(i_V_reg_2504[7]),
        .R(1'b0));
  FDRE \i_V_reg_2504_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[8]),
        .Q(i_V_reg_2504[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_2504_reg[8]_i_1 
       (.CI(\i_V_reg_2504_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_2504_reg[8]_i_1_n_0 ,\i_V_reg_2504_reg[8]_i_1_n_1 ,\i_V_reg_2504_reg[8]_i_1_n_2 ,\i_V_reg_2504_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_565_p2[8:5]),
        .S({\t_V_reg_442_reg_n_0_[8] ,\t_V_reg_442_reg_n_0_[7] ,\t_V_reg_442_reg_n_0_[6] ,\t_V_reg_442_reg_n_0_[5] }));
  FDRE \i_V_reg_2504_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_565_p2[9]),
        .Q(i_V_reg_2504[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln444_reg_2569[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln444_reg_2569[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln444_reg_2569[0]_i_10 
       (.I0(sel0[13]),
        .I1(sel0[15]),
        .I2(sel0[14]),
        .O(\icmp_ln444_reg_2569[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln444_reg_2569[0]_i_11 
       (.I0(sel0[12]),
        .I1(sel0[10]),
        .I2(sel0[11]),
        .O(\icmp_ln444_reg_2569[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \icmp_ln444_reg_2569[0]_i_12 
       (.I0(sel0[7]),
        .I1(sel0[9]),
        .I2(sel0[8]),
        .O(\icmp_ln444_reg_2569[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \icmp_ln444_reg_2569[0]_i_13 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .O(\icmp_ln444_reg_2569[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln444_reg_2569[0]_i_14 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .O(\icmp_ln444_reg_2569[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln444_reg_2569[0]_i_15 
       (.I0(\t_V_3_reg_453_reg_n_0_[0] ),
        .I1(sel0[0]),
        .I2(\t_V_3_reg_453_reg_n_0_[1] ),
        .O(\icmp_ln444_reg_2569[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln444_reg_2569[0]_i_4 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .O(\icmp_ln444_reg_2569[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln444_reg_2569[0]_i_5 
       (.I0(sel0[27]),
        .I1(sel0[26]),
        .I2(sel0[25]),
        .O(\icmp_ln444_reg_2569[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln444_reg_2569[0]_i_6 
       (.I0(sel0[24]),
        .I1(sel0[23]),
        .I2(sel0[22]),
        .O(\icmp_ln444_reg_2569[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln444_reg_2569[0]_i_8 
       (.I0(sel0[21]),
        .I1(sel0[20]),
        .I2(sel0[19]),
        .O(\icmp_ln444_reg_2569[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln444_reg_2569[0]_i_9 
       (.I0(sel0[18]),
        .I1(sel0[17]),
        .I2(sel0[16]),
        .O(\icmp_ln444_reg_2569[0]_i_9_n_0 ));
  FDRE \icmp_ln444_reg_2569_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln444_reg_2569[0]_i_1_n_0 ),
        .D(\icmp_ln444_reg_2569_reg_n_0_[0] ),
        .Q(icmp_ln444_reg_2569_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln444_reg_2569_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(icmp_ln444_reg_2569_pp0_iter1_reg),
        .Q(icmp_ln444_reg_2569_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln444_reg_2569_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(icmp_ln444_reg_2569_pp0_iter2_reg),
        .Q(icmp_ln444_reg_2569_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(icmp_ln444_reg_2569_pp0_iter3_reg),
        .Q(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln444_reg_2569_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln444_reg_2569[0]_i_1_n_0 ),
        .D(icmp_ln444_fu_1085_p2),
        .Q(\icmp_ln444_reg_2569_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln444_reg_2569_reg[0]_i_2 
       (.CI(\icmp_ln444_reg_2569_reg[0]_i_3_n_0 ),
        .CO({\NLW_icmp_ln444_reg_2569_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln444_fu_1085_p2,\icmp_ln444_reg_2569_reg[0]_i_2_n_2 ,\icmp_ln444_reg_2569_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln444_reg_2569_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln444_reg_2569[0]_i_4_n_0 ,\icmp_ln444_reg_2569[0]_i_5_n_0 ,\icmp_ln444_reg_2569[0]_i_6_n_0 }));
  CARRY4 \icmp_ln444_reg_2569_reg[0]_i_3 
       (.CI(\icmp_ln444_reg_2569_reg[0]_i_7_n_0 ),
        .CO({\icmp_ln444_reg_2569_reg[0]_i_3_n_0 ,\icmp_ln444_reg_2569_reg[0]_i_3_n_1 ,\icmp_ln444_reg_2569_reg[0]_i_3_n_2 ,\icmp_ln444_reg_2569_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln444_reg_2569_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln444_reg_2569[0]_i_8_n_0 ,\icmp_ln444_reg_2569[0]_i_9_n_0 ,\icmp_ln444_reg_2569[0]_i_10_n_0 ,\icmp_ln444_reg_2569[0]_i_11_n_0 }));
  CARRY4 \icmp_ln444_reg_2569_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\icmp_ln444_reg_2569_reg[0]_i_7_n_0 ,\icmp_ln444_reg_2569_reg[0]_i_7_n_1 ,\icmp_ln444_reg_2569_reg[0]_i_7_n_2 ,\icmp_ln444_reg_2569_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln444_reg_2569_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln444_reg_2569[0]_i_12_n_0 ,\icmp_ln444_reg_2569[0]_i_13_n_0 ,\icmp_ln444_reg_2569[0]_i_14_n_0 ,\icmp_ln444_reg_2569[0]_i_15_n_0 }));
  LUT6 #(
    .INIT(64'hAAAAAAAA00300000)) 
    \icmp_ln879_1_reg_2527[0]_i_1 
       (.I0(\icmp_ln879_1_reg_2527_reg_n_0_[0] ),
        .I1(\icmp_ln879_1_reg_2527[0]_i_2_n_0 ),
        .I2(\icmp_ln899_reg_2518[0]_i_3_n_0 ),
        .I3(\t_V_reg_442_reg_n_0_[1] ),
        .I4(\t_V_reg_442_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_i_2_n_0),
        .O(\icmp_ln879_1_reg_2527[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \icmp_ln879_1_reg_2527[0]_i_2 
       (.I0(\icmp_ln879_1_reg_2527[0]_i_3_n_0 ),
        .I1(\t_V_reg_442_reg_n_0_[28] ),
        .I2(\t_V_reg_442_reg_n_0_[29] ),
        .I3(\icmp_ln899_reg_2518[0]_i_10_n_0 ),
        .I4(\icmp_ln899_reg_2518[0]_i_5_n_0 ),
        .I5(\icmp_ln899_reg_2518[0]_i_6_n_0 ),
        .O(\icmp_ln879_1_reg_2527[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln879_1_reg_2527[0]_i_3 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .I1(\t_V_reg_442_reg_n_0_[30] ),
        .O(\icmp_ln879_1_reg_2527[0]_i_3_n_0 ));
  FDRE \icmp_ln879_1_reg_2527_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln879_1_reg_2527[0]_i_1_n_0 ),
        .Q(\icmp_ln879_1_reg_2527_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A8A8AFF)) 
    \icmp_ln879_2_reg_2531[0]_i_1 
       (.I0(\icmp_ln879_2_reg_2531_reg_n_0_[0] ),
        .I1(icmp_ln443_fu_560_p2),
        .I2(ap_CS_fsm_state2),
        .I3(\icmp_ln899_reg_2518[0]_i_4_n_0 ),
        .I4(\icmp_ln879_2_reg_2531[0]_i_2_n_0 ),
        .I5(\icmp_ln879_2_reg_2531[0]_i_3_n_0 ),
        .O(\icmp_ln879_2_reg_2531[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln879_2_reg_2531[0]_i_2 
       (.I0(\icmp_ln879_2_reg_2531[0]_i_4_n_0 ),
        .I1(\t_V_reg_442_reg_n_0_[19] ),
        .I2(\t_V_reg_442_reg_n_0_[17] ),
        .I3(\t_V_reg_442_reg_n_0_[0] ),
        .I4(\t_V_reg_442_reg_n_0_[15] ),
        .I5(\t_V_reg_442_reg_n_0_[16] ),
        .O(\icmp_ln879_2_reg_2531[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEFFFEF)) 
    \icmp_ln879_2_reg_2531[0]_i_3 
       (.I0(\icmp_ln899_reg_2518[0]_i_7_n_0 ),
        .I1(\icmp_ln879_2_reg_2531[0]_i_5_n_0 ),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln443_fu_560_p2),
        .I4(\t_V_reg_442_reg_n_0_[4] ),
        .I5(\t_V_reg_442_reg_n_0_[3] ),
        .O(\icmp_ln879_2_reg_2531[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    \icmp_ln879_2_reg_2531[0]_i_4 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .I1(\t_V_reg_442_reg_n_0_[14] ),
        .I2(\icmp_ln899_reg_2518[0]_i_8_n_0 ),
        .I3(\icmp_ln879_2_reg_2531[0]_i_6_n_0 ),
        .I4(\t_V_reg_442_reg_n_0_[6] ),
        .I5(\t_V_reg_442_reg_n_0_[7] ),
        .O(\icmp_ln879_2_reg_2531[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \icmp_ln879_2_reg_2531[0]_i_5 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .I1(\t_V_reg_442_reg_n_0_[5] ),
        .I2(\t_V_reg_442_reg_n_0_[19] ),
        .I3(\t_V_reg_442_reg_n_0_[18] ),
        .O(\icmp_ln879_2_reg_2531[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln879_2_reg_2531[0]_i_6 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .I1(\t_V_reg_442_reg_n_0_[1] ),
        .O(\icmp_ln879_2_reg_2531[0]_i_6_n_0 ));
  FDRE \icmp_ln879_2_reg_2531_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln879_2_reg_2531[0]_i_1_n_0 ),
        .Q(\icmp_ln879_2_reg_2531_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA00AA00AA30AA00)) 
    \icmp_ln879_reg_2523[0]_i_1 
       (.I0(\icmp_ln879_reg_2523_reg_n_0_[0] ),
        .I1(\icmp_ln879_1_reg_2527[0]_i_2_n_0 ),
        .I2(\icmp_ln899_reg_2518[0]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter0_i_2_n_0),
        .I4(\t_V_reg_442_reg_n_0_[1] ),
        .I5(\t_V_reg_442_reg_n_0_[0] ),
        .O(\icmp_ln879_reg_2523[0]_i_1_n_0 ));
  FDRE \icmp_ln879_reg_2523_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln879_reg_2523[0]_i_1_n_0 ),
        .Q(\icmp_ln879_reg_2523_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln887_reg_2509[0]_i_11 
       (.I0(\t_V_reg_442_reg_n_0_[18] ),
        .I1(\t_V_reg_442_reg_n_0_[19] ),
        .O(\icmp_ln887_reg_2509[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln887_reg_2509[0]_i_12 
       (.I0(\t_V_reg_442_reg_n_0_[16] ),
        .I1(\t_V_reg_442_reg_n_0_[17] ),
        .O(\icmp_ln887_reg_2509[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln887_reg_2509[0]_i_13 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .I1(\t_V_reg_442_reg_n_0_[15] ),
        .O(\icmp_ln887_reg_2509[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln887_reg_2509[0]_i_14 
       (.I0(\t_V_reg_442_reg_n_0_[12] ),
        .I1(\t_V_reg_442_reg_n_0_[13] ),
        .O(\icmp_ln887_reg_2509[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln887_reg_2509[0]_i_15 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .I1(\t_V_reg_442_reg_n_0_[9] ),
        .O(\icmp_ln887_reg_2509[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln887_reg_2509[0]_i_16 
       (.I0(\t_V_reg_442_reg_n_0_[6] ),
        .I1(\t_V_reg_442_reg_n_0_[7] ),
        .O(\icmp_ln887_reg_2509[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln887_reg_2509[0]_i_17 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .O(\icmp_ln887_reg_2509[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln887_reg_2509[0]_i_18 
       (.I0(\t_V_reg_442_reg_n_0_[11] ),
        .I1(\t_V_reg_442_reg_n_0_[10] ),
        .O(\icmp_ln887_reg_2509[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln887_reg_2509[0]_i_19 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .I1(\t_V_reg_442_reg_n_0_[9] ),
        .O(\icmp_ln887_reg_2509[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln887_reg_2509[0]_i_20 
       (.I0(\t_V_reg_442_reg_n_0_[7] ),
        .I1(\t_V_reg_442_reg_n_0_[6] ),
        .O(\icmp_ln887_reg_2509[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln887_reg_2509[0]_i_21 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .I1(\t_V_reg_442_reg_n_0_[4] ),
        .O(\icmp_ln887_reg_2509[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln887_reg_2509[0]_i_3 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .I1(\t_V_reg_442_reg_n_0_[30] ),
        .O(\icmp_ln887_reg_2509[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln887_reg_2509[0]_i_4 
       (.I0(\t_V_reg_442_reg_n_0_[28] ),
        .I1(\t_V_reg_442_reg_n_0_[29] ),
        .O(\icmp_ln887_reg_2509[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln887_reg_2509[0]_i_6 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .I1(\t_V_reg_442_reg_n_0_[27] ),
        .O(\icmp_ln887_reg_2509[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln887_reg_2509[0]_i_7 
       (.I0(\t_V_reg_442_reg_n_0_[24] ),
        .I1(\t_V_reg_442_reg_n_0_[25] ),
        .O(\icmp_ln887_reg_2509[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln887_reg_2509[0]_i_8 
       (.I0(\t_V_reg_442_reg_n_0_[22] ),
        .I1(\t_V_reg_442_reg_n_0_[23] ),
        .O(\icmp_ln887_reg_2509[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln887_reg_2509[0]_i_9 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .I1(\t_V_reg_442_reg_n_0_[21] ),
        .O(\icmp_ln887_reg_2509[0]_i_9_n_0 ));
  FDRE \icmp_ln887_reg_2509_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(icmp_ln887_fu_571_p2),
        .Q(icmp_ln887_reg_2509),
        .R(1'b0));
  CARRY4 \icmp_ln887_reg_2509_reg[0]_i_1 
       (.CI(\icmp_ln887_reg_2509_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln887_reg_2509_reg[0]_i_1_CO_UNCONNECTED [3:2],icmp_ln887_fu_571_p2,\icmp_ln887_reg_2509_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_icmp_ln887_reg_2509_reg[0]_i_1_O_UNCONNECTED [3],xor_ln457_fu_576_p2,\NLW_icmp_ln887_reg_2509_reg[0]_i_1_O_UNCONNECTED [1:0]}),
        .S({1'b0,1'b1,\icmp_ln887_reg_2509[0]_i_3_n_0 ,\icmp_ln887_reg_2509[0]_i_4_n_0 }));
  CARRY4 \icmp_ln887_reg_2509_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\icmp_ln887_reg_2509_reg[0]_i_10_n_0 ,\icmp_ln887_reg_2509_reg[0]_i_10_n_1 ,\icmp_ln887_reg_2509_reg[0]_i_10_n_2 ,\icmp_ln887_reg_2509_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\icmp_ln887_reg_2509[0]_i_15_n_0 ,\icmp_ln887_reg_2509[0]_i_16_n_0 ,\icmp_ln887_reg_2509[0]_i_17_n_0 }),
        .O(\NLW_icmp_ln887_reg_2509_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\icmp_ln887_reg_2509[0]_i_18_n_0 ,\icmp_ln887_reg_2509[0]_i_19_n_0 ,\icmp_ln887_reg_2509[0]_i_20_n_0 ,\icmp_ln887_reg_2509[0]_i_21_n_0 }));
  CARRY4 \icmp_ln887_reg_2509_reg[0]_i_2 
       (.CI(\icmp_ln887_reg_2509_reg[0]_i_5_n_0 ),
        .CO({\icmp_ln887_reg_2509_reg[0]_i_2_n_0 ,\icmp_ln887_reg_2509_reg[0]_i_2_n_1 ,\icmp_ln887_reg_2509_reg[0]_i_2_n_2 ,\icmp_ln887_reg_2509_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln887_reg_2509_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln887_reg_2509[0]_i_6_n_0 ,\icmp_ln887_reg_2509[0]_i_7_n_0 ,\icmp_ln887_reg_2509[0]_i_8_n_0 ,\icmp_ln887_reg_2509[0]_i_9_n_0 }));
  CARRY4 \icmp_ln887_reg_2509_reg[0]_i_5 
       (.CI(\icmp_ln887_reg_2509_reg[0]_i_10_n_0 ),
        .CO({\icmp_ln887_reg_2509_reg[0]_i_5_n_0 ,\icmp_ln887_reg_2509_reg[0]_i_5_n_1 ,\icmp_ln887_reg_2509_reg[0]_i_5_n_2 ,\icmp_ln887_reg_2509_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln887_reg_2509_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\icmp_ln887_reg_2509[0]_i_11_n_0 ,\icmp_ln887_reg_2509[0]_i_12_n_0 ,\icmp_ln887_reg_2509[0]_i_13_n_0 ,\icmp_ln887_reg_2509[0]_i_14_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_10 
       (.I0(\t_V_reg_442_reg_n_0_[24] ),
        .I1(\t_V_reg_442_reg_n_0_[25] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_12 
       (.I0(\t_V_reg_442_reg_n_0_[23] ),
        .I1(\t_V_reg_442_reg_n_0_[22] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_13 
       (.I0(\t_V_reg_442_reg_n_0_[21] ),
        .I1(\t_V_reg_442_reg_n_0_[20] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_14 
       (.I0(\t_V_reg_442_reg_n_0_[19] ),
        .I1(\t_V_reg_442_reg_n_0_[18] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_15 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .I1(\t_V_reg_442_reg_n_0_[16] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_16 
       (.I0(\t_V_reg_442_reg_n_0_[22] ),
        .I1(\t_V_reg_442_reg_n_0_[23] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_17 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .I1(\t_V_reg_442_reg_n_0_[21] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_18 
       (.I0(\t_V_reg_442_reg_n_0_[18] ),
        .I1(\t_V_reg_442_reg_n_0_[19] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_19 
       (.I0(\t_V_reg_442_reg_n_0_[16] ),
        .I1(\t_V_reg_442_reg_n_0_[17] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_21 
       (.I0(\t_V_reg_442_reg_n_0_[15] ),
        .I1(\t_V_reg_442_reg_n_0_[14] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_22 
       (.I0(\t_V_reg_442_reg_n_0_[13] ),
        .I1(\t_V_reg_442_reg_n_0_[12] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_23 
       (.I0(\t_V_reg_442_reg_n_0_[10] ),
        .I1(\t_V_reg_442_reg_n_0_[11] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_24 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .I1(\t_V_reg_442_reg_n_0_[15] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_25 
       (.I0(\t_V_reg_442_reg_n_0_[12] ),
        .I1(\t_V_reg_442_reg_n_0_[13] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_26 
       (.I0(\t_V_reg_442_reg_n_0_[11] ),
        .I1(\t_V_reg_442_reg_n_0_[10] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_1_reg_2535[0]_i_27 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .I1(\t_V_reg_442_reg_n_0_[9] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln899_1_reg_2535[0]_i_28 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .I1(\t_V_reg_442_reg_n_0_[5] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_29 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .I1(\t_V_reg_442_reg_n_0_[3] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_3 
       (.I0(\t_V_reg_442_reg_n_0_[30] ),
        .I1(\t_V_reg_442_reg_n_0_[31] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_30 
       (.I0(\t_V_reg_442_reg_n_0_[0] ),
        .I1(\t_V_reg_442_reg_n_0_[1] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln899_1_reg_2535[0]_i_31 
       (.I0(\t_V_reg_442_reg_n_0_[7] ),
        .I1(\t_V_reg_442_reg_n_0_[6] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_1_reg_2535[0]_i_32 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .I1(\t_V_reg_442_reg_n_0_[4] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_33 
       (.I0(\t_V_reg_442_reg_n_0_[3] ),
        .I1(\t_V_reg_442_reg_n_0_[2] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_34 
       (.I0(\t_V_reg_442_reg_n_0_[1] ),
        .I1(\t_V_reg_442_reg_n_0_[0] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_4 
       (.I0(\t_V_reg_442_reg_n_0_[29] ),
        .I1(\t_V_reg_442_reg_n_0_[28] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_5 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .I1(\t_V_reg_442_reg_n_0_[26] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_1_reg_2535[0]_i_6 
       (.I0(\t_V_reg_442_reg_n_0_[25] ),
        .I1(\t_V_reg_442_reg_n_0_[24] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_7 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .I1(\t_V_reg_442_reg_n_0_[30] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_8 
       (.I0(\t_V_reg_442_reg_n_0_[28] ),
        .I1(\t_V_reg_442_reg_n_0_[29] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_1_reg_2535[0]_i_9 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .I1(\t_V_reg_442_reg_n_0_[27] ),
        .O(\icmp_ln899_1_reg_2535[0]_i_9_n_0 ));
  FDRE \icmp_ln899_1_reg_2535_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(icmp_ln899_1_fu_606_p2),
        .Q(icmp_ln899_1_reg_2535),
        .R(1'b0));
  CARRY4 \icmp_ln899_1_reg_2535_reg[0]_i_1 
       (.CI(\icmp_ln899_1_reg_2535_reg[0]_i_2_n_0 ),
        .CO({icmp_ln899_1_fu_606_p2,\icmp_ln899_1_reg_2535_reg[0]_i_1_n_1 ,\icmp_ln899_1_reg_2535_reg[0]_i_1_n_2 ,\icmp_ln899_1_reg_2535_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_1_reg_2535[0]_i_3_n_0 ,\icmp_ln899_1_reg_2535[0]_i_4_n_0 ,\icmp_ln899_1_reg_2535[0]_i_5_n_0 ,\icmp_ln899_1_reg_2535[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln899_1_reg_2535_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_1_reg_2535[0]_i_7_n_0 ,\icmp_ln899_1_reg_2535[0]_i_8_n_0 ,\icmp_ln899_1_reg_2535[0]_i_9_n_0 ,\icmp_ln899_1_reg_2535[0]_i_10_n_0 }));
  CARRY4 \icmp_ln899_1_reg_2535_reg[0]_i_11 
       (.CI(\icmp_ln899_1_reg_2535_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln899_1_reg_2535_reg[0]_i_11_n_0 ,\icmp_ln899_1_reg_2535_reg[0]_i_11_n_1 ,\icmp_ln899_1_reg_2535_reg[0]_i_11_n_2 ,\icmp_ln899_1_reg_2535_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_1_reg_2535[0]_i_21_n_0 ,\icmp_ln899_1_reg_2535[0]_i_22_n_0 ,\icmp_ln899_1_reg_2535[0]_i_23_n_0 ,\t_V_reg_442_reg_n_0_[9] }),
        .O(\NLW_icmp_ln899_1_reg_2535_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_1_reg_2535[0]_i_24_n_0 ,\icmp_ln899_1_reg_2535[0]_i_25_n_0 ,\icmp_ln899_1_reg_2535[0]_i_26_n_0 ,\icmp_ln899_1_reg_2535[0]_i_27_n_0 }));
  CARRY4 \icmp_ln899_1_reg_2535_reg[0]_i_2 
       (.CI(\icmp_ln899_1_reg_2535_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln899_1_reg_2535_reg[0]_i_2_n_0 ,\icmp_ln899_1_reg_2535_reg[0]_i_2_n_1 ,\icmp_ln899_1_reg_2535_reg[0]_i_2_n_2 ,\icmp_ln899_1_reg_2535_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_1_reg_2535[0]_i_12_n_0 ,\icmp_ln899_1_reg_2535[0]_i_13_n_0 ,\icmp_ln899_1_reg_2535[0]_i_14_n_0 ,\icmp_ln899_1_reg_2535[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln899_1_reg_2535_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_1_reg_2535[0]_i_16_n_0 ,\icmp_ln899_1_reg_2535[0]_i_17_n_0 ,\icmp_ln899_1_reg_2535[0]_i_18_n_0 ,\icmp_ln899_1_reg_2535[0]_i_19_n_0 }));
  CARRY4 \icmp_ln899_1_reg_2535_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln899_1_reg_2535_reg[0]_i_20_n_0 ,\icmp_ln899_1_reg_2535_reg[0]_i_20_n_1 ,\icmp_ln899_1_reg_2535_reg[0]_i_20_n_2 ,\icmp_ln899_1_reg_2535_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\icmp_ln899_1_reg_2535[0]_i_28_n_0 ,\icmp_ln899_1_reg_2535[0]_i_29_n_0 ,\icmp_ln899_1_reg_2535[0]_i_30_n_0 }),
        .O(\NLW_icmp_ln899_1_reg_2535_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_1_reg_2535[0]_i_31_n_0 ,\icmp_ln899_1_reg_2535[0]_i_32_n_0 ,\icmp_ln899_1_reg_2535[0]_i_33_n_0 ,\icmp_ln899_1_reg_2535[0]_i_34_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_reg_2518[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln443_fu_560_p2),
        .O(\icmp_ln899_reg_2518[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln899_reg_2518[0]_i_10 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .I1(\t_V_reg_442_reg_n_0_[26] ),
        .I2(\t_V_reg_442_reg_n_0_[21] ),
        .I3(\t_V_reg_442_reg_n_0_[20] ),
        .I4(\icmp_ln899_reg_2518[0]_i_12_n_0 ),
        .I5(\icmp_ln899_reg_2518[0]_i_13_n_0 ),
        .O(\icmp_ln899_reg_2518[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_reg_2518[0]_i_11 
       (.I0(\t_V_reg_442_reg_n_0_[10] ),
        .I1(\t_V_reg_442_reg_n_0_[11] ),
        .O(\icmp_ln899_reg_2518[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_reg_2518[0]_i_12 
       (.I0(\t_V_reg_442_reg_n_0_[25] ),
        .I1(\t_V_reg_442_reg_n_0_[24] ),
        .O(\icmp_ln899_reg_2518[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_reg_2518[0]_i_13 
       (.I0(\t_V_reg_442_reg_n_0_[23] ),
        .I1(\t_V_reg_442_reg_n_0_[22] ),
        .O(\icmp_ln899_reg_2518[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8F)) 
    \icmp_ln899_reg_2518[0]_i_2 
       (.I0(\t_V_reg_442_reg_n_0_[0] ),
        .I1(\t_V_reg_442_reg_n_0_[1] ),
        .I2(\icmp_ln899_reg_2518[0]_i_3_n_0 ),
        .I3(\icmp_ln899_reg_2518[0]_i_4_n_0 ),
        .I4(\icmp_ln899_reg_2518[0]_i_5_n_0 ),
        .I5(\icmp_ln899_reg_2518[0]_i_6_n_0 ),
        .O(icmp_ln899_fu_582_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln899_reg_2518[0]_i_3 
       (.I0(\icmp_ln899_reg_2518[0]_i_7_n_0 ),
        .I1(\t_V_reg_442_reg_n_0_[6] ),
        .I2(\icmp_ln899_reg_2518[0]_i_8_n_0 ),
        .I3(\t_V_reg_442_reg_n_0_[3] ),
        .I4(\t_V_reg_442_reg_n_0_[2] ),
        .I5(\icmp_ln899_reg_2518[0]_i_9_n_0 ),
        .O(\icmp_ln899_reg_2518[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln899_reg_2518[0]_i_4 
       (.I0(\icmp_ln899_reg_2518[0]_i_10_n_0 ),
        .I1(\t_V_reg_442_reg_n_0_[29] ),
        .I2(\t_V_reg_442_reg_n_0_[28] ),
        .I3(\t_V_reg_442_reg_n_0_[31] ),
        .I4(\t_V_reg_442_reg_n_0_[30] ),
        .O(\icmp_ln899_reg_2518[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_reg_2518[0]_i_5 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .I1(\t_V_reg_442_reg_n_0_[16] ),
        .O(\icmp_ln899_reg_2518[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_reg_2518[0]_i_6 
       (.I0(\t_V_reg_442_reg_n_0_[19] ),
        .I1(\t_V_reg_442_reg_n_0_[18] ),
        .O(\icmp_ln899_reg_2518[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln899_reg_2518[0]_i_7 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .I1(\t_V_reg_442_reg_n_0_[7] ),
        .I2(\t_V_reg_442_reg_n_0_[5] ),
        .I3(\t_V_reg_442_reg_n_0_[8] ),
        .I4(\icmp_ln899_reg_2518[0]_i_11_n_0 ),
        .I5(\t_V_reg_442_reg_n_0_[9] ),
        .O(\icmp_ln899_reg_2518[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_reg_2518[0]_i_8 
       (.I0(\t_V_reg_442_reg_n_0_[13] ),
        .I1(\t_V_reg_442_reg_n_0_[12] ),
        .O(\icmp_ln899_reg_2518[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln899_reg_2518[0]_i_9 
       (.I0(\t_V_reg_442_reg_n_0_[15] ),
        .I1(\t_V_reg_442_reg_n_0_[14] ),
        .O(\icmp_ln899_reg_2518[0]_i_9_n_0 ));
  FDRE \icmp_ln899_reg_2518_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(icmp_ln899_fu_582_p2),
        .Q(\icmp_ln899_reg_2518_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb k_buf_0_val_5_U
       (.D({\x_reg_2582_reg_n_0_[9] ,\x_reg_2582_reg_n_0_[8] ,\x_reg_2582_reg_n_0_[7] ,\x_reg_2582_reg_n_0_[6] ,\x_reg_2582_reg_n_0_[5] ,\x_reg_2582_reg_n_0_[4] ,\x_reg_2582_reg_n_0_[3] ,trunc_ln458_1_reg_2587}),
        .DIADI(DIADI),
        .DOADO(k_buf_0_val_5_q0),
        .E(we114_out),
        .Q(ap_CS_fsm_pp0_stage0),
        .WEA(we016_out),
        .and_ln118_reg_2578(and_ln118_reg_2578),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ce0(ce0),
        .grp_fu_2106_p2(\src_kernel_win_0_va_23_reg_2669[7]_i_3_n_0 ),
        .grp_fu_2106_p2_0(k_buf_0_val_8_U_n_26),
        .grp_fu_2106_p2_1(k_buf_0_val_9_U_n_24),
        .grp_fu_2106_p2_2(k_buf_0_val_6_U_n_43),
        .grp_fu_2106_p2_3(\src_kernel_win_0_va_23_reg_2669[6]_i_4_n_0 ),
        .icmp_ln887_reg_2509(icmp_ln887_reg_2509),
        .mul_ln703_2_reg_2726_reg({din2[7:3],din2[1:0]}),
        .mul_ln703_2_reg_2726_reg_0(\src_kernel_win_0_va_21_reg_2657[7]_i_3_n_0 ),
        .mul_ln703_2_reg_2726_reg_1(k_buf_0_val_8_U_n_28),
        .mul_ln703_2_reg_2726_reg_10(k_buf_0_val_8_U_n_53),
        .mul_ln703_2_reg_2726_reg_11(k_buf_0_val_9_U_n_47),
        .mul_ln703_2_reg_2726_reg_12(k_buf_0_val_6_U_n_33),
        .mul_ln703_2_reg_2726_reg_13(k_buf_0_val_8_U_n_57),
        .mul_ln703_2_reg_2726_reg_14(k_buf_0_val_9_U_n_52),
        .mul_ln703_2_reg_2726_reg_15(k_buf_0_val_6_U_n_29),
        .mul_ln703_2_reg_2726_reg_16(k_buf_0_val_8_U_n_68),
        .mul_ln703_2_reg_2726_reg_17(k_buf_0_val_9_U_n_60),
        .mul_ln703_2_reg_2726_reg_18(k_buf_0_val_6_U_n_23),
        .mul_ln703_2_reg_2726_reg_19(\src_kernel_win_0_va_21_reg_2657[7]_i_7_n_0 ),
        .mul_ln703_2_reg_2726_reg_2(k_buf_0_val_9_U_n_26),
        .mul_ln703_2_reg_2726_reg_20(filter_mac_muladdlbW_U36_n_31),
        .mul_ln703_2_reg_2726_reg_21(filter_mac_muladdlbW_U36_n_32),
        .mul_ln703_2_reg_2726_reg_22(filter_mac_muladdlbW_U36_n_33),
        .mul_ln703_2_reg_2726_reg_23(filter_mac_muladdlbW_U36_n_40),
        .mul_ln703_2_reg_2726_reg_3(k_buf_0_val_6_U_n_44),
        .mul_ln703_2_reg_2726_reg_4(k_buf_0_val_8_U_n_43),
        .mul_ln703_2_reg_2726_reg_5(k_buf_0_val_9_U_n_38),
        .mul_ln703_2_reg_2726_reg_6(k_buf_0_val_6_U_n_40),
        .mul_ln703_2_reg_2726_reg_7(k_buf_0_val_8_U_n_48),
        .mul_ln703_2_reg_2726_reg_8(k_buf_0_val_9_U_n_43),
        .mul_ln703_2_reg_2726_reg_9(k_buf_0_val_6_U_n_37),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0] (k_buf_0_val_5_U_n_34),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep (k_buf_0_val_5_U_n_9),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 (src_kernel_win_0_va_22_fu_1542_p3),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ({src_kernel_win_0_va_21_fu_1520_p3[7:3],src_kernel_win_0_va_21_fu_1520_p3[1]}),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 (k_buf_0_val_5_U_n_24),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 (k_buf_0_val_5_U_n_25),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 (k_buf_0_val_5_U_n_35),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 (k_buf_0_val_5_U_n_36),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 (k_buf_0_val_5_U_n_37),
        .p(din1[7:1]),
        .p_0(filter_mac_muladdlbW_U36_n_42),
        .p_1(k_buf_0_val_8_U_n_27),
        .p_10(k_buf_0_val_8_U_n_52),
        .p_11(k_buf_0_val_9_U_n_46),
        .p_12(k_buf_0_val_7_U_n_42),
        .p_13(k_buf_0_val_8_U_n_56),
        .p_14(k_buf_0_val_9_U_n_51),
        .p_15(k_buf_0_val_7_U_n_39),
        .p_16(k_buf_0_val_8_U_n_62),
        .p_17(k_buf_0_val_9_U_n_54),
        .p_18(k_buf_0_val_7_U_n_35),
        .p_19(k_buf_0_val_8_U_n_67),
        .p_2(k_buf_0_val_9_U_n_25),
        .p_20(k_buf_0_val_9_U_n_59),
        .p_21(k_buf_0_val_7_U_n_32),
        .p_22(filter_mac_muladdlbW_U36_n_45),
        .p_23(k_buf_0_val_8_U_n_71),
        .p_24(k_buf_0_val_9_U_n_63),
        .p_25(k_buf_0_val_6_U_n_12),
        .p_26(filter_mac_muladdlbW_U36_n_44),
        .p_27(filter_mac_muladdibs_U30_n_42),
        .p_28(filter_mac_muladdibs_U30_n_71),
        .p_3(k_buf_0_val_7_U_n_19),
        .p_4(k_buf_0_val_8_U_n_42),
        .p_5(k_buf_0_val_9_U_n_37),
        .p_6(k_buf_0_val_7_U_n_46),
        .p_7(k_buf_0_val_8_U_n_47),
        .p_8(k_buf_0_val_9_U_n_42),
        .p_9(k_buf_0_val_7_U_n_43),
        .ram_reg(\icmp_ln899_reg_2518_reg_n_0_[0] ),
        .ram_reg_0(k_buf_0_val_7_U_n_8),
        .ram_reg_1(\icmp_ln444_reg_2569_reg_n_0_[0] ),
        .\right_border_buf_0_1_fu_250_reg[7] (din0),
        .\right_border_buf_0_s_fu_246_reg[0] (filter_mac_muladdibs_U30_n_56),
        .\right_border_buf_0_s_fu_246_reg[0]_0 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\right_border_buf_0_s_fu_246_reg[0]_1 (filter_mac_muladdibs_U30_n_21),
        .\right_border_buf_0_s_fu_246_reg[1] (filter_mac_muladdibs_U30_n_40),
        .\right_border_buf_0_s_fu_246_reg[1]_0 (filter_mac_muladdibs_U30_n_22),
        .\right_border_buf_0_s_fu_246_reg[2] (filter_mac_muladdibs_U30_n_57),
        .\right_border_buf_0_s_fu_246_reg[2]_0 (filter_mac_muladdibs_U30_n_23),
        .\right_border_buf_0_s_fu_246_reg[3] (filter_mac_muladdibs_U30_n_58),
        .\right_border_buf_0_s_fu_246_reg[3]_0 (filter_mac_muladdibs_U30_n_24),
        .\right_border_buf_0_s_fu_246_reg[4] (filter_mac_muladdibs_U30_n_59),
        .\right_border_buf_0_s_fu_246_reg[4]_0 (filter_mac_muladdibs_U30_n_25),
        .\right_border_buf_0_s_fu_246_reg[5] (filter_mac_muladdibs_U30_n_60),
        .\right_border_buf_0_s_fu_246_reg[5]_0 (filter_mac_muladdibs_U30_n_26),
        .\right_border_buf_0_s_fu_246_reg[6] (filter_mac_muladdlbW_U36_n_41),
        .\right_border_buf_0_s_fu_246_reg[6]_0 ({right_border_buf_0_s_fu_246[6],right_border_buf_0_s_fu_246[1]}),
        .\right_border_buf_0_s_fu_246_reg[6]_1 (filter_mac_muladdibs_U30_n_41),
        .\right_border_buf_0_s_fu_246_reg[6]_2 (filter_mac_muladdibs_U30_n_27),
        .\right_border_buf_0_s_fu_246_reg[7] (filter_mac_muladdibs_U30_n_50),
        .\right_border_buf_0_s_fu_246_reg[7]_0 ({right_border_buf_0_1_fu_250[7],right_border_buf_0_1_fu_250[5:2],right_border_buf_0_1_fu_250[0]}),
        .\right_border_buf_0_s_fu_246_reg[7]_1 (filter_mac_muladdibs_U30_n_61),
        .\right_border_buf_0_s_fu_246_reg[7]_2 (filter_mac_muladdibs_U30_n_28),
        .\src_kernel_win_0_va_20_reg_2651_reg[0] (filter_mac_muladdlbW_U36_n_30),
        .\src_kernel_win_0_va_20_reg_2651_reg[1] (filter_mac_muladdlbW_U36_n_39),
        .\src_kernel_win_0_va_20_reg_2651_reg[5] (\src_kernel_win_0_va_20_reg_2651[7]_i_3_n_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[5]_0 (filter_mac_muladdlbW_U36_n_34));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_14 k_buf_0_val_6_U
       (.D({\x_reg_2582_reg_n_0_[9] ,\x_reg_2582_reg_n_0_[8] ,\x_reg_2582_reg_n_0_[7] ,\x_reg_2582_reg_n_0_[6] ,\x_reg_2582_reg_n_0_[5] ,\x_reg_2582_reg_n_0_[4] ,\x_reg_2582_reg_n_0_[3] ,trunc_ln458_1_reg_2587}),
        .DIADI(DIADI),
        .DOADO(k_buf_0_val_6_q0),
        .Q(k_buf_0_val_9_addr_reg_2640),
        .WEA(we012_out),
        .WEBWE(k_buf_0_val_6_U_n_8),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ce0(ce0),
        .grp_fu_2106_p2(\src_kernel_win_0_va_23_reg_2669[7]_i_9_n_0 ),
        .mul_ln703_2_reg_2726_reg(\src_kernel_win_0_va_21_reg_2657[2]_i_4_n_0 ),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0] ({src_kernel_win_0_va_20_fu_1498_p3[5],src_kernel_win_0_va_20_fu_1498_p3[0]}),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 (k_buf_0_val_6_U_n_22),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 (k_buf_0_val_6_U_n_23),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 (k_buf_0_val_6_U_n_24),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 (k_buf_0_val_6_U_n_28),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 (k_buf_0_val_6_U_n_29),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_5 (k_buf_0_val_6_U_n_30),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_6 (k_buf_0_val_6_U_n_31),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_7 (k_buf_0_val_6_U_n_36),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_8 (k_buf_0_val_6_U_n_37),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_9 (k_buf_0_val_6_U_n_38),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep (k_buf_0_val_6_U_n_11),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 (k_buf_0_val_6_U_n_12),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 (k_buf_0_val_6_U_n_13),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 (k_buf_0_val_6_U_n_40),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 (k_buf_0_val_6_U_n_41),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 (k_buf_0_val_6_U_n_42),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 (k_buf_0_val_6_U_n_43),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 (k_buf_0_val_6_U_n_44),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 (k_buf_0_val_6_U_n_45),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 (k_buf_0_val_6_U_n_25),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 (k_buf_0_val_6_U_n_26),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 (k_buf_0_val_6_U_n_27),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 (k_buf_0_val_6_U_n_32),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 (k_buf_0_val_6_U_n_33),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 (k_buf_0_val_6_U_n_34),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 (k_buf_0_val_6_U_n_35),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 (k_buf_0_val_6_U_n_39),
        .p(filter_mac_muladdibs_U30_n_36),
        .p_0(filter_mac_muladdlbW_U36_n_42),
        .p_1(filter_mac_muladdibs_U30_n_73),
        .p_2(filter_mac_muladdibs_U30_n_52),
        .p_3(filter_mac_muladdibs_U30_n_37),
        .p_4(filter_mac_muladdibs_U30_n_53),
        .p_5(filter_mac_muladdibs_U30_n_38),
        .p_6(filter_mac_muladdibs_U30_n_54),
        .p_7(filter_mac_muladdibs_U30_n_39),
        .ram_reg(k_buf_0_val_5_q0),
        .\right_border_buf_0_5_fu_266_reg[0] (filter_mac_muladdibs_U30_n_51),
        .\right_border_buf_0_5_fu_266_reg[0]_0 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\right_border_buf_0_5_fu_266_reg[0]_1 (filter_mac_muladdibs_U30_n_19),
        .\right_border_buf_0_5_fu_266_reg[1] (filter_mac_muladdlbW_U36_n_27),
        .\right_border_buf_0_5_fu_266_reg[1]_0 (filter_mac_muladdlbW_U36_n_20),
        .\right_border_buf_0_5_fu_266_reg[2] (filter_mac_muladdlbW_U36_n_36),
        .\right_border_buf_0_5_fu_266_reg[2]_0 (filter_mac_muladdlbW_U36_n_21),
        .\right_border_buf_0_5_fu_266_reg[3] (filter_mac_muladdlbW_U36_n_28),
        .\right_border_buf_0_5_fu_266_reg[3]_0 (filter_mac_muladdlbW_U36_n_22),
        .\right_border_buf_0_5_fu_266_reg[4] (filter_mac_muladdlbW_U36_n_37),
        .\right_border_buf_0_5_fu_266_reg[4]_0 (filter_mac_muladdlbW_U36_n_23),
        .\right_border_buf_0_5_fu_266_reg[5] (filter_mac_muladdlbW_U36_n_41),
        .\right_border_buf_0_5_fu_266_reg[5]_0 ({right_border_buf_0_5_fu_266[5],right_border_buf_0_5_fu_266[3],right_border_buf_0_5_fu_266[1]}),
        .\right_border_buf_0_5_fu_266_reg[5]_1 (filter_mac_muladdlbW_U36_n_29),
        .\right_border_buf_0_5_fu_266_reg[5]_2 (filter_mac_muladdlbW_U36_n_24),
        .\right_border_buf_0_5_fu_266_reg[6] (filter_mac_muladdlbW_U36_n_38),
        .\right_border_buf_0_5_fu_266_reg[6]_0 (filter_mac_muladdlbW_U36_n_25),
        .\right_border_buf_0_5_fu_266_reg[7] (filter_mac_muladdibs_U30_n_50),
        .\right_border_buf_0_5_fu_266_reg[7]_0 ({right_border_buf_0_6_fu_270[7:6],right_border_buf_0_6_fu_270[4],right_border_buf_0_6_fu_270[2],right_border_buf_0_6_fu_270[0]}),
        .\right_border_buf_0_5_fu_266_reg[7]_1 (filter_mac_muladdibs_U30_n_55),
        .\right_border_buf_0_5_fu_266_reg[7]_2 (filter_mac_muladdibs_U30_n_20),
        .\right_border_buf_0_6_fu_270_reg[7] (din1),
        .\src_kernel_win_0_va_20_reg_2651_reg[0] (\src_kernel_win_0_va_20_reg_2651[5]_i_3_n_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[0]_0 (k_buf_0_val_8_U_n_72),
        .\src_kernel_win_0_va_20_reg_2651_reg[0]_1 (k_buf_0_val_9_U_n_65),
        .\src_kernel_win_0_va_20_reg_2651_reg[0]_2 (k_buf_0_val_5_U_n_25),
        .\src_kernel_win_0_va_20_reg_2651_reg[5] ({din2[5],din2[0]}),
        .\src_kernel_win_0_va_20_reg_2651_reg[5]_0 (k_buf_0_val_8_U_n_49),
        .\src_kernel_win_0_va_20_reg_2651_reg[5]_1 (k_buf_0_val_9_U_n_44),
        .\src_kernel_win_0_va_20_reg_2651_reg[5]_2 (k_buf_0_val_5_U_n_36),
        .\src_kernel_win_0_va_20_reg_2651_reg[7] (\src_kernel_win_0_va_20_reg_2651[1]_i_3_n_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[7]_0 (\src_kernel_win_0_va_23_reg_2669[7]_i_8_n_0 ),
        .we1(we1));
  FDRE \k_buf_0_val_6_addr_reg_2617_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(trunc_ln458_1_reg_2587[0]),
        .Q(k_buf_0_val_9_addr_reg_2640[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2617_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(trunc_ln458_1_reg_2587[1]),
        .Q(k_buf_0_val_9_addr_reg_2640[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2617_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(trunc_ln458_1_reg_2587[2]),
        .Q(k_buf_0_val_9_addr_reg_2640[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2617_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(\x_reg_2582_reg_n_0_[3] ),
        .Q(k_buf_0_val_9_addr_reg_2640[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2617_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(\x_reg_2582_reg_n_0_[4] ),
        .Q(k_buf_0_val_9_addr_reg_2640[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2617_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(\x_reg_2582_reg_n_0_[5] ),
        .Q(k_buf_0_val_9_addr_reg_2640[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2617_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(\x_reg_2582_reg_n_0_[6] ),
        .Q(k_buf_0_val_9_addr_reg_2640[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2617_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(\x_reg_2582_reg_n_0_[7] ),
        .Q(k_buf_0_val_9_addr_reg_2640[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2617_reg[8] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(\x_reg_2582_reg_n_0_[8] ),
        .Q(k_buf_0_val_9_addr_reg_2640[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_addr_reg_2617_reg[9] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(\x_reg_2582_reg_n_0_[9] ),
        .Q(k_buf_0_val_9_addr_reg_2640[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_15 k_buf_0_val_7_U
       (.D({\x_reg_2582_reg_n_0_[9] ,\x_reg_2582_reg_n_0_[8] ,\x_reg_2582_reg_n_0_[7] ,\x_reg_2582_reg_n_0_[6] ,\x_reg_2582_reg_n_0_[5] ,\x_reg_2582_reg_n_0_[4] ,\x_reg_2582_reg_n_0_[3] ,trunc_ln458_1_reg_2587}),
        .DIADI(DIADI),
        .DOADO(k_buf_0_val_7_q0),
        .Q(k_buf_0_val_9_addr_reg_2640),
        .WEBWE(k_buf_0_val_6_U_n_8),
        .and_ln118_reg_2578(and_ln118_reg_2578),
        .\ap_CS_fsm_reg[2] (k_buf_0_val_7_U_n_8),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ce0(ce0),
        .grp_fu_2106_p2(\src_kernel_win_0_va_23_reg_2669[6]_i_4_n_0 ),
        .grp_fu_2106_p2_0(k_buf_0_val_8_U_n_46),
        .grp_fu_2106_p2_1(k_buf_0_val_9_U_n_41),
        .grp_fu_2106_p2_2(k_buf_0_val_6_U_n_36),
        .grp_fu_2106_p2_3(k_buf_0_val_8_U_n_51),
        .grp_fu_2106_p2_4(k_buf_0_val_9_U_n_45),
        .grp_fu_2106_p2_5(k_buf_0_val_6_U_n_32),
        .grp_fu_2106_p2_6(k_buf_0_val_8_U_n_66),
        .grp_fu_2106_p2_7(k_buf_0_val_9_U_n_58),
        .grp_fu_2106_p2_8(k_buf_0_val_6_U_n_22),
        .grp_fu_2106_p2_9(\src_kernel_win_0_va_23_reg_2669[7]_i_3_n_0 ),
        .mul_ln703_2_reg_2726_reg(\src_kernel_win_0_va_21_reg_2657[7]_i_3_n_0 ),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0] (k_buf_0_val_7_U_n_29),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 (k_buf_0_val_7_U_n_30),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 (k_buf_0_val_7_U_n_31),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 (k_buf_0_val_7_U_n_32),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 (k_buf_0_val_7_U_n_33),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 (k_buf_0_val_7_U_n_42),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ({src_kernel_win_0_va_20_fu_1498_p3[7:6],src_kernel_win_0_va_20_fu_1498_p3[4],src_kernel_win_0_va_20_fu_1498_p3[1]}),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ({src_kernel_win_0_va_24_fu_1586_p3[6],src_kernel_win_0_va_24_fu_1586_p3[4],src_kernel_win_0_va_24_fu_1586_p3[2]}),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ({k_buf_0_val_7_U_n_16,k_buf_0_val_7_U_n_17,k_buf_0_val_7_U_n_18}),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 (k_buf_0_val_7_U_n_40),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 (k_buf_0_val_7_U_n_41),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 (k_buf_0_val_7_U_n_43),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 (k_buf_0_val_7_U_n_44),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 (k_buf_0_val_7_U_n_45),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 (k_buf_0_val_7_U_n_46),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 (k_buf_0_val_7_U_n_19),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 (k_buf_0_val_7_U_n_20),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 (k_buf_0_val_7_U_n_34),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 (k_buf_0_val_7_U_n_35),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 (k_buf_0_val_7_U_n_36),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 (k_buf_0_val_7_U_n_37),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 (k_buf_0_val_7_U_n_38),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 (k_buf_0_val_7_U_n_39),
        .p(filter_mac_muladdibs_U30_n_71),
        .p_0(k_buf_0_val_9_U_n_40),
        .p_1(k_buf_0_val_8_U_n_45),
        .p_10(filter_mac_muladdlbW_U36_n_45),
        .p_11(filter_mac_muladdibs_U30_n_70),
        .p_12(filter_mac_muladdibs_U30_n_62),
        .p_13(filter_mac_muladdibs_U30_n_63),
        .p_14(filter_mac_muladdibs_U30_n_44),
        .p_15(filter_mac_muladdibs_U30_n_45),
        .p_16(filter_mac_muladdibs_U30_n_66),
        .p_17(filter_mac_muladdibs_U30_n_47),
        .p_18(filter_mac_muladdibs_U30_n_48),
        .p_2(k_buf_0_val_6_U_n_42),
        .p_3(k_buf_0_val_9_U_n_49),
        .p_4(k_buf_0_val_8_U_n_55),
        .p_5(k_buf_0_val_6_U_n_35),
        .p_6(k_buf_0_val_9_U_n_57),
        .p_7(k_buf_0_val_8_U_n_65),
        .p_8(k_buf_0_val_6_U_n_27),
        .p_9(filter_mac_muladdibs_U30_n_49),
        .ram_reg(k_buf_0_val_6_q0),
        .ram_reg_0(\icmp_ln879_2_reg_2531_reg_n_0_[0] ),
        .ram_reg_1(\icmp_ln444_reg_2569_reg_n_0_[0] ),
        .ram_reg_2(\icmp_ln899_reg_2518_reg_n_0_[0] ),
        .ram_reg_3(ap_CS_fsm_pp0_stage0),
        .\right_border_buf_0_10_fu_286_reg[0] (filter_mac_muladdlbW_U36_n_35),
        .\right_border_buf_0_10_fu_286_reg[0]_0 (filter_mac_muladdlbW_U36_n_26),
        .\right_border_buf_0_10_fu_286_reg[1] (filter_mac_muladdibs_U30_n_43),
        .\right_border_buf_0_10_fu_286_reg[1]_0 (filter_mac_muladdibs_U30_n_29),
        .\right_border_buf_0_10_fu_286_reg[2] (filter_mac_muladdibs_U30_n_64),
        .\right_border_buf_0_10_fu_286_reg[2]_0 (filter_mac_muladdibs_U30_n_30),
        .\right_border_buf_0_10_fu_286_reg[3] (filter_mac_muladdibs_U30_n_65),
        .\right_border_buf_0_10_fu_286_reg[3]_0 (filter_mac_muladdibs_U30_n_31),
        .\right_border_buf_0_10_fu_286_reg[4] (filter_mac_muladdlbW_U36_n_41),
        .\right_border_buf_0_10_fu_286_reg[4]_0 ({right_border_buf_0_10_fu_286[4],right_border_buf_0_10_fu_286[1:0]}),
        .\right_border_buf_0_10_fu_286_reg[4]_1 (filter_mac_muladdibs_U30_n_46),
        .\right_border_buf_0_10_fu_286_reg[4]_2 (filter_mac_muladdibs_U30_n_32),
        .\right_border_buf_0_10_fu_286_reg[5] (filter_mac_muladdibs_U30_n_67),
        .\right_border_buf_0_10_fu_286_reg[5]_0 (filter_mac_muladdibs_U30_n_33),
        .\right_border_buf_0_10_fu_286_reg[6] (filter_mac_muladdibs_U30_n_50),
        .\right_border_buf_0_10_fu_286_reg[6]_0 (filter_mac_muladdibs_U30_n_68),
        .\right_border_buf_0_10_fu_286_reg[6]_1 (filter_mac_muladdibs_U30_n_34),
        .\right_border_buf_0_10_fu_286_reg[7] (filter_mac_muladdibs_U30_n_69),
        .\right_border_buf_0_10_fu_286_reg[7]_0 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\right_border_buf_0_10_fu_286_reg[7]_1 (filter_mac_muladdibs_U30_n_35),
        .\right_border_buf_0_10_fu_286_reg[7]_2 ({right_border_buf_0_11_fu_290[7:5],right_border_buf_0_11_fu_290[3:2]}),
        .\right_border_buf_0_11_fu_290_reg[7] (din2),
        .\src_kernel_win_0_va_20_reg_2651_reg[1] (din1[1]),
        .\src_kernel_win_0_va_20_reg_2651_reg[1]_0 (\src_kernel_win_0_va_20_reg_2651[1]_i_3_n_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[1]_1 (k_buf_0_val_8_U_n_69),
        .\src_kernel_win_0_va_20_reg_2651_reg[1]_2 (k_buf_0_val_9_U_n_61),
        .\src_kernel_win_0_va_20_reg_2651_reg[1]_3 (k_buf_0_val_5_U_n_34),
        .\src_kernel_win_0_va_20_reg_2651_reg[4] (\src_kernel_win_0_va_20_reg_2651[7]_i_3_n_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[4]_0 (k_buf_0_val_8_U_n_54),
        .\src_kernel_win_0_va_20_reg_2651_reg[4]_1 (k_buf_0_val_9_U_n_48),
        .\src_kernel_win_0_va_20_reg_2651_reg[4]_2 (k_buf_0_val_6_U_n_34),
        .\src_kernel_win_0_va_20_reg_2651_reg[6] (k_buf_0_val_8_U_n_44),
        .\src_kernel_win_0_va_20_reg_2651_reg[6]_0 (k_buf_0_val_9_U_n_39),
        .\src_kernel_win_0_va_20_reg_2651_reg[6]_1 (k_buf_0_val_6_U_n_41),
        .\src_kernel_win_0_va_20_reg_2651_reg[6]_2 (\src_kernel_win_0_va_20_reg_2651[5]_i_3_n_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[7] ({din0[7:4],din0[2:1]}),
        .\src_kernel_win_0_va_20_reg_2651_reg[7]_0 (k_buf_0_val_8_U_n_29),
        .\src_kernel_win_0_va_20_reg_2651_reg[7]_1 (k_buf_0_val_9_U_n_27),
        .\src_kernel_win_0_va_20_reg_2651_reg[7]_2 (k_buf_0_val_6_U_n_45),
        .we1(we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_16 k_buf_0_val_8_U
       (.D({\x_reg_2582_reg_n_0_[9] ,\x_reg_2582_reg_n_0_[8] ,\x_reg_2582_reg_n_0_[7] ,\x_reg_2582_reg_n_0_[6] ,\x_reg_2582_reg_n_0_[5] ,\x_reg_2582_reg_n_0_[4] ,\x_reg_2582_reg_n_0_[3] ,trunc_ln458_1_reg_2587}),
        .DIADI(DIADI),
        .DOADO(k_buf_0_val_8_q0),
        .Q(k_buf_0_val_9_addr_reg_2640),
        .WEA(we012_out),
        .WEBWE(k_buf_0_val_6_U_n_8),
        .and_ln118_reg_2578(and_ln118_reg_2578),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ce0(ce0),
        .grp_fu_2106_p2(\src_kernel_win_0_va_23_reg_2669[7]_i_7_n_0 ),
        .grp_fu_2106_p2_0(k_buf_0_val_9_U_n_36),
        .grp_fu_2106_p2_1({din0[6],din0[3:2],din0[0]}),
        .grp_fu_2106_p2_10(k_buf_0_val_7_U_n_29),
        .grp_fu_2106_p2_2(\src_kernel_win_0_va_23_reg_2669[6]_i_4_n_0 ),
        .grp_fu_2106_p2_3(k_buf_0_val_7_U_n_45),
        .grp_fu_2106_p2_4(k_buf_0_val_6_U_n_39),
        .grp_fu_2106_p2_5(k_buf_0_val_9_U_n_50),
        .grp_fu_2106_p2_6(k_buf_0_val_7_U_n_38),
        .grp_fu_2106_p2_7(k_buf_0_val_6_U_n_28),
        .grp_fu_2106_p2_8(k_buf_0_val_9_U_n_62),
        .grp_fu_2106_p2_9(k_buf_0_val_6_U_n_11),
        .mul_ln703_2_reg_2726_reg(\src_kernel_win_0_va_21_reg_2657[7]_i_8_n_0 ),
        .mul_ln703_2_reg_2726_reg_0(k_buf_0_val_9_U_n_55),
        .mul_ln703_2_reg_2726_reg_1({din1[2],din1[0]}),
        .mul_ln703_2_reg_2726_reg_2(\src_kernel_win_0_va_21_reg_2657[2]_i_4_n_0 ),
        .mul_ln703_2_reg_2726_reg_3(k_buf_0_val_5_U_n_35),
        .mul_ln703_2_reg_2726_reg_4(k_buf_0_val_7_U_n_36),
        .mul_ln703_2_reg_2726_reg_5(k_buf_0_val_9_U_n_64),
        .mul_ln703_2_reg_2726_reg_6(k_buf_0_val_5_U_n_24),
        .mul_ln703_2_reg_2726_reg_7(k_buf_0_val_7_U_n_30),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .p(filter_mac_muladdlbW_U36_n_43),
        .p_0(sub_ln493_4_reg_2564[1]),
        .p_1(filter_mac_muladdibs_U30_n_72),
        .ram_reg(din3),
        .ram_reg_0(k_buf_0_val_7_q0),
        .ram_reg_1(ap_CS_fsm_pp0_stage0),
        .ram_reg_2(\icmp_ln444_reg_2569_reg_n_0_[0] ),
        .ram_reg_3(\icmp_ln879_1_reg_2527_reg_n_0_[0] ),
        .ram_reg_4(k_buf_0_val_7_U_n_8),
        .ram_reg_5(\icmp_ln899_reg_2518_reg_n_0_[0] ),
        .\right_border_buf_0_13_fu_298_reg[7] (tmp_8_fu_1253_p7),
        .\right_border_buf_0_13_fu_298_reg[7]_0 (right_border_buf_0_14_fu_302),
        .\right_border_buf_0_13_fu_298_reg[7]_1 (\right_border_buf_0_13_fu_298[7]_i_2_n_0 ),
        .\right_border_buf_0_13_fu_298_reg[7]_2 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .\right_border_buf_0_14_fu_302_reg[7] ({k_buf_0_val_8_U_n_18,k_buf_0_val_8_U_n_19,k_buf_0_val_8_U_n_20,k_buf_0_val_8_U_n_21,k_buf_0_val_8_U_n_22,k_buf_0_val_8_U_n_23,k_buf_0_val_8_U_n_24,k_buf_0_val_8_U_n_25}),
        .\right_border_buf_0_14_fu_302_reg[7]_0 (tmp_8_reg_2635),
        .\src_kernel_win_0_va_20_reg_2651_reg[0] (\src_kernel_win_0_va_20_reg_2651[7]_i_7_n_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[2] (\src_kernel_win_0_va_20_reg_2651[7]_i_3_n_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[2]_0 (k_buf_0_val_9_U_n_56),
        .\src_kernel_win_0_va_20_reg_2651_reg[2]_1 (k_buf_0_val_7_U_n_37),
        .\src_kernel_win_0_va_20_reg_2651_reg[2]_2 (k_buf_0_val_6_U_n_26),
        .\src_kernel_win_0_va_20_reg_2651_reg[3] (k_buf_0_val_9_U_n_53),
        .\src_kernel_win_0_va_20_reg_2651_reg[3]_0 (k_buf_0_val_7_U_n_40),
        .\src_kernel_win_0_va_20_reg_2651_reg[3]_1 (k_buf_0_val_6_U_n_30),
        .sub_ln493_2_reg_2554(sub_ln493_2_reg_2554[0]),
        .\tmp_8_reg_2635_reg[0] (k_buf_0_val_8_U_n_71),
        .\tmp_8_reg_2635_reg[0]_0 (k_buf_0_val_8_U_n_72),
        .\tmp_8_reg_2635_reg[0]_1 (k_buf_0_val_8_U_n_73),
        .\tmp_8_reg_2635_reg[1] (k_buf_0_val_8_U_n_66),
        .\tmp_8_reg_2635_reg[1]_0 (k_buf_0_val_8_U_n_67),
        .\tmp_8_reg_2635_reg[1]_1 (k_buf_0_val_8_U_n_68),
        .\tmp_8_reg_2635_reg[1]_2 (k_buf_0_val_8_U_n_69),
        .\tmp_8_reg_2635_reg[1]_3 (k_buf_0_val_8_U_n_70),
        .\tmp_8_reg_2635_reg[2] (k_buf_0_val_8_U_n_61),
        .\tmp_8_reg_2635_reg[2]_0 (k_buf_0_val_8_U_n_62),
        .\tmp_8_reg_2635_reg[2]_1 ({src_kernel_win_0_va_21_fu_1520_p3[2],src_kernel_win_0_va_21_fu_1520_p3[0]}),
        .\tmp_8_reg_2635_reg[2]_2 (k_buf_0_val_8_U_n_65),
        .\tmp_8_reg_2635_reg[3] (k_buf_0_val_8_U_n_56),
        .\tmp_8_reg_2635_reg[3]_0 (k_buf_0_val_8_U_n_57),
        .\tmp_8_reg_2635_reg[3]_1 (src_kernel_win_0_va_20_fu_1498_p3[3:2]),
        .\tmp_8_reg_2635_reg[3]_2 (k_buf_0_val_8_U_n_60),
        .\tmp_8_reg_2635_reg[4] (k_buf_0_val_8_U_n_51),
        .\tmp_8_reg_2635_reg[4]_0 (k_buf_0_val_8_U_n_52),
        .\tmp_8_reg_2635_reg[4]_1 (k_buf_0_val_8_U_n_53),
        .\tmp_8_reg_2635_reg[4]_2 (k_buf_0_val_8_U_n_54),
        .\tmp_8_reg_2635_reg[4]_3 (k_buf_0_val_8_U_n_55),
        .\tmp_8_reg_2635_reg[5] (k_buf_0_val_8_U_n_46),
        .\tmp_8_reg_2635_reg[5]_0 (k_buf_0_val_8_U_n_47),
        .\tmp_8_reg_2635_reg[5]_1 (k_buf_0_val_8_U_n_48),
        .\tmp_8_reg_2635_reg[5]_2 (k_buf_0_val_8_U_n_49),
        .\tmp_8_reg_2635_reg[5]_3 (k_buf_0_val_8_U_n_50),
        .\tmp_8_reg_2635_reg[6] ({k_buf_0_val_8_U_n_39,k_buf_0_val_8_U_n_40,k_buf_0_val_8_U_n_41}),
        .\tmp_8_reg_2635_reg[6]_0 (k_buf_0_val_8_U_n_42),
        .\tmp_8_reg_2635_reg[6]_1 (k_buf_0_val_8_U_n_43),
        .\tmp_8_reg_2635_reg[6]_2 (k_buf_0_val_8_U_n_44),
        .\tmp_8_reg_2635_reg[6]_3 (k_buf_0_val_8_U_n_45),
        .\tmp_8_reg_2635_reg[7] (k_buf_0_val_8_U_n_26),
        .\tmp_8_reg_2635_reg[7]_0 (k_buf_0_val_8_U_n_27),
        .\tmp_8_reg_2635_reg[7]_1 (k_buf_0_val_8_U_n_28),
        .\tmp_8_reg_2635_reg[7]_2 (k_buf_0_val_8_U_n_29),
        .\tmp_8_reg_2635_reg[7]_3 (k_buf_0_val_8_U_n_30),
        .\tmp_8_reg_2635_reg[7]_4 (right_border_buf_0_13_fu_298),
        .\tmp_8_reg_2635_reg[7]_5 (right_border_buf_0_9_fu_282),
        .we1(we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_17 k_buf_0_val_9_U
       (.D({\x_reg_2582_reg_n_0_[9] ,\x_reg_2582_reg_n_0_[8] ,\x_reg_2582_reg_n_0_[7] ,\x_reg_2582_reg_n_0_[6] ,\x_reg_2582_reg_n_0_[5] ,\x_reg_2582_reg_n_0_[4] ,\x_reg_2582_reg_n_0_[3] ,trunc_ln458_1_reg_2587}),
        .DIADI(DIADI),
        .DOADO(k_buf_0_val_8_q0),
        .Q(k_buf_0_val_9_addr_reg_2640),
        .WEA(we016_out),
        .WEBWE(k_buf_0_val_6_U_n_8),
        .and_ln118_reg_2578_pp0_iter1_reg(and_ln118_reg_2578_pp0_iter1_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .grp_fu_2106_p2(k_buf_0_val_8_U_n_61),
        .grp_fu_2106_p2_0(\src_kernel_win_0_va_23_reg_2669[6]_i_4_n_0 ),
        .grp_fu_2106_p2_1(k_buf_0_val_6_U_n_25),
        .grp_fu_2106_p2_2(k_buf_0_val_7_U_n_34),
        .grp_fu_2106_p2_3(sub_ln493_3_reg_2559[2]),
        .icmp_ln887_reg_2509(icmp_ln887_reg_2509),
        .icmp_ln899_1_reg_2535(icmp_ln899_1_reg_2535),
        .mul_ln703_2_reg_2726_reg(sub_ln493_1_reg_2549[2]),
        .or_ln457_reg_2592(or_ln457_reg_2592),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .p(k_buf_0_val_8_U_n_30),
        .p_0(din1[7]),
        .p_1(filter_mac_muladdibs_U30_n_73),
        .p_10(k_buf_0_val_7_U_n_41),
        .p_11(k_buf_0_val_6_U_n_31),
        .p_12(k_buf_0_val_8_U_n_70),
        .p_13(k_buf_0_val_7_U_n_33),
        .p_14(k_buf_0_val_6_U_n_24),
        .p_15(k_buf_0_val_8_U_n_73),
        .p_16(k_buf_0_val_7_U_n_31),
        .p_17(k_buf_0_val_6_U_n_13),
        .p_18(sub_ln493_2_reg_2554[2]),
        .p_19(sub_ln493_4_reg_2564[2]),
        .p_2(k_buf_0_val_5_U_n_37),
        .p_3(k_buf_0_val_7_U_n_20),
        .p_4(k_buf_0_val_8_U_n_50),
        .p_5({din0[5],din0[3:0]}),
        .p_6(filter_mac_muladdibs_U30_n_71),
        .p_7(k_buf_0_val_7_U_n_44),
        .p_8(k_buf_0_val_6_U_n_38),
        .p_9(k_buf_0_val_8_U_n_60),
        .ram_reg(din4),
        .ram_reg_0(ap_CS_fsm_pp0_stage0),
        .ram_reg_1(\icmp_ln444_reg_2569_reg_n_0_[0] ),
        .ram_reg_2(\icmp_ln879_reg_2523_reg_n_0_[0] ),
        .ram_reg_3(ram_reg_i_14_n_0),
        .ram_reg_4(\icmp_ln899_reg_2518_reg_n_0_[0] ),
        .\right_border_buf_0_4_fu_262_reg[7] (tmp_9_fu_1269_p7),
        .\right_border_buf_0_4_fu_262_reg[7]_0 (right_border_buf_0_8_fu_278),
        .\right_border_buf_0_4_fu_262_reg[7]_1 (\right_border_buf_0_13_fu_298[7]_i_2_n_0 ),
        .\right_border_buf_0_4_fu_262_reg[7]_2 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .\right_border_buf_0_8_fu_278_reg[7] ({k_buf_0_val_9_U_n_10,k_buf_0_val_9_U_n_11,k_buf_0_val_9_U_n_12,k_buf_0_val_9_U_n_13,k_buf_0_val_9_U_n_14,k_buf_0_val_9_U_n_15,k_buf_0_val_9_U_n_16,k_buf_0_val_9_U_n_17}),
        .\right_border_buf_0_8_fu_278_reg[7]_0 (tmp_9_reg_2646),
        .\src_kernel_win_0_va_20_reg_2651_reg[0] (sub_ln493_reg_2544[2]),
        .\tmp_9_reg_2646_reg[0] (k_buf_0_val_9_U_n_62),
        .\tmp_9_reg_2646_reg[0]_0 (k_buf_0_val_9_U_n_63),
        .\tmp_9_reg_2646_reg[0]_1 (k_buf_0_val_9_U_n_64),
        .\tmp_9_reg_2646_reg[0]_2 (k_buf_0_val_9_U_n_65),
        .\tmp_9_reg_2646_reg[1] (k_buf_0_val_9_U_n_58),
        .\tmp_9_reg_2646_reg[1]_0 (k_buf_0_val_9_U_n_59),
        .\tmp_9_reg_2646_reg[1]_1 (k_buf_0_val_9_U_n_60),
        .\tmp_9_reg_2646_reg[1]_2 (k_buf_0_val_9_U_n_61),
        .\tmp_9_reg_2646_reg[2] (k_buf_0_val_9_U_n_23),
        .\tmp_9_reg_2646_reg[2]_0 (k_buf_0_val_9_U_n_54),
        .\tmp_9_reg_2646_reg[2]_1 (k_buf_0_val_9_U_n_55),
        .\tmp_9_reg_2646_reg[2]_2 (k_buf_0_val_9_U_n_56),
        .\tmp_9_reg_2646_reg[2]_3 (k_buf_0_val_9_U_n_57),
        .\tmp_9_reg_2646_reg[3] (k_buf_0_val_9_U_n_50),
        .\tmp_9_reg_2646_reg[3]_0 (k_buf_0_val_9_U_n_51),
        .\tmp_9_reg_2646_reg[3]_1 (k_buf_0_val_9_U_n_52),
        .\tmp_9_reg_2646_reg[3]_2 (k_buf_0_val_9_U_n_53),
        .\tmp_9_reg_2646_reg[4] (k_buf_0_val_9_U_n_45),
        .\tmp_9_reg_2646_reg[4]_0 (k_buf_0_val_9_U_n_46),
        .\tmp_9_reg_2646_reg[4]_1 (k_buf_0_val_9_U_n_47),
        .\tmp_9_reg_2646_reg[4]_2 (k_buf_0_val_9_U_n_48),
        .\tmp_9_reg_2646_reg[4]_3 (k_buf_0_val_9_U_n_49),
        .\tmp_9_reg_2646_reg[5] (k_buf_0_val_9_U_n_41),
        .\tmp_9_reg_2646_reg[5]_0 (k_buf_0_val_9_U_n_42),
        .\tmp_9_reg_2646_reg[5]_1 (k_buf_0_val_9_U_n_43),
        .\tmp_9_reg_2646_reg[5]_2 (k_buf_0_val_9_U_n_44),
        .\tmp_9_reg_2646_reg[6] (k_buf_0_val_9_U_n_36),
        .\tmp_9_reg_2646_reg[6]_0 (k_buf_0_val_9_U_n_37),
        .\tmp_9_reg_2646_reg[6]_1 (k_buf_0_val_9_U_n_38),
        .\tmp_9_reg_2646_reg[6]_2 (k_buf_0_val_9_U_n_39),
        .\tmp_9_reg_2646_reg[6]_3 (k_buf_0_val_9_U_n_40),
        .\tmp_9_reg_2646_reg[7] ({src_kernel_win_0_va_24_fu_1586_p3[7],src_kernel_win_0_va_24_fu_1586_p3[5],src_kernel_win_0_va_24_fu_1586_p3[3],src_kernel_win_0_va_24_fu_1586_p3[1:0]}),
        .\tmp_9_reg_2646_reg[7]_0 (k_buf_0_val_9_U_n_24),
        .\tmp_9_reg_2646_reg[7]_1 (k_buf_0_val_9_U_n_25),
        .\tmp_9_reg_2646_reg[7]_2 (k_buf_0_val_9_U_n_26),
        .\tmp_9_reg_2646_reg[7]_3 (k_buf_0_val_9_U_n_27),
        .\tmp_9_reg_2646_reg[7]_4 (right_border_buf_0_4_fu_262),
        .\tmp_9_reg_2646_reg[7]_5 (right_border_buf_0_3_fu_258),
        .we1(we1));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter7_reg_n_0),
        .I3(and_ln512_reg_2601_pp0_iter6_reg),
        .I4(img_2_data_stream_0_full_n),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h7F557F7FFFFFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(Q[1]),
        .I1(icmp_ln443_fu_560_p2),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm_reg[1]_4 ),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(start_for_GaussianBlur_U0_empty_n),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \mOutPtr[1]_i_3 
       (.I0(Q[1]),
        .I1(\mOutPtr[1]_i_4_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .I4(ram_reg_i_14_n_0),
        .I5(img_1_data_stream_0_empty_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_4 
       (.I0(\icmp_ln899_reg_2518_reg_n_0_[0] ),
        .I1(icmp_ln887_reg_2509),
        .O(\mOutPtr[1]_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln1118_10_reg_2706_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln1118_10_reg_2706_reg_i_2_n_0,mul_ln1118_10_reg_2706_reg_i_3_n_0,mul_ln1118_10_reg_2706_reg_i_4_n_0,mul_ln1118_10_reg_2706_reg_i_5_n_0,mul_ln1118_10_reg_2706_reg_i_6_n_0,mul_ln1118_10_reg_2706_reg_i_7_n_0,mul_ln1118_10_reg_2706_reg_i_8_n_0,mul_ln1118_10_reg_2706_reg_i_9_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln1118_10_reg_2706_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln1118_10_reg_2706_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln1118_10_reg_2706_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln1118_10_reg_2706_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln1118_10_reg_2706_reg_i_1_n_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln1118_10_reg_2706_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln1118_10_reg_2706_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln1118_10_reg_2706_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln1118_10_reg_2706_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln1118_10_reg_2706_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln1118_10_reg_2706_reg_n_106,mul_ln1118_10_reg_2706_reg_n_107,mul_ln1118_10_reg_2706_reg_n_108,mul_ln1118_10_reg_2706_reg_n_109,mul_ln1118_10_reg_2706_reg_n_110,mul_ln1118_10_reg_2706_reg_n_111,mul_ln1118_10_reg_2706_reg_n_112,mul_ln1118_10_reg_2706_reg_n_113,mul_ln1118_10_reg_2706_reg_n_114,mul_ln1118_10_reg_2706_reg_n_115,mul_ln1118_10_reg_2706_reg_n_116,mul_ln1118_10_reg_2706_reg_n_117,mul_ln1118_10_reg_2706_reg_n_118,mul_ln1118_10_reg_2706_reg_n_119,mul_ln1118_10_reg_2706_reg_n_120,mul_ln1118_10_reg_2706_reg_n_121,mul_ln1118_10_reg_2706_reg_n_122,mul_ln1118_10_reg_2706_reg_n_123,mul_ln1118_10_reg_2706_reg_n_124,mul_ln1118_10_reg_2706_reg_n_125,mul_ln1118_10_reg_2706_reg_n_126,mul_ln1118_10_reg_2706_reg_n_127,mul_ln1118_10_reg_2706_reg_n_128,mul_ln1118_10_reg_2706_reg_n_129,mul_ln1118_10_reg_2706_reg_n_130,mul_ln1118_10_reg_2706_reg_n_131,mul_ln1118_10_reg_2706_reg_n_132,mul_ln1118_10_reg_2706_reg_n_133,mul_ln1118_10_reg_2706_reg_n_134,mul_ln1118_10_reg_2706_reg_n_135,mul_ln1118_10_reg_2706_reg_n_136,mul_ln1118_10_reg_2706_reg_n_137,mul_ln1118_10_reg_2706_reg_n_138,mul_ln1118_10_reg_2706_reg_n_139,mul_ln1118_10_reg_2706_reg_n_140,mul_ln1118_10_reg_2706_reg_n_141,mul_ln1118_10_reg_2706_reg_n_142,mul_ln1118_10_reg_2706_reg_n_143,mul_ln1118_10_reg_2706_reg_n_144,mul_ln1118_10_reg_2706_reg_n_145,mul_ln1118_10_reg_2706_reg_n_146,mul_ln1118_10_reg_2706_reg_n_147,mul_ln1118_10_reg_2706_reg_n_148,mul_ln1118_10_reg_2706_reg_n_149,mul_ln1118_10_reg_2706_reg_n_150,mul_ln1118_10_reg_2706_reg_n_151,mul_ln1118_10_reg_2706_reg_n_152,mul_ln1118_10_reg_2706_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln1118_10_reg_2706_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln1118_10_reg_2706_reg_i_1
       (.I0(and_ln512_reg_2601_pp0_iter3_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(mul_ln1118_10_reg_2706_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2706_reg_i_2
       (.I0(src_kernel_win_0_va_8_fu_198[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_9_fu_202[7]),
        .O(mul_ln1118_10_reg_2706_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2706_reg_i_3
       (.I0(src_kernel_win_0_va_8_fu_198[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_9_fu_202[6]),
        .O(mul_ln1118_10_reg_2706_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2706_reg_i_4
       (.I0(src_kernel_win_0_va_8_fu_198[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_9_fu_202[5]),
        .O(mul_ln1118_10_reg_2706_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2706_reg_i_5
       (.I0(src_kernel_win_0_va_8_fu_198[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_9_fu_202[4]),
        .O(mul_ln1118_10_reg_2706_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2706_reg_i_6
       (.I0(src_kernel_win_0_va_8_fu_198[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_9_fu_202[3]),
        .O(mul_ln1118_10_reg_2706_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2706_reg_i_7
       (.I0(src_kernel_win_0_va_8_fu_198[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_9_fu_202[2]),
        .O(mul_ln1118_10_reg_2706_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2706_reg_i_8
       (.I0(src_kernel_win_0_va_8_fu_198[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_9_fu_202[1]),
        .O(mul_ln1118_10_reg_2706_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_10_reg_2706_reg_i_9
       (.I0(src_kernel_win_0_va_8_fu_198[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_9_fu_202[0]),
        .O(mul_ln1118_10_reg_2706_reg_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln1118_13_reg_2711_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln1118_13_reg_2711_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln1118_13_reg_2711_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln1118_13_reg_2711_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln1118_13_reg_2711_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln1118_10_reg_2706_reg_i_1_n_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln1118_13_reg_2711_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln1118_13_reg_2711_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln1118_13_reg_2711_reg_P_UNCONNECTED[47:18],mul_ln1118_13_reg_2711}),
        .PATTERNBDETECT(NLW_mul_ln1118_13_reg_2711_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln1118_13_reg_2711_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln1118_13_reg_2711_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln1118_13_reg_2711_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2711_reg_i_1
       (.I0(src_kernel_win_0_va_5_fu_186[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_6_fu_190[7]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2711_reg_i_2
       (.I0(src_kernel_win_0_va_5_fu_186[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_6_fu_190[6]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2711_reg_i_3
       (.I0(src_kernel_win_0_va_5_fu_186[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_6_fu_190[5]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2711_reg_i_4
       (.I0(src_kernel_win_0_va_5_fu_186[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_6_fu_190[4]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2711_reg_i_5
       (.I0(src_kernel_win_0_va_5_fu_186[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_6_fu_190[3]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2711_reg_i_6
       (.I0(src_kernel_win_0_va_5_fu_186[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_6_fu_190[2]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2711_reg_i_7
       (.I0(src_kernel_win_0_va_5_fu_186[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_6_fu_190[1]),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_13_reg_2711_reg_i_8
       (.I0(src_kernel_win_0_va_5_fu_186[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_6_fu_190[0]),
        .O(B[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln1118_14_reg_2716_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln1118_14_reg_2716_reg_i_1_n_0,mul_ln1118_14_reg_2716_reg_i_2_n_0,mul_ln1118_14_reg_2716_reg_i_3_n_0,mul_ln1118_14_reg_2716_reg_i_4_n_0,mul_ln1118_14_reg_2716_reg_i_5_n_0,mul_ln1118_14_reg_2716_reg_i_6_n_0,mul_ln1118_14_reg_2716_reg_i_7_n_0,mul_ln1118_14_reg_2716_reg_i_8_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln1118_14_reg_2716_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln1118_14_reg_2716_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln1118_14_reg_2716_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln1118_14_reg_2716_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln1118_10_reg_2706_reg_i_1_n_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln1118_14_reg_2716_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln1118_14_reg_2716_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln1118_14_reg_2716_reg_P_UNCONNECTED[47:19],mul_ln1118_14_reg_2716_reg_n_87,mul_ln1118_14_reg_2716_reg_n_88,mul_ln1118_14_reg_2716_reg_n_89,mul_ln1118_14_reg_2716_reg_n_90,mul_ln1118_14_reg_2716_reg_n_91,mul_ln1118_14_reg_2716_reg_n_92,mul_ln1118_14_reg_2716_reg_n_93,mul_ln1118_14_reg_2716_reg_n_94,mul_ln1118_14_reg_2716_reg_n_95,mul_ln1118_14_reg_2716_reg_n_96,mul_ln1118_14_reg_2716_reg_n_97,mul_ln1118_14_reg_2716_reg_n_98,mul_ln1118_14_reg_2716_reg_n_99,mul_ln1118_14_reg_2716_reg_n_100,mul_ln1118_14_reg_2716_reg_n_101,mul_ln1118_14_reg_2716_reg_n_102,mul_ln1118_14_reg_2716_reg_n_103,mul_ln1118_14_reg_2716_reg_n_104,mul_ln1118_14_reg_2716_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln1118_14_reg_2716_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln1118_14_reg_2716_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln1118_14_reg_2716_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln1118_14_reg_2716_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2716_reg_i_1
       (.I0(src_kernel_win_0_va_4_fu_182[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_5_fu_186[7]),
        .O(mul_ln1118_14_reg_2716_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2716_reg_i_2
       (.I0(src_kernel_win_0_va_4_fu_182[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_5_fu_186[6]),
        .O(mul_ln1118_14_reg_2716_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2716_reg_i_3
       (.I0(src_kernel_win_0_va_4_fu_182[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_5_fu_186[5]),
        .O(mul_ln1118_14_reg_2716_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2716_reg_i_4
       (.I0(src_kernel_win_0_va_4_fu_182[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_5_fu_186[4]),
        .O(mul_ln1118_14_reg_2716_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2716_reg_i_5
       (.I0(src_kernel_win_0_va_4_fu_182[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_5_fu_186[3]),
        .O(mul_ln1118_14_reg_2716_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2716_reg_i_6
       (.I0(src_kernel_win_0_va_4_fu_182[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_5_fu_186[2]),
        .O(mul_ln1118_14_reg_2716_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2716_reg_i_7
       (.I0(src_kernel_win_0_va_4_fu_182[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_5_fu_186[1]),
        .O(mul_ln1118_14_reg_2716_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln1118_14_reg_2716_reg_i_8
       (.I0(src_kernel_win_0_va_4_fu_182[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_5_fu_186[0]),
        .O(mul_ln1118_14_reg_2716_reg_i_8_n_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln703_2_reg_2726_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_21_fu_1520_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln703_2_reg_2726_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln703_2_reg_2726_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln703_2_reg_2726_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln703_2_reg_2726_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone0_in),
        .CEA2(ap_block_pp0_stage0_subdone0_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln703_17_reg_27210),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2140_p1}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln703_2_reg_2726_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln703_2_reg_2726_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln703_2_reg_2726_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln703_2_reg_2726_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln703_2_reg_2726_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln703_2_reg_2726_reg_n_106,mul_ln703_2_reg_2726_reg_n_107,mul_ln703_2_reg_2726_reg_n_108,mul_ln703_2_reg_2726_reg_n_109,mul_ln703_2_reg_2726_reg_n_110,mul_ln703_2_reg_2726_reg_n_111,mul_ln703_2_reg_2726_reg_n_112,mul_ln703_2_reg_2726_reg_n_113,mul_ln703_2_reg_2726_reg_n_114,mul_ln703_2_reg_2726_reg_n_115,mul_ln703_2_reg_2726_reg_n_116,mul_ln703_2_reg_2726_reg_n_117,mul_ln703_2_reg_2726_reg_n_118,mul_ln703_2_reg_2726_reg_n_119,mul_ln703_2_reg_2726_reg_n_120,mul_ln703_2_reg_2726_reg_n_121,mul_ln703_2_reg_2726_reg_n_122,mul_ln703_2_reg_2726_reg_n_123,mul_ln703_2_reg_2726_reg_n_124,mul_ln703_2_reg_2726_reg_n_125,mul_ln703_2_reg_2726_reg_n_126,mul_ln703_2_reg_2726_reg_n_127,mul_ln703_2_reg_2726_reg_n_128,mul_ln703_2_reg_2726_reg_n_129,mul_ln703_2_reg_2726_reg_n_130,mul_ln703_2_reg_2726_reg_n_131,mul_ln703_2_reg_2726_reg_n_132,mul_ln703_2_reg_2726_reg_n_133,mul_ln703_2_reg_2726_reg_n_134,mul_ln703_2_reg_2726_reg_n_135,mul_ln703_2_reg_2726_reg_n_136,mul_ln703_2_reg_2726_reg_n_137,mul_ln703_2_reg_2726_reg_n_138,mul_ln703_2_reg_2726_reg_n_139,mul_ln703_2_reg_2726_reg_n_140,mul_ln703_2_reg_2726_reg_n_141,mul_ln703_2_reg_2726_reg_n_142,mul_ln703_2_reg_2726_reg_n_143,mul_ln703_2_reg_2726_reg_n_144,mul_ln703_2_reg_2726_reg_n_145,mul_ln703_2_reg_2726_reg_n_146,mul_ln703_2_reg_2726_reg_n_147,mul_ln703_2_reg_2726_reg_n_148,mul_ln703_2_reg_2726_reg_n_149,mul_ln703_2_reg_2726_reg_n_150,mul_ln703_2_reg_2726_reg_n_151,mul_ln703_2_reg_2726_reg_n_152,mul_ln703_2_reg_2726_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln703_2_reg_2726_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2726_reg_i_1
       (.I0(src_kernel_win_0_va_6_fu_190[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_7_fu_194[7]),
        .O(grp_fu_2140_p1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2726_reg_i_2
       (.I0(src_kernel_win_0_va_6_fu_190[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_7_fu_194[6]),
        .O(grp_fu_2140_p1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2726_reg_i_3
       (.I0(src_kernel_win_0_va_6_fu_190[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_7_fu_194[5]),
        .O(grp_fu_2140_p1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2726_reg_i_4
       (.I0(src_kernel_win_0_va_6_fu_190[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_7_fu_194[4]),
        .O(grp_fu_2140_p1[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2726_reg_i_5
       (.I0(src_kernel_win_0_va_6_fu_190[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_7_fu_194[3]),
        .O(grp_fu_2140_p1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2726_reg_i_6
       (.I0(src_kernel_win_0_va_6_fu_190[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_7_fu_194[2]),
        .O(grp_fu_2140_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2726_reg_i_7
       (.I0(src_kernel_win_0_va_6_fu_190[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_7_fu_194[1]),
        .O(grp_fu_2140_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln703_2_reg_2726_reg_i_8
       (.I0(src_kernel_win_0_va_6_fu_190[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0] ),
        .I3(src_kernel_win_0_va_7_fu_194[0]),
        .O(grp_fu_2140_p1[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln457_reg_2592[0]_i_1 
       (.I0(\or_ln457_reg_2592_reg[0]_0 ),
        .I1(xor_ln457_reg_2513),
        .O(or_ln457_fu_1213_p2));
  (* ORIG_CELL_NAME = "or_ln457_reg_2592_pp0_iter1_reg_reg[0]" *) 
  FDRE \or_ln457_reg_2592_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln444_reg_2569[0]_i_1_n_0 ),
        .D(or_ln457_reg_2592),
        .Q(or_ln457_reg_2592_pp0_iter1_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "or_ln457_reg_2592_pp0_iter1_reg_reg[0]" *) 
  FDRE \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep 
       (.C(ap_clk),
        .CE(\icmp_ln444_reg_2569[0]_i_1_n_0 ),
        .D(or_ln457_reg_2592),
        .Q(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "or_ln457_reg_2592_pp0_iter1_reg_reg[0]" *) 
  FDRE \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(\icmp_ln444_reg_2569[0]_i_1_n_0 ),
        .D(or_ln457_reg_2592),
        .Q(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  FDRE \or_ln457_reg_2592_reg[0] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(or_ln457_fu_1213_p2),
        .Q(or_ln457_reg_2592),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_reg_2746[0]_i_1 
       (.I0(p_Val2_1_fu_1993_p4__0[0]),
        .I1(tmp_26_fu_2003_p3),
        .O(p_Val2_2_fu_2015_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \p_Val2_4_reg_2746[1]_i_1 
       (.I0(p_Val2_1_fu_1993_p4__0[1]),
        .I1(p_Val2_1_fu_1993_p4__0[0]),
        .I2(tmp_26_fu_2003_p3),
        .O(p_Val2_2_fu_2015_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \p_Val2_4_reg_2746[2]_i_1 
       (.I0(p_Val2_1_fu_1993_p4__0[2]),
        .I1(tmp_26_fu_2003_p3),
        .I2(p_Val2_1_fu_1993_p4__0[0]),
        .I3(p_Val2_1_fu_1993_p4__0[1]),
        .O(p_Val2_2_fu_2015_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_4_reg_2746[3]_i_1 
       (.I0(p_Val2_1_fu_1993_p4__0[1]),
        .I1(p_Val2_1_fu_1993_p4__0[0]),
        .I2(tmp_26_fu_2003_p3),
        .I3(p_Val2_1_fu_1993_p4__0[2]),
        .I4(p_Val2_1_fu_1993_p4__0[3]),
        .O(p_Val2_2_fu_2015_p2__0[3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_Val2_4_reg_2746[4]_i_1 
       (.I0(\p_Val2_4_reg_2746[7]_i_1_n_0 ),
        .I1(p_Val2_1_fu_1993_p4__0[6]),
        .I2(p_Val2_1_fu_1993_p4__0[4]),
        .I3(\p_Val2_4_reg_2746[7]_i_5_n_0 ),
        .I4(p_Val2_1_fu_1993_p4__0[5]),
        .I5(p_Val2_1_fu_1993_p4),
        .O(p_Val2_4_reg_2746));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_10 
       (.I0(add_ln703_12_reg_2731[13]),
        .I1(add_ln703_15_reg_2736[13]),
        .I2(add_ln703_22_reg_2741[13]),
        .I3(add_ln703_12_reg_2731[14]),
        .I4(add_ln703_15_reg_2736[14]),
        .I5(add_ln703_22_reg_2741[14]),
        .O(\p_Val2_4_reg_2746[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_11 
       (.I0(add_ln703_12_reg_2731[12]),
        .I1(add_ln703_15_reg_2736[12]),
        .I2(add_ln703_22_reg_2741[12]),
        .I3(add_ln703_12_reg_2731[13]),
        .I4(add_ln703_15_reg_2736[13]),
        .I5(add_ln703_22_reg_2741[13]),
        .O(\p_Val2_4_reg_2746[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_12 
       (.I0(add_ln703_22_reg_2741[11]),
        .I1(add_ln703_12_reg_2731[11]),
        .I2(add_ln703_15_reg_2736[11]),
        .I3(add_ln703_12_reg_2731[12]),
        .I4(add_ln703_15_reg_2736[12]),
        .I5(add_ln703_22_reg_2741[12]),
        .O(\p_Val2_4_reg_2746[4]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_14 
       (.I0(add_ln703_22_reg_2741[10]),
        .I1(add_ln703_15_reg_2736[10]),
        .I2(add_ln703_12_reg_2731[10]),
        .O(\p_Val2_4_reg_2746[4]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_15 
       (.I0(add_ln703_22_reg_2741[9]),
        .I1(add_ln703_15_reg_2736[9]),
        .I2(add_ln703_12_reg_2731[9]),
        .O(\p_Val2_4_reg_2746[4]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_16 
       (.I0(add_ln703_22_reg_2741[8]),
        .I1(add_ln703_15_reg_2736[8]),
        .I2(add_ln703_12_reg_2731[8]),
        .O(\p_Val2_4_reg_2746[4]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_17 
       (.I0(add_ln703_15_reg_2736[7]),
        .I1(add_ln703_12_reg_2731[7]),
        .I2(add_ln703_22_reg_2741[7]),
        .O(\p_Val2_4_reg_2746[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_18 
       (.I0(add_ln703_12_reg_2731[10]),
        .I1(add_ln703_15_reg_2736[10]),
        .I2(add_ln703_22_reg_2741[10]),
        .I3(add_ln703_12_reg_2731[11]),
        .I4(add_ln703_22_reg_2741[11]),
        .I5(add_ln703_15_reg_2736[11]),
        .O(\p_Val2_4_reg_2746[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_19 
       (.I0(add_ln703_12_reg_2731[9]),
        .I1(add_ln703_15_reg_2736[9]),
        .I2(add_ln703_22_reg_2741[9]),
        .I3(add_ln703_12_reg_2731[10]),
        .I4(add_ln703_15_reg_2736[10]),
        .I5(add_ln703_22_reg_2741[10]),
        .O(\p_Val2_4_reg_2746[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \p_Val2_4_reg_2746[4]_i_2 
       (.I0(p_Val2_1_fu_1993_p4__0[4]),
        .I1(p_Val2_1_fu_1993_p4__0[1]),
        .I2(p_Val2_1_fu_1993_p4__0[0]),
        .I3(tmp_26_fu_2003_p3),
        .I4(p_Val2_1_fu_1993_p4__0[2]),
        .I5(p_Val2_1_fu_1993_p4__0[3]),
        .O(p_Val2_2_fu_2015_p2__0[4]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_20 
       (.I0(add_ln703_12_reg_2731[8]),
        .I1(add_ln703_15_reg_2736[8]),
        .I2(add_ln703_22_reg_2741[8]),
        .I3(add_ln703_12_reg_2731[9]),
        .I4(add_ln703_15_reg_2736[9]),
        .I5(add_ln703_22_reg_2741[9]),
        .O(\p_Val2_4_reg_2746[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_21 
       (.I0(add_ln703_22_reg_2741[7]),
        .I1(add_ln703_12_reg_2731[7]),
        .I2(add_ln703_15_reg_2736[7]),
        .I3(add_ln703_12_reg_2731[8]),
        .I4(add_ln703_15_reg_2736[8]),
        .I5(add_ln703_22_reg_2741[8]),
        .O(\p_Val2_4_reg_2746[4]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_23 
       (.I0(add_ln703_22_reg_2741[6]),
        .I1(add_ln703_15_reg_2736[6]),
        .I2(add_ln703_12_reg_2731[6]),
        .O(\p_Val2_4_reg_2746[4]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_24 
       (.I0(add_ln703_22_reg_2741[5]),
        .I1(add_ln703_15_reg_2736[5]),
        .I2(add_ln703_12_reg_2731[5]),
        .O(\p_Val2_4_reg_2746[4]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_25 
       (.I0(add_ln703_22_reg_2741[4]),
        .I1(add_ln703_15_reg_2736[4]),
        .I2(add_ln703_12_reg_2731[4]),
        .O(\p_Val2_4_reg_2746[4]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_26 
       (.I0(add_ln703_15_reg_2736[3]),
        .I1(add_ln703_12_reg_2731[3]),
        .I2(add_ln703_22_reg_2741[3]),
        .O(\p_Val2_4_reg_2746[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_27 
       (.I0(add_ln703_12_reg_2731[6]),
        .I1(add_ln703_15_reg_2736[6]),
        .I2(add_ln703_22_reg_2741[6]),
        .I3(add_ln703_12_reg_2731[7]),
        .I4(add_ln703_22_reg_2741[7]),
        .I5(add_ln703_15_reg_2736[7]),
        .O(\p_Val2_4_reg_2746[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_28 
       (.I0(add_ln703_12_reg_2731[5]),
        .I1(add_ln703_15_reg_2736[5]),
        .I2(add_ln703_22_reg_2741[5]),
        .I3(add_ln703_12_reg_2731[6]),
        .I4(add_ln703_15_reg_2736[6]),
        .I5(add_ln703_22_reg_2741[6]),
        .O(\p_Val2_4_reg_2746[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_29 
       (.I0(add_ln703_12_reg_2731[4]),
        .I1(add_ln703_15_reg_2736[4]),
        .I2(add_ln703_22_reg_2741[4]),
        .I3(add_ln703_12_reg_2731[5]),
        .I4(add_ln703_15_reg_2736[5]),
        .I5(add_ln703_22_reg_2741[5]),
        .O(\p_Val2_4_reg_2746[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_30 
       (.I0(add_ln703_22_reg_2741[3]),
        .I1(add_ln703_12_reg_2731[3]),
        .I2(add_ln703_15_reg_2736[3]),
        .I3(add_ln703_12_reg_2731[4]),
        .I4(add_ln703_15_reg_2736[4]),
        .I5(add_ln703_22_reg_2741[4]),
        .O(\p_Val2_4_reg_2746[4]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_31 
       (.I0(add_ln703_22_reg_2741[2]),
        .I1(add_ln703_15_reg_2736[2]),
        .I2(add_ln703_12_reg_2731[2]),
        .O(\p_Val2_4_reg_2746[4]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_32 
       (.I0(add_ln703_22_reg_2741[1]),
        .I1(add_ln703_15_reg_2736[1]),
        .I2(add_ln703_12_reg_2731[1]),
        .O(\p_Val2_4_reg_2746[4]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_33 
       (.I0(add_ln703_22_reg_2741[0]),
        .I1(add_ln703_12_reg_2731[0]),
        .I2(add_ln703_15_reg_2736[0]),
        .O(\p_Val2_4_reg_2746[4]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_34 
       (.I0(add_ln703_12_reg_2731[2]),
        .I1(add_ln703_15_reg_2736[2]),
        .I2(add_ln703_22_reg_2741[2]),
        .I3(add_ln703_12_reg_2731[3]),
        .I4(add_ln703_22_reg_2741[3]),
        .I5(add_ln703_15_reg_2736[3]),
        .O(\p_Val2_4_reg_2746[4]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_35 
       (.I0(add_ln703_12_reg_2731[1]),
        .I1(add_ln703_15_reg_2736[1]),
        .I2(add_ln703_22_reg_2741[1]),
        .I3(add_ln703_12_reg_2731[2]),
        .I4(add_ln703_15_reg_2736[2]),
        .I5(add_ln703_22_reg_2741[2]),
        .O(\p_Val2_4_reg_2746[4]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_36 
       (.I0(add_ln703_15_reg_2736[0]),
        .I1(add_ln703_12_reg_2731[0]),
        .I2(add_ln703_22_reg_2741[0]),
        .I3(add_ln703_12_reg_2731[1]),
        .I4(add_ln703_15_reg_2736[1]),
        .I5(add_ln703_22_reg_2741[1]),
        .O(\p_Val2_4_reg_2746[4]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_4_reg_2746[4]_i_37 
       (.I0(add_ln703_22_reg_2741[0]),
        .I1(add_ln703_15_reg_2736[0]),
        .I2(add_ln703_12_reg_2731[0]),
        .O(\p_Val2_4_reg_2746[4]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_5 
       (.I0(add_ln703_22_reg_2741[14]),
        .I1(add_ln703_15_reg_2736[14]),
        .I2(add_ln703_12_reg_2731[14]),
        .O(\p_Val2_4_reg_2746[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_6 
       (.I0(add_ln703_22_reg_2741[13]),
        .I1(add_ln703_15_reg_2736[13]),
        .I2(add_ln703_12_reg_2731[13]),
        .O(\p_Val2_4_reg_2746[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_7 
       (.I0(add_ln703_22_reg_2741[12]),
        .I1(add_ln703_15_reg_2736[12]),
        .I2(add_ln703_12_reg_2731[12]),
        .O(\p_Val2_4_reg_2746[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[4]_i_8 
       (.I0(add_ln703_15_reg_2736[11]),
        .I1(add_ln703_12_reg_2731[11]),
        .I2(add_ln703_22_reg_2741[11]),
        .O(\p_Val2_4_reg_2746[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[4]_i_9 
       (.I0(add_ln703_12_reg_2731[14]),
        .I1(add_ln703_15_reg_2736[14]),
        .I2(add_ln703_22_reg_2741[14]),
        .I3(add_ln703_12_reg_2731[15]),
        .I4(add_ln703_22_reg_2741[15]),
        .I5(add_ln703_15_reg_2736[15]),
        .O(\p_Val2_4_reg_2746[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hBFC03FC0)) 
    \p_Val2_4_reg_2746[5]_i_1 
       (.I0(p_Val2_1_fu_1993_p4__0[6]),
        .I1(p_Val2_1_fu_1993_p4__0[4]),
        .I2(\p_Val2_4_reg_2746[7]_i_5_n_0 ),
        .I3(p_Val2_1_fu_1993_p4__0[5]),
        .I4(p_Val2_1_fu_1993_p4),
        .O(\p_Val2_4_reg_2746[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA6AAA)) 
    \p_Val2_4_reg_2746[6]_i_1 
       (.I0(p_Val2_1_fu_1993_p4__0[6]),
        .I1(p_Val2_1_fu_1993_p4__0[4]),
        .I2(\p_Val2_4_reg_2746[7]_i_5_n_0 ),
        .I3(p_Val2_1_fu_1993_p4__0[5]),
        .I4(p_Val2_1_fu_1993_p4),
        .O(\p_Val2_4_reg_2746[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_4_reg_2746[7]_i_1 
       (.I0(and_ln512_reg_2601_pp0_iter5_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(\p_Val2_4_reg_2746[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[7]_i_10 
       (.I0(add_ln703_15_reg_2736[15]),
        .I1(add_ln703_12_reg_2731[15]),
        .I2(add_ln703_22_reg_2741[15]),
        .O(\p_Val2_4_reg_2746[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_4_reg_2746[7]_i_11 
       (.I0(add_ln703_12_reg_2731[18]),
        .I1(add_ln703_15_reg_2736[18]),
        .I2(add_ln703_22_reg_2741[18]),
        .I3(add_ln703_15_reg_2736[19]),
        .I4(add_ln703_12_reg_2731[19]),
        .O(\p_Val2_4_reg_2746[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[7]_i_12 
       (.I0(add_ln703_12_reg_2731[17]),
        .I1(add_ln703_15_reg_2736[17]),
        .I2(add_ln703_22_reg_2741[17]),
        .I3(add_ln703_12_reg_2731[18]),
        .I4(add_ln703_15_reg_2736[18]),
        .I5(add_ln703_22_reg_2741[18]),
        .O(\p_Val2_4_reg_2746[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[7]_i_13 
       (.I0(add_ln703_12_reg_2731[16]),
        .I1(add_ln703_15_reg_2736[16]),
        .I2(add_ln703_22_reg_2741[16]),
        .I3(add_ln703_12_reg_2731[17]),
        .I4(add_ln703_15_reg_2736[17]),
        .I5(add_ln703_22_reg_2741[17]),
        .O(\p_Val2_4_reg_2746[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_4_reg_2746[7]_i_14 
       (.I0(add_ln703_22_reg_2741[15]),
        .I1(add_ln703_12_reg_2731[15]),
        .I2(add_ln703_15_reg_2736[15]),
        .I3(add_ln703_12_reg_2731[16]),
        .I4(add_ln703_15_reg_2736[16]),
        .I5(add_ln703_22_reg_2741[16]),
        .O(\p_Val2_4_reg_2746[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \p_Val2_4_reg_2746[7]_i_2 
       (.I0(p_Val2_1_fu_1993_p4__0[6]),
        .I1(p_Val2_1_fu_1993_p4__0[4]),
        .I2(\p_Val2_4_reg_2746[7]_i_5_n_0 ),
        .I3(p_Val2_1_fu_1993_p4__0[5]),
        .I4(p_Val2_1_fu_1993_p4),
        .O(\p_Val2_4_reg_2746[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_Val2_4_reg_2746[7]_i_5 
       (.I0(p_Val2_1_fu_1993_p4__0[3]),
        .I1(p_Val2_1_fu_1993_p4__0[2]),
        .I2(tmp_26_fu_2003_p3),
        .I3(p_Val2_1_fu_1993_p4__0[0]),
        .I4(p_Val2_1_fu_1993_p4__0[1]),
        .O(\p_Val2_4_reg_2746[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_4_reg_2746[7]_i_6 
       (.I0(add_ln703_15_reg_2736[19]),
        .I1(add_ln703_12_reg_2731[19]),
        .I2(add_ln703_12_reg_2731[20]),
        .O(\p_Val2_4_reg_2746[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[7]_i_7 
       (.I0(add_ln703_22_reg_2741[18]),
        .I1(add_ln703_15_reg_2736[18]),
        .I2(add_ln703_12_reg_2731[18]),
        .O(\p_Val2_4_reg_2746[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[7]_i_8 
       (.I0(add_ln703_22_reg_2741[17]),
        .I1(add_ln703_15_reg_2736[17]),
        .I2(add_ln703_12_reg_2731[17]),
        .O(\p_Val2_4_reg_2746[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_reg_2746[7]_i_9 
       (.I0(add_ln703_22_reg_2741[16]),
        .I1(add_ln703_15_reg_2736[16]),
        .I2(add_ln703_12_reg_2731[16]),
        .O(\p_Val2_4_reg_2746[7]_i_9_n_0 ));
  FDSE \p_Val2_4_reg_2746_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_4_reg_2746[7]_i_1_n_0 ),
        .D(p_Val2_2_fu_2015_p2__0[0]),
        .Q(\p_Val2_4_reg_2746_reg[7]_0 [0]),
        .S(p_Val2_4_reg_2746));
  FDSE \p_Val2_4_reg_2746_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_4_reg_2746[7]_i_1_n_0 ),
        .D(p_Val2_2_fu_2015_p2__0[1]),
        .Q(\p_Val2_4_reg_2746_reg[7]_0 [1]),
        .S(p_Val2_4_reg_2746));
  FDSE \p_Val2_4_reg_2746_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_4_reg_2746[7]_i_1_n_0 ),
        .D(p_Val2_2_fu_2015_p2__0[2]),
        .Q(\p_Val2_4_reg_2746_reg[7]_0 [2]),
        .S(p_Val2_4_reg_2746));
  FDSE \p_Val2_4_reg_2746_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_4_reg_2746[7]_i_1_n_0 ),
        .D(p_Val2_2_fu_2015_p2__0[3]),
        .Q(\p_Val2_4_reg_2746_reg[7]_0 [3]),
        .S(p_Val2_4_reg_2746));
  FDSE \p_Val2_4_reg_2746_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_4_reg_2746[7]_i_1_n_0 ),
        .D(p_Val2_2_fu_2015_p2__0[4]),
        .Q(\p_Val2_4_reg_2746_reg[7]_0 [4]),
        .S(p_Val2_4_reg_2746));
  CARRY4 \p_Val2_4_reg_2746_reg[4]_i_13 
       (.CI(\p_Val2_4_reg_2746_reg[4]_i_22_n_0 ),
        .CO({\p_Val2_4_reg_2746_reg[4]_i_13_n_0 ,\p_Val2_4_reg_2746_reg[4]_i_13_n_1 ,\p_Val2_4_reg_2746_reg[4]_i_13_n_2 ,\p_Val2_4_reg_2746_reg[4]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_reg_2746[4]_i_23_n_0 ,\p_Val2_4_reg_2746[4]_i_24_n_0 ,\p_Val2_4_reg_2746[4]_i_25_n_0 ,\p_Val2_4_reg_2746[4]_i_26_n_0 }),
        .O(\NLW_p_Val2_4_reg_2746_reg[4]_i_13_O_UNCONNECTED [3:0]),
        .S({\p_Val2_4_reg_2746[4]_i_27_n_0 ,\p_Val2_4_reg_2746[4]_i_28_n_0 ,\p_Val2_4_reg_2746[4]_i_29_n_0 ,\p_Val2_4_reg_2746[4]_i_30_n_0 }));
  CARRY4 \p_Val2_4_reg_2746_reg[4]_i_22 
       (.CI(1'b0),
        .CO({\p_Val2_4_reg_2746_reg[4]_i_22_n_0 ,\p_Val2_4_reg_2746_reg[4]_i_22_n_1 ,\p_Val2_4_reg_2746_reg[4]_i_22_n_2 ,\p_Val2_4_reg_2746_reg[4]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_reg_2746[4]_i_31_n_0 ,\p_Val2_4_reg_2746[4]_i_32_n_0 ,\p_Val2_4_reg_2746[4]_i_33_n_0 ,1'b0}),
        .O(\NLW_p_Val2_4_reg_2746_reg[4]_i_22_O_UNCONNECTED [3:0]),
        .S({\p_Val2_4_reg_2746[4]_i_34_n_0 ,\p_Val2_4_reg_2746[4]_i_35_n_0 ,\p_Val2_4_reg_2746[4]_i_36_n_0 ,\p_Val2_4_reg_2746[4]_i_37_n_0 }));
  CARRY4 \p_Val2_4_reg_2746_reg[4]_i_3 
       (.CI(\p_Val2_4_reg_2746_reg[4]_i_4_n_0 ),
        .CO({\p_Val2_4_reg_2746_reg[4]_i_3_n_0 ,\p_Val2_4_reg_2746_reg[4]_i_3_n_1 ,\p_Val2_4_reg_2746_reg[4]_i_3_n_2 ,\p_Val2_4_reg_2746_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_reg_2746[4]_i_5_n_0 ,\p_Val2_4_reg_2746[4]_i_6_n_0 ,\p_Val2_4_reg_2746[4]_i_7_n_0 ,\p_Val2_4_reg_2746[4]_i_8_n_0 }),
        .O({p_Val2_1_fu_1993_p4__0[1:0],tmp_26_fu_2003_p3,\NLW_p_Val2_4_reg_2746_reg[4]_i_3_O_UNCONNECTED [0]}),
        .S({\p_Val2_4_reg_2746[4]_i_9_n_0 ,\p_Val2_4_reg_2746[4]_i_10_n_0 ,\p_Val2_4_reg_2746[4]_i_11_n_0 ,\p_Val2_4_reg_2746[4]_i_12_n_0 }));
  CARRY4 \p_Val2_4_reg_2746_reg[4]_i_4 
       (.CI(\p_Val2_4_reg_2746_reg[4]_i_13_n_0 ),
        .CO({\p_Val2_4_reg_2746_reg[4]_i_4_n_0 ,\p_Val2_4_reg_2746_reg[4]_i_4_n_1 ,\p_Val2_4_reg_2746_reg[4]_i_4_n_2 ,\p_Val2_4_reg_2746_reg[4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_reg_2746[4]_i_14_n_0 ,\p_Val2_4_reg_2746[4]_i_15_n_0 ,\p_Val2_4_reg_2746[4]_i_16_n_0 ,\p_Val2_4_reg_2746[4]_i_17_n_0 }),
        .O(\NLW_p_Val2_4_reg_2746_reg[4]_i_4_O_UNCONNECTED [3:0]),
        .S({\p_Val2_4_reg_2746[4]_i_18_n_0 ,\p_Val2_4_reg_2746[4]_i_19_n_0 ,\p_Val2_4_reg_2746[4]_i_20_n_0 ,\p_Val2_4_reg_2746[4]_i_21_n_0 }));
  FDSE \p_Val2_4_reg_2746_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_4_reg_2746[7]_i_1_n_0 ),
        .D(\p_Val2_4_reg_2746[5]_i_1_n_0 ),
        .Q(\p_Val2_4_reg_2746_reg[7]_0 [5]),
        .S(1'b0));
  FDSE \p_Val2_4_reg_2746_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_4_reg_2746[7]_i_1_n_0 ),
        .D(\p_Val2_4_reg_2746[6]_i_1_n_0 ),
        .Q(\p_Val2_4_reg_2746_reg[7]_0 [6]),
        .S(1'b0));
  FDSE \p_Val2_4_reg_2746_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_4_reg_2746[7]_i_1_n_0 ),
        .D(\p_Val2_4_reg_2746[7]_i_2_n_0 ),
        .Q(\p_Val2_4_reg_2746_reg[7]_0 [7]),
        .S(1'b0));
  CARRY4 \p_Val2_4_reg_2746_reg[7]_i_3 
       (.CI(\p_Val2_4_reg_2746_reg[7]_i_4_n_0 ),
        .CO({\NLW_p_Val2_4_reg_2746_reg[7]_i_3_CO_UNCONNECTED [3:1],\p_Val2_4_reg_2746_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln703_12_reg_2731[20]}),
        .O({\NLW_p_Val2_4_reg_2746_reg[7]_i_3_O_UNCONNECTED [3:2],p_Val2_1_fu_1993_p4,p_Val2_1_fu_1993_p4__0[6]}),
        .S({1'b0,1'b0,add_ln703_12_reg_2731[21],\p_Val2_4_reg_2746[7]_i_6_n_0 }));
  CARRY4 \p_Val2_4_reg_2746_reg[7]_i_4 
       (.CI(\p_Val2_4_reg_2746_reg[4]_i_3_n_0 ),
        .CO({\p_Val2_4_reg_2746_reg[7]_i_4_n_0 ,\p_Val2_4_reg_2746_reg[7]_i_4_n_1 ,\p_Val2_4_reg_2746_reg[7]_i_4_n_2 ,\p_Val2_4_reg_2746_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_reg_2746[7]_i_7_n_0 ,\p_Val2_4_reg_2746[7]_i_8_n_0 ,\p_Val2_4_reg_2746[7]_i_9_n_0 ,\p_Val2_4_reg_2746[7]_i_10_n_0 }),
        .O(p_Val2_1_fu_1993_p4__0[5:2]),
        .S({\p_Val2_4_reg_2746[7]_i_11_n_0 ,\p_Val2_4_reg_2746[7]_i_12_n_0 ,\p_Val2_4_reg_2746[7]_i_13_n_0 ,\p_Val2_4_reg_2746[7]_i_14_n_0 }));
  CARRY4 p_i_10__1
       (.CI(p_i_11__1_n_0),
        .CO({p_i_10__1_n_0,p_i_10__1_n_1,p_i_10__1_n_2,p_i_10__1_n_3}),
        .CYINIT(1'b0),
        .DI(add_ln703_3_reg_2691[15:12]),
        .O({p_i_10__1_n_4,p_i_10__1_n_5,p_i_10__1_n_6,p_i_10__1_n_7}),
        .S({p_i_15__1_n_0,p_i_16__1_n_0,p_i_17__1_n_0,p_i_18__1_n_0}));
  CARRY4 p_i_11__1
       (.CI(p_i_12__1_n_0),
        .CO({p_i_11__1_n_0,p_i_11__1_n_1,p_i_11__1_n_2,p_i_11__1_n_3}),
        .CYINIT(1'b0),
        .DI(add_ln703_3_reg_2691[11:8]),
        .O({p_i_11__1_n_4,p_i_11__1_n_5,p_i_11__1_n_6,p_i_11__1_n_7}),
        .S({p_i_19__1_n_0,p_i_20__1_n_0,p_i_21__1_n_0,p_i_22__1_n_0}));
  CARRY4 p_i_12__1
       (.CI(p_i_13__1_n_0),
        .CO({p_i_12__1_n_0,p_i_12__1_n_1,p_i_12__1_n_2,p_i_12__1_n_3}),
        .CYINIT(1'b0),
        .DI(add_ln703_3_reg_2691[7:4]),
        .O({p_i_12__1_n_4,p_i_12__1_n_5,p_i_12__1_n_6,p_i_12__1_n_7}),
        .S({p_i_23__1_n_0,p_i_24__1_n_0,p_i_25__1_n_0,p_i_26__1_n_0}));
  CARRY4 p_i_13__1
       (.CI(1'b0),
        .CO({p_i_13__1_n_0,p_i_13__1_n_1,p_i_13__1_n_2,p_i_13__1_n_3}),
        .CYINIT(1'b0),
        .DI(add_ln703_3_reg_2691[3:0]),
        .O({p_i_13__1_n_4,p_i_13__1_n_5,p_i_13__1_n_6,p_i_13__1_n_7}),
        .S({p_i_27__1_n_0,p_i_28__1_n_0,p_i_29__1_n_0,p_i_30__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_14__1
       (.I0(add_ln703_3_reg_2691[16]),
        .I1(add_ln703_2_reg_2686[16]),
        .O(p_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_15__1
       (.I0(add_ln703_3_reg_2691[15]),
        .I1(add_ln703_2_reg_2686[15]),
        .O(p_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_16__1
       (.I0(add_ln703_3_reg_2691[14]),
        .I1(add_ln703_2_reg_2686[14]),
        .O(p_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_17__1
       (.I0(add_ln703_3_reg_2691[13]),
        .I1(add_ln703_2_reg_2686[13]),
        .O(p_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_18__1
       (.I0(add_ln703_3_reg_2691[12]),
        .I1(add_ln703_2_reg_2686[12]),
        .O(p_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_19__1
       (.I0(add_ln703_3_reg_2691[11]),
        .I1(add_ln703_2_reg_2686[11]),
        .O(p_i_19__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_20__1
       (.I0(add_ln703_3_reg_2691[10]),
        .I1(add_ln703_2_reg_2686[10]),
        .O(p_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21__1
       (.I0(add_ln703_3_reg_2691[9]),
        .I1(add_ln703_2_reg_2686[9]),
        .O(p_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22__1
       (.I0(add_ln703_3_reg_2691[8]),
        .I1(add_ln703_2_reg_2686[8]),
        .O(p_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_23__1
       (.I0(add_ln703_3_reg_2691[7]),
        .I1(add_ln703_2_reg_2686[7]),
        .O(p_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_24__1
       (.I0(add_ln703_3_reg_2691[6]),
        .I1(add_ln703_2_reg_2686[6]),
        .O(p_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_25__1
       (.I0(add_ln703_3_reg_2691[5]),
        .I1(add_ln703_2_reg_2686[5]),
        .O(p_i_25__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_26__1
       (.I0(add_ln703_3_reg_2691[4]),
        .I1(add_ln703_2_reg_2686[4]),
        .O(p_i_26__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_27__1
       (.I0(add_ln703_3_reg_2691[3]),
        .I1(add_ln703_2_reg_2686[3]),
        .O(p_i_27__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_28__1
       (.I0(add_ln703_3_reg_2691[2]),
        .I1(add_ln703_2_reg_2686[2]),
        .O(p_i_28__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_29__1
       (.I0(add_ln703_3_reg_2691[1]),
        .I1(add_ln703_2_reg_2686[1]),
        .O(p_i_29__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_30__1
       (.I0(add_ln703_3_reg_2691[0]),
        .I1(add_ln703_2_reg_2686[0]),
        .O(p_i_30__1_n_0));
  CARRY4 p_i_9__2
       (.CI(p_i_10__1_n_0),
        .CO({NLW_p_i_9__2_CO_UNCONNECTED[3:2],p_i_9__2_n_2,p_i_9__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln703_3_reg_2691[16]}),
        .O({NLW_p_i_9__2_O_UNCONNECTED[3],p_i_9__2_n_5,p_i_9__2_n_6,p_i_9__2_n_7}),
        .S({1'b0,add_ln703_2_reg_2686[18:17],p_i_14__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_14
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln444_reg_2569_reg_n_0_[0] ),
        .I2(and_ln118_reg_2578),
        .O(ram_reg_i_14_n_0));
  FDRE \right_border_buf_0_10_fu_286_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[0]),
        .Q(right_border_buf_0_10_fu_286[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_286_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[1]),
        .Q(right_border_buf_0_10_fu_286[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_286_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[2]),
        .Q(right_border_buf_0_10_fu_286[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_286_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[3]),
        .Q(right_border_buf_0_10_fu_286[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_286_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[4]),
        .Q(right_border_buf_0_10_fu_286[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_286_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[5]),
        .Q(right_border_buf_0_10_fu_286[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_286_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[6]),
        .Q(right_border_buf_0_10_fu_286[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_286_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(din2[7]),
        .Q(right_border_buf_0_10_fu_286[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_290_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_286[0]),
        .Q(right_border_buf_0_11_fu_290[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_290_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_286[1]),
        .Q(right_border_buf_0_11_fu_290[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_290_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_286[2]),
        .Q(right_border_buf_0_11_fu_290[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_290_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_286[3]),
        .Q(right_border_buf_0_11_fu_290[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_290_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_286[4]),
        .Q(right_border_buf_0_11_fu_290[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_290_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_286[5]),
        .Q(right_border_buf_0_11_fu_290[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_290_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_286[6]),
        .Q(right_border_buf_0_11_fu_290[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_290_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_10_fu_286[7]),
        .Q(right_border_buf_0_11_fu_290[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_294_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_290[0]),
        .Q(right_border_buf_0_12_fu_294[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_294_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_290[1]),
        .Q(right_border_buf_0_12_fu_294[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_294_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_290[2]),
        .Q(right_border_buf_0_12_fu_294[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_294_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_290[3]),
        .Q(right_border_buf_0_12_fu_294[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_294_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_290[4]),
        .Q(right_border_buf_0_12_fu_294[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_294_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_290[5]),
        .Q(right_border_buf_0_12_fu_294[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_294_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_290[6]),
        .Q(right_border_buf_0_12_fu_294[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_294_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_11_fu_290[7]),
        .Q(right_border_buf_0_12_fu_294[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \right_border_buf_0_13_fu_298[7]_i_2 
       (.I0(icmp_ln887_reg_2509),
        .I1(\icmp_ln899_reg_2518_reg_n_0_[0] ),
        .I2(and_ln118_reg_2578_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\right_border_buf_0_13_fu_298[7]_i_2_n_0 ));
  FDRE \right_border_buf_0_13_fu_298_reg[0] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_8_U_n_25),
        .Q(right_border_buf_0_13_fu_298[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_298_reg[1] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_8_U_n_24),
        .Q(right_border_buf_0_13_fu_298[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_298_reg[2] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_8_U_n_23),
        .Q(right_border_buf_0_13_fu_298[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_298_reg[3] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_8_U_n_22),
        .Q(right_border_buf_0_13_fu_298[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_298_reg[4] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_8_U_n_21),
        .Q(right_border_buf_0_13_fu_298[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_298_reg[5] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_8_U_n_20),
        .Q(right_border_buf_0_13_fu_298[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_298_reg[6] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_8_U_n_19),
        .Q(right_border_buf_0_13_fu_298[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_298_reg[7] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_8_U_n_18),
        .Q(right_border_buf_0_13_fu_298[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_302_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[0]),
        .Q(right_border_buf_0_14_fu_302[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_302_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[1]),
        .Q(right_border_buf_0_14_fu_302[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_302_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[2]),
        .Q(right_border_buf_0_14_fu_302[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_302_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[3]),
        .Q(right_border_buf_0_14_fu_302[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_302_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[4]),
        .Q(right_border_buf_0_14_fu_302[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_302_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[5]),
        .Q(right_border_buf_0_14_fu_302[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_302_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[6]),
        .Q(right_border_buf_0_14_fu_302[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_302_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(din3[7]),
        .Q(right_border_buf_0_14_fu_302[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_246[0]),
        .Q(right_border_buf_0_1_fu_250[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_246[1]),
        .Q(right_border_buf_0_1_fu_250[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_246[2]),
        .Q(right_border_buf_0_1_fu_250[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_246[3]),
        .Q(right_border_buf_0_1_fu_250[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_246[4]),
        .Q(right_border_buf_0_1_fu_250[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_246[5]),
        .Q(right_border_buf_0_1_fu_250[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_246[6]),
        .Q(right_border_buf_0_1_fu_250[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_s_fu_246[7]),
        .Q(right_border_buf_0_1_fu_250[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_250[0]),
        .Q(right_border_buf_0_2_fu_254[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_250[1]),
        .Q(right_border_buf_0_2_fu_254[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_250[2]),
        .Q(right_border_buf_0_2_fu_254[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_250[3]),
        .Q(right_border_buf_0_2_fu_254[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_250[4]),
        .Q(right_border_buf_0_2_fu_254[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_250[5]),
        .Q(right_border_buf_0_2_fu_254[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_250[6]),
        .Q(right_border_buf_0_2_fu_254[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_1_fu_250[7]),
        .Q(right_border_buf_0_2_fu_254[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_4_fu_262[0]),
        .Q(right_border_buf_0_3_fu_258[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_4_fu_262[1]),
        .Q(right_border_buf_0_3_fu_258[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_4_fu_262[2]),
        .Q(right_border_buf_0_3_fu_258[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_4_fu_262[3]),
        .Q(right_border_buf_0_3_fu_258[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_4_fu_262[4]),
        .Q(right_border_buf_0_3_fu_258[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_4_fu_262[5]),
        .Q(right_border_buf_0_3_fu_258[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_4_fu_262[6]),
        .Q(right_border_buf_0_3_fu_258[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_4_fu_262[7]),
        .Q(right_border_buf_0_3_fu_258[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_9_U_n_17),
        .Q(right_border_buf_0_4_fu_262[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_9_U_n_16),
        .Q(right_border_buf_0_4_fu_262[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_9_U_n_15),
        .Q(right_border_buf_0_4_fu_262[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_9_U_n_14),
        .Q(right_border_buf_0_4_fu_262[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_9_U_n_13),
        .Q(right_border_buf_0_4_fu_262[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_9_U_n_12),
        .Q(right_border_buf_0_4_fu_262[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_9_U_n_11),
        .Q(right_border_buf_0_4_fu_262[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(k_buf_0_val_9_U_n_10),
        .Q(right_border_buf_0_4_fu_262[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[0]),
        .Q(right_border_buf_0_5_fu_266[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[1]),
        .Q(right_border_buf_0_5_fu_266[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[2]),
        .Q(right_border_buf_0_5_fu_266[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[3]),
        .Q(right_border_buf_0_5_fu_266[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[4]),
        .Q(right_border_buf_0_5_fu_266[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[5]),
        .Q(right_border_buf_0_5_fu_266[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[6]),
        .Q(right_border_buf_0_5_fu_266[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(din1[7]),
        .Q(right_border_buf_0_5_fu_266[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_266[0]),
        .Q(right_border_buf_0_6_fu_270[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_266[1]),
        .Q(right_border_buf_0_6_fu_270[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_266[2]),
        .Q(right_border_buf_0_6_fu_270[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_266[3]),
        .Q(right_border_buf_0_6_fu_270[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_266[4]),
        .Q(right_border_buf_0_6_fu_270[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_266[5]),
        .Q(right_border_buf_0_6_fu_270[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_266[6]),
        .Q(right_border_buf_0_6_fu_270[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_5_fu_266[7]),
        .Q(right_border_buf_0_6_fu_270[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_270[0]),
        .Q(right_border_buf_0_7_fu_274[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_270[1]),
        .Q(right_border_buf_0_7_fu_274[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_270[2]),
        .Q(right_border_buf_0_7_fu_274[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_270[3]),
        .Q(right_border_buf_0_7_fu_274[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_270[4]),
        .Q(right_border_buf_0_7_fu_274[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_270[5]),
        .Q(right_border_buf_0_7_fu_274[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_270[6]),
        .Q(right_border_buf_0_7_fu_274[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(right_border_buf_0_6_fu_270[7]),
        .Q(right_border_buf_0_7_fu_274[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_278_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[0]),
        .Q(right_border_buf_0_8_fu_278[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_278_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[1]),
        .Q(right_border_buf_0_8_fu_278[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_278_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[2]),
        .Q(right_border_buf_0_8_fu_278[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_278_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[3]),
        .Q(right_border_buf_0_8_fu_278[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_278_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[4]),
        .Q(right_border_buf_0_8_fu_278[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_278_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[5]),
        .Q(right_border_buf_0_8_fu_278[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_278_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[6]),
        .Q(right_border_buf_0_8_fu_278[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_278_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(din4[7]),
        .Q(right_border_buf_0_8_fu_278[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_13_fu_298[0]),
        .Q(right_border_buf_0_9_fu_282[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_13_fu_298[1]),
        .Q(right_border_buf_0_9_fu_282[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_13_fu_298[2]),
        .Q(right_border_buf_0_9_fu_282[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_282_reg[3] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_13_fu_298[3]),
        .Q(right_border_buf_0_9_fu_282[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_282_reg[4] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_13_fu_298[4]),
        .Q(right_border_buf_0_9_fu_282[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_282_reg[5] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_13_fu_298[5]),
        .Q(right_border_buf_0_9_fu_282[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_282_reg[6] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_13_fu_298[6]),
        .Q(right_border_buf_0_9_fu_282[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_282_reg[7] 
       (.C(ap_clk),
        .CE(we114_out),
        .D(right_border_buf_0_13_fu_298[7]),
        .Q(right_border_buf_0_9_fu_282[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_246_reg[0] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[0]),
        .Q(right_border_buf_0_s_fu_246[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_246_reg[1] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[1]),
        .Q(right_border_buf_0_s_fu_246[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_246_reg[2] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[2]),
        .Q(right_border_buf_0_s_fu_246[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_246_reg[3] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[3]),
        .Q(right_border_buf_0_s_fu_246[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_246_reg[4] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[4]),
        .Q(right_border_buf_0_s_fu_246[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_246_reg[5] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[5]),
        .Q(right_border_buf_0_s_fu_246[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_246_reg[6] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[6]),
        .Q(right_border_buf_0_s_fu_246[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_246_reg[7] 
       (.C(ap_clk),
        .CE(we1),
        .D(din0[7]),
        .Q(right_border_buf_0_s_fu_246[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_206_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_9_fu_202[0]),
        .Q(src_kernel_win_0_va_10_fu_206[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_206_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_9_fu_202[1]),
        .Q(src_kernel_win_0_va_10_fu_206[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_206_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_9_fu_202[2]),
        .Q(src_kernel_win_0_va_10_fu_206[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_206_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_9_fu_202[3]),
        .Q(src_kernel_win_0_va_10_fu_206[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_206_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_9_fu_202[4]),
        .Q(src_kernel_win_0_va_10_fu_206[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_206_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_9_fu_202[5]),
        .Q(src_kernel_win_0_va_10_fu_206[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_206_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_9_fu_202[6]),
        .Q(src_kernel_win_0_va_10_fu_206[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_206_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_9_fu_202[7]),
        .Q(src_kernel_win_0_va_10_fu_206[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_210_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_10_fu_206[0]),
        .Q(src_kernel_win_0_va_11_fu_210[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_210_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_10_fu_206[1]),
        .Q(src_kernel_win_0_va_11_fu_210[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_210_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_10_fu_206[2]),
        .Q(src_kernel_win_0_va_11_fu_210[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_210_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_10_fu_206[3]),
        .Q(src_kernel_win_0_va_11_fu_210[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_210_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_10_fu_206[4]),
        .Q(src_kernel_win_0_va_11_fu_210[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_210_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_10_fu_206[5]),
        .Q(src_kernel_win_0_va_11_fu_210[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_210_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_10_fu_206[6]),
        .Q(src_kernel_win_0_va_11_fu_210[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_210_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_10_fu_206[7]),
        .Q(src_kernel_win_0_va_11_fu_210[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_214_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[0]),
        .Q(src_kernel_win_0_va_12_fu_214[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_214_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[1]),
        .Q(src_kernel_win_0_va_12_fu_214[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_214_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[2]),
        .Q(src_kernel_win_0_va_12_fu_214[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_214_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[3]),
        .Q(src_kernel_win_0_va_12_fu_214[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_214_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[4]),
        .Q(src_kernel_win_0_va_12_fu_214[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_214_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[5]),
        .Q(src_kernel_win_0_va_12_fu_214[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_214_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[6]),
        .Q(src_kernel_win_0_va_12_fu_214[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_214_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[7]),
        .Q(src_kernel_win_0_va_12_fu_214[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_218_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_12_fu_214[0]),
        .Q(src_kernel_win_0_va_13_fu_218[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_218_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_12_fu_214[1]),
        .Q(src_kernel_win_0_va_13_fu_218[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_218_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_12_fu_214[2]),
        .Q(src_kernel_win_0_va_13_fu_218[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_218_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_12_fu_214[3]),
        .Q(src_kernel_win_0_va_13_fu_218[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_218_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_12_fu_214[4]),
        .Q(src_kernel_win_0_va_13_fu_218[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_218_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_12_fu_214[5]),
        .Q(src_kernel_win_0_va_13_fu_218[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_218_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_12_fu_214[6]),
        .Q(src_kernel_win_0_va_13_fu_218[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_218_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_12_fu_214[7]),
        .Q(src_kernel_win_0_va_13_fu_218[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_222_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_13_fu_218[0]),
        .Q(src_kernel_win_0_va_14_fu_222[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_222_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_13_fu_218[1]),
        .Q(src_kernel_win_0_va_14_fu_222[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_222_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_13_fu_218[2]),
        .Q(src_kernel_win_0_va_14_fu_222[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_222_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_13_fu_218[3]),
        .Q(src_kernel_win_0_va_14_fu_222[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_222_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_13_fu_218[4]),
        .Q(src_kernel_win_0_va_14_fu_222[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_222_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_13_fu_218[5]),
        .Q(src_kernel_win_0_va_14_fu_222[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_222_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_13_fu_218[6]),
        .Q(src_kernel_win_0_va_14_fu_222[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_222_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_13_fu_218[7]),
        .Q(src_kernel_win_0_va_14_fu_222[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_kernel_win_0_va_15_fu_226[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln444_reg_2569_pp0_iter3_reg),
        .O(src_kernel_win_0_va_15_fu_2260));
  FDRE \src_kernel_win_0_va_15_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2260),
        .D(grp_fu_2090_p1[0]),
        .Q(src_kernel_win_0_va_15_fu_226[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2260),
        .D(grp_fu_2090_p1[1]),
        .Q(src_kernel_win_0_va_15_fu_226[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2260),
        .D(grp_fu_2090_p1[2]),
        .Q(src_kernel_win_0_va_15_fu_226[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2260),
        .D(grp_fu_2090_p1[3]),
        .Q(src_kernel_win_0_va_15_fu_226[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2260),
        .D(grp_fu_2090_p1[4]),
        .Q(src_kernel_win_0_va_15_fu_226[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2260),
        .D(grp_fu_2090_p1[5]),
        .Q(src_kernel_win_0_va_15_fu_226[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_226_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2260),
        .D(grp_fu_2090_p1[6]),
        .Q(src_kernel_win_0_va_15_fu_226[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_226_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2260),
        .D(grp_fu_2090_p1[7]),
        .Q(src_kernel_win_0_va_15_fu_226[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_230_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[0] ),
        .Q(\src_kernel_win_0_va_16_fu_230_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[1] ),
        .Q(\src_kernel_win_0_va_16_fu_230_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[2] ),
        .Q(\src_kernel_win_0_va_16_fu_230_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[3] ),
        .Q(\src_kernel_win_0_va_16_fu_230_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_230_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[4] ),
        .Q(\src_kernel_win_0_va_16_fu_230_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_230_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[5] ),
        .Q(\src_kernel_win_0_va_16_fu_230_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_230_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[6] ),
        .Q(\src_kernel_win_0_va_16_fu_230_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_230_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[7] ),
        .Q(\src_kernel_win_0_va_16_fu_230_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_16_fu_230_reg_n_0_[0] ),
        .Q(\src_kernel_win_0_va_17_fu_234_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_234_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_16_fu_230_reg_n_0_[1] ),
        .Q(\src_kernel_win_0_va_17_fu_234_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_234_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_16_fu_230_reg_n_0_[2] ),
        .Q(\src_kernel_win_0_va_17_fu_234_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_234_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_16_fu_230_reg_n_0_[3] ),
        .Q(\src_kernel_win_0_va_17_fu_234_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_234_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_16_fu_230_reg_n_0_[4] ),
        .Q(\src_kernel_win_0_va_17_fu_234_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_234_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_16_fu_230_reg_n_0_[5] ),
        .Q(\src_kernel_win_0_va_17_fu_234_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_234_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_16_fu_230_reg_n_0_[6] ),
        .Q(\src_kernel_win_0_va_17_fu_234_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_234_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_16_fu_230_reg_n_0_[7] ),
        .Q(\src_kernel_win_0_va_17_fu_234_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_17_fu_234_reg_n_0_[0] ),
        .Q(src_kernel_win_0_va_18_fu_238[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_238_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_17_fu_234_reg_n_0_[1] ),
        .Q(src_kernel_win_0_va_18_fu_238[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_238_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_17_fu_234_reg_n_0_[2] ),
        .Q(src_kernel_win_0_va_18_fu_238[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_238_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_17_fu_234_reg_n_0_[3] ),
        .Q(src_kernel_win_0_va_18_fu_238[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_238_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_17_fu_234_reg_n_0_[4] ),
        .Q(src_kernel_win_0_va_18_fu_238[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_238_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_17_fu_234_reg_n_0_[5] ),
        .Q(src_kernel_win_0_va_18_fu_238[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_238_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_17_fu_234_reg_n_0_[6] ),
        .Q(src_kernel_win_0_va_18_fu_238[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_238_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(\src_kernel_win_0_va_17_fu_234_reg_n_0_[7] ),
        .Q(src_kernel_win_0_va_18_fu_238[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(src_kernel_win_0_va_18_fu_238[0]),
        .Q(src_kernel_win_0_va_19_fu_242[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(src_kernel_win_0_va_18_fu_238[1]),
        .Q(src_kernel_win_0_va_19_fu_242[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(src_kernel_win_0_va_18_fu_238[2]),
        .Q(src_kernel_win_0_va_19_fu_242[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(src_kernel_win_0_va_18_fu_238[3]),
        .Q(src_kernel_win_0_va_19_fu_242[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(src_kernel_win_0_va_18_fu_238[4]),
        .Q(src_kernel_win_0_va_19_fu_242[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(src_kernel_win_0_va_18_fu_238[5]),
        .Q(src_kernel_win_0_va_19_fu_242[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(src_kernel_win_0_va_18_fu_238[6]),
        .Q(src_kernel_win_0_va_19_fu_242[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_16_fu_2300),
        .D(src_kernel_win_0_va_18_fu_238[7]),
        .Q(src_kernel_win_0_va_19_fu_242[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_fu_166_reg_n_0_[0] ),
        .Q(\src_kernel_win_0_va_1_fu_170_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_fu_166_reg_n_0_[1] ),
        .Q(\src_kernel_win_0_va_1_fu_170_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_fu_166_reg_n_0_[2] ),
        .Q(\src_kernel_win_0_va_1_fu_170_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_fu_166_reg_n_0_[3] ),
        .Q(\src_kernel_win_0_va_1_fu_170_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_fu_166_reg_n_0_[4] ),
        .Q(\src_kernel_win_0_va_1_fu_170_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_fu_166_reg_n_0_[5] ),
        .Q(\src_kernel_win_0_va_1_fu_170_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_fu_166_reg_n_0_[6] ),
        .Q(\src_kernel_win_0_va_1_fu_170_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_fu_166_reg_n_0_[7] ),
        .Q(\src_kernel_win_0_va_1_fu_170_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \src_kernel_win_0_va_20_reg_2651[1]_i_3 
       (.I0(sub_ln493_reg_2544[1]),
        .I1(sub_ln493_reg_2544[2]),
        .I2(sub_ln493_reg_2544[0]),
        .I3(icmp_ln899_1_reg_2535),
        .O(\src_kernel_win_0_va_20_reg_2651[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \src_kernel_win_0_va_20_reg_2651[5]_i_3 
       (.I0(sub_ln493_reg_2544[0]),
        .I1(icmp_ln899_1_reg_2535),
        .I2(sub_ln493_reg_2544[2]),
        .I3(sub_ln493_reg_2544[1]),
        .O(\src_kernel_win_0_va_20_reg_2651[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \src_kernel_win_0_va_20_reg_2651[7]_i_3 
       (.I0(icmp_ln899_1_reg_2535),
        .I1(sub_ln493_reg_2544[2]),
        .I2(sub_ln493_reg_2544[1]),
        .I3(sub_ln493_reg_2544[0]),
        .O(\src_kernel_win_0_va_20_reg_2651[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \src_kernel_win_0_va_20_reg_2651[7]_i_7 
       (.I0(icmp_ln899_1_reg_2535),
        .I1(sub_ln493_reg_2544[2]),
        .I2(sub_ln493_reg_2544[1]),
        .I3(sub_ln493_reg_2544[0]),
        .O(\src_kernel_win_0_va_20_reg_2651[7]_i_7_n_0 ));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651[0]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651[1]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651[2]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651[3]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651[4]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651[5]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651[6]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651[7]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1498_p3[0]),
        .Q(src_kernel_win_0_va_20_reg_2651[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1498_p3[1]),
        .Q(src_kernel_win_0_va_20_reg_2651[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1498_p3[2]),
        .Q(src_kernel_win_0_va_20_reg_2651[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1498_p3[3]),
        .Q(src_kernel_win_0_va_20_reg_2651[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1498_p3[4]),
        .Q(src_kernel_win_0_va_20_reg_2651[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1498_p3[5]),
        .Q(src_kernel_win_0_va_20_reg_2651[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1498_p3[6]),
        .Q(src_kernel_win_0_va_20_reg_2651[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2651_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_fu_1498_p3[7]),
        .Q(src_kernel_win_0_va_20_reg_2651[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \src_kernel_win_0_va_21_reg_2657[2]_i_4 
       (.I0(icmp_ln899_1_reg_2535),
        .I1(sub_ln493_1_reg_2549[2]),
        .I2(sub_ln493_1_reg_2549[1]),
        .I3(sub_ln493_1_reg_2549[0]),
        .O(\src_kernel_win_0_va_21_reg_2657[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \src_kernel_win_0_va_21_reg_2657[7]_i_3 
       (.I0(sub_ln493_1_reg_2549[0]),
        .I1(sub_ln493_1_reg_2549[1]),
        .I2(sub_ln493_1_reg_2549[2]),
        .I3(icmp_ln899_1_reg_2535),
        .O(\src_kernel_win_0_va_21_reg_2657[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \src_kernel_win_0_va_21_reg_2657[7]_i_7 
       (.I0(icmp_ln899_1_reg_2535),
        .I1(sub_ln493_1_reg_2549[2]),
        .I2(sub_ln493_1_reg_2549[0]),
        .I3(sub_ln493_1_reg_2549[1]),
        .O(\src_kernel_win_0_va_21_reg_2657[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \src_kernel_win_0_va_21_reg_2657[7]_i_8 
       (.I0(sub_ln493_1_reg_2549[1]),
        .I1(sub_ln493_1_reg_2549[2]),
        .I2(icmp_ln899_1_reg_2535),
        .I3(sub_ln493_1_reg_2549[0]),
        .O(\src_kernel_win_0_va_21_reg_2657[7]_i_8_n_0 ));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657[0]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657[1]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657[2]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657[3]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657[4]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657[5]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657[6]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657[7]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1520_p3[0]),
        .Q(src_kernel_win_0_va_21_reg_2657[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1520_p3[1]),
        .Q(src_kernel_win_0_va_21_reg_2657[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1520_p3[2]),
        .Q(src_kernel_win_0_va_21_reg_2657[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1520_p3[3]),
        .Q(src_kernel_win_0_va_21_reg_2657[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1520_p3[4]),
        .Q(src_kernel_win_0_va_21_reg_2657[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1520_p3[5]),
        .Q(src_kernel_win_0_va_21_reg_2657[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1520_p3[6]),
        .Q(src_kernel_win_0_va_21_reg_2657[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2657_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_fu_1520_p3[7]),
        .Q(src_kernel_win_0_va_21_reg_2657[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2663[0]),
        .Q(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2663[1]),
        .Q(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2663[2]),
        .Q(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2663[3]),
        .Q(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2663[4]),
        .Q(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2663[5]),
        .Q(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2663[6]),
        .Q(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2663[7]),
        .Q(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[0] ),
        .Q(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[1] ),
        .Q(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[2] ),
        .Q(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[3] ),
        .Q(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[4] ),
        .Q(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[5] ),
        .Q(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[6] ),
        .Q(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_22_reg_2663_pp0_iter3_reg_reg_n_0_[7] ),
        .Q(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1542_p3[0]),
        .Q(src_kernel_win_0_va_22_reg_2663[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1542_p3[1]),
        .Q(src_kernel_win_0_va_22_reg_2663[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1542_p3[2]),
        .Q(src_kernel_win_0_va_22_reg_2663[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1542_p3[3]),
        .Q(src_kernel_win_0_va_22_reg_2663[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1542_p3[4]),
        .Q(src_kernel_win_0_va_22_reg_2663[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1542_p3[5]),
        .Q(src_kernel_win_0_va_22_reg_2663[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1542_p3[6]),
        .Q(src_kernel_win_0_va_22_reg_2663[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2663_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_fu_1542_p3[7]),
        .Q(src_kernel_win_0_va_22_reg_2663[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \src_kernel_win_0_va_23_reg_2669[6]_i_4 
       (.I0(sub_ln493_3_reg_2559[1]),
        .I1(sub_ln493_3_reg_2559[0]),
        .I2(icmp_ln899_1_reg_2535),
        .I3(sub_ln493_3_reg_2559[2]),
        .O(\src_kernel_win_0_va_23_reg_2669[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \src_kernel_win_0_va_23_reg_2669[7]_i_3 
       (.I0(sub_ln493_3_reg_2559[0]),
        .I1(icmp_ln899_1_reg_2535),
        .I2(sub_ln493_3_reg_2559[2]),
        .I3(sub_ln493_3_reg_2559[1]),
        .O(\src_kernel_win_0_va_23_reg_2669[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \src_kernel_win_0_va_23_reg_2669[7]_i_7 
       (.I0(icmp_ln899_1_reg_2535),
        .I1(sub_ln493_3_reg_2559[2]),
        .I2(sub_ln493_3_reg_2559[0]),
        .I3(sub_ln493_3_reg_2559[1]),
        .O(\src_kernel_win_0_va_23_reg_2669[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \src_kernel_win_0_va_23_reg_2669[7]_i_8 
       (.I0(right_border_buf_0_6_fu_270[7]),
        .I1(sub_ln493_5_reg_2610[0]),
        .I2(sub_ln493_5_reg_2610[1]),
        .I3(sub_ln493_5_reg_2610[2]),
        .I4(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .O(\src_kernel_win_0_va_23_reg_2669[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \src_kernel_win_0_va_23_reg_2669[7]_i_9 
       (.I0(sub_ln493_3_reg_2559[0]),
        .I1(sub_ln493_3_reg_2559[2]),
        .I2(icmp_ln899_1_reg_2535),
        .I3(sub_ln493_3_reg_2559[1]),
        .O(\src_kernel_win_0_va_23_reg_2669[7]_i_9_n_0 ));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2669[0]),
        .Q(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2669[1]),
        .Q(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2669[2]),
        .Q(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2669[3]),
        .Q(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2669[4]),
        .Q(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2669[5]),
        .Q(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2669[6]),
        .Q(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_23_reg_2669[7]),
        .Q(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[0] ),
        .Q(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[1] ),
        .Q(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[2] ),
        .Q(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[3] ),
        .Q(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[4] ),
        .Q(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[5] ),
        .Q(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[6] ),
        .Q(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\src_kernel_win_0_va_23_reg_2669_pp0_iter3_reg_reg_n_0_[7] ),
        .Q(src_kernel_win_0_va_23_reg_2669_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_8_U_n_41),
        .Q(src_kernel_win_0_va_23_reg_2669[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_7_U_n_18),
        .Q(src_kernel_win_0_va_23_reg_2669[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_9_U_n_23),
        .Q(src_kernel_win_0_va_23_reg_2669[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_8_U_n_40),
        .Q(src_kernel_win_0_va_23_reg_2669[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_7_U_n_17),
        .Q(src_kernel_win_0_va_23_reg_2669[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_7_U_n_16),
        .Q(src_kernel_win_0_va_23_reg_2669[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_8_U_n_39),
        .Q(src_kernel_win_0_va_23_reg_2669[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2669_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(k_buf_0_val_5_U_n_9),
        .Q(src_kernel_win_0_va_23_reg_2669[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2675_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1586_p3[0]),
        .Q(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2675_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1586_p3[1]),
        .Q(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2675_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1586_p3[2]),
        .Q(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2675_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1586_p3[3]),
        .Q(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2675_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1586_p3[4]),
        .Q(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2675_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1586_p3[5]),
        .Q(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2675_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1586_p3[6]),
        .Q(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2675_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_24_fu_1586_p3[7]),
        .Q(\src_kernel_win_0_va_24_reg_2675_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_1_fu_170_reg_n_0_[0] ),
        .Q(src_kernel_win_0_va_2_fu_174[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_1_fu_170_reg_n_0_[1] ),
        .Q(src_kernel_win_0_va_2_fu_174[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_1_fu_170_reg_n_0_[2] ),
        .Q(src_kernel_win_0_va_2_fu_174[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_1_fu_170_reg_n_0_[3] ),
        .Q(src_kernel_win_0_va_2_fu_174[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_1_fu_170_reg_n_0_[4] ),
        .Q(src_kernel_win_0_va_2_fu_174[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_1_fu_170_reg_n_0_[5] ),
        .Q(src_kernel_win_0_va_2_fu_174[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_1_fu_170_reg_n_0_[6] ),
        .Q(src_kernel_win_0_va_2_fu_174[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(\src_kernel_win_0_va_1_fu_170_reg_n_0_[7] ),
        .Q(src_kernel_win_0_va_2_fu_174[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[0]),
        .Q(src_kernel_win_0_va_4_fu_182[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[1]),
        .Q(src_kernel_win_0_va_4_fu_182[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[2]),
        .Q(src_kernel_win_0_va_4_fu_182[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[3]),
        .Q(src_kernel_win_0_va_4_fu_182[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[4]),
        .Q(src_kernel_win_0_va_4_fu_182[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[5]),
        .Q(src_kernel_win_0_va_4_fu_182[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[6]),
        .Q(src_kernel_win_0_va_4_fu_182[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_21_reg_2657_pp0_iter4_reg[7]),
        .Q(src_kernel_win_0_va_4_fu_182[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_4_fu_182[0]),
        .Q(src_kernel_win_0_va_5_fu_186[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_4_fu_182[1]),
        .Q(src_kernel_win_0_va_5_fu_186[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_4_fu_182[2]),
        .Q(src_kernel_win_0_va_5_fu_186[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_4_fu_182[3]),
        .Q(src_kernel_win_0_va_5_fu_186[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_4_fu_182[4]),
        .Q(src_kernel_win_0_va_5_fu_186[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_4_fu_182[5]),
        .Q(src_kernel_win_0_va_5_fu_186[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_4_fu_182[6]),
        .Q(src_kernel_win_0_va_5_fu_186[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_4_fu_182[7]),
        .Q(src_kernel_win_0_va_5_fu_186[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_5_fu_186[0]),
        .Q(src_kernel_win_0_va_6_fu_190[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_5_fu_186[1]),
        .Q(src_kernel_win_0_va_6_fu_190[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_5_fu_186[2]),
        .Q(src_kernel_win_0_va_6_fu_190[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_5_fu_186[3]),
        .Q(src_kernel_win_0_va_6_fu_190[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_5_fu_186[4]),
        .Q(src_kernel_win_0_va_6_fu_190[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_5_fu_186[5]),
        .Q(src_kernel_win_0_va_6_fu_190[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_5_fu_186[6]),
        .Q(src_kernel_win_0_va_6_fu_190[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_5_fu_186[7]),
        .Q(src_kernel_win_0_va_6_fu_190[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_6_fu_190[0]),
        .Q(src_kernel_win_0_va_7_fu_194[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_6_fu_190[1]),
        .Q(src_kernel_win_0_va_7_fu_194[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_6_fu_190[2]),
        .Q(src_kernel_win_0_va_7_fu_194[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_6_fu_190[3]),
        .Q(src_kernel_win_0_va_7_fu_194[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_6_fu_190[4]),
        .Q(src_kernel_win_0_va_7_fu_194[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_6_fu_190[5]),
        .Q(src_kernel_win_0_va_7_fu_194[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_6_fu_190[6]),
        .Q(src_kernel_win_0_va_7_fu_194[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_6_fu_190[7]),
        .Q(src_kernel_win_0_va_7_fu_194[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_198_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[0]),
        .Q(src_kernel_win_0_va_8_fu_198[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_198_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[1]),
        .Q(src_kernel_win_0_va_8_fu_198[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_198_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[2]),
        .Q(src_kernel_win_0_va_8_fu_198[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_198_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[3]),
        .Q(src_kernel_win_0_va_8_fu_198[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_198_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[4]),
        .Q(src_kernel_win_0_va_8_fu_198[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_198_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[5]),
        .Q(src_kernel_win_0_va_8_fu_198[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_198_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[6]),
        .Q(src_kernel_win_0_va_8_fu_198[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_198_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_22_reg_2663_pp0_iter4_reg[7]),
        .Q(src_kernel_win_0_va_8_fu_198[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_202_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_8_fu_198[0]),
        .Q(src_kernel_win_0_va_9_fu_202[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_202_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_8_fu_198[1]),
        .Q(src_kernel_win_0_va_9_fu_202[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_202_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_8_fu_198[2]),
        .Q(src_kernel_win_0_va_9_fu_202[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_202_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_8_fu_198[3]),
        .Q(src_kernel_win_0_va_9_fu_202[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_202_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_8_fu_198[4]),
        .Q(src_kernel_win_0_va_9_fu_202[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_202_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_8_fu_198[5]),
        .Q(src_kernel_win_0_va_9_fu_202[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_202_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_8_fu_198[6]),
        .Q(src_kernel_win_0_va_9_fu_202[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_202_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_8_fu_198[7]),
        .Q(src_kernel_win_0_va_9_fu_202[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[0]),
        .Q(\src_kernel_win_0_va_fu_166_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[1]),
        .Q(\src_kernel_win_0_va_fu_166_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[2]),
        .Q(\src_kernel_win_0_va_fu_166_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[3]),
        .Q(\src_kernel_win_0_va_fu_166_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[4]),
        .Q(\src_kernel_win_0_va_fu_166_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[5]),
        .Q(\src_kernel_win_0_va_fu_166_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[6]),
        .Q(\src_kernel_win_0_va_fu_166_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(filter_mac_muladdibs_U44_n_19),
        .D(src_kernel_win_0_va_20_reg_2651_pp0_iter4_reg[7]),
        .Q(\src_kernel_win_0_va_fu_166_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h3335)) 
    \sub_ln493_1_reg_2549[0]_i_1 
       (.I0(\sub_ln493_1_reg_2549_reg[1]_i_3_n_7 ),
        .I1(\t_V_reg_442_reg_n_0_[0] ),
        .I2(\sub_ln493_1_reg_2549_reg[1]_0 ),
        .I3(\t_V_reg_442_reg[30]_2 [3]),
        .O(\sub_ln493_1_reg_2549[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08F80BFBFB0BF808)) 
    \sub_ln493_1_reg_2549[1]_i_1 
       (.I0(\t_V_reg_442_reg_n_0_[1] ),
        .I1(\sub_ln493_1_reg_2549_reg[1]_0 ),
        .I2(\t_V_reg_442_reg[30]_2 [3]),
        .I3(sub_ln142_1_fu_716_p2[1]),
        .I4(\sub_ln493_1_reg_2549_reg[1]_i_3_n_6 ),
        .I5(\sub_ln493_1_reg_2549[1]_i_4_n_0 ),
        .O(\sub_ln493_1_reg_2549[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[1]_i_10 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .O(\sub_ln493_1_reg_2549[1]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[1]_i_11 
       (.I0(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_1_reg_2549[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \sub_ln493_1_reg_2549[1]_i_4 
       (.I0(\sub_ln493_1_reg_2549_reg[1]_1 ),
        .I1(\sub_ln493_1_reg_2549_reg[1]_i_3_n_7 ),
        .I2(\t_V_reg_442_reg[30]_2 [3]),
        .I3(\t_V_reg_442_reg_n_0_[0] ),
        .O(\sub_ln493_1_reg_2549[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[1]_i_5 
       (.I0(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_1_reg_2549[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[1]_i_6 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .O(\sub_ln493_1_reg_2549[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[1]_i_7 
       (.I0(\t_V_reg_442_reg_n_0_[3] ),
        .O(\sub_ln493_1_reg_2549[1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[1]_i_8 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .O(\sub_ln493_1_reg_2549[1]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[1]_i_9 
       (.I0(\t_V_reg_442_reg_n_0_[3] ),
        .O(\sub_ln493_1_reg_2549[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h66660FF066666666)) 
    \sub_ln493_1_reg_2549[2]_i_1 
       (.I0(\sub_ln493_1_reg_2549[2]_i_2_n_0 ),
        .I1(\sub_ln493_1_reg_2549[2]_i_3_n_0 ),
        .I2(\t_V_reg_442_reg_n_0_[1] ),
        .I3(\t_V_reg_442_reg_n_0_[2] ),
        .I4(\t_V_reg_442_reg[30]_2 [3]),
        .I5(\sub_ln493_1_reg_2549_reg[1]_0 ),
        .O(\sub_ln493_1_reg_2549[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_10 
       (.I0(\t_V_reg_442_reg_n_0_[29] ),
        .O(\sub_ln493_1_reg_2549[2]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_100 
       (.I0(\t_V_reg_442_reg_n_0_[12] ),
        .O(\sub_ln493_1_reg_2549[2]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_101 
       (.I0(\t_V_reg_442_reg_n_0_[11] ),
        .O(\sub_ln493_1_reg_2549[2]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_102 
       (.I0(\t_V_reg_442_reg_n_0_[10] ),
        .O(\sub_ln493_1_reg_2549[2]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_103 
       (.I0(\t_V_reg_442_reg_n_0_[9] ),
        .O(\sub_ln493_1_reg_2549[2]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_104 
       (.I0(\t_V_reg_442_reg_n_0_[11] ),
        .O(\sub_ln493_1_reg_2549[2]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_105 
       (.I0(\t_V_reg_442_reg_n_0_[10] ),
        .O(\sub_ln493_1_reg_2549[2]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_106 
       (.I0(\t_V_reg_442_reg_n_0_[9] ),
        .O(\sub_ln493_1_reg_2549[2]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_107 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .O(\sub_ln493_1_reg_2549[2]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_108 
       (.I0(\t_V_reg_442_reg_n_0_[7] ),
        .O(\sub_ln493_1_reg_2549[2]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_109 
       (.I0(\t_V_reg_442_reg_n_0_[6] ),
        .O(\sub_ln493_1_reg_2549[2]_i_109_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_11 
       (.I0(\t_V_reg_442_reg_n_0_[28] ),
        .O(\sub_ln493_1_reg_2549[2]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_110 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .O(\sub_ln493_1_reg_2549[2]_i_110_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_111 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .O(\sub_ln493_1_reg_2549[2]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_112 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .O(\sub_ln493_1_reg_2549[2]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_113 
       (.I0(\t_V_reg_442_reg_n_0_[7] ),
        .O(\sub_ln493_1_reg_2549[2]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_114 
       (.I0(\t_V_reg_442_reg_n_0_[6] ),
        .O(\sub_ln493_1_reg_2549[2]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_115 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .O(\sub_ln493_1_reg_2549[2]_i_115_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln493_1_reg_2549[2]_i_2 
       (.I0(sub_ln142_1_fu_716_p2[2]),
        .I1(\t_V_reg_442_reg[30]_2 [3]),
        .I2(\sub_ln493_1_reg_2549_reg[1]_i_3_n_5 ),
        .O(\sub_ln493_1_reg_2549[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_20 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .O(\sub_ln493_1_reg_2549[2]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_21 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .O(\sub_ln493_1_reg_2549[2]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_22 
       (.I0(\t_V_reg_442_reg_n_0_[25] ),
        .O(\sub_ln493_1_reg_2549[2]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_23 
       (.I0(\t_V_reg_442_reg_n_0_[24] ),
        .O(\sub_ln493_1_reg_2549[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0CCA000)) 
    \sub_ln493_1_reg_2549[2]_i_3 
       (.I0(\t_V_reg_442_reg_n_0_[0] ),
        .I1(\sub_ln493_1_reg_2549_reg[1]_i_3_n_7 ),
        .I2(sub_ln142_1_fu_716_p2[1]),
        .I3(\t_V_reg_442_reg[30]_2 [3]),
        .I4(\sub_ln493_1_reg_2549_reg[1]_i_3_n_6 ),
        .I5(\sub_ln493_1_reg_2549_reg[1]_1 ),
        .O(\sub_ln493_1_reg_2549[2]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_37 
       (.I0(\t_V_reg_442_reg_n_0_[23] ),
        .O(\sub_ln493_1_reg_2549[2]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_38 
       (.I0(\t_V_reg_442_reg_n_0_[22] ),
        .O(\sub_ln493_1_reg_2549[2]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_39 
       (.I0(\t_V_reg_442_reg_n_0_[21] ),
        .O(\sub_ln493_1_reg_2549[2]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_40 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .O(\sub_ln493_1_reg_2549[2]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_53 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .O(\sub_ln493_1_reg_2549[2]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_54 
       (.I0(\t_V_reg_442_reg_n_0_[30] ),
        .O(\sub_ln493_1_reg_2549[2]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_55 
       (.I0(\t_V_reg_442_reg_n_0_[29] ),
        .O(\sub_ln493_1_reg_2549[2]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_56 
       (.I0(\t_V_reg_442_reg_n_0_[28] ),
        .O(\sub_ln493_1_reg_2549[2]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_57 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .O(\sub_ln493_1_reg_2549[2]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_58 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .O(\sub_ln493_1_reg_2549[2]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_59 
       (.I0(\t_V_reg_442_reg_n_0_[25] ),
        .O(\sub_ln493_1_reg_2549[2]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_61 
       (.I0(\t_V_reg_442_reg_n_0_[19] ),
        .O(\sub_ln493_1_reg_2549[2]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_62 
       (.I0(\t_V_reg_442_reg_n_0_[18] ),
        .O(\sub_ln493_1_reg_2549[2]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_63 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .O(\sub_ln493_1_reg_2549[2]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_64 
       (.I0(\t_V_reg_442_reg_n_0_[16] ),
        .O(\sub_ln493_1_reg_2549[2]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_8 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .O(\sub_ln493_1_reg_2549[2]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_81 
       (.I0(\t_V_reg_442_reg_n_0_[24] ),
        .O(\sub_ln493_1_reg_2549[2]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_82 
       (.I0(\t_V_reg_442_reg_n_0_[23] ),
        .O(\sub_ln493_1_reg_2549[2]_i_82_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_83 
       (.I0(\t_V_reg_442_reg_n_0_[22] ),
        .O(\sub_ln493_1_reg_2549[2]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_84 
       (.I0(\t_V_reg_442_reg_n_0_[21] ),
        .O(\sub_ln493_1_reg_2549[2]_i_84_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_85 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .O(\sub_ln493_1_reg_2549[2]_i_85_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_86 
       (.I0(\t_V_reg_442_reg_n_0_[19] ),
        .O(\sub_ln493_1_reg_2549[2]_i_86_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_87 
       (.I0(\t_V_reg_442_reg_n_0_[18] ),
        .O(\sub_ln493_1_reg_2549[2]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_88 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .O(\sub_ln493_1_reg_2549[2]_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_9 
       (.I0(\t_V_reg_442_reg_n_0_[30] ),
        .O(\sub_ln493_1_reg_2549[2]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_90 
       (.I0(\t_V_reg_442_reg_n_0_[15] ),
        .O(\sub_ln493_1_reg_2549[2]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_91 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .O(\sub_ln493_1_reg_2549[2]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_92 
       (.I0(\t_V_reg_442_reg_n_0_[13] ),
        .O(\sub_ln493_1_reg_2549[2]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_93 
       (.I0(\t_V_reg_442_reg_n_0_[12] ),
        .O(\sub_ln493_1_reg_2549[2]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_96 
       (.I0(\t_V_reg_442_reg_n_0_[16] ),
        .O(\sub_ln493_1_reg_2549[2]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_97 
       (.I0(\t_V_reg_442_reg_n_0_[15] ),
        .O(\sub_ln493_1_reg_2549[2]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_98 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .O(\sub_ln493_1_reg_2549[2]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_99 
       (.I0(\t_V_reg_442_reg_n_0_[13] ),
        .O(\sub_ln493_1_reg_2549[2]_i_99_n_0 ));
  FDRE \sub_ln493_1_reg_2549_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\sub_ln493_1_reg_2549[0]_i_1_n_0 ),
        .Q(sub_ln493_1_reg_2549[0]),
        .R(1'b0));
  FDRE \sub_ln493_1_reg_2549_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\sub_ln493_1_reg_2549[1]_i_1_n_0 ),
        .Q(sub_ln493_1_reg_2549[1]),
        .R(1'b0));
  CARRY4 \sub_ln493_1_reg_2549_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\sub_ln493_1_reg_2549_reg[1]_i_2_n_0 ,\sub_ln493_1_reg_2549_reg[1]_i_2_n_1 ,\sub_ln493_1_reg_2549_reg[1]_i_2_n_2 ,\sub_ln493_1_reg_2549_reg[1]_i_2_n_3 }),
        .CYINIT(sub_ln142_4_fu_902_p2[0]),
        .DI({1'b0,1'b0,1'b0,\sub_ln493_1_reg_2549[1]_i_5_n_0 }),
        .O({\t_V_reg_442_reg[31]_2 [0],\NLW_sub_ln493_1_reg_2549_reg[1]_i_2_O_UNCONNECTED [2],sub_ln142_1_fu_716_p2}),
        .S({\sub_ln493_1_reg_2549[1]_i_6_n_0 ,\sub_ln493_1_reg_2549[1]_i_7_n_0 ,\sub_ln493_1_reg_2549[1]_i_8_n_0 ,\t_V_reg_442_reg_n_0_[1] }));
  CARRY4 \sub_ln493_1_reg_2549_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\sub_ln493_1_reg_2549_reg[1]_i_3_n_0 ,\sub_ln493_1_reg_2549_reg[1]_i_3_n_1 ,\sub_ln493_1_reg_2549_reg[1]_i_3_n_2 ,\sub_ln493_1_reg_2549_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[3] ,\t_V_reg_442_reg_n_0_[2] ,\t_V_reg_442_reg_n_0_[1] ,1'b0}),
        .O({\NLW_sub_ln493_1_reg_2549_reg[1]_i_3_O_UNCONNECTED [3],\sub_ln493_1_reg_2549_reg[1]_i_3_n_5 ,\sub_ln493_1_reg_2549_reg[1]_i_3_n_6 ,\sub_ln493_1_reg_2549_reg[1]_i_3_n_7 }),
        .S({\sub_ln493_1_reg_2549[1]_i_9_n_0 ,\sub_ln493_1_reg_2549[1]_i_10_n_0 ,\sub_ln493_1_reg_2549[1]_i_11_n_0 ,\t_V_reg_442_reg_n_0_[0] }));
  FDRE \sub_ln493_1_reg_2549_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\sub_ln493_1_reg_2549[2]_i_1_n_0 ),
        .Q(sub_ln493_1_reg_2549[2]),
        .R(1'b0));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_19 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_36_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_19_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_19_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_19_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[23] ,\t_V_reg_442_reg_n_0_[22] ,\t_V_reg_442_reg_n_0_[21] ,\t_V_reg_442_reg_n_0_[20] }),
        .O(\t_V_reg_442_reg[23]_0 ),
        .S({\sub_ln493_1_reg_2549[2]_i_37_n_0 ,\sub_ln493_1_reg_2549[2]_i_38_n_0 ,\sub_ln493_1_reg_2549[2]_i_39_n_0 ,\sub_ln493_1_reg_2549[2]_i_40_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_34 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_35_n_0 ),
        .CO({\NLW_sub_ln493_1_reg_2549_reg[2]_i_34_CO_UNCONNECTED [3:2],\sub_ln493_1_reg_2549_reg[2]_i_34_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln493_1_reg_2549_reg[2]_i_34_O_UNCONNECTED [3],\t_V_reg_442_reg[31]_2 [27:25]}),
        .S({1'b0,\sub_ln493_1_reg_2549[2]_i_53_n_0 ,\sub_ln493_1_reg_2549[2]_i_54_n_0 ,\sub_ln493_1_reg_2549[2]_i_55_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_35 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_51_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_35_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_35_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_35_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_2 [24:21]),
        .S({\sub_ln493_1_reg_2549[2]_i_56_n_0 ,\sub_ln493_1_reg_2549[2]_i_57_n_0 ,\sub_ln493_1_reg_2549[2]_i_58_n_0 ,\sub_ln493_1_reg_2549[2]_i_59_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_36 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_60_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_36_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_36_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_36_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[19] ,\t_V_reg_442_reg_n_0_[18] ,\t_V_reg_442_reg_n_0_[17] ,\t_V_reg_442_reg_n_0_[16] }),
        .O(\t_V_reg_442_reg[19]_0 ),
        .S({\sub_ln493_1_reg_2549[2]_i_61_n_0 ,\sub_ln493_1_reg_2549[2]_i_62_n_0 ,\sub_ln493_1_reg_2549[2]_i_63_n_0 ,\sub_ln493_1_reg_2549[2]_i_64_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_4 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_7_n_0 ),
        .CO({\NLW_sub_ln493_1_reg_2549_reg[2]_i_4_CO_UNCONNECTED [3],\sub_ln493_1_reg_2549_reg[2]_i_4_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_4_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_V_reg_442_reg_n_0_[30] ,\t_V_reg_442_reg_n_0_[29] ,\t_V_reg_442_reg_n_0_[28] }),
        .O(\t_V_reg_442_reg[30]_2 ),
        .S({\sub_ln493_1_reg_2549[2]_i_8_n_0 ,\sub_ln493_1_reg_2549[2]_i_9_n_0 ,\sub_ln493_1_reg_2549[2]_i_10_n_0 ,\sub_ln493_1_reg_2549[2]_i_11_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_51 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_52_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_51_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_51_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_51_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_51_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_2 [20:17]),
        .S({\sub_ln493_1_reg_2549[2]_i_81_n_0 ,\sub_ln493_1_reg_2549[2]_i_82_n_0 ,\sub_ln493_1_reg_2549[2]_i_83_n_0 ,\sub_ln493_1_reg_2549[2]_i_84_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_52 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_79_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_52_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_52_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_52_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_2 [16:13]),
        .S({\sub_ln493_1_reg_2549[2]_i_85_n_0 ,\sub_ln493_1_reg_2549[2]_i_86_n_0 ,\sub_ln493_1_reg_2549[2]_i_87_n_0 ,\sub_ln493_1_reg_2549[2]_i_88_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_60 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_89_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_60_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_60_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_60_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[15] ,\t_V_reg_442_reg_n_0_[14] ,\t_V_reg_442_reg_n_0_[13] ,\t_V_reg_442_reg_n_0_[12] }),
        .O(\t_V_reg_442_reg[15]_0 ),
        .S({\sub_ln493_1_reg_2549[2]_i_90_n_0 ,\sub_ln493_1_reg_2549[2]_i_91_n_0 ,\sub_ln493_1_reg_2549[2]_i_92_n_0 ,\sub_ln493_1_reg_2549[2]_i_93_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_7 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_19_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_7_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_7_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_7_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[27] ,\t_V_reg_442_reg_n_0_[26] ,\t_V_reg_442_reg_n_0_[25] ,\t_V_reg_442_reg_n_0_[24] }),
        .O(\t_V_reg_442_reg[27]_0 ),
        .S({\sub_ln493_1_reg_2549[2]_i_20_n_0 ,\sub_ln493_1_reg_2549[2]_i_21_n_0 ,\sub_ln493_1_reg_2549[2]_i_22_n_0 ,\sub_ln493_1_reg_2549[2]_i_23_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_79 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_80_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_79_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_79_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_79_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_79_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_2 [12:9]),
        .S({\sub_ln493_1_reg_2549[2]_i_96_n_0 ,\sub_ln493_1_reg_2549[2]_i_97_n_0 ,\sub_ln493_1_reg_2549[2]_i_98_n_0 ,\sub_ln493_1_reg_2549[2]_i_99_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_80 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_95_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_80_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_80_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_80_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_80_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_2 [8:5]),
        .S({\sub_ln493_1_reg_2549[2]_i_100_n_0 ,\sub_ln493_1_reg_2549[2]_i_101_n_0 ,\sub_ln493_1_reg_2549[2]_i_102_n_0 ,\sub_ln493_1_reg_2549[2]_i_103_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_89 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_94_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_89_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_89_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_89_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_89_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[11] ,\t_V_reg_442_reg_n_0_[10] ,\t_V_reg_442_reg_n_0_[9] ,\t_V_reg_442_reg_n_0_[8] }),
        .O(\t_V_reg_442_reg[11]_0 ),
        .S({\sub_ln493_1_reg_2549[2]_i_104_n_0 ,\sub_ln493_1_reg_2549[2]_i_105_n_0 ,\sub_ln493_1_reg_2549[2]_i_106_n_0 ,\sub_ln493_1_reg_2549[2]_i_107_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_94 
       (.CI(\sub_ln493_1_reg_2549_reg[1]_i_3_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_94_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_94_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_94_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_94_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[7] ,\t_V_reg_442_reg_n_0_[6] ,\t_V_reg_442_reg_n_0_[5] ,\t_V_reg_442_reg_n_0_[4] }),
        .O(\t_V_reg_442_reg[7]_0 ),
        .S({\sub_ln493_1_reg_2549[2]_i_108_n_0 ,\sub_ln493_1_reg_2549[2]_i_109_n_0 ,\sub_ln493_1_reg_2549[2]_i_110_n_0 ,\sub_ln493_1_reg_2549[2]_i_111_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_95 
       (.CI(\sub_ln493_1_reg_2549_reg[1]_i_2_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_95_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_95_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_95_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_95_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_2 [4:1]),
        .S({\sub_ln493_1_reg_2549[2]_i_112_n_0 ,\sub_ln493_1_reg_2549[2]_i_113_n_0 ,\sub_ln493_1_reg_2549[2]_i_114_n_0 ,\sub_ln493_1_reg_2549[2]_i_115_n_0 }));
  LUT6 #(
    .INIT(64'h30E0FC2C03D3CF1F)) 
    \sub_ln493_2_reg_2554[1]_i_1 
       (.I0(\sub_ln493_2_reg_2554_reg[1]_0 ),
        .I1(\t_V_reg_442_reg[30]_0 [2]),
        .I2(\t_V_reg_442_reg_n_0_[0] ),
        .I3(\sub_ln493_2_reg_2554_reg[1]_1 ),
        .I4(sub_ln142_2_fu_778_p2[1]),
        .I5(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_2_reg_2554[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_21 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .O(\sub_ln493_2_reg_2554[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_22 
       (.I0(\t_V_reg_442_reg_n_0_[30] ),
        .O(\sub_ln493_2_reg_2554[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_23 
       (.I0(\t_V_reg_442_reg_n_0_[29] ),
        .O(\sub_ln493_2_reg_2554[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_24 
       (.I0(\t_V_reg_442_reg_n_0_[28] ),
        .O(\sub_ln493_2_reg_2554[1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_25 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .O(\sub_ln493_2_reg_2554[1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_26 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .O(\sub_ln493_2_reg_2554[1]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_27 
       (.I0(\t_V_reg_442_reg_n_0_[25] ),
        .O(\sub_ln493_2_reg_2554[1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_37 
       (.I0(\t_V_reg_442_reg_n_0_[24] ),
        .O(\sub_ln493_2_reg_2554[1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_38 
       (.I0(\t_V_reg_442_reg_n_0_[23] ),
        .O(\sub_ln493_2_reg_2554[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_39 
       (.I0(\t_V_reg_442_reg_n_0_[22] ),
        .O(\sub_ln493_2_reg_2554[1]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_40 
       (.I0(\t_V_reg_442_reg_n_0_[21] ),
        .O(\sub_ln493_2_reg_2554[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_41 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .O(\sub_ln493_2_reg_2554[1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_42 
       (.I0(\t_V_reg_442_reg_n_0_[19] ),
        .O(\sub_ln493_2_reg_2554[1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_43 
       (.I0(\t_V_reg_442_reg_n_0_[18] ),
        .O(\sub_ln493_2_reg_2554[1]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_44 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .O(\sub_ln493_2_reg_2554[1]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_46 
       (.I0(\t_V_reg_442_reg_n_0_[16] ),
        .O(\sub_ln493_2_reg_2554[1]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_47 
       (.I0(\t_V_reg_442_reg_n_0_[15] ),
        .O(\sub_ln493_2_reg_2554[1]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_48 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .O(\sub_ln493_2_reg_2554[1]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_49 
       (.I0(\t_V_reg_442_reg_n_0_[13] ),
        .O(\sub_ln493_2_reg_2554[1]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_50 
       (.I0(\t_V_reg_442_reg_n_0_[12] ),
        .O(\sub_ln493_2_reg_2554[1]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_51 
       (.I0(\t_V_reg_442_reg_n_0_[11] ),
        .O(\sub_ln493_2_reg_2554[1]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_52 
       (.I0(\t_V_reg_442_reg_n_0_[10] ),
        .O(\sub_ln493_2_reg_2554[1]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_53 
       (.I0(\t_V_reg_442_reg_n_0_[9] ),
        .O(\sub_ln493_2_reg_2554[1]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_54 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .O(\sub_ln493_2_reg_2554[1]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_55 
       (.I0(\t_V_reg_442_reg_n_0_[7] ),
        .O(\sub_ln493_2_reg_2554[1]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_56 
       (.I0(\t_V_reg_442_reg_n_0_[6] ),
        .O(\sub_ln493_2_reg_2554[1]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[1]_i_57 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .O(\sub_ln493_2_reg_2554[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h08FB0BF8F80BFB08)) 
    \sub_ln493_2_reg_2554[2]_i_1 
       (.I0(\sub_ln493_2_reg_2554[2]_i_2_n_0 ),
        .I1(\sub_ln493_2_reg_2554_reg[1]_0 ),
        .I2(\t_V_reg_442_reg[30]_0 [2]),
        .I3(\sub_ln493_2_reg_2554[2]_i_5_n_0 ),
        .I4(\sub_ln493_2_reg_2554_reg[2]_i_6_n_6 ),
        .I5(sub_ln142_2_fu_778_p2[2]),
        .O(\sub_ln493_2_reg_2554[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_12 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .O(\sub_ln493_2_reg_2554[2]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_13 
       (.I0(\t_V_reg_442_reg_n_0_[30] ),
        .O(\sub_ln493_2_reg_2554[2]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_14 
       (.I0(\t_V_reg_442_reg_n_0_[29] ),
        .O(\sub_ln493_2_reg_2554[2]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_15 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .O(\sub_ln493_2_reg_2554[2]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_16 
       (.I0(\t_V_reg_442_reg_n_0_[3] ),
        .O(\sub_ln493_2_reg_2554[2]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_17 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .O(\sub_ln493_2_reg_2554[2]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_18 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .O(\sub_ln493_2_reg_2554[2]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_19 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .O(\sub_ln493_2_reg_2554[2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sub_ln493_2_reg_2554[2]_i_2 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .I1(\t_V_reg_442_reg_n_0_[0] ),
        .I2(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_2_reg_2554[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_20 
       (.I0(\t_V_reg_442_reg_n_0_[3] ),
        .O(\sub_ln493_2_reg_2554[2]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_21 
       (.I0(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_2_reg_2554[2]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_28 
       (.I0(\t_V_reg_442_reg_n_0_[28] ),
        .O(\sub_ln493_2_reg_2554[2]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_29 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .O(\sub_ln493_2_reg_2554[2]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_30 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .O(\sub_ln493_2_reg_2554[2]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_31 
       (.I0(\t_V_reg_442_reg_n_0_[25] ),
        .O(\sub_ln493_2_reg_2554[2]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_38 
       (.I0(\t_V_reg_442_reg_n_0_[24] ),
        .O(\sub_ln493_2_reg_2554[2]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_39 
       (.I0(\t_V_reg_442_reg_n_0_[23] ),
        .O(\sub_ln493_2_reg_2554[2]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_40 
       (.I0(\t_V_reg_442_reg_n_0_[22] ),
        .O(\sub_ln493_2_reg_2554[2]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_41 
       (.I0(\t_V_reg_442_reg_n_0_[21] ),
        .O(\sub_ln493_2_reg_2554[2]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hDCDDDCCC)) 
    \sub_ln493_2_reg_2554[2]_i_5 
       (.I0(\t_V_reg_442_reg_n_0_[0] ),
        .I1(\sub_ln493_2_reg_2554_reg[1]_1 ),
        .I2(sub_ln142_2_fu_778_p2[1]),
        .I3(\t_V_reg_442_reg[30]_0 [2]),
        .I4(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_2_reg_2554[2]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_51 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .O(\sub_ln493_2_reg_2554[2]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_52 
       (.I0(\t_V_reg_442_reg_n_0_[19] ),
        .O(\sub_ln493_2_reg_2554[2]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_53 
       (.I0(\t_V_reg_442_reg_n_0_[18] ),
        .O(\sub_ln493_2_reg_2554[2]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_54 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .O(\sub_ln493_2_reg_2554[2]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_56 
       (.I0(\t_V_reg_442_reg_n_0_[16] ),
        .O(\sub_ln493_2_reg_2554[2]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_57 
       (.I0(\t_V_reg_442_reg_n_0_[15] ),
        .O(\sub_ln493_2_reg_2554[2]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_58 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .O(\sub_ln493_2_reg_2554[2]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_59 
       (.I0(\t_V_reg_442_reg_n_0_[13] ),
        .O(\sub_ln493_2_reg_2554[2]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_60 
       (.I0(\t_V_reg_442_reg_n_0_[12] ),
        .O(\sub_ln493_2_reg_2554[2]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_61 
       (.I0(\t_V_reg_442_reg_n_0_[11] ),
        .O(\sub_ln493_2_reg_2554[2]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_62 
       (.I0(\t_V_reg_442_reg_n_0_[10] ),
        .O(\sub_ln493_2_reg_2554[2]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_63 
       (.I0(\t_V_reg_442_reg_n_0_[9] ),
        .O(\sub_ln493_2_reg_2554[2]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_64 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .O(\sub_ln493_2_reg_2554[2]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_65 
       (.I0(\t_V_reg_442_reg_n_0_[7] ),
        .O(\sub_ln493_2_reg_2554[2]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_66 
       (.I0(\t_V_reg_442_reg_n_0_[6] ),
        .O(\sub_ln493_2_reg_2554[2]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_67 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .O(\sub_ln493_2_reg_2554[2]_i_67_n_0 ));
  FDRE \sub_ln493_2_reg_2554_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\t_V_reg_442_reg_n_0_[0] ),
        .Q(sub_ln493_2_reg_2554[0]),
        .R(1'b0));
  FDRE \sub_ln493_2_reg_2554_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\sub_ln493_2_reg_2554[1]_i_1_n_0 ),
        .Q(sub_ln493_2_reg_2554[1]),
        .R(1'b0));
  CARRY4 \sub_ln493_2_reg_2554_reg[1]_i_12 
       (.CI(\sub_ln493_2_reg_2554_reg[1]_i_13_n_0 ),
        .CO({\NLW_sub_ln493_2_reg_2554_reg[1]_i_12_CO_UNCONNECTED [3:2],\sub_ln493_2_reg_2554_reg[1]_i_12_n_2 ,\sub_ln493_2_reg_2554_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln493_2_reg_2554_reg[1]_i_12_O_UNCONNECTED [3],\t_V_reg_442_reg[31]_0 [27:25]}),
        .S({1'b0,\sub_ln493_2_reg_2554[1]_i_21_n_0 ,\sub_ln493_2_reg_2554[1]_i_22_n_0 ,\sub_ln493_2_reg_2554[1]_i_23_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[1]_i_13 
       (.CI(\sub_ln493_2_reg_2554_reg[1]_i_19_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[1]_i_13_n_0 ,\sub_ln493_2_reg_2554_reg[1]_i_13_n_1 ,\sub_ln493_2_reg_2554_reg[1]_i_13_n_2 ,\sub_ln493_2_reg_2554_reg[1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_0 [24:21]),
        .S({\sub_ln493_2_reg_2554[1]_i_24_n_0 ,\sub_ln493_2_reg_2554[1]_i_25_n_0 ,\sub_ln493_2_reg_2554[1]_i_26_n_0 ,\sub_ln493_2_reg_2554[1]_i_27_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[1]_i_19 
       (.CI(\sub_ln493_2_reg_2554_reg[1]_i_20_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[1]_i_19_n_0 ,\sub_ln493_2_reg_2554_reg[1]_i_19_n_1 ,\sub_ln493_2_reg_2554_reg[1]_i_19_n_2 ,\sub_ln493_2_reg_2554_reg[1]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_0 [20:17]),
        .S({\sub_ln493_2_reg_2554[1]_i_37_n_0 ,\sub_ln493_2_reg_2554[1]_i_38_n_0 ,\sub_ln493_2_reg_2554[1]_i_39_n_0 ,\sub_ln493_2_reg_2554[1]_i_40_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[1]_i_20 
       (.CI(\sub_ln493_2_reg_2554_reg[1]_i_35_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[1]_i_20_n_0 ,\sub_ln493_2_reg_2554_reg[1]_i_20_n_1 ,\sub_ln493_2_reg_2554_reg[1]_i_20_n_2 ,\sub_ln493_2_reg_2554_reg[1]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_0 [16:13]),
        .S({\sub_ln493_2_reg_2554[1]_i_41_n_0 ,\sub_ln493_2_reg_2554[1]_i_42_n_0 ,\sub_ln493_2_reg_2554[1]_i_43_n_0 ,\sub_ln493_2_reg_2554[1]_i_44_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[1]_i_35 
       (.CI(\sub_ln493_2_reg_2554_reg[1]_i_36_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[1]_i_35_n_0 ,\sub_ln493_2_reg_2554_reg[1]_i_35_n_1 ,\sub_ln493_2_reg_2554_reg[1]_i_35_n_2 ,\sub_ln493_2_reg_2554_reg[1]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_0 [12:9]),
        .S({\sub_ln493_2_reg_2554[1]_i_46_n_0 ,\sub_ln493_2_reg_2554[1]_i_47_n_0 ,\sub_ln493_2_reg_2554[1]_i_48_n_0 ,\sub_ln493_2_reg_2554[1]_i_49_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[1]_i_36 
       (.CI(\sub_ln493_2_reg_2554_reg[1]_i_45_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[1]_i_36_n_0 ,\sub_ln493_2_reg_2554_reg[1]_i_36_n_1 ,\sub_ln493_2_reg_2554_reg[1]_i_36_n_2 ,\sub_ln493_2_reg_2554_reg[1]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_0 [8:5]),
        .S({\sub_ln493_2_reg_2554[1]_i_50_n_0 ,\sub_ln493_2_reg_2554[1]_i_51_n_0 ,\sub_ln493_2_reg_2554[1]_i_52_n_0 ,\sub_ln493_2_reg_2554[1]_i_53_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[1]_i_45 
       (.CI(\sub_ln493_2_reg_2554_reg[2]_i_7_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[1]_i_45_n_0 ,\sub_ln493_2_reg_2554_reg[1]_i_45_n_1 ,\sub_ln493_2_reg_2554_reg[1]_i_45_n_2 ,\sub_ln493_2_reg_2554_reg[1]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_0 [4:1]),
        .S({\sub_ln493_2_reg_2554[1]_i_54_n_0 ,\sub_ln493_2_reg_2554[1]_i_55_n_0 ,\sub_ln493_2_reg_2554[1]_i_56_n_0 ,\sub_ln493_2_reg_2554[1]_i_57_n_0 }));
  FDRE \sub_ln493_2_reg_2554_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\sub_ln493_2_reg_2554[2]_i_1_n_0 ),
        .Q(sub_ln493_2_reg_2554[2]),
        .R(1'b0));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_11 
       (.CI(\sub_ln493_2_reg_2554_reg[2]_i_27_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[2]_i_11_n_0 ,\sub_ln493_2_reg_2554_reg[2]_i_11_n_1 ,\sub_ln493_2_reg_2554_reg[2]_i_11_n_2 ,\sub_ln493_2_reg_2554_reg[2]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[28] ,\t_V_reg_442_reg_n_0_[27] ,\t_V_reg_442_reg_n_0_[26] ,\t_V_reg_442_reg_n_0_[25] }),
        .O(\t_V_reg_442_reg[28]_0 ),
        .S({\sub_ln493_2_reg_2554[2]_i_28_n_0 ,\sub_ln493_2_reg_2554[2]_i_29_n_0 ,\sub_ln493_2_reg_2554[2]_i_30_n_0 ,\sub_ln493_2_reg_2554[2]_i_31_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_27 
       (.CI(\sub_ln493_2_reg_2554_reg[2]_i_37_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[2]_i_27_n_0 ,\sub_ln493_2_reg_2554_reg[2]_i_27_n_1 ,\sub_ln493_2_reg_2554_reg[2]_i_27_n_2 ,\sub_ln493_2_reg_2554_reg[2]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[24] ,\t_V_reg_442_reg_n_0_[23] ,\t_V_reg_442_reg_n_0_[22] ,\t_V_reg_442_reg_n_0_[21] }),
        .O(\t_V_reg_442_reg[24]_0 ),
        .S({\sub_ln493_2_reg_2554[2]_i_38_n_0 ,\sub_ln493_2_reg_2554[2]_i_39_n_0 ,\sub_ln493_2_reg_2554[2]_i_40_n_0 ,\sub_ln493_2_reg_2554[2]_i_41_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_37 
       (.CI(\sub_ln493_2_reg_2554_reg[2]_i_49_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[2]_i_37_n_0 ,\sub_ln493_2_reg_2554_reg[2]_i_37_n_1 ,\sub_ln493_2_reg_2554_reg[2]_i_37_n_2 ,\sub_ln493_2_reg_2554_reg[2]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[20] ,\t_V_reg_442_reg_n_0_[19] ,\t_V_reg_442_reg_n_0_[18] ,\t_V_reg_442_reg_n_0_[17] }),
        .O(\t_V_reg_442_reg[20]_0 ),
        .S({\sub_ln493_2_reg_2554[2]_i_51_n_0 ,\sub_ln493_2_reg_2554[2]_i_52_n_0 ,\sub_ln493_2_reg_2554[2]_i_53_n_0 ,\sub_ln493_2_reg_2554[2]_i_54_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_4 
       (.CI(\sub_ln493_2_reg_2554_reg[2]_i_11_n_0 ),
        .CO({\NLW_sub_ln493_2_reg_2554_reg[2]_i_4_CO_UNCONNECTED [3:2],\sub_ln493_2_reg_2554_reg[2]_i_4_n_2 ,\sub_ln493_2_reg_2554_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_442_reg_n_0_[30] ,\t_V_reg_442_reg_n_0_[29] }),
        .O({\NLW_sub_ln493_2_reg_2554_reg[2]_i_4_O_UNCONNECTED [3],\t_V_reg_442_reg[30]_0 }),
        .S({1'b0,\sub_ln493_2_reg_2554[2]_i_12_n_0 ,\sub_ln493_2_reg_2554[2]_i_13_n_0 ,\sub_ln493_2_reg_2554[2]_i_14_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_49 
       (.CI(\sub_ln493_2_reg_2554_reg[2]_i_50_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[2]_i_49_n_0 ,\sub_ln493_2_reg_2554_reg[2]_i_49_n_1 ,\sub_ln493_2_reg_2554_reg[2]_i_49_n_2 ,\sub_ln493_2_reg_2554_reg[2]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[16] ,\t_V_reg_442_reg_n_0_[15] ,\t_V_reg_442_reg_n_0_[14] ,\t_V_reg_442_reg_n_0_[13] }),
        .O(\t_V_reg_442_reg[16]_0 ),
        .S({\sub_ln493_2_reg_2554[2]_i_56_n_0 ,\sub_ln493_2_reg_2554[2]_i_57_n_0 ,\sub_ln493_2_reg_2554[2]_i_58_n_0 ,\sub_ln493_2_reg_2554[2]_i_59_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_50 
       (.CI(\sub_ln493_2_reg_2554_reg[2]_i_55_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[2]_i_50_n_0 ,\sub_ln493_2_reg_2554_reg[2]_i_50_n_1 ,\sub_ln493_2_reg_2554_reg[2]_i_50_n_2 ,\sub_ln493_2_reg_2554_reg[2]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[12] ,\t_V_reg_442_reg_n_0_[11] ,\t_V_reg_442_reg_n_0_[10] ,\t_V_reg_442_reg_n_0_[9] }),
        .O(\t_V_reg_442_reg[12]_0 ),
        .S({\sub_ln493_2_reg_2554[2]_i_60_n_0 ,\sub_ln493_2_reg_2554[2]_i_61_n_0 ,\sub_ln493_2_reg_2554[2]_i_62_n_0 ,\sub_ln493_2_reg_2554[2]_i_63_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_55 
       (.CI(\sub_ln493_2_reg_2554_reg[2]_i_6_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[2]_i_55_n_0 ,\sub_ln493_2_reg_2554_reg[2]_i_55_n_1 ,\sub_ln493_2_reg_2554_reg[2]_i_55_n_2 ,\sub_ln493_2_reg_2554_reg[2]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[8] ,\t_V_reg_442_reg_n_0_[7] ,\t_V_reg_442_reg_n_0_[6] ,\t_V_reg_442_reg_n_0_[5] }),
        .O(\t_V_reg_442_reg[8]_0 ),
        .S({\sub_ln493_2_reg_2554[2]_i_64_n_0 ,\sub_ln493_2_reg_2554[2]_i_65_n_0 ,\sub_ln493_2_reg_2554[2]_i_66_n_0 ,\sub_ln493_2_reg_2554[2]_i_67_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_6 
       (.CI(1'b0),
        .CO({\sub_ln493_2_reg_2554_reg[2]_i_6_n_0 ,\sub_ln493_2_reg_2554_reg[2]_i_6_n_1 ,\sub_ln493_2_reg_2554_reg[2]_i_6_n_2 ,\sub_ln493_2_reg_2554_reg[2]_i_6_n_3 }),
        .CYINIT(\t_V_reg_442_reg_n_0_[0] ),
        .DI({\t_V_reg_442_reg_n_0_[4] ,\t_V_reg_442_reg_n_0_[3] ,\t_V_reg_442_reg_n_0_[2] ,1'b0}),
        .O({\t_V_reg_442_reg[0]_0 ,\NLW_sub_ln493_2_reg_2554_reg[2]_i_6_O_UNCONNECTED [2],\sub_ln493_2_reg_2554_reg[2]_i_6_n_6 ,\NLW_sub_ln493_2_reg_2554_reg[2]_i_6_O_UNCONNECTED [0]}),
        .S({\sub_ln493_2_reg_2554[2]_i_15_n_0 ,\sub_ln493_2_reg_2554[2]_i_16_n_0 ,\sub_ln493_2_reg_2554[2]_i_17_n_0 ,\t_V_reg_442_reg_n_0_[1] }));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_7 
       (.CI(1'b0),
        .CO({\sub_ln493_2_reg_2554_reg[2]_i_7_n_0 ,\sub_ln493_2_reg_2554_reg[2]_i_7_n_1 ,\sub_ln493_2_reg_2554_reg[2]_i_7_n_2 ,\sub_ln493_2_reg_2554_reg[2]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub_ln493_2_reg_2554[2]_i_18_n_0 ,1'b0}),
        .O({\t_V_reg_442_reg[31]_0 [0],\NLW_sub_ln493_2_reg_2554_reg[2]_i_7_O_UNCONNECTED [2],sub_ln142_2_fu_778_p2}),
        .S({\sub_ln493_2_reg_2554[2]_i_19_n_0 ,\sub_ln493_2_reg_2554[2]_i_20_n_0 ,\t_V_reg_442_reg_n_0_[2] ,\sub_ln493_2_reg_2554[2]_i_21_n_0 }));
  LUT6 #(
    .INIT(64'h040404F7F7F7F704)) 
    \sub_ln493_3_reg_2559[1]_i_1 
       (.I0(\t_V_reg_442_reg_n_0_[1] ),
        .I1(\sub_ln493_3_reg_2559_reg[2]_0 ),
        .I2(\t_V_reg_442_reg[30]_1 [2]),
        .I3(\t_V_reg_442_reg_n_0_[0] ),
        .I4(\sub_ln493_3_reg_2559_reg[1]_0 ),
        .I5(\sub_ln493_3_reg_2559[1]_i_3_n_0 ),
        .O(\sub_ln493_3_reg_2559[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_22 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .O(\sub_ln493_3_reg_2559[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_23 
       (.I0(\t_V_reg_442_reg_n_0_[30] ),
        .O(\sub_ln493_3_reg_2559[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_24 
       (.I0(\t_V_reg_442_reg_n_0_[29] ),
        .O(\sub_ln493_3_reg_2559[1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_25 
       (.I0(\t_V_reg_442_reg_n_0_[28] ),
        .O(\sub_ln493_3_reg_2559[1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_26 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .O(\sub_ln493_3_reg_2559[1]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_27 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .O(\sub_ln493_3_reg_2559[1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_28 
       (.I0(\t_V_reg_442_reg_n_0_[25] ),
        .O(\sub_ln493_3_reg_2559[1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln493_3_reg_2559[1]_i_3 
       (.I0(sub_ln142_3_fu_840_p2[1]),
        .I1(\t_V_reg_442_reg[30]_1 [2]),
        .I2(\sub_ln493_3_reg_2559_reg[2]_i_5_n_7 ),
        .O(\sub_ln493_3_reg_2559[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_38 
       (.I0(\t_V_reg_442_reg_n_0_[24] ),
        .O(\sub_ln493_3_reg_2559[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_39 
       (.I0(\t_V_reg_442_reg_n_0_[23] ),
        .O(\sub_ln493_3_reg_2559[1]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_40 
       (.I0(\t_V_reg_442_reg_n_0_[22] ),
        .O(\sub_ln493_3_reg_2559[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_41 
       (.I0(\t_V_reg_442_reg_n_0_[21] ),
        .O(\sub_ln493_3_reg_2559[1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_42 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .O(\sub_ln493_3_reg_2559[1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_43 
       (.I0(\t_V_reg_442_reg_n_0_[19] ),
        .O(\sub_ln493_3_reg_2559[1]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_44 
       (.I0(\t_V_reg_442_reg_n_0_[18] ),
        .O(\sub_ln493_3_reg_2559[1]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_45 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .O(\sub_ln493_3_reg_2559[1]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_47 
       (.I0(\t_V_reg_442_reg_n_0_[16] ),
        .O(\sub_ln493_3_reg_2559[1]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_48 
       (.I0(\t_V_reg_442_reg_n_0_[15] ),
        .O(\sub_ln493_3_reg_2559[1]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_49 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .O(\sub_ln493_3_reg_2559[1]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_50 
       (.I0(\t_V_reg_442_reg_n_0_[13] ),
        .O(\sub_ln493_3_reg_2559[1]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_51 
       (.I0(\t_V_reg_442_reg_n_0_[12] ),
        .O(\sub_ln493_3_reg_2559[1]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_52 
       (.I0(\t_V_reg_442_reg_n_0_[11] ),
        .O(\sub_ln493_3_reg_2559[1]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_53 
       (.I0(\t_V_reg_442_reg_n_0_[10] ),
        .O(\sub_ln493_3_reg_2559[1]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_54 
       (.I0(\t_V_reg_442_reg_n_0_[9] ),
        .O(\sub_ln493_3_reg_2559[1]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_55 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .O(\sub_ln493_3_reg_2559[1]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_56 
       (.I0(\t_V_reg_442_reg_n_0_[7] ),
        .O(\sub_ln493_3_reg_2559[1]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_57 
       (.I0(\t_V_reg_442_reg_n_0_[6] ),
        .O(\sub_ln493_3_reg_2559[1]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[1]_i_58 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .O(\sub_ln493_3_reg_2559[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h08FB0BF8F80BFB08)) 
    \sub_ln493_3_reg_2559[2]_i_1 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .I1(\sub_ln493_3_reg_2559_reg[2]_0 ),
        .I2(\t_V_reg_442_reg[30]_1 [2]),
        .I3(\sub_ln493_3_reg_2559[2]_i_4_n_0 ),
        .I4(\sub_ln493_3_reg_2559_reg[2]_i_5_n_6 ),
        .I5(sub_ln142_3_fu_840_p2[2]),
        .O(\sub_ln493_3_reg_2559[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_11 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .O(\sub_ln493_3_reg_2559[2]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_12 
       (.I0(\t_V_reg_442_reg_n_0_[30] ),
        .O(\sub_ln493_3_reg_2559[2]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_13 
       (.I0(\t_V_reg_442_reg_n_0_[29] ),
        .O(\sub_ln493_3_reg_2559[2]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_14 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .O(\sub_ln493_3_reg_2559[2]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_15 
       (.I0(\t_V_reg_442_reg_n_0_[3] ),
        .O(\sub_ln493_3_reg_2559[2]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_16 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .O(\sub_ln493_3_reg_2559[2]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_17 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .O(\sub_ln493_3_reg_2559[2]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_18 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .O(\sub_ln493_3_reg_2559[2]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_19 
       (.I0(\t_V_reg_442_reg_n_0_[3] ),
        .O(\sub_ln493_3_reg_2559[2]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_20 
       (.I0(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_3_reg_2559[2]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_27 
       (.I0(\t_V_reg_442_reg_n_0_[28] ),
        .O(\sub_ln493_3_reg_2559[2]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_28 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .O(\sub_ln493_3_reg_2559[2]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_29 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .O(\sub_ln493_3_reg_2559[2]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_30 
       (.I0(\t_V_reg_442_reg_n_0_[25] ),
        .O(\sub_ln493_3_reg_2559[2]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_37 
       (.I0(\t_V_reg_442_reg_n_0_[24] ),
        .O(\sub_ln493_3_reg_2559[2]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_38 
       (.I0(\t_V_reg_442_reg_n_0_[23] ),
        .O(\sub_ln493_3_reg_2559[2]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_39 
       (.I0(\t_V_reg_442_reg_n_0_[22] ),
        .O(\sub_ln493_3_reg_2559[2]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hECEEECCC)) 
    \sub_ln493_3_reg_2559[2]_i_4 
       (.I0(\t_V_reg_442_reg_n_0_[0] ),
        .I1(\sub_ln493_3_reg_2559_reg[1]_0 ),
        .I2(sub_ln142_3_fu_840_p2[1]),
        .I3(\t_V_reg_442_reg[30]_1 [2]),
        .I4(\sub_ln493_3_reg_2559_reg[2]_i_5_n_7 ),
        .O(\sub_ln493_3_reg_2559[2]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_40 
       (.I0(\t_V_reg_442_reg_n_0_[21] ),
        .O(\sub_ln493_3_reg_2559[2]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_50 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .O(\sub_ln493_3_reg_2559[2]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_51 
       (.I0(\t_V_reg_442_reg_n_0_[19] ),
        .O(\sub_ln493_3_reg_2559[2]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_52 
       (.I0(\t_V_reg_442_reg_n_0_[18] ),
        .O(\sub_ln493_3_reg_2559[2]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_53 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .O(\sub_ln493_3_reg_2559[2]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_55 
       (.I0(\t_V_reg_442_reg_n_0_[16] ),
        .O(\sub_ln493_3_reg_2559[2]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_56 
       (.I0(\t_V_reg_442_reg_n_0_[15] ),
        .O(\sub_ln493_3_reg_2559[2]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_57 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .O(\sub_ln493_3_reg_2559[2]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_58 
       (.I0(\t_V_reg_442_reg_n_0_[13] ),
        .O(\sub_ln493_3_reg_2559[2]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_59 
       (.I0(\t_V_reg_442_reg_n_0_[12] ),
        .O(\sub_ln493_3_reg_2559[2]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_60 
       (.I0(\t_V_reg_442_reg_n_0_[11] ),
        .O(\sub_ln493_3_reg_2559[2]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_61 
       (.I0(\t_V_reg_442_reg_n_0_[10] ),
        .O(\sub_ln493_3_reg_2559[2]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_62 
       (.I0(\t_V_reg_442_reg_n_0_[9] ),
        .O(\sub_ln493_3_reg_2559[2]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_63 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .O(\sub_ln493_3_reg_2559[2]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_64 
       (.I0(\t_V_reg_442_reg_n_0_[7] ),
        .O(\sub_ln493_3_reg_2559[2]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_65 
       (.I0(\t_V_reg_442_reg_n_0_[6] ),
        .O(\sub_ln493_3_reg_2559[2]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_66 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .O(\sub_ln493_3_reg_2559[2]_i_66_n_0 ));
  FDRE \sub_ln493_3_reg_2559_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(sub_ln142_4_fu_902_p2[0]),
        .Q(sub_ln493_3_reg_2559[0]),
        .R(1'b0));
  FDRE \sub_ln493_3_reg_2559_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\sub_ln493_3_reg_2559[1]_i_1_n_0 ),
        .Q(sub_ln493_3_reg_2559[1]),
        .R(1'b0));
  CARRY4 \sub_ln493_3_reg_2559_reg[1]_i_13 
       (.CI(\sub_ln493_3_reg_2559_reg[1]_i_14_n_0 ),
        .CO({\NLW_sub_ln493_3_reg_2559_reg[1]_i_13_CO_UNCONNECTED [3:2],\sub_ln493_3_reg_2559_reg[1]_i_13_n_2 ,\sub_ln493_3_reg_2559_reg[1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln493_3_reg_2559_reg[1]_i_13_O_UNCONNECTED [3],\t_V_reg_442_reg[31]_1 [27:25]}),
        .S({1'b0,\sub_ln493_3_reg_2559[1]_i_22_n_0 ,\sub_ln493_3_reg_2559[1]_i_23_n_0 ,\sub_ln493_3_reg_2559[1]_i_24_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[1]_i_14 
       (.CI(\sub_ln493_3_reg_2559_reg[1]_i_20_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[1]_i_14_n_0 ,\sub_ln493_3_reg_2559_reg[1]_i_14_n_1 ,\sub_ln493_3_reg_2559_reg[1]_i_14_n_2 ,\sub_ln493_3_reg_2559_reg[1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_1 [24:21]),
        .S({\sub_ln493_3_reg_2559[1]_i_25_n_0 ,\sub_ln493_3_reg_2559[1]_i_26_n_0 ,\sub_ln493_3_reg_2559[1]_i_27_n_0 ,\sub_ln493_3_reg_2559[1]_i_28_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[1]_i_20 
       (.CI(\sub_ln493_3_reg_2559_reg[1]_i_21_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[1]_i_20_n_0 ,\sub_ln493_3_reg_2559_reg[1]_i_20_n_1 ,\sub_ln493_3_reg_2559_reg[1]_i_20_n_2 ,\sub_ln493_3_reg_2559_reg[1]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_1 [20:17]),
        .S({\sub_ln493_3_reg_2559[1]_i_38_n_0 ,\sub_ln493_3_reg_2559[1]_i_39_n_0 ,\sub_ln493_3_reg_2559[1]_i_40_n_0 ,\sub_ln493_3_reg_2559[1]_i_41_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[1]_i_21 
       (.CI(\sub_ln493_3_reg_2559_reg[1]_i_36_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[1]_i_21_n_0 ,\sub_ln493_3_reg_2559_reg[1]_i_21_n_1 ,\sub_ln493_3_reg_2559_reg[1]_i_21_n_2 ,\sub_ln493_3_reg_2559_reg[1]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_1 [16:13]),
        .S({\sub_ln493_3_reg_2559[1]_i_42_n_0 ,\sub_ln493_3_reg_2559[1]_i_43_n_0 ,\sub_ln493_3_reg_2559[1]_i_44_n_0 ,\sub_ln493_3_reg_2559[1]_i_45_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[1]_i_36 
       (.CI(\sub_ln493_3_reg_2559_reg[1]_i_37_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[1]_i_36_n_0 ,\sub_ln493_3_reg_2559_reg[1]_i_36_n_1 ,\sub_ln493_3_reg_2559_reg[1]_i_36_n_2 ,\sub_ln493_3_reg_2559_reg[1]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_1 [12:9]),
        .S({\sub_ln493_3_reg_2559[1]_i_47_n_0 ,\sub_ln493_3_reg_2559[1]_i_48_n_0 ,\sub_ln493_3_reg_2559[1]_i_49_n_0 ,\sub_ln493_3_reg_2559[1]_i_50_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[1]_i_37 
       (.CI(\sub_ln493_3_reg_2559_reg[1]_i_46_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[1]_i_37_n_0 ,\sub_ln493_3_reg_2559_reg[1]_i_37_n_1 ,\sub_ln493_3_reg_2559_reg[1]_i_37_n_2 ,\sub_ln493_3_reg_2559_reg[1]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_1 [8:5]),
        .S({\sub_ln493_3_reg_2559[1]_i_51_n_0 ,\sub_ln493_3_reg_2559[1]_i_52_n_0 ,\sub_ln493_3_reg_2559[1]_i_53_n_0 ,\sub_ln493_3_reg_2559[1]_i_54_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[1]_i_46 
       (.CI(\sub_ln493_3_reg_2559_reg[2]_i_6_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[1]_i_46_n_0 ,\sub_ln493_3_reg_2559_reg[1]_i_46_n_1 ,\sub_ln493_3_reg_2559_reg[1]_i_46_n_2 ,\sub_ln493_3_reg_2559_reg[1]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_1 [4:1]),
        .S({\sub_ln493_3_reg_2559[1]_i_55_n_0 ,\sub_ln493_3_reg_2559[1]_i_56_n_0 ,\sub_ln493_3_reg_2559[1]_i_57_n_0 ,\sub_ln493_3_reg_2559[1]_i_58_n_0 }));
  FDRE \sub_ln493_3_reg_2559_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\sub_ln493_3_reg_2559[2]_i_1_n_0 ),
        .Q(sub_ln493_3_reg_2559[2]),
        .R(1'b0));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_10 
       (.CI(\sub_ln493_3_reg_2559_reg[2]_i_26_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[2]_i_10_n_0 ,\sub_ln493_3_reg_2559_reg[2]_i_10_n_1 ,\sub_ln493_3_reg_2559_reg[2]_i_10_n_2 ,\sub_ln493_3_reg_2559_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[28] ,\t_V_reg_442_reg_n_0_[27] ,\t_V_reg_442_reg_n_0_[26] ,\t_V_reg_442_reg_n_0_[25] }),
        .O(\t_V_reg_442_reg[28]_1 ),
        .S({\sub_ln493_3_reg_2559[2]_i_27_n_0 ,\sub_ln493_3_reg_2559[2]_i_28_n_0 ,\sub_ln493_3_reg_2559[2]_i_29_n_0 ,\sub_ln493_3_reg_2559[2]_i_30_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_26 
       (.CI(\sub_ln493_3_reg_2559_reg[2]_i_36_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[2]_i_26_n_0 ,\sub_ln493_3_reg_2559_reg[2]_i_26_n_1 ,\sub_ln493_3_reg_2559_reg[2]_i_26_n_2 ,\sub_ln493_3_reg_2559_reg[2]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[24] ,\t_V_reg_442_reg_n_0_[23] ,\t_V_reg_442_reg_n_0_[22] ,\t_V_reg_442_reg_n_0_[21] }),
        .O(\t_V_reg_442_reg[24]_1 ),
        .S({\sub_ln493_3_reg_2559[2]_i_37_n_0 ,\sub_ln493_3_reg_2559[2]_i_38_n_0 ,\sub_ln493_3_reg_2559[2]_i_39_n_0 ,\sub_ln493_3_reg_2559[2]_i_40_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_3 
       (.CI(\sub_ln493_3_reg_2559_reg[2]_i_10_n_0 ),
        .CO({\NLW_sub_ln493_3_reg_2559_reg[2]_i_3_CO_UNCONNECTED [3:2],\sub_ln493_3_reg_2559_reg[2]_i_3_n_2 ,\sub_ln493_3_reg_2559_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_442_reg_n_0_[30] ,\t_V_reg_442_reg_n_0_[29] }),
        .O({\NLW_sub_ln493_3_reg_2559_reg[2]_i_3_O_UNCONNECTED [3],\t_V_reg_442_reg[30]_1 }),
        .S({1'b0,\sub_ln493_3_reg_2559[2]_i_11_n_0 ,\sub_ln493_3_reg_2559[2]_i_12_n_0 ,\sub_ln493_3_reg_2559[2]_i_13_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_36 
       (.CI(\sub_ln493_3_reg_2559_reg[2]_i_48_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[2]_i_36_n_0 ,\sub_ln493_3_reg_2559_reg[2]_i_36_n_1 ,\sub_ln493_3_reg_2559_reg[2]_i_36_n_2 ,\sub_ln493_3_reg_2559_reg[2]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[20] ,\t_V_reg_442_reg_n_0_[19] ,\t_V_reg_442_reg_n_0_[18] ,\t_V_reg_442_reg_n_0_[17] }),
        .O(\t_V_reg_442_reg[20]_1 ),
        .S({\sub_ln493_3_reg_2559[2]_i_50_n_0 ,\sub_ln493_3_reg_2559[2]_i_51_n_0 ,\sub_ln493_3_reg_2559[2]_i_52_n_0 ,\sub_ln493_3_reg_2559[2]_i_53_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_48 
       (.CI(\sub_ln493_3_reg_2559_reg[2]_i_49_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[2]_i_48_n_0 ,\sub_ln493_3_reg_2559_reg[2]_i_48_n_1 ,\sub_ln493_3_reg_2559_reg[2]_i_48_n_2 ,\sub_ln493_3_reg_2559_reg[2]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[16] ,\t_V_reg_442_reg_n_0_[15] ,\t_V_reg_442_reg_n_0_[14] ,\t_V_reg_442_reg_n_0_[13] }),
        .O(\t_V_reg_442_reg[16]_1 ),
        .S({\sub_ln493_3_reg_2559[2]_i_55_n_0 ,\sub_ln493_3_reg_2559[2]_i_56_n_0 ,\sub_ln493_3_reg_2559[2]_i_57_n_0 ,\sub_ln493_3_reg_2559[2]_i_58_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_49 
       (.CI(\sub_ln493_3_reg_2559_reg[2]_i_54_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[2]_i_49_n_0 ,\sub_ln493_3_reg_2559_reg[2]_i_49_n_1 ,\sub_ln493_3_reg_2559_reg[2]_i_49_n_2 ,\sub_ln493_3_reg_2559_reg[2]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[12] ,\t_V_reg_442_reg_n_0_[11] ,\t_V_reg_442_reg_n_0_[10] ,\t_V_reg_442_reg_n_0_[9] }),
        .O(\t_V_reg_442_reg[12]_1 ),
        .S({\sub_ln493_3_reg_2559[2]_i_59_n_0 ,\sub_ln493_3_reg_2559[2]_i_60_n_0 ,\sub_ln493_3_reg_2559[2]_i_61_n_0 ,\sub_ln493_3_reg_2559[2]_i_62_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_5 
       (.CI(1'b0),
        .CO({\sub_ln493_3_reg_2559_reg[2]_i_5_n_0 ,\sub_ln493_3_reg_2559_reg[2]_i_5_n_1 ,\sub_ln493_3_reg_2559_reg[2]_i_5_n_2 ,\sub_ln493_3_reg_2559_reg[2]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[4] ,\t_V_reg_442_reg_n_0_[3] ,\t_V_reg_442_reg_n_0_[2] ,1'b0}),
        .O({\t_V_reg_442_reg[4]_0 ,\NLW_sub_ln493_3_reg_2559_reg[2]_i_5_O_UNCONNECTED [2],\sub_ln493_3_reg_2559_reg[2]_i_5_n_6 ,\sub_ln493_3_reg_2559_reg[2]_i_5_n_7 }),
        .S({\sub_ln493_3_reg_2559[2]_i_14_n_0 ,\sub_ln493_3_reg_2559[2]_i_15_n_0 ,\sub_ln493_3_reg_2559[2]_i_16_n_0 ,\t_V_reg_442_reg_n_0_[1] }));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_54 
       (.CI(\sub_ln493_3_reg_2559_reg[2]_i_5_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[2]_i_54_n_0 ,\sub_ln493_3_reg_2559_reg[2]_i_54_n_1 ,\sub_ln493_3_reg_2559_reg[2]_i_54_n_2 ,\sub_ln493_3_reg_2559_reg[2]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[8] ,\t_V_reg_442_reg_n_0_[7] ,\t_V_reg_442_reg_n_0_[6] ,\t_V_reg_442_reg_n_0_[5] }),
        .O(\t_V_reg_442_reg[8]_1 ),
        .S({\sub_ln493_3_reg_2559[2]_i_63_n_0 ,\sub_ln493_3_reg_2559[2]_i_64_n_0 ,\sub_ln493_3_reg_2559[2]_i_65_n_0 ,\sub_ln493_3_reg_2559[2]_i_66_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_6 
       (.CI(1'b0),
        .CO({\sub_ln493_3_reg_2559_reg[2]_i_6_n_0 ,\sub_ln493_3_reg_2559_reg[2]_i_6_n_1 ,\sub_ln493_3_reg_2559_reg[2]_i_6_n_2 ,\sub_ln493_3_reg_2559_reg[2]_i_6_n_3 }),
        .CYINIT(sub_ln142_4_fu_902_p2[0]),
        .DI({1'b0,1'b0,\sub_ln493_3_reg_2559[2]_i_17_n_0 ,1'b0}),
        .O({\t_V_reg_442_reg[31]_1 [0],\NLW_sub_ln493_3_reg_2559_reg[2]_i_6_O_UNCONNECTED [2],sub_ln142_3_fu_840_p2}),
        .S({\sub_ln493_3_reg_2559[2]_i_18_n_0 ,\sub_ln493_3_reg_2559[2]_i_19_n_0 ,\t_V_reg_442_reg_n_0_[2] ,\sub_ln493_3_reg_2559[2]_i_20_n_0 }));
  LUT6 #(
    .INIT(64'h0D333E00C1FFF2CC)) 
    \sub_ln493_4_reg_2564[1]_i_1 
       (.I0(\sub_ln493_4_reg_2564_reg[1]_0 ),
        .I1(\t_V_reg_442_reg[30]_4 [2]),
        .I2(\sub_ln493_4_reg_2564_reg[1]_1 ),
        .I3(\t_V_reg_442_reg_n_0_[0] ),
        .I4(\t_V_reg_442_reg_n_0_[1] ),
        .I5(sub_ln142_4_fu_902_p2[1]),
        .O(\sub_ln493_4_reg_2564[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_20 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .O(\sub_ln493_4_reg_2564[1]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_21 
       (.I0(\t_V_reg_442_reg_n_0_[30] ),
        .O(\sub_ln493_4_reg_2564[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_22 
       (.I0(\t_V_reg_442_reg_n_0_[29] ),
        .O(\sub_ln493_4_reg_2564[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_23 
       (.I0(\t_V_reg_442_reg_n_0_[28] ),
        .O(\sub_ln493_4_reg_2564[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_33 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .O(\sub_ln493_4_reg_2564[1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_34 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .O(\sub_ln493_4_reg_2564[1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_35 
       (.I0(\t_V_reg_442_reg_n_0_[25] ),
        .O(\sub_ln493_4_reg_2564[1]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_36 
       (.I0(\t_V_reg_442_reg_n_0_[24] ),
        .O(\sub_ln493_4_reg_2564[1]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_37 
       (.I0(\t_V_reg_442_reg_n_0_[23] ),
        .O(\sub_ln493_4_reg_2564[1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_38 
       (.I0(\t_V_reg_442_reg_n_0_[22] ),
        .O(\sub_ln493_4_reg_2564[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_39 
       (.I0(\t_V_reg_442_reg_n_0_[21] ),
        .O(\sub_ln493_4_reg_2564[1]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_40 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .O(\sub_ln493_4_reg_2564[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_43 
       (.I0(\t_V_reg_442_reg_n_0_[19] ),
        .O(\sub_ln493_4_reg_2564[1]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_44 
       (.I0(\t_V_reg_442_reg_n_0_[18] ),
        .O(\sub_ln493_4_reg_2564[1]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_45 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .O(\sub_ln493_4_reg_2564[1]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_46 
       (.I0(\t_V_reg_442_reg_n_0_[16] ),
        .O(\sub_ln493_4_reg_2564[1]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_47 
       (.I0(\t_V_reg_442_reg_n_0_[15] ),
        .O(\sub_ln493_4_reg_2564[1]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_48 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .O(\sub_ln493_4_reg_2564[1]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_49 
       (.I0(\t_V_reg_442_reg_n_0_[13] ),
        .O(\sub_ln493_4_reg_2564[1]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_50 
       (.I0(\t_V_reg_442_reg_n_0_[12] ),
        .O(\sub_ln493_4_reg_2564[1]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_51 
       (.I0(\t_V_reg_442_reg_n_0_[11] ),
        .O(\sub_ln493_4_reg_2564[1]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_52 
       (.I0(\t_V_reg_442_reg_n_0_[10] ),
        .O(\sub_ln493_4_reg_2564[1]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_53 
       (.I0(\t_V_reg_442_reg_n_0_[9] ),
        .O(\sub_ln493_4_reg_2564[1]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_54 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .O(\sub_ln493_4_reg_2564[1]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_55 
       (.I0(\t_V_reg_442_reg_n_0_[7] ),
        .O(\sub_ln493_4_reg_2564[1]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_56 
       (.I0(\t_V_reg_442_reg_n_0_[6] ),
        .O(\sub_ln493_4_reg_2564[1]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_57 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .O(\sub_ln493_4_reg_2564[1]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[1]_i_58 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .O(\sub_ln493_4_reg_2564[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h08FB0BF8F80BFB08)) 
    \sub_ln493_4_reg_2564[2]_i_1 
       (.I0(\sub_ln493_reg_2544[2]_i_2_n_0 ),
        .I1(\sub_ln493_4_reg_2564_reg[1]_0 ),
        .I2(\t_V_reg_442_reg[30]_4 [2]),
        .I3(\sub_ln493_4_reg_2564[2]_i_4_n_0 ),
        .I4(\sub_ln493_4_reg_2564_reg[2]_i_5_n_6 ),
        .I5(sub_ln142_4_fu_902_p2[2]),
        .O(\sub_ln493_4_reg_2564[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_11 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .O(\sub_ln493_4_reg_2564[2]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_12 
       (.I0(\t_V_reg_442_reg_n_0_[30] ),
        .O(\sub_ln493_4_reg_2564[2]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_13 
       (.I0(\t_V_reg_442_reg_n_0_[29] ),
        .O(\sub_ln493_4_reg_2564[2]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_14 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .O(\sub_ln493_4_reg_2564[2]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_15 
       (.I0(\t_V_reg_442_reg_n_0_[3] ),
        .O(\sub_ln493_4_reg_2564[2]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_16 
       (.I0(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_4_reg_2564[2]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_17 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .O(\sub_ln493_4_reg_2564[2]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_18 
       (.I0(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_4_reg_2564[2]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_19 
       (.I0(\t_V_reg_442_reg_n_0_[3] ),
        .O(\sub_ln493_4_reg_2564[2]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_20 
       (.I0(\t_V_reg_442_reg_n_0_[0] ),
        .O(\sub_ln493_4_reg_2564[2]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_27 
       (.I0(\t_V_reg_442_reg_n_0_[28] ),
        .O(\sub_ln493_4_reg_2564[2]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_28 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .O(\sub_ln493_4_reg_2564[2]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_29 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .O(\sub_ln493_4_reg_2564[2]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_30 
       (.I0(\t_V_reg_442_reg_n_0_[25] ),
        .O(\sub_ln493_4_reg_2564[2]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_37 
       (.I0(\t_V_reg_442_reg_n_0_[24] ),
        .O(\sub_ln493_4_reg_2564[2]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_38 
       (.I0(\t_V_reg_442_reg_n_0_[23] ),
        .O(\sub_ln493_4_reg_2564[2]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_39 
       (.I0(\t_V_reg_442_reg_n_0_[22] ),
        .O(\sub_ln493_4_reg_2564[2]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF008B)) 
    \sub_ln493_4_reg_2564[2]_i_4 
       (.I0(sub_ln142_4_fu_902_p2[1]),
        .I1(\t_V_reg_442_reg[30]_4 [2]),
        .I2(\t_V_reg_442_reg_n_0_[1] ),
        .I3(\t_V_reg_442_reg_n_0_[0] ),
        .I4(\sub_ln493_4_reg_2564_reg[1]_1 ),
        .O(\sub_ln493_4_reg_2564[2]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_40 
       (.I0(\t_V_reg_442_reg_n_0_[21] ),
        .O(\sub_ln493_4_reg_2564[2]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_50 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .O(\sub_ln493_4_reg_2564[2]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_51 
       (.I0(\t_V_reg_442_reg_n_0_[19] ),
        .O(\sub_ln493_4_reg_2564[2]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_52 
       (.I0(\t_V_reg_442_reg_n_0_[18] ),
        .O(\sub_ln493_4_reg_2564[2]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_53 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .O(\sub_ln493_4_reg_2564[2]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_55 
       (.I0(\t_V_reg_442_reg_n_0_[16] ),
        .O(\sub_ln493_4_reg_2564[2]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_56 
       (.I0(\t_V_reg_442_reg_n_0_[15] ),
        .O(\sub_ln493_4_reg_2564[2]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_57 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .O(\sub_ln493_4_reg_2564[2]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_58 
       (.I0(\t_V_reg_442_reg_n_0_[13] ),
        .O(\sub_ln493_4_reg_2564[2]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_59 
       (.I0(\t_V_reg_442_reg_n_0_[12] ),
        .O(\sub_ln493_4_reg_2564[2]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_60 
       (.I0(\t_V_reg_442_reg_n_0_[11] ),
        .O(\sub_ln493_4_reg_2564[2]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_61 
       (.I0(\t_V_reg_442_reg_n_0_[10] ),
        .O(\sub_ln493_4_reg_2564[2]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_62 
       (.I0(\t_V_reg_442_reg_n_0_[9] ),
        .O(\sub_ln493_4_reg_2564[2]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_63 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .O(\sub_ln493_4_reg_2564[2]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_64 
       (.I0(\t_V_reg_442_reg_n_0_[7] ),
        .O(\sub_ln493_4_reg_2564[2]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_65 
       (.I0(\t_V_reg_442_reg_n_0_[6] ),
        .O(\sub_ln493_4_reg_2564[2]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_66 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .O(\sub_ln493_4_reg_2564[2]_i_66_n_0 ));
  FDRE \sub_ln493_4_reg_2564_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\sub_ln493_4_reg_2564[1]_i_1_n_0 ),
        .Q(sub_ln493_4_reg_2564[1]),
        .R(1'b0));
  CARRY4 \sub_ln493_4_reg_2564_reg[1]_i_12 
       (.CI(\sub_ln493_4_reg_2564_reg[1]_i_18_n_0 ),
        .CO({\NLW_sub_ln493_4_reg_2564_reg[1]_i_12_CO_UNCONNECTED [3],\sub_ln493_4_reg_2564_reg[1]_i_12_n_1 ,\sub_ln493_4_reg_2564_reg[1]_i_12_n_2 ,\sub_ln493_4_reg_2564_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_4 [27:24]),
        .S({\sub_ln493_4_reg_2564[1]_i_20_n_0 ,\sub_ln493_4_reg_2564[1]_i_21_n_0 ,\sub_ln493_4_reg_2564[1]_i_22_n_0 ,\sub_ln493_4_reg_2564[1]_i_23_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[1]_i_18 
       (.CI(\sub_ln493_4_reg_2564_reg[1]_i_19_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[1]_i_18_n_0 ,\sub_ln493_4_reg_2564_reg[1]_i_18_n_1 ,\sub_ln493_4_reg_2564_reg[1]_i_18_n_2 ,\sub_ln493_4_reg_2564_reg[1]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_4 [23:20]),
        .S({\sub_ln493_4_reg_2564[1]_i_33_n_0 ,\sub_ln493_4_reg_2564[1]_i_34_n_0 ,\sub_ln493_4_reg_2564[1]_i_35_n_0 ,\sub_ln493_4_reg_2564[1]_i_36_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[1]_i_19 
       (.CI(\sub_ln493_4_reg_2564_reg[1]_i_31_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[1]_i_19_n_0 ,\sub_ln493_4_reg_2564_reg[1]_i_19_n_1 ,\sub_ln493_4_reg_2564_reg[1]_i_19_n_2 ,\sub_ln493_4_reg_2564_reg[1]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_4 [19:16]),
        .S({\sub_ln493_4_reg_2564[1]_i_37_n_0 ,\sub_ln493_4_reg_2564[1]_i_38_n_0 ,\sub_ln493_4_reg_2564[1]_i_39_n_0 ,\sub_ln493_4_reg_2564[1]_i_40_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[1]_i_31 
       (.CI(\sub_ln493_4_reg_2564_reg[1]_i_32_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[1]_i_31_n_0 ,\sub_ln493_4_reg_2564_reg[1]_i_31_n_1 ,\sub_ln493_4_reg_2564_reg[1]_i_31_n_2 ,\sub_ln493_4_reg_2564_reg[1]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_4 [15:12]),
        .S({\sub_ln493_4_reg_2564[1]_i_43_n_0 ,\sub_ln493_4_reg_2564[1]_i_44_n_0 ,\sub_ln493_4_reg_2564[1]_i_45_n_0 ,\sub_ln493_4_reg_2564[1]_i_46_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[1]_i_32 
       (.CI(\sub_ln493_4_reg_2564_reg[1]_i_41_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[1]_i_32_n_0 ,\sub_ln493_4_reg_2564_reg[1]_i_32_n_1 ,\sub_ln493_4_reg_2564_reg[1]_i_32_n_2 ,\sub_ln493_4_reg_2564_reg[1]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_4 [11:8]),
        .S({\sub_ln493_4_reg_2564[1]_i_47_n_0 ,\sub_ln493_4_reg_2564[1]_i_48_n_0 ,\sub_ln493_4_reg_2564[1]_i_49_n_0 ,\sub_ln493_4_reg_2564[1]_i_50_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[1]_i_41 
       (.CI(\sub_ln493_4_reg_2564_reg[1]_i_42_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[1]_i_41_n_0 ,\sub_ln493_4_reg_2564_reg[1]_i_41_n_1 ,\sub_ln493_4_reg_2564_reg[1]_i_41_n_2 ,\sub_ln493_4_reg_2564_reg[1]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_4 [7:4]),
        .S({\sub_ln493_4_reg_2564[1]_i_51_n_0 ,\sub_ln493_4_reg_2564[1]_i_52_n_0 ,\sub_ln493_4_reg_2564[1]_i_53_n_0 ,\sub_ln493_4_reg_2564[1]_i_54_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[1]_i_42 
       (.CI(\sub_ln493_4_reg_2564_reg[2]_i_6_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[1]_i_42_n_0 ,\sub_ln493_4_reg_2564_reg[1]_i_42_n_1 ,\sub_ln493_4_reg_2564_reg[1]_i_42_n_2 ,\sub_ln493_4_reg_2564_reg[1]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_4 [3:0]),
        .S({\sub_ln493_4_reg_2564[1]_i_55_n_0 ,\sub_ln493_4_reg_2564[1]_i_56_n_0 ,\sub_ln493_4_reg_2564[1]_i_57_n_0 ,\sub_ln493_4_reg_2564[1]_i_58_n_0 }));
  FDRE \sub_ln493_4_reg_2564_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\sub_ln493_4_reg_2564[2]_i_1_n_0 ),
        .Q(sub_ln493_4_reg_2564[2]),
        .R(1'b0));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_10 
       (.CI(\sub_ln493_4_reg_2564_reg[2]_i_26_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[2]_i_10_n_0 ,\sub_ln493_4_reg_2564_reg[2]_i_10_n_1 ,\sub_ln493_4_reg_2564_reg[2]_i_10_n_2 ,\sub_ln493_4_reg_2564_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[28] ,\t_V_reg_442_reg_n_0_[27] ,\t_V_reg_442_reg_n_0_[26] ,\t_V_reg_442_reg_n_0_[25] }),
        .O(\t_V_reg_442_reg[28]_3 ),
        .S({\sub_ln493_4_reg_2564[2]_i_27_n_0 ,\sub_ln493_4_reg_2564[2]_i_28_n_0 ,\sub_ln493_4_reg_2564[2]_i_29_n_0 ,\sub_ln493_4_reg_2564[2]_i_30_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_26 
       (.CI(\sub_ln493_4_reg_2564_reg[2]_i_36_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[2]_i_26_n_0 ,\sub_ln493_4_reg_2564_reg[2]_i_26_n_1 ,\sub_ln493_4_reg_2564_reg[2]_i_26_n_2 ,\sub_ln493_4_reg_2564_reg[2]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[24] ,\t_V_reg_442_reg_n_0_[23] ,\t_V_reg_442_reg_n_0_[22] ,\t_V_reg_442_reg_n_0_[21] }),
        .O(\t_V_reg_442_reg[24]_3 ),
        .S({\sub_ln493_4_reg_2564[2]_i_37_n_0 ,\sub_ln493_4_reg_2564[2]_i_38_n_0 ,\sub_ln493_4_reg_2564[2]_i_39_n_0 ,\sub_ln493_4_reg_2564[2]_i_40_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_3 
       (.CI(\sub_ln493_4_reg_2564_reg[2]_i_10_n_0 ),
        .CO({\NLW_sub_ln493_4_reg_2564_reg[2]_i_3_CO_UNCONNECTED [3:2],\sub_ln493_4_reg_2564_reg[2]_i_3_n_2 ,\sub_ln493_4_reg_2564_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_442_reg_n_0_[30] ,\t_V_reg_442_reg_n_0_[29] }),
        .O({\NLW_sub_ln493_4_reg_2564_reg[2]_i_3_O_UNCONNECTED [3],\t_V_reg_442_reg[30]_4 }),
        .S({1'b0,\sub_ln493_4_reg_2564[2]_i_11_n_0 ,\sub_ln493_4_reg_2564[2]_i_12_n_0 ,\sub_ln493_4_reg_2564[2]_i_13_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_36 
       (.CI(\sub_ln493_4_reg_2564_reg[2]_i_48_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[2]_i_36_n_0 ,\sub_ln493_4_reg_2564_reg[2]_i_36_n_1 ,\sub_ln493_4_reg_2564_reg[2]_i_36_n_2 ,\sub_ln493_4_reg_2564_reg[2]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[20] ,\t_V_reg_442_reg_n_0_[19] ,\t_V_reg_442_reg_n_0_[18] ,\t_V_reg_442_reg_n_0_[17] }),
        .O(\t_V_reg_442_reg[20]_3 ),
        .S({\sub_ln493_4_reg_2564[2]_i_50_n_0 ,\sub_ln493_4_reg_2564[2]_i_51_n_0 ,\sub_ln493_4_reg_2564[2]_i_52_n_0 ,\sub_ln493_4_reg_2564[2]_i_53_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_48 
       (.CI(\sub_ln493_4_reg_2564_reg[2]_i_49_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[2]_i_48_n_0 ,\sub_ln493_4_reg_2564_reg[2]_i_48_n_1 ,\sub_ln493_4_reg_2564_reg[2]_i_48_n_2 ,\sub_ln493_4_reg_2564_reg[2]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[16] ,\t_V_reg_442_reg_n_0_[15] ,\t_V_reg_442_reg_n_0_[14] ,\t_V_reg_442_reg_n_0_[13] }),
        .O(\t_V_reg_442_reg[16]_3 ),
        .S({\sub_ln493_4_reg_2564[2]_i_55_n_0 ,\sub_ln493_4_reg_2564[2]_i_56_n_0 ,\sub_ln493_4_reg_2564[2]_i_57_n_0 ,\sub_ln493_4_reg_2564[2]_i_58_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_49 
       (.CI(\sub_ln493_4_reg_2564_reg[2]_i_54_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[2]_i_49_n_0 ,\sub_ln493_4_reg_2564_reg[2]_i_49_n_1 ,\sub_ln493_4_reg_2564_reg[2]_i_49_n_2 ,\sub_ln493_4_reg_2564_reg[2]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[12] ,\t_V_reg_442_reg_n_0_[11] ,\t_V_reg_442_reg_n_0_[10] ,\t_V_reg_442_reg_n_0_[9] }),
        .O(\t_V_reg_442_reg[12]_3 ),
        .S({\sub_ln493_4_reg_2564[2]_i_59_n_0 ,\sub_ln493_4_reg_2564[2]_i_60_n_0 ,\sub_ln493_4_reg_2564[2]_i_61_n_0 ,\sub_ln493_4_reg_2564[2]_i_62_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_5 
       (.CI(1'b0),
        .CO({\sub_ln493_4_reg_2564_reg[2]_i_5_n_0 ,\sub_ln493_4_reg_2564_reg[2]_i_5_n_1 ,\sub_ln493_4_reg_2564_reg[2]_i_5_n_2 ,\sub_ln493_4_reg_2564_reg[2]_i_5_n_3 }),
        .CYINIT(\t_V_reg_442_reg_n_0_[0] ),
        .DI({\t_V_reg_442_reg_n_0_[4] ,\t_V_reg_442_reg_n_0_[3] ,1'b0,\t_V_reg_442_reg_n_0_[1] }),
        .O({\t_V_reg_442_reg[0]_2 ,\NLW_sub_ln493_4_reg_2564_reg[2]_i_5_O_UNCONNECTED [2],\sub_ln493_4_reg_2564_reg[2]_i_5_n_6 ,\NLW_sub_ln493_4_reg_2564_reg[2]_i_5_O_UNCONNECTED [0]}),
        .S({\sub_ln493_4_reg_2564[2]_i_14_n_0 ,\sub_ln493_4_reg_2564[2]_i_15_n_0 ,\t_V_reg_442_reg_n_0_[2] ,\sub_ln493_4_reg_2564[2]_i_16_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_54 
       (.CI(\sub_ln493_4_reg_2564_reg[2]_i_5_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[2]_i_54_n_0 ,\sub_ln493_4_reg_2564_reg[2]_i_54_n_1 ,\sub_ln493_4_reg_2564_reg[2]_i_54_n_2 ,\sub_ln493_4_reg_2564_reg[2]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[8] ,\t_V_reg_442_reg_n_0_[7] ,\t_V_reg_442_reg_n_0_[6] ,\t_V_reg_442_reg_n_0_[5] }),
        .O(\t_V_reg_442_reg[8]_3 ),
        .S({\sub_ln493_4_reg_2564[2]_i_63_n_0 ,\sub_ln493_4_reg_2564[2]_i_64_n_0 ,\sub_ln493_4_reg_2564[2]_i_65_n_0 ,\sub_ln493_4_reg_2564[2]_i_66_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_6 
       (.CI(1'b0),
        .CO({\sub_ln493_4_reg_2564_reg[2]_i_6_n_0 ,\sub_ln493_4_reg_2564_reg[2]_i_6_n_1 ,\sub_ln493_4_reg_2564_reg[2]_i_6_n_2 ,\sub_ln493_4_reg_2564_reg[2]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_ln493_4_reg_2564[2]_i_17_n_0 ,\sub_ln493_4_reg_2564[2]_i_18_n_0 ,1'b0}),
        .O({\NLW_sub_ln493_4_reg_2564_reg[2]_i_6_O_UNCONNECTED [3],sub_ln142_4_fu_902_p2[2:1],\NLW_sub_ln493_4_reg_2564_reg[2]_i_6_O_UNCONNECTED [0]}),
        .S({\sub_ln493_4_reg_2564[2]_i_19_n_0 ,\t_V_reg_442_reg_n_0_[2] ,\t_V_reg_442_reg_n_0_[1] ,\sub_ln493_4_reg_2564[2]_i_20_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_5_reg_2610[0]_i_1 
       (.I0(trunc_ln458_1_reg_2587[0]),
        .O(\sub_ln493_5_reg_2610[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_5_reg_2610[1]_i_1 
       (.I0(trunc_ln458_1_reg_2587[1]),
        .O(\sub_ln493_5_reg_2610[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \sub_ln493_5_reg_2610[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(\icmp_ln444_reg_2569_reg_n_0_[0] ),
        .O(k_buf_0_val_6_addr_reg_26170));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_5_reg_2610[2]_i_2 
       (.I0(trunc_ln458_1_reg_2587[2]),
        .O(\sub_ln493_5_reg_2610[2]_i_2_n_0 ));
  FDRE \sub_ln493_5_reg_2610_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(\sub_ln493_5_reg_2610[0]_i_1_n_0 ),
        .Q(sub_ln493_5_reg_2610[0]),
        .R(1'b0));
  FDRE \sub_ln493_5_reg_2610_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(\sub_ln493_5_reg_2610[1]_i_1_n_0 ),
        .Q(sub_ln493_5_reg_2610[1]),
        .R(1'b0));
  FDRE \sub_ln493_5_reg_2610_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_6_addr_reg_26170),
        .D(\sub_ln493_5_reg_2610[2]_i_2_n_0 ),
        .Q(sub_ln493_5_reg_2610[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h2E)) 
    \sub_ln493_reg_2544[0]_i_1 
       (.I0(\t_V_reg_442_reg_n_0_[0] ),
        .I1(\t_V_reg_442_reg[30]_3 [2]),
        .I2(sub_ln142_fu_654_p2[0]),
        .O(\sub_ln493_reg_2544[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08FB0BF8F80BFB08)) 
    \sub_ln493_reg_2544[1]_i_1 
       (.I0(\sub_ln493_reg_2544[1]_i_2_n_0 ),
        .I1(\sub_ln493_reg_2544_reg[1]_0 ),
        .I2(\t_V_reg_442_reg[30]_3 [2]),
        .I3(\sub_ln493_reg_2544[1]_i_3_n_0 ),
        .I4(\sub_ln493_reg_2544_reg[2]_i_4_n_7 ),
        .I5(sub_ln142_fu_654_p2[1]),
        .O(\sub_ln493_reg_2544[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln493_reg_2544[1]_i_2 
       (.I0(\t_V_reg_442_reg_n_0_[0] ),
        .I1(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_reg_2544[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFBAB)) 
    \sub_ln493_reg_2544[1]_i_3 
       (.I0(\sub_ln493_reg_2544_reg[1]_1 ),
        .I1(\t_V_reg_442_reg_n_0_[0] ),
        .I2(\t_V_reg_442_reg[30]_3 [2]),
        .I3(sub_ln142_fu_654_p2[0]),
        .O(\sub_ln493_reg_2544[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3355CC55333CCC3C)) 
    \sub_ln493_reg_2544[2]_i_1 
       (.I0(\sub_ln493_reg_2544[2]_i_2_n_0 ),
        .I1(\sub_ln493_reg_2544[2]_i_3_n_0 ),
        .I2(\sub_ln493_reg_2544_reg[2]_i_4_n_6 ),
        .I3(\t_V_reg_442_reg[30]_3 [2]),
        .I4(sub_ln142_fu_654_p2[2]),
        .I5(\sub_ln493_reg_2544_reg[1]_0 ),
        .O(\sub_ln493_reg_2544[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_10 
       (.I0(\t_V_reg_442_reg_n_0_[3] ),
        .O(\sub_ln493_reg_2544[2]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_100 
       (.I0(\t_V_reg_442_reg_n_0_[12] ),
        .O(\sub_ln493_reg_2544[2]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_101 
       (.I0(\t_V_reg_442_reg_n_0_[11] ),
        .O(\sub_ln493_reg_2544[2]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_102 
       (.I0(\t_V_reg_442_reg_n_0_[10] ),
        .O(\sub_ln493_reg_2544[2]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_103 
       (.I0(\t_V_reg_442_reg_n_0_[9] ),
        .O(\sub_ln493_reg_2544[2]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_106 
       (.I0(\t_V_reg_442_reg_n_0_[19] ),
        .O(\sub_ln493_reg_2544[2]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_107 
       (.I0(\t_V_reg_442_reg_n_0_[18] ),
        .O(\sub_ln493_reg_2544[2]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_108 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .O(\sub_ln493_reg_2544[2]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_109 
       (.I0(\t_V_reg_442_reg_n_0_[16] ),
        .O(\sub_ln493_reg_2544[2]_i_109_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_11 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .O(\sub_ln493_reg_2544[2]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_110 
       (.I0(\t_V_reg_442_reg_n_0_[15] ),
        .O(\sub_ln493_reg_2544[2]_i_110_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_111 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .O(\sub_ln493_reg_2544[2]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_112 
       (.I0(\t_V_reg_442_reg_n_0_[13] ),
        .O(\sub_ln493_reg_2544[2]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_113 
       (.I0(\t_V_reg_442_reg_n_0_[12] ),
        .O(\sub_ln493_reg_2544[2]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_114 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .O(\sub_ln493_reg_2544[2]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_115 
       (.I0(\t_V_reg_442_reg_n_0_[7] ),
        .O(\sub_ln493_reg_2544[2]_i_115_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_116 
       (.I0(\t_V_reg_442_reg_n_0_[6] ),
        .O(\sub_ln493_reg_2544[2]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_117 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .O(\sub_ln493_reg_2544[2]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_118 
       (.I0(\t_V_reg_442_reg_n_0_[11] ),
        .O(\sub_ln493_reg_2544[2]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_119 
       (.I0(\t_V_reg_442_reg_n_0_[10] ),
        .O(\sub_ln493_reg_2544[2]_i_119_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_12 
       (.I0(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_reg_2544[2]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_120 
       (.I0(\t_V_reg_442_reg_n_0_[9] ),
        .O(\sub_ln493_reg_2544[2]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_121 
       (.I0(\t_V_reg_442_reg_n_0_[8] ),
        .O(\sub_ln493_reg_2544[2]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_122 
       (.I0(\t_V_reg_442_reg_n_0_[7] ),
        .O(\sub_ln493_reg_2544[2]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_123 
       (.I0(\t_V_reg_442_reg_n_0_[6] ),
        .O(\sub_ln493_reg_2544[2]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_124 
       (.I0(\t_V_reg_442_reg_n_0_[5] ),
        .O(\sub_ln493_reg_2544[2]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_125 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .O(\sub_ln493_reg_2544[2]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_14 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .O(\sub_ln493_reg_2544[2]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_15 
       (.I0(\t_V_reg_442_reg_n_0_[30] ),
        .O(\sub_ln493_reg_2544[2]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_16 
       (.I0(\t_V_reg_442_reg_n_0_[29] ),
        .O(\sub_ln493_reg_2544[2]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_17 
       (.I0(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_reg_2544[2]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_18 
       (.I0(\t_V_reg_442_reg_n_0_[3] ),
        .O(\sub_ln493_reg_2544[2]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_19 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .O(\sub_ln493_reg_2544[2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_ln493_reg_2544[2]_i_2 
       (.I0(\t_V_reg_442_reg_n_0_[2] ),
        .I1(\t_V_reg_442_reg_n_0_[0] ),
        .I2(\t_V_reg_442_reg_n_0_[1] ),
        .O(\sub_ln493_reg_2544[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_20 
       (.I0(\t_V_reg_442_reg_n_0_[0] ),
        .O(\sub_ln493_reg_2544[2]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_29 
       (.I0(\t_V_reg_442_reg_n_0_[28] ),
        .O(\sub_ln493_reg_2544[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA033A000)) 
    \sub_ln493_reg_2544[2]_i_3 
       (.I0(sub_ln142_fu_654_p2[0]),
        .I1(\t_V_reg_442_reg_n_0_[0] ),
        .I2(sub_ln142_fu_654_p2[1]),
        .I3(\t_V_reg_442_reg[30]_3 [2]),
        .I4(\sub_ln493_reg_2544_reg[2]_i_4_n_7 ),
        .I5(\sub_ln493_reg_2544_reg[1]_1 ),
        .O(\sub_ln493_reg_2544[2]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_30 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .O(\sub_ln493_reg_2544[2]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_31 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .O(\sub_ln493_reg_2544[2]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_32 
       (.I0(\t_V_reg_442_reg_n_0_[25] ),
        .O(\sub_ln493_reg_2544[2]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_45 
       (.I0(\t_V_reg_442_reg_n_0_[24] ),
        .O(\sub_ln493_reg_2544[2]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_46 
       (.I0(\t_V_reg_442_reg_n_0_[23] ),
        .O(\sub_ln493_reg_2544[2]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_47 
       (.I0(\t_V_reg_442_reg_n_0_[22] ),
        .O(\sub_ln493_reg_2544[2]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_48 
       (.I0(\t_V_reg_442_reg_n_0_[21] ),
        .O(\sub_ln493_reg_2544[2]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_61 
       (.I0(\t_V_reg_442_reg_n_0_[31] ),
        .O(\sub_ln493_reg_2544[2]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_62 
       (.I0(\t_V_reg_442_reg_n_0_[30] ),
        .O(\sub_ln493_reg_2544[2]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_63 
       (.I0(\t_V_reg_442_reg_n_0_[29] ),
        .O(\sub_ln493_reg_2544[2]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_64 
       (.I0(\t_V_reg_442_reg_n_0_[28] ),
        .O(\sub_ln493_reg_2544[2]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_66 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .O(\sub_ln493_reg_2544[2]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_67 
       (.I0(\t_V_reg_442_reg_n_0_[19] ),
        .O(\sub_ln493_reg_2544[2]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_68 
       (.I0(\t_V_reg_442_reg_n_0_[18] ),
        .O(\sub_ln493_reg_2544[2]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_69 
       (.I0(\t_V_reg_442_reg_n_0_[17] ),
        .O(\sub_ln493_reg_2544[2]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_87 
       (.I0(\t_V_reg_442_reg_n_0_[27] ),
        .O(\sub_ln493_reg_2544[2]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_88 
       (.I0(\t_V_reg_442_reg_n_0_[26] ),
        .O(\sub_ln493_reg_2544[2]_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_89 
       (.I0(\t_V_reg_442_reg_n_0_[25] ),
        .O(\sub_ln493_reg_2544[2]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_9 
       (.I0(\t_V_reg_442_reg_n_0_[4] ),
        .O(\sub_ln493_reg_2544[2]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_90 
       (.I0(\t_V_reg_442_reg_n_0_[24] ),
        .O(\sub_ln493_reg_2544[2]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_91 
       (.I0(\t_V_reg_442_reg_n_0_[23] ),
        .O(\sub_ln493_reg_2544[2]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_92 
       (.I0(\t_V_reg_442_reg_n_0_[22] ),
        .O(\sub_ln493_reg_2544[2]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_93 
       (.I0(\t_V_reg_442_reg_n_0_[21] ),
        .O(\sub_ln493_reg_2544[2]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_94 
       (.I0(\t_V_reg_442_reg_n_0_[20] ),
        .O(\sub_ln493_reg_2544[2]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_95 
       (.I0(\t_V_reg_442_reg_n_0_[16] ),
        .O(\sub_ln493_reg_2544[2]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_96 
       (.I0(\t_V_reg_442_reg_n_0_[15] ),
        .O(\sub_ln493_reg_2544[2]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_97 
       (.I0(\t_V_reg_442_reg_n_0_[14] ),
        .O(\sub_ln493_reg_2544[2]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_98 
       (.I0(\t_V_reg_442_reg_n_0_[13] ),
        .O(\sub_ln493_reg_2544[2]_i_98_n_0 ));
  FDRE \sub_ln493_reg_2544_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\sub_ln493_reg_2544[0]_i_1_n_0 ),
        .Q(sub_ln493_reg_2544[0]),
        .R(1'b0));
  FDRE \sub_ln493_reg_2544_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\sub_ln493_reg_2544[1]_i_1_n_0 ),
        .Q(sub_ln493_reg_2544[1]),
        .R(1'b0));
  FDRE \sub_ln493_reg_2544_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(\sub_ln493_reg_2544[2]_i_1_n_0 ),
        .Q(sub_ln493_reg_2544[2]),
        .R(1'b0));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_104 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_105_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_104_n_0 ,\sub_ln493_reg_2544_reg[2]_i_104_n_1 ,\sub_ln493_reg_2544_reg[2]_i_104_n_2 ,\sub_ln493_reg_2544_reg[2]_i_104_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_3 [7:4]),
        .S({\sub_ln493_reg_2544[2]_i_118_n_0 ,\sub_ln493_reg_2544[2]_i_119_n_0 ,\sub_ln493_reg_2544[2]_i_120_n_0 ,\sub_ln493_reg_2544[2]_i_121_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_105 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_6_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_105_n_0 ,\sub_ln493_reg_2544_reg[2]_i_105_n_1 ,\sub_ln493_reg_2544_reg[2]_i_105_n_2 ,\sub_ln493_reg_2544_reg[2]_i_105_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_3 [3:0]),
        .S({\sub_ln493_reg_2544[2]_i_122_n_0 ,\sub_ln493_reg_2544[2]_i_123_n_0 ,\sub_ln493_reg_2544[2]_i_124_n_0 ,\sub_ln493_reg_2544[2]_i_125_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_13 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_28_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_13_n_0 ,\sub_ln493_reg_2544_reg[2]_i_13_n_1 ,\sub_ln493_reg_2544_reg[2]_i_13_n_2 ,\sub_ln493_reg_2544_reg[2]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[28] ,\t_V_reg_442_reg_n_0_[27] ,\t_V_reg_442_reg_n_0_[26] ,\t_V_reg_442_reg_n_0_[25] }),
        .O(\t_V_reg_442_reg[28]_2 ),
        .S({\sub_ln493_reg_2544[2]_i_29_n_0 ,\sub_ln493_reg_2544[2]_i_30_n_0 ,\sub_ln493_reg_2544[2]_i_31_n_0 ,\sub_ln493_reg_2544[2]_i_32_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_28 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_44_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_28_n_0 ,\sub_ln493_reg_2544_reg[2]_i_28_n_1 ,\sub_ln493_reg_2544_reg[2]_i_28_n_2 ,\sub_ln493_reg_2544_reg[2]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[24] ,\t_V_reg_442_reg_n_0_[23] ,\t_V_reg_442_reg_n_0_[22] ,\t_V_reg_442_reg_n_0_[21] }),
        .O(\t_V_reg_442_reg[24]_2 ),
        .S({\sub_ln493_reg_2544[2]_i_45_n_0 ,\sub_ln493_reg_2544[2]_i_46_n_0 ,\sub_ln493_reg_2544[2]_i_47_n_0 ,\sub_ln493_reg_2544[2]_i_48_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_4 
       (.CI(1'b0),
        .CO({\sub_ln493_reg_2544_reg[2]_i_4_n_0 ,\sub_ln493_reg_2544_reg[2]_i_4_n_1 ,\sub_ln493_reg_2544_reg[2]_i_4_n_2 ,\sub_ln493_reg_2544_reg[2]_i_4_n_3 }),
        .CYINIT(\t_V_reg_442_reg_n_0_[0] ),
        .DI({\t_V_reg_442_reg_n_0_[4] ,\t_V_reg_442_reg_n_0_[3] ,\t_V_reg_442_reg_n_0_[2] ,\t_V_reg_442_reg_n_0_[1] }),
        .O({\t_V_reg_442_reg[0]_1 ,\NLW_sub_ln493_reg_2544_reg[2]_i_4_O_UNCONNECTED [2],\sub_ln493_reg_2544_reg[2]_i_4_n_6 ,\sub_ln493_reg_2544_reg[2]_i_4_n_7 }),
        .S({\sub_ln493_reg_2544[2]_i_9_n_0 ,\sub_ln493_reg_2544[2]_i_10_n_0 ,\sub_ln493_reg_2544[2]_i_11_n_0 ,\sub_ln493_reg_2544[2]_i_12_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_43 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_59_n_0 ),
        .CO({\NLW_sub_ln493_reg_2544_reg[2]_i_43_CO_UNCONNECTED [3],\sub_ln493_reg_2544_reg[2]_i_43_n_1 ,\sub_ln493_reg_2544_reg[2]_i_43_n_2 ,\sub_ln493_reg_2544_reg[2]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_3 [27:24]),
        .S({\sub_ln493_reg_2544[2]_i_61_n_0 ,\sub_ln493_reg_2544[2]_i_62_n_0 ,\sub_ln493_reg_2544[2]_i_63_n_0 ,\sub_ln493_reg_2544[2]_i_64_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_44 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_65_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_44_n_0 ,\sub_ln493_reg_2544_reg[2]_i_44_n_1 ,\sub_ln493_reg_2544_reg[2]_i_44_n_2 ,\sub_ln493_reg_2544_reg[2]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[20] ,\t_V_reg_442_reg_n_0_[19] ,\t_V_reg_442_reg_n_0_[18] ,\t_V_reg_442_reg_n_0_[17] }),
        .O(\t_V_reg_442_reg[20]_2 ),
        .S({\sub_ln493_reg_2544[2]_i_66_n_0 ,\sub_ln493_reg_2544[2]_i_67_n_0 ,\sub_ln493_reg_2544[2]_i_68_n_0 ,\sub_ln493_reg_2544[2]_i_69_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_5 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_13_n_0 ),
        .CO({\NLW_sub_ln493_reg_2544_reg[2]_i_5_CO_UNCONNECTED [3:2],\sub_ln493_reg_2544_reg[2]_i_5_n_2 ,\sub_ln493_reg_2544_reg[2]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_442_reg_n_0_[30] ,\t_V_reg_442_reg_n_0_[29] }),
        .O({\NLW_sub_ln493_reg_2544_reg[2]_i_5_O_UNCONNECTED [3],\t_V_reg_442_reg[30]_3 }),
        .S({1'b0,\sub_ln493_reg_2544[2]_i_14_n_0 ,\sub_ln493_reg_2544[2]_i_15_n_0 ,\sub_ln493_reg_2544[2]_i_16_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_59 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_60_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_59_n_0 ,\sub_ln493_reg_2544_reg[2]_i_59_n_1 ,\sub_ln493_reg_2544_reg[2]_i_59_n_2 ,\sub_ln493_reg_2544_reg[2]_i_59_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_3 [23:20]),
        .S({\sub_ln493_reg_2544[2]_i_87_n_0 ,\sub_ln493_reg_2544[2]_i_88_n_0 ,\sub_ln493_reg_2544[2]_i_89_n_0 ,\sub_ln493_reg_2544[2]_i_90_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_6 
       (.CI(1'b0),
        .CO({\sub_ln493_reg_2544_reg[2]_i_6_n_0 ,\sub_ln493_reg_2544_reg[2]_i_6_n_1 ,\sub_ln493_reg_2544_reg[2]_i_6_n_2 ,\sub_ln493_reg_2544_reg[2]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub_ln493_reg_2544[2]_i_17_n_0 ,1'b0}),
        .O({\NLW_sub_ln493_reg_2544_reg[2]_i_6_O_UNCONNECTED [3],sub_ln142_fu_654_p2}),
        .S({\sub_ln493_reg_2544[2]_i_18_n_0 ,\sub_ln493_reg_2544[2]_i_19_n_0 ,\t_V_reg_442_reg_n_0_[1] ,\sub_ln493_reg_2544[2]_i_20_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_60 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_85_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_60_n_0 ,\sub_ln493_reg_2544_reg[2]_i_60_n_1 ,\sub_ln493_reg_2544_reg[2]_i_60_n_2 ,\sub_ln493_reg_2544_reg[2]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_3 [19:16]),
        .S({\sub_ln493_reg_2544[2]_i_91_n_0 ,\sub_ln493_reg_2544[2]_i_92_n_0 ,\sub_ln493_reg_2544[2]_i_93_n_0 ,\sub_ln493_reg_2544[2]_i_94_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_65 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_77_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_65_n_0 ,\sub_ln493_reg_2544_reg[2]_i_65_n_1 ,\sub_ln493_reg_2544_reg[2]_i_65_n_2 ,\sub_ln493_reg_2544_reg[2]_i_65_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[16] ,\t_V_reg_442_reg_n_0_[15] ,\t_V_reg_442_reg_n_0_[14] ,\t_V_reg_442_reg_n_0_[13] }),
        .O(\t_V_reg_442_reg[16]_2 ),
        .S({\sub_ln493_reg_2544[2]_i_95_n_0 ,\sub_ln493_reg_2544[2]_i_96_n_0 ,\sub_ln493_reg_2544[2]_i_97_n_0 ,\sub_ln493_reg_2544[2]_i_98_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_77 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_99_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_77_n_0 ,\sub_ln493_reg_2544_reg[2]_i_77_n_1 ,\sub_ln493_reg_2544_reg[2]_i_77_n_2 ,\sub_ln493_reg_2544_reg[2]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[12] ,\t_V_reg_442_reg_n_0_[11] ,\t_V_reg_442_reg_n_0_[10] ,\t_V_reg_442_reg_n_0_[9] }),
        .O(\t_V_reg_442_reg[12]_2 ),
        .S({\sub_ln493_reg_2544[2]_i_100_n_0 ,\sub_ln493_reg_2544[2]_i_101_n_0 ,\sub_ln493_reg_2544[2]_i_102_n_0 ,\sub_ln493_reg_2544[2]_i_103_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_85 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_86_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_85_n_0 ,\sub_ln493_reg_2544_reg[2]_i_85_n_1 ,\sub_ln493_reg_2544_reg[2]_i_85_n_2 ,\sub_ln493_reg_2544_reg[2]_i_85_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_3 [15:12]),
        .S({\sub_ln493_reg_2544[2]_i_106_n_0 ,\sub_ln493_reg_2544[2]_i_107_n_0 ,\sub_ln493_reg_2544[2]_i_108_n_0 ,\sub_ln493_reg_2544[2]_i_109_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_86 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_104_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_86_n_0 ,\sub_ln493_reg_2544_reg[2]_i_86_n_1 ,\sub_ln493_reg_2544_reg[2]_i_86_n_2 ,\sub_ln493_reg_2544_reg[2]_i_86_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_V_reg_442_reg[31]_3 [11:8]),
        .S({\sub_ln493_reg_2544[2]_i_110_n_0 ,\sub_ln493_reg_2544[2]_i_111_n_0 ,\sub_ln493_reg_2544[2]_i_112_n_0 ,\sub_ln493_reg_2544[2]_i_113_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_99 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_4_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_99_n_0 ,\sub_ln493_reg_2544_reg[2]_i_99_n_1 ,\sub_ln493_reg_2544_reg[2]_i_99_n_2 ,\sub_ln493_reg_2544_reg[2]_i_99_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_442_reg_n_0_[8] ,\t_V_reg_442_reg_n_0_[7] ,\t_V_reg_442_reg_n_0_[6] ,\t_V_reg_442_reg_n_0_[5] }),
        .O(\t_V_reg_442_reg[8]_2 ),
        .S({\sub_ln493_reg_2544[2]_i_114_n_0 ,\sub_ln493_reg_2544[2]_i_115_n_0 ,\sub_ln493_reg_2544[2]_i_116_n_0 ,\sub_ln493_reg_2544[2]_i_117_n_0 }));
  LUT6 #(
    .INIT(64'h2022222222222222)) 
    \t_V_3_reg_453[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln443_fu_560_p2),
        .I2(icmp_ln444_fu_1085_p2),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0),
        .O(t_V_3_reg_453));
  LUT4 #(
    .INIT(16'h0080)) 
    \t_V_3_reg_453[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(icmp_ln444_fu_1085_p2),
        .O(t_V_3_reg_4530));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_453[0]_i_4 
       (.I0(\t_V_3_reg_453_reg_n_0_[0] ),
        .O(\t_V_3_reg_453[0]_i_4_n_0 ));
  FDRE \t_V_3_reg_453_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[0]_i_3_n_7 ),
        .Q(\t_V_3_reg_453_reg_n_0_[0] ),
        .R(t_V_3_reg_453));
  CARRY4 \t_V_3_reg_453_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_3_reg_453_reg[0]_i_3_n_0 ,\t_V_3_reg_453_reg[0]_i_3_n_1 ,\t_V_3_reg_453_reg[0]_i_3_n_2 ,\t_V_3_reg_453_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_3_reg_453_reg[0]_i_3_n_4 ,\t_V_3_reg_453_reg[0]_i_3_n_5 ,\t_V_3_reg_453_reg[0]_i_3_n_6 ,\t_V_3_reg_453_reg[0]_i_3_n_7 }),
        .S({sel0[1:0],\t_V_3_reg_453_reg_n_0_[1] ,\t_V_3_reg_453[0]_i_4_n_0 }));
  FDRE \t_V_3_reg_453_reg[10] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[8]_i_1_n_5 ),
        .Q(sel0[8]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[11] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[8]_i_1_n_4 ),
        .Q(sel0[9]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[12] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[12]_i_1_n_7 ),
        .Q(sel0[10]),
        .R(t_V_3_reg_453));
  CARRY4 \t_V_3_reg_453_reg[12]_i_1 
       (.CI(\t_V_3_reg_453_reg[8]_i_1_n_0 ),
        .CO({\t_V_3_reg_453_reg[12]_i_1_n_0 ,\t_V_3_reg_453_reg[12]_i_1_n_1 ,\t_V_3_reg_453_reg[12]_i_1_n_2 ,\t_V_3_reg_453_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_453_reg[12]_i_1_n_4 ,\t_V_3_reg_453_reg[12]_i_1_n_5 ,\t_V_3_reg_453_reg[12]_i_1_n_6 ,\t_V_3_reg_453_reg[12]_i_1_n_7 }),
        .S(sel0[13:10]));
  FDRE \t_V_3_reg_453_reg[13] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[12]_i_1_n_6 ),
        .Q(sel0[11]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[14] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[12]_i_1_n_5 ),
        .Q(sel0[12]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[15] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[12]_i_1_n_4 ),
        .Q(sel0[13]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[16] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[16]_i_1_n_7 ),
        .Q(sel0[14]),
        .R(t_V_3_reg_453));
  CARRY4 \t_V_3_reg_453_reg[16]_i_1 
       (.CI(\t_V_3_reg_453_reg[12]_i_1_n_0 ),
        .CO({\t_V_3_reg_453_reg[16]_i_1_n_0 ,\t_V_3_reg_453_reg[16]_i_1_n_1 ,\t_V_3_reg_453_reg[16]_i_1_n_2 ,\t_V_3_reg_453_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_453_reg[16]_i_1_n_4 ,\t_V_3_reg_453_reg[16]_i_1_n_5 ,\t_V_3_reg_453_reg[16]_i_1_n_6 ,\t_V_3_reg_453_reg[16]_i_1_n_7 }),
        .S(sel0[17:14]));
  FDRE \t_V_3_reg_453_reg[17] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[16]_i_1_n_6 ),
        .Q(sel0[15]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[18] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[16]_i_1_n_5 ),
        .Q(sel0[16]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[19] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[16]_i_1_n_4 ),
        .Q(sel0[17]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[0]_i_3_n_6 ),
        .Q(\t_V_3_reg_453_reg_n_0_[1] ),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[20] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[20]_i_1_n_7 ),
        .Q(sel0[18]),
        .R(t_V_3_reg_453));
  CARRY4 \t_V_3_reg_453_reg[20]_i_1 
       (.CI(\t_V_3_reg_453_reg[16]_i_1_n_0 ),
        .CO({\t_V_3_reg_453_reg[20]_i_1_n_0 ,\t_V_3_reg_453_reg[20]_i_1_n_1 ,\t_V_3_reg_453_reg[20]_i_1_n_2 ,\t_V_3_reg_453_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_453_reg[20]_i_1_n_4 ,\t_V_3_reg_453_reg[20]_i_1_n_5 ,\t_V_3_reg_453_reg[20]_i_1_n_6 ,\t_V_3_reg_453_reg[20]_i_1_n_7 }),
        .S(sel0[21:18]));
  FDRE \t_V_3_reg_453_reg[21] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[20]_i_1_n_6 ),
        .Q(sel0[19]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[22] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[20]_i_1_n_5 ),
        .Q(sel0[20]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[23] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[20]_i_1_n_4 ),
        .Q(sel0[21]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[24] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[24]_i_1_n_7 ),
        .Q(sel0[22]),
        .R(t_V_3_reg_453));
  CARRY4 \t_V_3_reg_453_reg[24]_i_1 
       (.CI(\t_V_3_reg_453_reg[20]_i_1_n_0 ),
        .CO({\t_V_3_reg_453_reg[24]_i_1_n_0 ,\t_V_3_reg_453_reg[24]_i_1_n_1 ,\t_V_3_reg_453_reg[24]_i_1_n_2 ,\t_V_3_reg_453_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_453_reg[24]_i_1_n_4 ,\t_V_3_reg_453_reg[24]_i_1_n_5 ,\t_V_3_reg_453_reg[24]_i_1_n_6 ,\t_V_3_reg_453_reg[24]_i_1_n_7 }),
        .S(sel0[25:22]));
  FDRE \t_V_3_reg_453_reg[25] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[24]_i_1_n_6 ),
        .Q(sel0[23]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[26] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[24]_i_1_n_5 ),
        .Q(sel0[24]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[27] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[24]_i_1_n_4 ),
        .Q(sel0[25]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[28] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[28]_i_1_n_7 ),
        .Q(sel0[26]),
        .R(t_V_3_reg_453));
  CARRY4 \t_V_3_reg_453_reg[28]_i_1 
       (.CI(\t_V_3_reg_453_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_3_reg_453_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_3_reg_453_reg[28]_i_1_n_1 ,\t_V_3_reg_453_reg[28]_i_1_n_2 ,\t_V_3_reg_453_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_453_reg[28]_i_1_n_4 ,\t_V_3_reg_453_reg[28]_i_1_n_5 ,\t_V_3_reg_453_reg[28]_i_1_n_6 ,\t_V_3_reg_453_reg[28]_i_1_n_7 }),
        .S(sel0[29:26]));
  FDRE \t_V_3_reg_453_reg[29] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[28]_i_1_n_6 ),
        .Q(sel0[27]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[0]_i_3_n_5 ),
        .Q(sel0[0]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[30] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[28]_i_1_n_5 ),
        .Q(sel0[28]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[31] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[28]_i_1_n_4 ),
        .Q(sel0[29]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[0]_i_3_n_4 ),
        .Q(sel0[1]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[4]_i_1_n_7 ),
        .Q(sel0[2]),
        .R(t_V_3_reg_453));
  CARRY4 \t_V_3_reg_453_reg[4]_i_1 
       (.CI(\t_V_3_reg_453_reg[0]_i_3_n_0 ),
        .CO({\t_V_3_reg_453_reg[4]_i_1_n_0 ,\t_V_3_reg_453_reg[4]_i_1_n_1 ,\t_V_3_reg_453_reg[4]_i_1_n_2 ,\t_V_3_reg_453_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_453_reg[4]_i_1_n_4 ,\t_V_3_reg_453_reg[4]_i_1_n_5 ,\t_V_3_reg_453_reg[4]_i_1_n_6 ,\t_V_3_reg_453_reg[4]_i_1_n_7 }),
        .S(sel0[5:2]));
  FDRE \t_V_3_reg_453_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[4]_i_1_n_6 ),
        .Q(sel0[3]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[4]_i_1_n_5 ),
        .Q(sel0[4]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[4]_i_1_n_4 ),
        .Q(sel0[5]),
        .R(t_V_3_reg_453));
  FDRE \t_V_3_reg_453_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[8]_i_1_n_7 ),
        .Q(sel0[6]),
        .R(t_V_3_reg_453));
  CARRY4 \t_V_3_reg_453_reg[8]_i_1 
       (.CI(\t_V_3_reg_453_reg[4]_i_1_n_0 ),
        .CO({\t_V_3_reg_453_reg[8]_i_1_n_0 ,\t_V_3_reg_453_reg[8]_i_1_n_1 ,\t_V_3_reg_453_reg[8]_i_1_n_2 ,\t_V_3_reg_453_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_453_reg[8]_i_1_n_4 ,\t_V_3_reg_453_reg[8]_i_1_n_5 ,\t_V_3_reg_453_reg[8]_i_1_n_6 ,\t_V_3_reg_453_reg[8]_i_1_n_7 }),
        .S(sel0[9:6]));
  FDRE \t_V_3_reg_453_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4530),
        .D(\t_V_3_reg_453_reg[8]_i_1_n_6 ),
        .Q(sel0[7]),
        .R(t_V_3_reg_453));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_442[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\ap_CS_fsm_reg[1]_4 ),
        .I2(ap_CS_fsm_state11),
        .O(t_V_reg_442));
  FDRE \t_V_reg_442_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[0]),
        .Q(\t_V_reg_442_reg_n_0_[0] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[10]),
        .Q(\t_V_reg_442_reg_n_0_[10] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[11]),
        .Q(\t_V_reg_442_reg_n_0_[11] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[12]),
        .Q(\t_V_reg_442_reg_n_0_[12] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[13]),
        .Q(\t_V_reg_442_reg_n_0_[13] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[14]),
        .Q(\t_V_reg_442_reg_n_0_[14] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[15]),
        .Q(\t_V_reg_442_reg_n_0_[15] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[16]),
        .Q(\t_V_reg_442_reg_n_0_[16] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[17]),
        .Q(\t_V_reg_442_reg_n_0_[17] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[18]),
        .Q(\t_V_reg_442_reg_n_0_[18] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[19]),
        .Q(\t_V_reg_442_reg_n_0_[19] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[1]),
        .Q(\t_V_reg_442_reg_n_0_[1] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[20]),
        .Q(\t_V_reg_442_reg_n_0_[20] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[21]),
        .Q(\t_V_reg_442_reg_n_0_[21] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[22]),
        .Q(\t_V_reg_442_reg_n_0_[22] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[23]),
        .Q(\t_V_reg_442_reg_n_0_[23] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[24]),
        .Q(\t_V_reg_442_reg_n_0_[24] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[25]),
        .Q(\t_V_reg_442_reg_n_0_[25] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[26]),
        .Q(\t_V_reg_442_reg_n_0_[26] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[27]),
        .Q(\t_V_reg_442_reg_n_0_[27] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[28]),
        .Q(\t_V_reg_442_reg_n_0_[28] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[29]),
        .Q(\t_V_reg_442_reg_n_0_[29] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[2]),
        .Q(\t_V_reg_442_reg_n_0_[2] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[30]),
        .Q(\t_V_reg_442_reg_n_0_[30] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[31]),
        .Q(\t_V_reg_442_reg_n_0_[31] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[3]),
        .Q(\t_V_reg_442_reg_n_0_[3] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[4]),
        .Q(\t_V_reg_442_reg_n_0_[4] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[5]),
        .Q(\t_V_reg_442_reg_n_0_[5] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[6]),
        .Q(\t_V_reg_442_reg_n_0_[6] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[7]),
        .Q(\t_V_reg_442_reg_n_0_[7] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[8]),
        .Q(\t_V_reg_442_reg_n_0_[8] ),
        .R(t_V_reg_442));
  FDRE \t_V_reg_442_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_V_reg_2504[9]),
        .Q(\t_V_reg_442_reg_n_0_[9] ),
        .R(t_V_reg_442));
  LUT4 #(
    .INIT(16'h0040)) 
    \tmp_8_reg_2635[7]_i_1 
       (.I0(\icmp_ln444_reg_2569_reg_n_0_[0] ),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(or_ln457_reg_2592),
        .O(tmp_8_reg_26350));
  FDRE \tmp_8_reg_2635_reg[0] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_8_fu_1253_p7[0]),
        .Q(tmp_8_reg_2635[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_2635_reg[1] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_8_fu_1253_p7[1]),
        .Q(tmp_8_reg_2635[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_2635_reg[2] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_8_fu_1253_p7[2]),
        .Q(tmp_8_reg_2635[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_2635_reg[3] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_8_fu_1253_p7[3]),
        .Q(tmp_8_reg_2635[3]),
        .R(1'b0));
  FDRE \tmp_8_reg_2635_reg[4] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_8_fu_1253_p7[4]),
        .Q(tmp_8_reg_2635[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_2635_reg[5] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_8_fu_1253_p7[5]),
        .Q(tmp_8_reg_2635[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_2635_reg[6] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_8_fu_1253_p7[6]),
        .Q(tmp_8_reg_2635[6]),
        .R(1'b0));
  FDRE \tmp_8_reg_2635_reg[7] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_8_fu_1253_p7[7]),
        .Q(tmp_8_reg_2635[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_2646_reg[0] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_9_fu_1269_p7[0]),
        .Q(tmp_9_reg_2646[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_2646_reg[1] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_9_fu_1269_p7[1]),
        .Q(tmp_9_reg_2646[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_2646_reg[2] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_9_fu_1269_p7[2]),
        .Q(tmp_9_reg_2646[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_2646_reg[3] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_9_fu_1269_p7[3]),
        .Q(tmp_9_reg_2646[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_2646_reg[4] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_9_fu_1269_p7[4]),
        .Q(tmp_9_reg_2646[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_2646_reg[5] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_9_fu_1269_p7[5]),
        .Q(tmp_9_reg_2646[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_2646_reg[6] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_9_fu_1269_p7[6]),
        .Q(tmp_9_reg_2646[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_2646_reg[7] 
       (.C(ap_clk),
        .CE(tmp_8_reg_26350),
        .D(tmp_9_fu_1269_p7[7]),
        .Q(tmp_9_reg_2646[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln458_1_reg_2587[0]_i_1 
       (.I0(\t_V_3_reg_453_reg_n_0_[0] ),
        .I1(\t_V_3_reg_453_reg[30]_0 [3]),
        .I2(\x_reg_2582_reg[3]_i_2_n_7 ),
        .O(trunc_ln458_1_fu_1209_p1[0]));
  LUT6 #(
    .INIT(64'hFACCFACA0ACC0ACA)) 
    \trunc_ln458_1_reg_2587[1]_i_1 
       (.I0(sub_ln147_fu_1170_p2[1]),
        .I1(O[0]),
        .I2(CO),
        .I3(\t_V_3_reg_453_reg[30]_0 [3]),
        .I4(\or_ln457_reg_2592_reg[0]_0 ),
        .I5(sub_ln142_5_fu_1151_p2[0]),
        .O(trunc_ln458_1_fu_1209_p1[1]));
  LUT6 #(
    .INIT(64'hFACCFACA0ACC0ACA)) 
    \trunc_ln458_1_reg_2587[2]_i_1 
       (.I0(sub_ln147_fu_1170_p2[2]),
        .I1(O[1]),
        .I2(CO),
        .I3(\t_V_3_reg_453_reg[30]_0 [3]),
        .I4(\or_ln457_reg_2592_reg[0]_0 ),
        .I5(sub_ln142_5_fu_1151_p2[1]),
        .O(trunc_ln458_1_fu_1209_p1[2]));
  FDRE \trunc_ln458_1_reg_2587_reg[0] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(trunc_ln458_1_fu_1209_p1[0]),
        .Q(trunc_ln458_1_reg_2587[0]),
        .R(1'b0));
  FDRE \trunc_ln458_1_reg_2587_reg[1] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(trunc_ln458_1_fu_1209_p1[1]),
        .Q(trunc_ln458_1_reg_2587[1]),
        .R(1'b0));
  FDRE \trunc_ln458_1_reg_2587_reg[2] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(trunc_ln458_1_fu_1209_p1[2]),
        .Q(trunc_ln458_1_reg_2587[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFACCFACA0ACC0ACA)) 
    \x_reg_2582[3]_i_1 
       (.I0(sub_ln147_fu_1170_p2[3]),
        .I1(O[2]),
        .I2(CO),
        .I3(\t_V_3_reg_453_reg[30]_0 [3]),
        .I4(\or_ln457_reg_2592_reg[0]_0 ),
        .I5(sub_ln142_5_fu_1151_p2[2]),
        .O(trunc_ln458_1_fu_1209_p1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[3]_i_3 
       (.I0(sel0[1]),
        .O(\x_reg_2582[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[3]_i_4 
       (.I0(sel0[0]),
        .O(\x_reg_2582[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[3]_i_5 
       (.I0(\t_V_3_reg_453_reg_n_0_[1] ),
        .O(\x_reg_2582[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFACCFACA0ACC0ACA)) 
    \x_reg_2582[4]_i_1 
       (.I0(sub_ln147_fu_1170_p2[4]),
        .I1(\t_V_3_reg_453_reg[7]_0 [0]),
        .I2(CO),
        .I3(\t_V_3_reg_453_reg[30]_0 [3]),
        .I4(\or_ln457_reg_2592_reg[0]_0 ),
        .I5(sub_ln142_5_fu_1151_p2[3]),
        .O(trunc_ln458_1_fu_1209_p1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[4]_i_10 
       (.I0(\t_V_3_reg_453_reg_n_0_[1] ),
        .O(\x_reg_2582[4]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[4]_i_11 
       (.I0(sel0[2]),
        .O(\x_reg_2582[4]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[4]_i_12 
       (.I0(sel0[1]),
        .O(\x_reg_2582[4]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[4]_i_13 
       (.I0(sel0[0]),
        .O(\x_reg_2582[4]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_reg_2582[4]_i_4 
       (.I0(\x_reg_2582_reg[3]_i_2_n_7 ),
        .I1(\t_V_3_reg_453_reg[30]_0 [3]),
        .I2(\t_V_3_reg_453_reg_n_0_[0] ),
        .O(\x_reg_2582[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[4]_i_9 
       (.I0(\t_V_3_reg_453_reg_n_0_[0] ),
        .O(\x_reg_2582[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFACCFACA0ACC0ACA)) 
    \x_reg_2582[5]_i_1 
       (.I0(sub_ln147_fu_1170_p2[5]),
        .I1(\t_V_3_reg_453_reg[7]_0 [1]),
        .I2(CO),
        .I3(\t_V_3_reg_453_reg[30]_0 [3]),
        .I4(\or_ln457_reg_2592_reg[0]_0 ),
        .I5(sub_ln142_5_fu_1151_p2[4]),
        .O(trunc_ln458_1_fu_1209_p1[5]));
  LUT6 #(
    .INIT(64'hFACCFACA0ACC0ACA)) 
    \x_reg_2582[6]_i_1 
       (.I0(sub_ln147_fu_1170_p2[6]),
        .I1(\t_V_3_reg_453_reg[7]_0 [2]),
        .I2(CO),
        .I3(\t_V_3_reg_453_reg[30]_0 [3]),
        .I4(\or_ln457_reg_2592_reg[0]_0 ),
        .I5(sub_ln142_5_fu_1151_p2[5]),
        .O(trunc_ln458_1_fu_1209_p1[6]));
  LUT6 #(
    .INIT(64'hFACCFACA0ACC0ACA)) 
    \x_reg_2582[7]_i_1 
       (.I0(sub_ln147_fu_1170_p2[7]),
        .I1(\t_V_3_reg_453_reg[7]_0 [3]),
        .I2(CO),
        .I3(\t_V_3_reg_453_reg[30]_0 [3]),
        .I4(\or_ln457_reg_2592_reg[0]_0 ),
        .I5(sub_ln142_5_fu_1151_p2[6]),
        .O(trunc_ln458_1_fu_1209_p1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[7]_i_3 
       (.I0(sel0[5]),
        .O(\x_reg_2582[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[7]_i_4 
       (.I0(sel0[4]),
        .O(\x_reg_2582[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[7]_i_5 
       (.I0(sel0[3]),
        .O(\x_reg_2582[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[7]_i_6 
       (.I0(sel0[2]),
        .O(\x_reg_2582[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFACCFACA0ACC0ACA)) 
    \x_reg_2582[8]_i_1 
       (.I0(sub_ln147_fu_1170_p2[8]),
        .I1(\t_V_3_reg_453_reg[11]_0 [0]),
        .I2(CO),
        .I3(\t_V_3_reg_453_reg[30]_0 [3]),
        .I4(\or_ln457_reg_2592_reg[0]_0 ),
        .I5(sub_ln142_5_fu_1151_p2[7]),
        .O(trunc_ln458_1_fu_1209_p1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[8]_i_10 
       (.I0(sel0[4]),
        .O(\x_reg_2582[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[8]_i_11 
       (.I0(sel0[3]),
        .O(\x_reg_2582[8]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[8]_i_8 
       (.I0(sel0[6]),
        .O(\x_reg_2582[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[8]_i_9 
       (.I0(sel0[5]),
        .O(\x_reg_2582[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFACCFACA0ACC0ACA)) 
    \x_reg_2582[9]_i_1 
       (.I0(sub_ln147_fu_1170_p2[9]),
        .I1(\t_V_3_reg_453_reg[11]_0 [1]),
        .I2(CO),
        .I3(\t_V_3_reg_453_reg[30]_0 [3]),
        .I4(\or_ln457_reg_2592_reg[0]_0 ),
        .I5(sub_ln142_5_fu_1151_p2[8]),
        .O(trunc_ln458_1_fu_1209_p1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_10 
       (.I0(sel0[6]),
        .O(\x_reg_2582[9]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_14 
       (.I0(sel0[10]),
        .O(\x_reg_2582[9]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_15 
       (.I0(sel0[9]),
        .O(\x_reg_2582[9]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_16 
       (.I0(sel0[8]),
        .O(\x_reg_2582[9]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_17 
       (.I0(sel0[7]),
        .O(\x_reg_2582[9]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_31 
       (.I0(sel0[29]),
        .O(\x_reg_2582[9]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_32 
       (.I0(sel0[28]),
        .O(\x_reg_2582[9]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_33 
       (.I0(sel0[27]),
        .O(\x_reg_2582[9]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_42 
       (.I0(sel0[26]),
        .O(\x_reg_2582[9]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_43 
       (.I0(sel0[25]),
        .O(\x_reg_2582[9]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_44 
       (.I0(sel0[24]),
        .O(\x_reg_2582[9]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_45 
       (.I0(sel0[23]),
        .O(\x_reg_2582[9]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_46 
       (.I0(sel0[22]),
        .O(\x_reg_2582[9]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_47 
       (.I0(sel0[21]),
        .O(\x_reg_2582[9]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_48 
       (.I0(sel0[20]),
        .O(\x_reg_2582[9]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_49 
       (.I0(sel0[19]),
        .O(\x_reg_2582[9]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_50 
       (.I0(sel0[18]),
        .O(\x_reg_2582[9]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_51 
       (.I0(sel0[17]),
        .O(\x_reg_2582[9]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_52 
       (.I0(sel0[16]),
        .O(\x_reg_2582[9]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_53 
       (.I0(sel0[15]),
        .O(\x_reg_2582[9]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_54 
       (.I0(sel0[14]),
        .O(\x_reg_2582[9]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_55 
       (.I0(sel0[13]),
        .O(\x_reg_2582[9]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_56 
       (.I0(sel0[12]),
        .O(\x_reg_2582[9]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_57 
       (.I0(sel0[11]),
        .O(\x_reg_2582[9]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_7 
       (.I0(sel0[9]),
        .O(\x_reg_2582[9]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_8 
       (.I0(sel0[8]),
        .O(\x_reg_2582[9]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_2582[9]_i_9 
       (.I0(sel0[7]),
        .O(\x_reg_2582[9]_i_9_n_0 ));
  FDRE \x_reg_2582_reg[3] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(trunc_ln458_1_fu_1209_p1[3]),
        .Q(\x_reg_2582_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \x_reg_2582_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_2582_reg[3]_i_2_n_0 ,\x_reg_2582_reg[3]_i_2_n_1 ,\x_reg_2582_reg[3]_i_2_n_2 ,\x_reg_2582_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({sel0[1:0],\t_V_3_reg_453_reg_n_0_[1] ,1'b0}),
        .O({O,\x_reg_2582_reg[3]_i_2_n_7 }),
        .S({\x_reg_2582[3]_i_3_n_0 ,\x_reg_2582[3]_i_4_n_0 ,\x_reg_2582[3]_i_5_n_0 ,\t_V_3_reg_453_reg_n_0_[0] }));
  FDRE \x_reg_2582_reg[4] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(trunc_ln458_1_fu_1209_p1[4]),
        .Q(\x_reg_2582_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \x_reg_2582_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_2582_reg[4]_i_2_n_0 ,\x_reg_2582_reg[4]_i_2_n_1 ,\x_reg_2582_reg[4]_i_2_n_2 ,\x_reg_2582_reg[4]_i_2_n_3 }),
        .CYINIT(\x_reg_2582[4]_i_4_n_0 ),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(sub_ln147_fu_1170_p2[4:1]),
        .S(S));
  CARRY4 \x_reg_2582_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\x_reg_2582_reg[4]_i_3_n_0 ,\x_reg_2582_reg[4]_i_3_n_1 ,\x_reg_2582_reg[4]_i_3_n_2 ,\x_reg_2582_reg[4]_i_3_n_3 }),
        .CYINIT(\x_reg_2582[4]_i_9_n_0 ),
        .DI({1'b0,1'b0,1'b0,\x_reg_2582[4]_i_10_n_0 }),
        .O(sub_ln142_5_fu_1151_p2[3:0]),
        .S({\x_reg_2582[4]_i_11_n_0 ,\x_reg_2582[4]_i_12_n_0 ,\x_reg_2582[4]_i_13_n_0 ,\t_V_3_reg_453_reg_n_0_[1] }));
  FDRE \x_reg_2582_reg[5] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(trunc_ln458_1_fu_1209_p1[5]),
        .Q(\x_reg_2582_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \x_reg_2582_reg[6] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(trunc_ln458_1_fu_1209_p1[6]),
        .Q(\x_reg_2582_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \x_reg_2582_reg[7] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(trunc_ln458_1_fu_1209_p1[7]),
        .Q(\x_reg_2582_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \x_reg_2582_reg[7]_i_2 
       (.CI(\x_reg_2582_reg[3]_i_2_n_0 ),
        .CO({\x_reg_2582_reg[7]_i_2_n_0 ,\x_reg_2582_reg[7]_i_2_n_1 ,\x_reg_2582_reg[7]_i_2_n_2 ,\x_reg_2582_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0[5:2]),
        .O(\t_V_3_reg_453_reg[7]_0 ),
        .S({\x_reg_2582[7]_i_3_n_0 ,\x_reg_2582[7]_i_4_n_0 ,\x_reg_2582[7]_i_5_n_0 ,\x_reg_2582[7]_i_6_n_0 }));
  FDRE \x_reg_2582_reg[8] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(trunc_ln458_1_fu_1209_p1[8]),
        .Q(\x_reg_2582_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \x_reg_2582_reg[8]_i_2 
       (.CI(\x_reg_2582_reg[4]_i_2_n_0 ),
        .CO({\x_reg_2582_reg[8]_i_2_n_0 ,\x_reg_2582_reg[8]_i_2_n_1 ,\x_reg_2582_reg[8]_i_2_n_2 ,\x_reg_2582_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(sub_ln147_fu_1170_p2[8:5]),
        .S(\x_reg_2582_reg[8]_0 ));
  CARRY4 \x_reg_2582_reg[8]_i_3 
       (.CI(\x_reg_2582_reg[4]_i_3_n_0 ),
        .CO({\x_reg_2582_reg[8]_i_3_n_0 ,\x_reg_2582_reg[8]_i_3_n_1 ,\x_reg_2582_reg[8]_i_3_n_2 ,\x_reg_2582_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln142_5_fu_1151_p2[7:4]),
        .S({\x_reg_2582[8]_i_8_n_0 ,\x_reg_2582[8]_i_9_n_0 ,\x_reg_2582[8]_i_10_n_0 ,\x_reg_2582[8]_i_11_n_0 }));
  FDRE \x_reg_2582_reg[9] 
       (.C(ap_clk),
        .CE(\and_ln118_reg_2578[0]_i_1_n_0 ),
        .D(trunc_ln458_1_fu_1209_p1[9]),
        .Q(\x_reg_2582_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 \x_reg_2582_reg[9]_i_2 
       (.CI(\x_reg_2582_reg[8]_i_2_n_0 ),
        .CO(\NLW_x_reg_2582_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_reg_2582_reg[9]_i_2_O_UNCONNECTED [3:1],sub_ln147_fu_1170_p2[9]}),
        .S({1'b0,1'b0,1'b0,\x_reg_2582_reg[9]_0 }));
  CARRY4 \x_reg_2582_reg[9]_i_23 
       (.CI(\x_reg_2582_reg[9]_i_29_n_0 ),
        .CO({\NLW_x_reg_2582_reg[9]_i_23_CO_UNCONNECTED [3:2],\x_reg_2582_reg[9]_i_23_n_2 ,\x_reg_2582_reg[9]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_reg_2582_reg[9]_i_23_O_UNCONNECTED [3],sub_ln142_5_fu_1151_p2[30:28]}),
        .S({1'b0,\x_reg_2582[9]_i_31_n_0 ,\x_reg_2582[9]_i_32_n_0 ,\x_reg_2582[9]_i_33_n_0 }));
  CARRY4 \x_reg_2582_reg[9]_i_29 
       (.CI(\x_reg_2582_reg[9]_i_30_n_0 ),
        .CO({\x_reg_2582_reg[9]_i_29_n_0 ,\x_reg_2582_reg[9]_i_29_n_1 ,\x_reg_2582_reg[9]_i_29_n_2 ,\x_reg_2582_reg[9]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln142_5_fu_1151_p2[27:24]),
        .S({\x_reg_2582[9]_i_42_n_0 ,\x_reg_2582[9]_i_43_n_0 ,\x_reg_2582[9]_i_44_n_0 ,\x_reg_2582[9]_i_45_n_0 }));
  CARRY4 \x_reg_2582_reg[9]_i_3 
       (.CI(\x_reg_2582_reg[7]_i_2_n_0 ),
        .CO({\x_reg_2582_reg[9]_i_3_n_0 ,\x_reg_2582_reg[9]_i_3_n_1 ,\x_reg_2582_reg[9]_i_3_n_2 ,\x_reg_2582_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0[9:6]),
        .O(\t_V_3_reg_453_reg[11]_0 ),
        .S({\x_reg_2582[9]_i_7_n_0 ,\x_reg_2582[9]_i_8_n_0 ,\x_reg_2582[9]_i_9_n_0 ,\x_reg_2582[9]_i_10_n_0 }));
  CARRY4 \x_reg_2582_reg[9]_i_30 
       (.CI(\x_reg_2582_reg[9]_i_40_n_0 ),
        .CO({\x_reg_2582_reg[9]_i_30_n_0 ,\x_reg_2582_reg[9]_i_30_n_1 ,\x_reg_2582_reg[9]_i_30_n_2 ,\x_reg_2582_reg[9]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln142_5_fu_1151_p2[23:20]),
        .S({\x_reg_2582[9]_i_46_n_0 ,\x_reg_2582[9]_i_47_n_0 ,\x_reg_2582[9]_i_48_n_0 ,\x_reg_2582[9]_i_49_n_0 }));
  CARRY4 \x_reg_2582_reg[9]_i_40 
       (.CI(\x_reg_2582_reg[9]_i_41_n_0 ),
        .CO({\x_reg_2582_reg[9]_i_40_n_0 ,\x_reg_2582_reg[9]_i_40_n_1 ,\x_reg_2582_reg[9]_i_40_n_2 ,\x_reg_2582_reg[9]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln142_5_fu_1151_p2[19:16]),
        .S({\x_reg_2582[9]_i_50_n_0 ,\x_reg_2582[9]_i_51_n_0 ,\x_reg_2582[9]_i_52_n_0 ,\x_reg_2582[9]_i_53_n_0 }));
  CARRY4 \x_reg_2582_reg[9]_i_41 
       (.CI(\x_reg_2582_reg[9]_i_5_n_0 ),
        .CO({\x_reg_2582_reg[9]_i_41_n_0 ,\x_reg_2582_reg[9]_i_41_n_1 ,\x_reg_2582_reg[9]_i_41_n_2 ,\x_reg_2582_reg[9]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln142_5_fu_1151_p2[15:12]),
        .S({\x_reg_2582[9]_i_54_n_0 ,\x_reg_2582[9]_i_55_n_0 ,\x_reg_2582[9]_i_56_n_0 ,\x_reg_2582[9]_i_57_n_0 }));
  CARRY4 \x_reg_2582_reg[9]_i_5 
       (.CI(\x_reg_2582_reg[8]_i_3_n_0 ),
        .CO({\x_reg_2582_reg[9]_i_5_n_0 ,\x_reg_2582_reg[9]_i_5_n_1 ,\x_reg_2582_reg[9]_i_5_n_2 ,\x_reg_2582_reg[9]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln142_5_fu_1151_p2[11:8]),
        .S({\x_reg_2582[9]_i_14_n_0 ,\x_reg_2582[9]_i_15_n_0 ,\x_reg_2582[9]_i_16_n_0 ,\x_reg_2582[9]_i_17_n_0 }));
  FDRE \xor_ln457_reg_2513_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln899_reg_2518[0]_i_1_n_0 ),
        .D(xor_ln457_fu_576_p2),
        .Q(xor_ln457_reg_2513),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb
   (DOADO,
    E,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ,
    \right_border_buf_0_1_fu_250_reg[7] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ,
    ap_clk,
    ce0,
    D,
    DIADI,
    WEA,
    icmp_ln887_reg_2509,
    ram_reg,
    ram_reg_0,
    ap_enable_reg_pp0_iter1,
    ram_reg_1,
    and_ln118_reg_2578,
    ap_block_pp0_stage0_subdone0_in,
    Q,
    mul_ln703_2_reg_2726_reg,
    grp_fu_2106_p2,
    grp_fu_2106_p2_0,
    grp_fu_2106_p2_1,
    grp_fu_2106_p2_2,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    mul_ln703_2_reg_2726_reg_0,
    mul_ln703_2_reg_2726_reg_1,
    mul_ln703_2_reg_2726_reg_2,
    mul_ln703_2_reg_2726_reg_3,
    p_4,
    p_5,
    p_6,
    mul_ln703_2_reg_2726_reg_4,
    mul_ln703_2_reg_2726_reg_5,
    mul_ln703_2_reg_2726_reg_6,
    p_7,
    p_8,
    p_9,
    mul_ln703_2_reg_2726_reg_7,
    mul_ln703_2_reg_2726_reg_8,
    mul_ln703_2_reg_2726_reg_9,
    p_10,
    p_11,
    p_12,
    mul_ln703_2_reg_2726_reg_10,
    mul_ln703_2_reg_2726_reg_11,
    mul_ln703_2_reg_2726_reg_12,
    p_13,
    p_14,
    p_15,
    mul_ln703_2_reg_2726_reg_13,
    mul_ln703_2_reg_2726_reg_14,
    mul_ln703_2_reg_2726_reg_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    mul_ln703_2_reg_2726_reg_16,
    mul_ln703_2_reg_2726_reg_17,
    mul_ln703_2_reg_2726_reg_18,
    p_22,
    p_23,
    p_24,
    p_25,
    \right_border_buf_0_s_fu_246_reg[0] ,
    \right_border_buf_0_s_fu_246_reg[0]_0 ,
    \right_border_buf_0_s_fu_246_reg[0]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[0] ,
    p_26,
    mul_ln703_2_reg_2726_reg_19,
    \src_kernel_win_0_va_20_reg_2651_reg[5] ,
    \right_border_buf_0_s_fu_246_reg[7] ,
    \right_border_buf_0_s_fu_246_reg[7]_0 ,
    \right_border_buf_0_s_fu_246_reg[1] ,
    or_ln457_reg_2592_pp0_iter1_reg,
    \right_border_buf_0_s_fu_246_reg[1]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[1] ,
    \right_border_buf_0_s_fu_246_reg[6] ,
    \right_border_buf_0_s_fu_246_reg[6]_0 ,
    \right_border_buf_0_s_fu_246_reg[2] ,
    \right_border_buf_0_s_fu_246_reg[2]_0 ,
    mul_ln703_2_reg_2726_reg_20,
    \right_border_buf_0_s_fu_246_reg[3] ,
    \right_border_buf_0_s_fu_246_reg[3]_0 ,
    mul_ln703_2_reg_2726_reg_21,
    \right_border_buf_0_s_fu_246_reg[4] ,
    \right_border_buf_0_s_fu_246_reg[4]_0 ,
    mul_ln703_2_reg_2726_reg_22,
    \right_border_buf_0_s_fu_246_reg[5] ,
    \right_border_buf_0_s_fu_246_reg[5]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[5]_0 ,
    \right_border_buf_0_s_fu_246_reg[6]_1 ,
    \right_border_buf_0_s_fu_246_reg[6]_2 ,
    mul_ln703_2_reg_2726_reg_23,
    \right_border_buf_0_s_fu_246_reg[7]_1 ,
    \right_border_buf_0_s_fu_246_reg[7]_2 ,
    p_27,
    grp_fu_2106_p2_3,
    p_28);
  output [7:0]DOADO;
  output [0:0]E;
  output [0:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  output [7:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ;
  output [5:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ;
  output [7:0]\right_border_buf_0_1_fu_250_reg[7] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ;
  input ap_clk;
  input ce0;
  input [9:0]D;
  input [7:0]DIADI;
  input [0:0]WEA;
  input icmp_ln887_reg_2509;
  input ram_reg;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_1;
  input and_ln118_reg_2578;
  input ap_block_pp0_stage0_subdone0_in;
  input [0:0]Q;
  input [6:0]mul_ln703_2_reg_2726_reg;
  input grp_fu_2106_p2;
  input grp_fu_2106_p2_0;
  input grp_fu_2106_p2_1;
  input grp_fu_2106_p2_2;
  input [6:0]p;
  input p_0;
  input p_1;
  input p_2;
  input p_3;
  input mul_ln703_2_reg_2726_reg_0;
  input mul_ln703_2_reg_2726_reg_1;
  input mul_ln703_2_reg_2726_reg_2;
  input mul_ln703_2_reg_2726_reg_3;
  input p_4;
  input p_5;
  input p_6;
  input mul_ln703_2_reg_2726_reg_4;
  input mul_ln703_2_reg_2726_reg_5;
  input mul_ln703_2_reg_2726_reg_6;
  input p_7;
  input p_8;
  input p_9;
  input mul_ln703_2_reg_2726_reg_7;
  input mul_ln703_2_reg_2726_reg_8;
  input mul_ln703_2_reg_2726_reg_9;
  input p_10;
  input p_11;
  input p_12;
  input mul_ln703_2_reg_2726_reg_10;
  input mul_ln703_2_reg_2726_reg_11;
  input mul_ln703_2_reg_2726_reg_12;
  input p_13;
  input p_14;
  input p_15;
  input mul_ln703_2_reg_2726_reg_13;
  input mul_ln703_2_reg_2726_reg_14;
  input mul_ln703_2_reg_2726_reg_15;
  input p_16;
  input p_17;
  input p_18;
  input p_19;
  input p_20;
  input p_21;
  input mul_ln703_2_reg_2726_reg_16;
  input mul_ln703_2_reg_2726_reg_17;
  input mul_ln703_2_reg_2726_reg_18;
  input p_22;
  input p_23;
  input p_24;
  input p_25;
  input \right_border_buf_0_s_fu_246_reg[0] ;
  input \right_border_buf_0_s_fu_246_reg[0]_0 ;
  input \right_border_buf_0_s_fu_246_reg[0]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[0] ;
  input p_26;
  input mul_ln703_2_reg_2726_reg_19;
  input \src_kernel_win_0_va_20_reg_2651_reg[5] ;
  input \right_border_buf_0_s_fu_246_reg[7] ;
  input [5:0]\right_border_buf_0_s_fu_246_reg[7]_0 ;
  input \right_border_buf_0_s_fu_246_reg[1] ;
  input or_ln457_reg_2592_pp0_iter1_reg;
  input \right_border_buf_0_s_fu_246_reg[1]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[1] ;
  input \right_border_buf_0_s_fu_246_reg[6] ;
  input [1:0]\right_border_buf_0_s_fu_246_reg[6]_0 ;
  input \right_border_buf_0_s_fu_246_reg[2] ;
  input \right_border_buf_0_s_fu_246_reg[2]_0 ;
  input mul_ln703_2_reg_2726_reg_20;
  input \right_border_buf_0_s_fu_246_reg[3] ;
  input \right_border_buf_0_s_fu_246_reg[3]_0 ;
  input mul_ln703_2_reg_2726_reg_21;
  input \right_border_buf_0_s_fu_246_reg[4] ;
  input \right_border_buf_0_s_fu_246_reg[4]_0 ;
  input mul_ln703_2_reg_2726_reg_22;
  input \right_border_buf_0_s_fu_246_reg[5] ;
  input \right_border_buf_0_s_fu_246_reg[5]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[5]_0 ;
  input \right_border_buf_0_s_fu_246_reg[6]_1 ;
  input \right_border_buf_0_s_fu_246_reg[6]_2 ;
  input mul_ln703_2_reg_2726_reg_23;
  input \right_border_buf_0_s_fu_246_reg[7]_1 ;
  input \right_border_buf_0_s_fu_246_reg[7]_2 ;
  input p_27;
  input grp_fu_2106_p2_3;
  input p_28;

  wire [9:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire and_ln118_reg_2578;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ce0;
  wire grp_fu_2106_p2;
  wire grp_fu_2106_p2_0;
  wire grp_fu_2106_p2_1;
  wire grp_fu_2106_p2_2;
  wire grp_fu_2106_p2_3;
  wire icmp_ln887_reg_2509;
  wire [6:0]mul_ln703_2_reg_2726_reg;
  wire mul_ln703_2_reg_2726_reg_0;
  wire mul_ln703_2_reg_2726_reg_1;
  wire mul_ln703_2_reg_2726_reg_10;
  wire mul_ln703_2_reg_2726_reg_11;
  wire mul_ln703_2_reg_2726_reg_12;
  wire mul_ln703_2_reg_2726_reg_13;
  wire mul_ln703_2_reg_2726_reg_14;
  wire mul_ln703_2_reg_2726_reg_15;
  wire mul_ln703_2_reg_2726_reg_16;
  wire mul_ln703_2_reg_2726_reg_17;
  wire mul_ln703_2_reg_2726_reg_18;
  wire mul_ln703_2_reg_2726_reg_19;
  wire mul_ln703_2_reg_2726_reg_2;
  wire mul_ln703_2_reg_2726_reg_20;
  wire mul_ln703_2_reg_2726_reg_21;
  wire mul_ln703_2_reg_2726_reg_22;
  wire mul_ln703_2_reg_2726_reg_23;
  wire mul_ln703_2_reg_2726_reg_3;
  wire mul_ln703_2_reg_2726_reg_4;
  wire mul_ln703_2_reg_2726_reg_5;
  wire mul_ln703_2_reg_2726_reg_6;
  wire mul_ln703_2_reg_2726_reg_7;
  wire mul_ln703_2_reg_2726_reg_8;
  wire mul_ln703_2_reg_2726_reg_9;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ;
  wire [0:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  wire [7:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ;
  wire [5:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ;
  wire [6:0]p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire p_28;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]\right_border_buf_0_1_fu_250_reg[7] ;
  wire \right_border_buf_0_s_fu_246_reg[0] ;
  wire \right_border_buf_0_s_fu_246_reg[0]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[0]_1 ;
  wire \right_border_buf_0_s_fu_246_reg[1] ;
  wire \right_border_buf_0_s_fu_246_reg[1]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[2] ;
  wire \right_border_buf_0_s_fu_246_reg[2]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[3] ;
  wire \right_border_buf_0_s_fu_246_reg[3]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[4] ;
  wire \right_border_buf_0_s_fu_246_reg[4]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[5] ;
  wire \right_border_buf_0_s_fu_246_reg[5]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[6] ;
  wire [1:0]\right_border_buf_0_s_fu_246_reg[6]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[6]_1 ;
  wire \right_border_buf_0_s_fu_246_reg[6]_2 ;
  wire \right_border_buf_0_s_fu_246_reg[7] ;
  wire [5:0]\right_border_buf_0_s_fu_246_reg[7]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[7]_1 ;
  wire \right_border_buf_0_s_fu_246_reg[7]_2 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[0] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[1] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[5] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[5]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_21 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .and_ln118_reg_2578(and_ln118_reg_2578),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ce0(ce0),
        .grp_fu_2106_p2(grp_fu_2106_p2),
        .grp_fu_2106_p2_0(grp_fu_2106_p2_0),
        .grp_fu_2106_p2_1(grp_fu_2106_p2_1),
        .grp_fu_2106_p2_2(grp_fu_2106_p2_2),
        .grp_fu_2106_p2_3(grp_fu_2106_p2_3),
        .icmp_ln887_reg_2509(icmp_ln887_reg_2509),
        .mul_ln703_2_reg_2726_reg(mul_ln703_2_reg_2726_reg),
        .mul_ln703_2_reg_2726_reg_0(mul_ln703_2_reg_2726_reg_0),
        .mul_ln703_2_reg_2726_reg_1(mul_ln703_2_reg_2726_reg_1),
        .mul_ln703_2_reg_2726_reg_10(mul_ln703_2_reg_2726_reg_10),
        .mul_ln703_2_reg_2726_reg_11(mul_ln703_2_reg_2726_reg_11),
        .mul_ln703_2_reg_2726_reg_12(mul_ln703_2_reg_2726_reg_12),
        .mul_ln703_2_reg_2726_reg_13(mul_ln703_2_reg_2726_reg_13),
        .mul_ln703_2_reg_2726_reg_14(mul_ln703_2_reg_2726_reg_14),
        .mul_ln703_2_reg_2726_reg_15(mul_ln703_2_reg_2726_reg_15),
        .mul_ln703_2_reg_2726_reg_16(mul_ln703_2_reg_2726_reg_16),
        .mul_ln703_2_reg_2726_reg_17(mul_ln703_2_reg_2726_reg_17),
        .mul_ln703_2_reg_2726_reg_18(mul_ln703_2_reg_2726_reg_18),
        .mul_ln703_2_reg_2726_reg_19(mul_ln703_2_reg_2726_reg_19),
        .mul_ln703_2_reg_2726_reg_2(mul_ln703_2_reg_2726_reg_2),
        .mul_ln703_2_reg_2726_reg_20(mul_ln703_2_reg_2726_reg_20),
        .mul_ln703_2_reg_2726_reg_21(mul_ln703_2_reg_2726_reg_21),
        .mul_ln703_2_reg_2726_reg_22(mul_ln703_2_reg_2726_reg_22),
        .mul_ln703_2_reg_2726_reg_23(mul_ln703_2_reg_2726_reg_23),
        .mul_ln703_2_reg_2726_reg_3(mul_ln703_2_reg_2726_reg_3),
        .mul_ln703_2_reg_2726_reg_4(mul_ln703_2_reg_2726_reg_4),
        .mul_ln703_2_reg_2726_reg_5(mul_ln703_2_reg_2726_reg_5),
        .mul_ln703_2_reg_2726_reg_6(mul_ln703_2_reg_2726_reg_6),
        .mul_ln703_2_reg_2726_reg_7(mul_ln703_2_reg_2726_reg_7),
        .mul_ln703_2_reg_2726_reg_8(mul_ln703_2_reg_2726_reg_8),
        .mul_ln703_2_reg_2726_reg_9(mul_ln703_2_reg_2726_reg_9),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0] (\or_ln457_reg_2592_pp0_iter1_reg_reg[0] ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_10(p_10),
        .p_11(p_11),
        .p_12(p_12),
        .p_13(p_13),
        .p_14(p_14),
        .p_15(p_15),
        .p_16(p_16),
        .p_17(p_17),
        .p_18(p_18),
        .p_19(p_19),
        .p_2(p_2),
        .p_20(p_20),
        .p_21(p_21),
        .p_22(p_22),
        .p_23(p_23),
        .p_24(p_24),
        .p_25(p_25),
        .p_26(p_26),
        .p_27(p_27),
        .p_28(p_28),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_0_1_fu_250_reg[7] (\right_border_buf_0_1_fu_250_reg[7] ),
        .\right_border_buf_0_s_fu_246_reg[0] (\right_border_buf_0_s_fu_246_reg[0] ),
        .\right_border_buf_0_s_fu_246_reg[0]_0 (\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .\right_border_buf_0_s_fu_246_reg[0]_1 (\right_border_buf_0_s_fu_246_reg[0]_1 ),
        .\right_border_buf_0_s_fu_246_reg[1] (\right_border_buf_0_s_fu_246_reg[1] ),
        .\right_border_buf_0_s_fu_246_reg[1]_0 (\right_border_buf_0_s_fu_246_reg[1]_0 ),
        .\right_border_buf_0_s_fu_246_reg[2] (\right_border_buf_0_s_fu_246_reg[2] ),
        .\right_border_buf_0_s_fu_246_reg[2]_0 (\right_border_buf_0_s_fu_246_reg[2]_0 ),
        .\right_border_buf_0_s_fu_246_reg[3] (\right_border_buf_0_s_fu_246_reg[3] ),
        .\right_border_buf_0_s_fu_246_reg[3]_0 (\right_border_buf_0_s_fu_246_reg[3]_0 ),
        .\right_border_buf_0_s_fu_246_reg[4] (\right_border_buf_0_s_fu_246_reg[4] ),
        .\right_border_buf_0_s_fu_246_reg[4]_0 (\right_border_buf_0_s_fu_246_reg[4]_0 ),
        .\right_border_buf_0_s_fu_246_reg[5] (\right_border_buf_0_s_fu_246_reg[5] ),
        .\right_border_buf_0_s_fu_246_reg[5]_0 (\right_border_buf_0_s_fu_246_reg[5]_0 ),
        .\right_border_buf_0_s_fu_246_reg[6] (\right_border_buf_0_s_fu_246_reg[6] ),
        .\right_border_buf_0_s_fu_246_reg[6]_0 (\right_border_buf_0_s_fu_246_reg[6]_0 ),
        .\right_border_buf_0_s_fu_246_reg[6]_1 (\right_border_buf_0_s_fu_246_reg[6]_1 ),
        .\right_border_buf_0_s_fu_246_reg[6]_2 (\right_border_buf_0_s_fu_246_reg[6]_2 ),
        .\right_border_buf_0_s_fu_246_reg[7] (\right_border_buf_0_s_fu_246_reg[7] ),
        .\right_border_buf_0_s_fu_246_reg[7]_0 (\right_border_buf_0_s_fu_246_reg[7]_0 ),
        .\right_border_buf_0_s_fu_246_reg[7]_1 (\right_border_buf_0_s_fu_246_reg[7]_1 ),
        .\right_border_buf_0_s_fu_246_reg[7]_2 (\right_border_buf_0_s_fu_246_reg[7]_2 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[0] (\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[1] (\src_kernel_win_0_va_20_reg_2651_reg[1] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[5] (\src_kernel_win_0_va_20_reg_2651_reg[5] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[5]_0 (\src_kernel_win_0_va_20_reg_2651_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_14
   (DOADO,
    WEBWE,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ,
    \right_border_buf_0_6_fu_270_reg[7] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_5 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_6 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_7 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_8 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_9 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ,
    ap_clk,
    ce0,
    we1,
    D,
    Q,
    DIADI,
    ram_reg,
    WEA,
    \src_kernel_win_0_va_20_reg_2651_reg[5] ,
    \src_kernel_win_0_va_20_reg_2651_reg[0] ,
    \src_kernel_win_0_va_20_reg_2651_reg[5]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[5]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[5]_2 ,
    \src_kernel_win_0_va_20_reg_2651_reg[0]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[0]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[0]_2 ,
    \right_border_buf_0_5_fu_266_reg[0] ,
    \right_border_buf_0_5_fu_266_reg[0]_0 ,
    \right_border_buf_0_5_fu_266_reg[0]_1 ,
    p,
    grp_fu_2106_p2,
    p_0,
    \src_kernel_win_0_va_20_reg_2651_reg[7] ,
    p_1,
    \right_border_buf_0_5_fu_266_reg[7] ,
    \right_border_buf_0_5_fu_266_reg[7]_0 ,
    \right_border_buf_0_5_fu_266_reg[1] ,
    or_ln457_reg_2592_pp0_iter1_reg,
    \right_border_buf_0_5_fu_266_reg[1]_0 ,
    p_2,
    mul_ln703_2_reg_2726_reg,
    \right_border_buf_0_5_fu_266_reg[5] ,
    \right_border_buf_0_5_fu_266_reg[5]_0 ,
    \right_border_buf_0_5_fu_266_reg[2] ,
    \right_border_buf_0_5_fu_266_reg[2]_0 ,
    p_3,
    \right_border_buf_0_5_fu_266_reg[3] ,
    \right_border_buf_0_5_fu_266_reg[3]_0 ,
    p_4,
    \right_border_buf_0_5_fu_266_reg[4] ,
    \right_border_buf_0_5_fu_266_reg[4]_0 ,
    p_5,
    \right_border_buf_0_5_fu_266_reg[5]_1 ,
    \right_border_buf_0_5_fu_266_reg[5]_2 ,
    p_6,
    \right_border_buf_0_5_fu_266_reg[6] ,
    \right_border_buf_0_5_fu_266_reg[6]_0 ,
    p_7,
    \right_border_buf_0_5_fu_266_reg[7]_1 ,
    \right_border_buf_0_5_fu_266_reg[7]_2 ,
    \src_kernel_win_0_va_20_reg_2651_reg[7]_0 ,
    ap_enable_reg_pp0_iter2,
    ap_block_pp0_stage0_subdone0_in);
  output [7:0]DOADO;
  output [0:0]WEBWE;
  output [1:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ;
  output [7:0]\right_border_buf_0_6_fu_270_reg[7] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_5 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_6 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_7 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_8 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_9 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ;
  input ap_clk;
  input ce0;
  input we1;
  input [9:0]D;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [0:0]WEA;
  input [1:0]\src_kernel_win_0_va_20_reg_2651_reg[5] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[0] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[5]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[5]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[5]_2 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[0]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[0]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[0]_2 ;
  input \right_border_buf_0_5_fu_266_reg[0] ;
  input \right_border_buf_0_5_fu_266_reg[0]_0 ;
  input \right_border_buf_0_5_fu_266_reg[0]_1 ;
  input p;
  input grp_fu_2106_p2;
  input p_0;
  input \src_kernel_win_0_va_20_reg_2651_reg[7] ;
  input p_1;
  input \right_border_buf_0_5_fu_266_reg[7] ;
  input [4:0]\right_border_buf_0_5_fu_266_reg[7]_0 ;
  input \right_border_buf_0_5_fu_266_reg[1] ;
  input or_ln457_reg_2592_pp0_iter1_reg;
  input \right_border_buf_0_5_fu_266_reg[1]_0 ;
  input p_2;
  input mul_ln703_2_reg_2726_reg;
  input \right_border_buf_0_5_fu_266_reg[5] ;
  input [2:0]\right_border_buf_0_5_fu_266_reg[5]_0 ;
  input \right_border_buf_0_5_fu_266_reg[2] ;
  input \right_border_buf_0_5_fu_266_reg[2]_0 ;
  input p_3;
  input \right_border_buf_0_5_fu_266_reg[3] ;
  input \right_border_buf_0_5_fu_266_reg[3]_0 ;
  input p_4;
  input \right_border_buf_0_5_fu_266_reg[4] ;
  input \right_border_buf_0_5_fu_266_reg[4]_0 ;
  input p_5;
  input \right_border_buf_0_5_fu_266_reg[5]_1 ;
  input \right_border_buf_0_5_fu_266_reg[5]_2 ;
  input p_6;
  input \right_border_buf_0_5_fu_266_reg[6] ;
  input \right_border_buf_0_5_fu_266_reg[6]_0 ;
  input p_7;
  input \right_border_buf_0_5_fu_266_reg[7]_1 ;
  input \right_border_buf_0_5_fu_266_reg[7]_2 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[7]_0 ;
  input ap_enable_reg_pp0_iter2;
  input ap_block_pp0_stage0_subdone0_in;

  wire [9:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ce0;
  wire grp_fu_2106_p2;
  wire mul_ln703_2_reg_2726_reg;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire [1:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0] ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_5 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_6 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_7 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_8 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_9 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ;
  wire p;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire [7:0]ram_reg;
  wire \right_border_buf_0_5_fu_266_reg[0] ;
  wire \right_border_buf_0_5_fu_266_reg[0]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[0]_1 ;
  wire \right_border_buf_0_5_fu_266_reg[1] ;
  wire \right_border_buf_0_5_fu_266_reg[1]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[2] ;
  wire \right_border_buf_0_5_fu_266_reg[2]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[3] ;
  wire \right_border_buf_0_5_fu_266_reg[3]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[4] ;
  wire \right_border_buf_0_5_fu_266_reg[4]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[5] ;
  wire [2:0]\right_border_buf_0_5_fu_266_reg[5]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[5]_1 ;
  wire \right_border_buf_0_5_fu_266_reg[5]_2 ;
  wire \right_border_buf_0_5_fu_266_reg[6] ;
  wire \right_border_buf_0_5_fu_266_reg[6]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[7] ;
  wire [4:0]\right_border_buf_0_5_fu_266_reg[7]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[7]_1 ;
  wire \right_border_buf_0_5_fu_266_reg[7]_2 ;
  wire [7:0]\right_border_buf_0_6_fu_270_reg[7] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[0] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[0]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[0]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[0]_2 ;
  wire [1:0]\src_kernel_win_0_va_20_reg_2651_reg[5] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[5]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[5]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[5]_2 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[7] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[7]_0 ;
  wire we1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_20 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ce0(ce0),
        .grp_fu_2106_p2(grp_fu_2106_p2),
        .mul_ln703_2_reg_2726_reg(mul_ln703_2_reg_2726_reg),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0] (\or_ln457_reg_2592_pp0_iter1_reg_reg[0] ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_5 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_5 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_6 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_6 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_7 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_7 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_8 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_8 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_9 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_9 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .ram_reg_0(ram_reg),
        .\right_border_buf_0_5_fu_266_reg[0] (\right_border_buf_0_5_fu_266_reg[0] ),
        .\right_border_buf_0_5_fu_266_reg[0]_0 (\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .\right_border_buf_0_5_fu_266_reg[0]_1 (\right_border_buf_0_5_fu_266_reg[0]_1 ),
        .\right_border_buf_0_5_fu_266_reg[1] (\right_border_buf_0_5_fu_266_reg[1] ),
        .\right_border_buf_0_5_fu_266_reg[1]_0 (\right_border_buf_0_5_fu_266_reg[1]_0 ),
        .\right_border_buf_0_5_fu_266_reg[2] (\right_border_buf_0_5_fu_266_reg[2] ),
        .\right_border_buf_0_5_fu_266_reg[2]_0 (\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .\right_border_buf_0_5_fu_266_reg[3] (\right_border_buf_0_5_fu_266_reg[3] ),
        .\right_border_buf_0_5_fu_266_reg[3]_0 (\right_border_buf_0_5_fu_266_reg[3]_0 ),
        .\right_border_buf_0_5_fu_266_reg[4] (\right_border_buf_0_5_fu_266_reg[4] ),
        .\right_border_buf_0_5_fu_266_reg[4]_0 (\right_border_buf_0_5_fu_266_reg[4]_0 ),
        .\right_border_buf_0_5_fu_266_reg[5] (\right_border_buf_0_5_fu_266_reg[5] ),
        .\right_border_buf_0_5_fu_266_reg[5]_0 (\right_border_buf_0_5_fu_266_reg[5]_0 ),
        .\right_border_buf_0_5_fu_266_reg[5]_1 (\right_border_buf_0_5_fu_266_reg[5]_1 ),
        .\right_border_buf_0_5_fu_266_reg[5]_2 (\right_border_buf_0_5_fu_266_reg[5]_2 ),
        .\right_border_buf_0_5_fu_266_reg[6] (\right_border_buf_0_5_fu_266_reg[6] ),
        .\right_border_buf_0_5_fu_266_reg[6]_0 (\right_border_buf_0_5_fu_266_reg[6]_0 ),
        .\right_border_buf_0_5_fu_266_reg[7] (\right_border_buf_0_5_fu_266_reg[7] ),
        .\right_border_buf_0_5_fu_266_reg[7]_0 (\right_border_buf_0_5_fu_266_reg[7]_0 ),
        .\right_border_buf_0_5_fu_266_reg[7]_1 (\right_border_buf_0_5_fu_266_reg[7]_1 ),
        .\right_border_buf_0_5_fu_266_reg[7]_2 (\right_border_buf_0_5_fu_266_reg[7]_2 ),
        .\right_border_buf_0_6_fu_270_reg[7] (\right_border_buf_0_6_fu_270_reg[7] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[0] (\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[0]_0 (\src_kernel_win_0_va_20_reg_2651_reg[0]_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[0]_1 (\src_kernel_win_0_va_20_reg_2651_reg[0]_1 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[0]_2 (\src_kernel_win_0_va_20_reg_2651_reg[0]_2 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[5] (\src_kernel_win_0_va_20_reg_2651_reg[5] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[5]_0 (\src_kernel_win_0_va_20_reg_2651_reg[5]_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[5]_1 (\src_kernel_win_0_va_20_reg_2651_reg[5]_1 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[5]_2 (\src_kernel_win_0_va_20_reg_2651_reg[5]_2 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[7] (\src_kernel_win_0_va_20_reg_2651_reg[7] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[7]_0 (\src_kernel_win_0_va_20_reg_2651_reg[7]_0 ),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_15
   (DOADO,
    \ap_CS_fsm_reg[2] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ,
    \right_border_buf_0_11_fu_290_reg[7] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ,
    ap_clk,
    ce0,
    we1,
    D,
    Q,
    DIADI,
    ram_reg,
    WEBWE,
    ram_reg_0,
    and_ln118_reg_2578,
    ram_reg_1,
    ap_enable_reg_pp0_iter1,
    ram_reg_2,
    ram_reg_3,
    ap_block_pp0_stage0_subdone0_in,
    \src_kernel_win_0_va_20_reg_2651_reg[7] ,
    \src_kernel_win_0_va_20_reg_2651_reg[4] ,
    \src_kernel_win_0_va_20_reg_2651_reg[7]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[7]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[7]_2 ,
    \src_kernel_win_0_va_20_reg_2651_reg[6] ,
    \src_kernel_win_0_va_20_reg_2651_reg[6]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[6]_1 ,
    p,
    p_0,
    p_1,
    p_2,
    grp_fu_2106_p2,
    grp_fu_2106_p2_0,
    grp_fu_2106_p2_1,
    grp_fu_2106_p2_2,
    grp_fu_2106_p2_3,
    grp_fu_2106_p2_4,
    grp_fu_2106_p2_5,
    \src_kernel_win_0_va_20_reg_2651_reg[4]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[4]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[4]_2 ,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    grp_fu_2106_p2_6,
    grp_fu_2106_p2_7,
    grp_fu_2106_p2_8,
    \src_kernel_win_0_va_20_reg_2651_reg[1] ,
    \src_kernel_win_0_va_20_reg_2651_reg[1]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[1]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[1]_2 ,
    \src_kernel_win_0_va_20_reg_2651_reg[1]_3 ,
    \right_border_buf_0_10_fu_286_reg[7] ,
    \right_border_buf_0_10_fu_286_reg[7]_0 ,
    \right_border_buf_0_10_fu_286_reg[7]_1 ,
    p_9,
    p_10,
    \src_kernel_win_0_va_20_reg_2651_reg[6]_2 ,
    p_11,
    \right_border_buf_0_10_fu_286_reg[6] ,
    \right_border_buf_0_10_fu_286_reg[7]_2 ,
    \right_border_buf_0_10_fu_286_reg[0] ,
    or_ln457_reg_2592_pp0_iter1_reg,
    \right_border_buf_0_10_fu_286_reg[0]_0 ,
    p_12,
    grp_fu_2106_p2_9,
    mul_ln703_2_reg_2726_reg,
    \right_border_buf_0_10_fu_286_reg[4] ,
    \right_border_buf_0_10_fu_286_reg[4]_0 ,
    \right_border_buf_0_10_fu_286_reg[1] ,
    \right_border_buf_0_10_fu_286_reg[1]_0 ,
    p_13,
    \right_border_buf_0_10_fu_286_reg[2] ,
    \right_border_buf_0_10_fu_286_reg[2]_0 ,
    p_14,
    \right_border_buf_0_10_fu_286_reg[3] ,
    \right_border_buf_0_10_fu_286_reg[3]_0 ,
    p_15,
    \right_border_buf_0_10_fu_286_reg[4]_1 ,
    \right_border_buf_0_10_fu_286_reg[4]_2 ,
    p_16,
    \right_border_buf_0_10_fu_286_reg[5] ,
    \right_border_buf_0_10_fu_286_reg[5]_0 ,
    p_17,
    \right_border_buf_0_10_fu_286_reg[6]_0 ,
    \right_border_buf_0_10_fu_286_reg[6]_1 ,
    p_18);
  output [7:0]DOADO;
  output \ap_CS_fsm_reg[2] ;
  output [3:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  output [2:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ;
  output [2:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ;
  output [7:0]\right_border_buf_0_11_fu_290_reg[7] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ;
  input ap_clk;
  input ce0;
  input we1;
  input [9:0]D;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [0:0]WEBWE;
  input ram_reg_0;
  input and_ln118_reg_2578;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_2;
  input [0:0]ram_reg_3;
  input ap_block_pp0_stage0_subdone0_in;
  input [5:0]\src_kernel_win_0_va_20_reg_2651_reg[7] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[4] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[7]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[7]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[7]_2 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[6] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[6]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[6]_1 ;
  input p;
  input p_0;
  input p_1;
  input p_2;
  input grp_fu_2106_p2;
  input grp_fu_2106_p2_0;
  input grp_fu_2106_p2_1;
  input grp_fu_2106_p2_2;
  input grp_fu_2106_p2_3;
  input grp_fu_2106_p2_4;
  input grp_fu_2106_p2_5;
  input \src_kernel_win_0_va_20_reg_2651_reg[4]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[4]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[4]_2 ;
  input p_3;
  input p_4;
  input p_5;
  input p_6;
  input p_7;
  input p_8;
  input grp_fu_2106_p2_6;
  input grp_fu_2106_p2_7;
  input grp_fu_2106_p2_8;
  input [0:0]\src_kernel_win_0_va_20_reg_2651_reg[1] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[1]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[1]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[1]_2 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[1]_3 ;
  input \right_border_buf_0_10_fu_286_reg[7] ;
  input \right_border_buf_0_10_fu_286_reg[7]_0 ;
  input \right_border_buf_0_10_fu_286_reg[7]_1 ;
  input p_9;
  input p_10;
  input \src_kernel_win_0_va_20_reg_2651_reg[6]_2 ;
  input p_11;
  input \right_border_buf_0_10_fu_286_reg[6] ;
  input [4:0]\right_border_buf_0_10_fu_286_reg[7]_2 ;
  input \right_border_buf_0_10_fu_286_reg[0] ;
  input or_ln457_reg_2592_pp0_iter1_reg;
  input \right_border_buf_0_10_fu_286_reg[0]_0 ;
  input p_12;
  input grp_fu_2106_p2_9;
  input mul_ln703_2_reg_2726_reg;
  input \right_border_buf_0_10_fu_286_reg[4] ;
  input [2:0]\right_border_buf_0_10_fu_286_reg[4]_0 ;
  input \right_border_buf_0_10_fu_286_reg[1] ;
  input \right_border_buf_0_10_fu_286_reg[1]_0 ;
  input p_13;
  input \right_border_buf_0_10_fu_286_reg[2] ;
  input \right_border_buf_0_10_fu_286_reg[2]_0 ;
  input p_14;
  input \right_border_buf_0_10_fu_286_reg[3] ;
  input \right_border_buf_0_10_fu_286_reg[3]_0 ;
  input p_15;
  input \right_border_buf_0_10_fu_286_reg[4]_1 ;
  input \right_border_buf_0_10_fu_286_reg[4]_2 ;
  input p_16;
  input \right_border_buf_0_10_fu_286_reg[5] ;
  input \right_border_buf_0_10_fu_286_reg[5]_0 ;
  input p_17;
  input \right_border_buf_0_10_fu_286_reg[6]_0 ;
  input \right_border_buf_0_10_fu_286_reg[6]_1 ;
  input p_18;

  wire [9:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [9:0]Q;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2578;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ce0;
  wire grp_fu_2106_p2;
  wire grp_fu_2106_p2_0;
  wire grp_fu_2106_p2_1;
  wire grp_fu_2106_p2_2;
  wire grp_fu_2106_p2_3;
  wire grp_fu_2106_p2_4;
  wire grp_fu_2106_p2_5;
  wire grp_fu_2106_p2_6;
  wire grp_fu_2106_p2_7;
  wire grp_fu_2106_p2_8;
  wire grp_fu_2106_p2_9;
  wire mul_ln703_2_reg_2726_reg;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ;
  wire [3:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  wire [2:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ;
  wire [2:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire \right_border_buf_0_10_fu_286_reg[0] ;
  wire \right_border_buf_0_10_fu_286_reg[0]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[1] ;
  wire \right_border_buf_0_10_fu_286_reg[1]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[2] ;
  wire \right_border_buf_0_10_fu_286_reg[2]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[3] ;
  wire \right_border_buf_0_10_fu_286_reg[3]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[4] ;
  wire [2:0]\right_border_buf_0_10_fu_286_reg[4]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[4]_1 ;
  wire \right_border_buf_0_10_fu_286_reg[4]_2 ;
  wire \right_border_buf_0_10_fu_286_reg[5] ;
  wire \right_border_buf_0_10_fu_286_reg[5]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[6] ;
  wire \right_border_buf_0_10_fu_286_reg[6]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[6]_1 ;
  wire \right_border_buf_0_10_fu_286_reg[7] ;
  wire \right_border_buf_0_10_fu_286_reg[7]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[7]_1 ;
  wire [4:0]\right_border_buf_0_10_fu_286_reg[7]_2 ;
  wire [7:0]\right_border_buf_0_11_fu_290_reg[7] ;
  wire [0:0]\src_kernel_win_0_va_20_reg_2651_reg[1] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[1]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[1]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[1]_2 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[1]_3 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[4] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[4]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[4]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[4]_2 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[6] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[6]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[6]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[6]_2 ;
  wire [5:0]\src_kernel_win_0_va_20_reg_2651_reg[7] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[7]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[7]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[7]_2 ;
  wire we1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_19 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Q(Q),
        .WEBWE(WEBWE),
        .and_ln118_reg_2578(and_ln118_reg_2578),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ce0(ce0),
        .grp_fu_2106_p2(grp_fu_2106_p2),
        .grp_fu_2106_p2_0(grp_fu_2106_p2_0),
        .grp_fu_2106_p2_1(grp_fu_2106_p2_1),
        .grp_fu_2106_p2_2(grp_fu_2106_p2_2),
        .grp_fu_2106_p2_3(grp_fu_2106_p2_3),
        .grp_fu_2106_p2_4(grp_fu_2106_p2_4),
        .grp_fu_2106_p2_5(grp_fu_2106_p2_5),
        .grp_fu_2106_p2_6(grp_fu_2106_p2_6),
        .grp_fu_2106_p2_7(grp_fu_2106_p2_7),
        .grp_fu_2106_p2_8(grp_fu_2106_p2_8),
        .grp_fu_2106_p2_9(grp_fu_2106_p2_9),
        .mul_ln703_2_reg_2726_reg(mul_ln703_2_reg_2726_reg),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0] (\or_ln457_reg_2592_pp0_iter1_reg_reg[0] ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_10(p_10),
        .p_11(p_11),
        .p_12(p_12),
        .p_13(p_13),
        .p_14(p_14),
        .p_15(p_15),
        .p_16(p_16),
        .p_17(p_17),
        .p_18(p_18),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .\right_border_buf_0_10_fu_286_reg[0] (\right_border_buf_0_10_fu_286_reg[0] ),
        .\right_border_buf_0_10_fu_286_reg[0]_0 (\right_border_buf_0_10_fu_286_reg[0]_0 ),
        .\right_border_buf_0_10_fu_286_reg[1] (\right_border_buf_0_10_fu_286_reg[1] ),
        .\right_border_buf_0_10_fu_286_reg[1]_0 (\right_border_buf_0_10_fu_286_reg[1]_0 ),
        .\right_border_buf_0_10_fu_286_reg[2] (\right_border_buf_0_10_fu_286_reg[2] ),
        .\right_border_buf_0_10_fu_286_reg[2]_0 (\right_border_buf_0_10_fu_286_reg[2]_0 ),
        .\right_border_buf_0_10_fu_286_reg[3] (\right_border_buf_0_10_fu_286_reg[3] ),
        .\right_border_buf_0_10_fu_286_reg[3]_0 (\right_border_buf_0_10_fu_286_reg[3]_0 ),
        .\right_border_buf_0_10_fu_286_reg[4] (\right_border_buf_0_10_fu_286_reg[4] ),
        .\right_border_buf_0_10_fu_286_reg[4]_0 (\right_border_buf_0_10_fu_286_reg[4]_0 ),
        .\right_border_buf_0_10_fu_286_reg[4]_1 (\right_border_buf_0_10_fu_286_reg[4]_1 ),
        .\right_border_buf_0_10_fu_286_reg[4]_2 (\right_border_buf_0_10_fu_286_reg[4]_2 ),
        .\right_border_buf_0_10_fu_286_reg[5] (\right_border_buf_0_10_fu_286_reg[5] ),
        .\right_border_buf_0_10_fu_286_reg[5]_0 (\right_border_buf_0_10_fu_286_reg[5]_0 ),
        .\right_border_buf_0_10_fu_286_reg[6] (\right_border_buf_0_10_fu_286_reg[6] ),
        .\right_border_buf_0_10_fu_286_reg[6]_0 (\right_border_buf_0_10_fu_286_reg[6]_0 ),
        .\right_border_buf_0_10_fu_286_reg[6]_1 (\right_border_buf_0_10_fu_286_reg[6]_1 ),
        .\right_border_buf_0_10_fu_286_reg[7] (\right_border_buf_0_10_fu_286_reg[7] ),
        .\right_border_buf_0_10_fu_286_reg[7]_0 (\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .\right_border_buf_0_10_fu_286_reg[7]_1 (\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .\right_border_buf_0_10_fu_286_reg[7]_2 (\right_border_buf_0_10_fu_286_reg[7]_2 ),
        .\right_border_buf_0_11_fu_290_reg[7] (\right_border_buf_0_11_fu_290_reg[7] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[1] (\src_kernel_win_0_va_20_reg_2651_reg[1] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[1]_0 (\src_kernel_win_0_va_20_reg_2651_reg[1]_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[1]_1 (\src_kernel_win_0_va_20_reg_2651_reg[1]_1 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[1]_2 (\src_kernel_win_0_va_20_reg_2651_reg[1]_2 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[1]_3 (\src_kernel_win_0_va_20_reg_2651_reg[1]_3 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[4] (\src_kernel_win_0_va_20_reg_2651_reg[4] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[4]_0 (\src_kernel_win_0_va_20_reg_2651_reg[4]_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[4]_1 (\src_kernel_win_0_va_20_reg_2651_reg[4]_1 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[4]_2 (\src_kernel_win_0_va_20_reg_2651_reg[4]_2 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[6] (\src_kernel_win_0_va_20_reg_2651_reg[6] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[6]_0 (\src_kernel_win_0_va_20_reg_2651_reg[6]_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[6]_1 (\src_kernel_win_0_va_20_reg_2651_reg[6]_1 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[6]_2 (\src_kernel_win_0_va_20_reg_2651_reg[6]_2 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[7] (\src_kernel_win_0_va_20_reg_2651_reg[7] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[7]_0 (\src_kernel_win_0_va_20_reg_2651_reg[7]_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[7]_1 (\src_kernel_win_0_va_20_reg_2651_reg[7]_1 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[7]_2 (\src_kernel_win_0_va_20_reg_2651_reg[7]_2 ),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_16
   (DOADO,
    ce0,
    WEA,
    \right_border_buf_0_13_fu_298_reg[7] ,
    \right_border_buf_0_14_fu_302_reg[7] ,
    \tmp_8_reg_2635_reg[7] ,
    \tmp_8_reg_2635_reg[7]_0 ,
    \tmp_8_reg_2635_reg[7]_1 ,
    \tmp_8_reg_2635_reg[7]_2 ,
    \tmp_8_reg_2635_reg[7]_3 ,
    ram_reg,
    \tmp_8_reg_2635_reg[6] ,
    \tmp_8_reg_2635_reg[6]_0 ,
    \tmp_8_reg_2635_reg[6]_1 ,
    \tmp_8_reg_2635_reg[6]_2 ,
    \tmp_8_reg_2635_reg[6]_3 ,
    \tmp_8_reg_2635_reg[5] ,
    \tmp_8_reg_2635_reg[5]_0 ,
    \tmp_8_reg_2635_reg[5]_1 ,
    \tmp_8_reg_2635_reg[5]_2 ,
    \tmp_8_reg_2635_reg[5]_3 ,
    \tmp_8_reg_2635_reg[4] ,
    \tmp_8_reg_2635_reg[4]_0 ,
    \tmp_8_reg_2635_reg[4]_1 ,
    \tmp_8_reg_2635_reg[4]_2 ,
    \tmp_8_reg_2635_reg[4]_3 ,
    \tmp_8_reg_2635_reg[3] ,
    \tmp_8_reg_2635_reg[3]_0 ,
    \tmp_8_reg_2635_reg[3]_1 ,
    \tmp_8_reg_2635_reg[3]_2 ,
    \tmp_8_reg_2635_reg[2] ,
    \tmp_8_reg_2635_reg[2]_0 ,
    \tmp_8_reg_2635_reg[2]_1 ,
    \tmp_8_reg_2635_reg[2]_2 ,
    \tmp_8_reg_2635_reg[1] ,
    \tmp_8_reg_2635_reg[1]_0 ,
    \tmp_8_reg_2635_reg[1]_1 ,
    \tmp_8_reg_2635_reg[1]_2 ,
    \tmp_8_reg_2635_reg[1]_3 ,
    \tmp_8_reg_2635_reg[0] ,
    \tmp_8_reg_2635_reg[0]_0 ,
    \tmp_8_reg_2635_reg[0]_1 ,
    ap_clk,
    we1,
    D,
    Q,
    DIADI,
    ram_reg_0,
    WEBWE,
    ram_reg_1,
    ap_block_pp0_stage0_subdone0_in,
    ap_enable_reg_pp0_iter1,
    ram_reg_2,
    ram_reg_3,
    and_ln118_reg_2578,
    ram_reg_4,
    ram_reg_5,
    \tmp_8_reg_2635_reg[7]_4 ,
    \tmp_8_reg_2635_reg[7]_5 ,
    \right_border_buf_0_13_fu_298_reg[7]_0 ,
    \right_border_buf_0_13_fu_298_reg[7]_1 ,
    \right_border_buf_0_13_fu_298_reg[7]_2 ,
    \right_border_buf_0_14_fu_302_reg[7]_0 ,
    grp_fu_2106_p2,
    p,
    mul_ln703_2_reg_2726_reg,
    \src_kernel_win_0_va_20_reg_2651_reg[0] ,
    sub_ln493_2_reg_2554,
    p_0,
    p_1,
    grp_fu_2106_p2_0,
    grp_fu_2106_p2_1,
    grp_fu_2106_p2_2,
    grp_fu_2106_p2_3,
    grp_fu_2106_p2_4,
    or_ln457_reg_2592_pp0_iter1_reg,
    grp_fu_2106_p2_5,
    grp_fu_2106_p2_6,
    grp_fu_2106_p2_7,
    \src_kernel_win_0_va_20_reg_2651_reg[3] ,
    \src_kernel_win_0_va_20_reg_2651_reg[2] ,
    \src_kernel_win_0_va_20_reg_2651_reg[3]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[3]_1 ,
    mul_ln703_2_reg_2726_reg_0,
    mul_ln703_2_reg_2726_reg_1,
    mul_ln703_2_reg_2726_reg_2,
    mul_ln703_2_reg_2726_reg_3,
    mul_ln703_2_reg_2726_reg_4,
    \src_kernel_win_0_va_20_reg_2651_reg[2]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[2]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[2]_2 ,
    grp_fu_2106_p2_8,
    grp_fu_2106_p2_9,
    grp_fu_2106_p2_10,
    mul_ln703_2_reg_2726_reg_5,
    mul_ln703_2_reg_2726_reg_6,
    mul_ln703_2_reg_2726_reg_7);
  output [7:0]DOADO;
  output ce0;
  output [0:0]WEA;
  output [7:0]\right_border_buf_0_13_fu_298_reg[7] ;
  output [7:0]\right_border_buf_0_14_fu_302_reg[7] ;
  output \tmp_8_reg_2635_reg[7] ;
  output \tmp_8_reg_2635_reg[7]_0 ;
  output \tmp_8_reg_2635_reg[7]_1 ;
  output \tmp_8_reg_2635_reg[7]_2 ;
  output \tmp_8_reg_2635_reg[7]_3 ;
  output [7:0]ram_reg;
  output [2:0]\tmp_8_reg_2635_reg[6] ;
  output \tmp_8_reg_2635_reg[6]_0 ;
  output \tmp_8_reg_2635_reg[6]_1 ;
  output \tmp_8_reg_2635_reg[6]_2 ;
  output \tmp_8_reg_2635_reg[6]_3 ;
  output \tmp_8_reg_2635_reg[5] ;
  output \tmp_8_reg_2635_reg[5]_0 ;
  output \tmp_8_reg_2635_reg[5]_1 ;
  output \tmp_8_reg_2635_reg[5]_2 ;
  output \tmp_8_reg_2635_reg[5]_3 ;
  output \tmp_8_reg_2635_reg[4] ;
  output \tmp_8_reg_2635_reg[4]_0 ;
  output \tmp_8_reg_2635_reg[4]_1 ;
  output \tmp_8_reg_2635_reg[4]_2 ;
  output \tmp_8_reg_2635_reg[4]_3 ;
  output \tmp_8_reg_2635_reg[3] ;
  output \tmp_8_reg_2635_reg[3]_0 ;
  output [1:0]\tmp_8_reg_2635_reg[3]_1 ;
  output \tmp_8_reg_2635_reg[3]_2 ;
  output \tmp_8_reg_2635_reg[2] ;
  output \tmp_8_reg_2635_reg[2]_0 ;
  output [1:0]\tmp_8_reg_2635_reg[2]_1 ;
  output \tmp_8_reg_2635_reg[2]_2 ;
  output \tmp_8_reg_2635_reg[1] ;
  output \tmp_8_reg_2635_reg[1]_0 ;
  output \tmp_8_reg_2635_reg[1]_1 ;
  output \tmp_8_reg_2635_reg[1]_2 ;
  output \tmp_8_reg_2635_reg[1]_3 ;
  output \tmp_8_reg_2635_reg[0] ;
  output \tmp_8_reg_2635_reg[0]_0 ;
  output \tmp_8_reg_2635_reg[0]_1 ;
  input ap_clk;
  input we1;
  input [9:0]D;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [0:0]WEBWE;
  input [0:0]ram_reg_1;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_2;
  input ram_reg_3;
  input and_ln118_reg_2578;
  input ram_reg_4;
  input ram_reg_5;
  input [7:0]\tmp_8_reg_2635_reg[7]_4 ;
  input [7:0]\tmp_8_reg_2635_reg[7]_5 ;
  input [7:0]\right_border_buf_0_13_fu_298_reg[7]_0 ;
  input \right_border_buf_0_13_fu_298_reg[7]_1 ;
  input \right_border_buf_0_13_fu_298_reg[7]_2 ;
  input [7:0]\right_border_buf_0_14_fu_302_reg[7]_0 ;
  input grp_fu_2106_p2;
  input p;
  input mul_ln703_2_reg_2726_reg;
  input \src_kernel_win_0_va_20_reg_2651_reg[0] ;
  input [0:0]sub_ln493_2_reg_2554;
  input [0:0]p_0;
  input p_1;
  input grp_fu_2106_p2_0;
  input [3:0]grp_fu_2106_p2_1;
  input grp_fu_2106_p2_2;
  input grp_fu_2106_p2_3;
  input grp_fu_2106_p2_4;
  input or_ln457_reg_2592_pp0_iter1_reg;
  input grp_fu_2106_p2_5;
  input grp_fu_2106_p2_6;
  input grp_fu_2106_p2_7;
  input \src_kernel_win_0_va_20_reg_2651_reg[3] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[2] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[3]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[3]_1 ;
  input mul_ln703_2_reg_2726_reg_0;
  input [1:0]mul_ln703_2_reg_2726_reg_1;
  input mul_ln703_2_reg_2726_reg_2;
  input mul_ln703_2_reg_2726_reg_3;
  input mul_ln703_2_reg_2726_reg_4;
  input \src_kernel_win_0_va_20_reg_2651_reg[2]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[2]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[2]_2 ;
  input grp_fu_2106_p2_8;
  input grp_fu_2106_p2_9;
  input grp_fu_2106_p2_10;
  input mul_ln703_2_reg_2726_reg_5;
  input mul_ln703_2_reg_2726_reg_6;
  input mul_ln703_2_reg_2726_reg_7;

  wire [9:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2578;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ce0;
  wire grp_fu_2106_p2;
  wire grp_fu_2106_p2_0;
  wire [3:0]grp_fu_2106_p2_1;
  wire grp_fu_2106_p2_10;
  wire grp_fu_2106_p2_2;
  wire grp_fu_2106_p2_3;
  wire grp_fu_2106_p2_4;
  wire grp_fu_2106_p2_5;
  wire grp_fu_2106_p2_6;
  wire grp_fu_2106_p2_7;
  wire grp_fu_2106_p2_8;
  wire grp_fu_2106_p2_9;
  wire mul_ln703_2_reg_2726_reg;
  wire mul_ln703_2_reg_2726_reg_0;
  wire [1:0]mul_ln703_2_reg_2726_reg_1;
  wire mul_ln703_2_reg_2726_reg_2;
  wire mul_ln703_2_reg_2726_reg_3;
  wire mul_ln703_2_reg_2726_reg_4;
  wire mul_ln703_2_reg_2726_reg_5;
  wire mul_ln703_2_reg_2726_reg_6;
  wire mul_ln703_2_reg_2726_reg_7;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire p;
  wire [0:0]p_0;
  wire p_1;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [7:0]\right_border_buf_0_13_fu_298_reg[7] ;
  wire [7:0]\right_border_buf_0_13_fu_298_reg[7]_0 ;
  wire \right_border_buf_0_13_fu_298_reg[7]_1 ;
  wire \right_border_buf_0_13_fu_298_reg[7]_2 ;
  wire [7:0]\right_border_buf_0_14_fu_302_reg[7] ;
  wire [7:0]\right_border_buf_0_14_fu_302_reg[7]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[0] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[2] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[2]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[2]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[2]_2 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[3] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[3]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[3]_1 ;
  wire [0:0]sub_ln493_2_reg_2554;
  wire \tmp_8_reg_2635_reg[0] ;
  wire \tmp_8_reg_2635_reg[0]_0 ;
  wire \tmp_8_reg_2635_reg[0]_1 ;
  wire \tmp_8_reg_2635_reg[1] ;
  wire \tmp_8_reg_2635_reg[1]_0 ;
  wire \tmp_8_reg_2635_reg[1]_1 ;
  wire \tmp_8_reg_2635_reg[1]_2 ;
  wire \tmp_8_reg_2635_reg[1]_3 ;
  wire \tmp_8_reg_2635_reg[2] ;
  wire \tmp_8_reg_2635_reg[2]_0 ;
  wire [1:0]\tmp_8_reg_2635_reg[2]_1 ;
  wire \tmp_8_reg_2635_reg[2]_2 ;
  wire \tmp_8_reg_2635_reg[3] ;
  wire \tmp_8_reg_2635_reg[3]_0 ;
  wire [1:0]\tmp_8_reg_2635_reg[3]_1 ;
  wire \tmp_8_reg_2635_reg[3]_2 ;
  wire \tmp_8_reg_2635_reg[4] ;
  wire \tmp_8_reg_2635_reg[4]_0 ;
  wire \tmp_8_reg_2635_reg[4]_1 ;
  wire \tmp_8_reg_2635_reg[4]_2 ;
  wire \tmp_8_reg_2635_reg[4]_3 ;
  wire \tmp_8_reg_2635_reg[5] ;
  wire \tmp_8_reg_2635_reg[5]_0 ;
  wire \tmp_8_reg_2635_reg[5]_1 ;
  wire \tmp_8_reg_2635_reg[5]_2 ;
  wire \tmp_8_reg_2635_reg[5]_3 ;
  wire [2:0]\tmp_8_reg_2635_reg[6] ;
  wire \tmp_8_reg_2635_reg[6]_0 ;
  wire \tmp_8_reg_2635_reg[6]_1 ;
  wire \tmp_8_reg_2635_reg[6]_2 ;
  wire \tmp_8_reg_2635_reg[6]_3 ;
  wire \tmp_8_reg_2635_reg[7] ;
  wire \tmp_8_reg_2635_reg[7]_0 ;
  wire \tmp_8_reg_2635_reg[7]_1 ;
  wire \tmp_8_reg_2635_reg[7]_2 ;
  wire \tmp_8_reg_2635_reg[7]_3 ;
  wire [7:0]\tmp_8_reg_2635_reg[7]_4 ;
  wire [7:0]\tmp_8_reg_2635_reg[7]_5 ;
  wire we1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_18 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .and_ln118_reg_2578(and_ln118_reg_2578),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ce0(ce0),
        .grp_fu_2106_p2(grp_fu_2106_p2),
        .grp_fu_2106_p2_0(grp_fu_2106_p2_0),
        .grp_fu_2106_p2_1(grp_fu_2106_p2_1),
        .grp_fu_2106_p2_10(grp_fu_2106_p2_10),
        .grp_fu_2106_p2_2(grp_fu_2106_p2_2),
        .grp_fu_2106_p2_3(grp_fu_2106_p2_3),
        .grp_fu_2106_p2_4(grp_fu_2106_p2_4),
        .grp_fu_2106_p2_5(grp_fu_2106_p2_5),
        .grp_fu_2106_p2_6(grp_fu_2106_p2_6),
        .grp_fu_2106_p2_7(grp_fu_2106_p2_7),
        .grp_fu_2106_p2_8(grp_fu_2106_p2_8),
        .grp_fu_2106_p2_9(grp_fu_2106_p2_9),
        .mul_ln703_2_reg_2726_reg(mul_ln703_2_reg_2726_reg),
        .mul_ln703_2_reg_2726_reg_0(mul_ln703_2_reg_2726_reg_0),
        .mul_ln703_2_reg_2726_reg_1(mul_ln703_2_reg_2726_reg_1),
        .mul_ln703_2_reg_2726_reg_2(mul_ln703_2_reg_2726_reg_2),
        .mul_ln703_2_reg_2726_reg_3(mul_ln703_2_reg_2726_reg_3),
        .mul_ln703_2_reg_2726_reg_4(mul_ln703_2_reg_2726_reg_4),
        .mul_ln703_2_reg_2726_reg_5(mul_ln703_2_reg_2726_reg_5),
        .mul_ln703_2_reg_2726_reg_6(mul_ln703_2_reg_2726_reg_6),
        .mul_ln703_2_reg_2726_reg_7(mul_ln703_2_reg_2726_reg_7),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .\right_border_buf_0_13_fu_298_reg[7] (\right_border_buf_0_13_fu_298_reg[7] ),
        .\right_border_buf_0_13_fu_298_reg[7]_0 (\right_border_buf_0_13_fu_298_reg[7]_0 ),
        .\right_border_buf_0_13_fu_298_reg[7]_1 (\right_border_buf_0_13_fu_298_reg[7]_1 ),
        .\right_border_buf_0_13_fu_298_reg[7]_2 (\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .\right_border_buf_0_14_fu_302_reg[7] (\right_border_buf_0_14_fu_302_reg[7] ),
        .\right_border_buf_0_14_fu_302_reg[7]_0 (\right_border_buf_0_14_fu_302_reg[7]_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[0] (\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[2] (\src_kernel_win_0_va_20_reg_2651_reg[2] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[2]_0 (\src_kernel_win_0_va_20_reg_2651_reg[2]_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[2]_1 (\src_kernel_win_0_va_20_reg_2651_reg[2]_1 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[2]_2 (\src_kernel_win_0_va_20_reg_2651_reg[2]_2 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[3] (\src_kernel_win_0_va_20_reg_2651_reg[3] ),
        .\src_kernel_win_0_va_20_reg_2651_reg[3]_0 (\src_kernel_win_0_va_20_reg_2651_reg[3]_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[3]_1 (\src_kernel_win_0_va_20_reg_2651_reg[3]_1 ),
        .sub_ln493_2_reg_2554(sub_ln493_2_reg_2554),
        .\tmp_8_reg_2635_reg[0] (\tmp_8_reg_2635_reg[0] ),
        .\tmp_8_reg_2635_reg[0]_0 (\tmp_8_reg_2635_reg[0]_0 ),
        .\tmp_8_reg_2635_reg[0]_1 (\tmp_8_reg_2635_reg[0]_1 ),
        .\tmp_8_reg_2635_reg[1] (\tmp_8_reg_2635_reg[1] ),
        .\tmp_8_reg_2635_reg[1]_0 (\tmp_8_reg_2635_reg[1]_0 ),
        .\tmp_8_reg_2635_reg[1]_1 (\tmp_8_reg_2635_reg[1]_1 ),
        .\tmp_8_reg_2635_reg[1]_2 (\tmp_8_reg_2635_reg[1]_2 ),
        .\tmp_8_reg_2635_reg[1]_3 (\tmp_8_reg_2635_reg[1]_3 ),
        .\tmp_8_reg_2635_reg[2] (\tmp_8_reg_2635_reg[2] ),
        .\tmp_8_reg_2635_reg[2]_0 (\tmp_8_reg_2635_reg[2]_0 ),
        .\tmp_8_reg_2635_reg[2]_1 (\tmp_8_reg_2635_reg[2]_1 ),
        .\tmp_8_reg_2635_reg[2]_2 (\tmp_8_reg_2635_reg[2]_2 ),
        .\tmp_8_reg_2635_reg[3] (\tmp_8_reg_2635_reg[3] ),
        .\tmp_8_reg_2635_reg[3]_0 (\tmp_8_reg_2635_reg[3]_0 ),
        .\tmp_8_reg_2635_reg[3]_1 (\tmp_8_reg_2635_reg[3]_1 ),
        .\tmp_8_reg_2635_reg[3]_2 (\tmp_8_reg_2635_reg[3]_2 ),
        .\tmp_8_reg_2635_reg[4] (\tmp_8_reg_2635_reg[4] ),
        .\tmp_8_reg_2635_reg[4]_0 (\tmp_8_reg_2635_reg[4]_0 ),
        .\tmp_8_reg_2635_reg[4]_1 (\tmp_8_reg_2635_reg[4]_1 ),
        .\tmp_8_reg_2635_reg[4]_2 (\tmp_8_reg_2635_reg[4]_2 ),
        .\tmp_8_reg_2635_reg[4]_3 (\tmp_8_reg_2635_reg[4]_3 ),
        .\tmp_8_reg_2635_reg[5] (\tmp_8_reg_2635_reg[5] ),
        .\tmp_8_reg_2635_reg[5]_0 (\tmp_8_reg_2635_reg[5]_0 ),
        .\tmp_8_reg_2635_reg[5]_1 (\tmp_8_reg_2635_reg[5]_1 ),
        .\tmp_8_reg_2635_reg[5]_2 (\tmp_8_reg_2635_reg[5]_2 ),
        .\tmp_8_reg_2635_reg[5]_3 (\tmp_8_reg_2635_reg[5]_3 ),
        .\tmp_8_reg_2635_reg[6] (\tmp_8_reg_2635_reg[6] ),
        .\tmp_8_reg_2635_reg[6]_0 (\tmp_8_reg_2635_reg[6]_0 ),
        .\tmp_8_reg_2635_reg[6]_1 (\tmp_8_reg_2635_reg[6]_1 ),
        .\tmp_8_reg_2635_reg[6]_2 (\tmp_8_reg_2635_reg[6]_2 ),
        .\tmp_8_reg_2635_reg[6]_3 (\tmp_8_reg_2635_reg[6]_3 ),
        .\tmp_8_reg_2635_reg[7] (\tmp_8_reg_2635_reg[7] ),
        .\tmp_8_reg_2635_reg[7]_0 (\tmp_8_reg_2635_reg[7]_0 ),
        .\tmp_8_reg_2635_reg[7]_1 (\tmp_8_reg_2635_reg[7]_1 ),
        .\tmp_8_reg_2635_reg[7]_2 (\tmp_8_reg_2635_reg[7]_2 ),
        .\tmp_8_reg_2635_reg[7]_3 (\tmp_8_reg_2635_reg[7]_3 ),
        .\tmp_8_reg_2635_reg[7]_4 (\tmp_8_reg_2635_reg[7]_4 ),
        .\tmp_8_reg_2635_reg[7]_5 (\tmp_8_reg_2635_reg[7]_5 ),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_17
   (we1,
    WEA,
    \right_border_buf_0_4_fu_262_reg[7] ,
    \right_border_buf_0_8_fu_278_reg[7] ,
    \tmp_9_reg_2646_reg[7] ,
    \tmp_9_reg_2646_reg[2] ,
    \tmp_9_reg_2646_reg[7]_0 ,
    \tmp_9_reg_2646_reg[7]_1 ,
    \tmp_9_reg_2646_reg[7]_2 ,
    \tmp_9_reg_2646_reg[7]_3 ,
    ram_reg,
    \tmp_9_reg_2646_reg[6] ,
    \tmp_9_reg_2646_reg[6]_0 ,
    \tmp_9_reg_2646_reg[6]_1 ,
    \tmp_9_reg_2646_reg[6]_2 ,
    \tmp_9_reg_2646_reg[6]_3 ,
    \tmp_9_reg_2646_reg[5] ,
    \tmp_9_reg_2646_reg[5]_0 ,
    \tmp_9_reg_2646_reg[5]_1 ,
    \tmp_9_reg_2646_reg[5]_2 ,
    \tmp_9_reg_2646_reg[4] ,
    \tmp_9_reg_2646_reg[4]_0 ,
    \tmp_9_reg_2646_reg[4]_1 ,
    \tmp_9_reg_2646_reg[4]_2 ,
    \tmp_9_reg_2646_reg[4]_3 ,
    \tmp_9_reg_2646_reg[3] ,
    \tmp_9_reg_2646_reg[3]_0 ,
    \tmp_9_reg_2646_reg[3]_1 ,
    \tmp_9_reg_2646_reg[3]_2 ,
    \tmp_9_reg_2646_reg[2]_0 ,
    \tmp_9_reg_2646_reg[2]_1 ,
    \tmp_9_reg_2646_reg[2]_2 ,
    \tmp_9_reg_2646_reg[2]_3 ,
    \tmp_9_reg_2646_reg[1] ,
    \tmp_9_reg_2646_reg[1]_0 ,
    \tmp_9_reg_2646_reg[1]_1 ,
    \tmp_9_reg_2646_reg[1]_2 ,
    \tmp_9_reg_2646_reg[0] ,
    \tmp_9_reg_2646_reg[0]_0 ,
    \tmp_9_reg_2646_reg[0]_1 ,
    \tmp_9_reg_2646_reg[0]_2 ,
    ap_clk,
    D,
    Q,
    DIADI,
    DOADO,
    WEBWE,
    ram_reg_0,
    ap_block_pp0_stage0_subdone0_in,
    ap_enable_reg_pp0_iter1,
    ram_reg_1,
    or_ln457_reg_2592,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ap_enable_reg_pp0_iter2,
    and_ln118_reg_2578_pp0_iter1_reg,
    icmp_ln887_reg_2509,
    \tmp_9_reg_2646_reg[7]_4 ,
    \tmp_9_reg_2646_reg[7]_5 ,
    \right_border_buf_0_4_fu_262_reg[7]_0 ,
    \right_border_buf_0_4_fu_262_reg[7]_1 ,
    \right_border_buf_0_4_fu_262_reg[7]_2 ,
    \right_border_buf_0_8_fu_278_reg[7]_0 ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    grp_fu_2106_p2,
    grp_fu_2106_p2_0,
    grp_fu_2106_p2_1,
    grp_fu_2106_p2_2,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    icmp_ln899_1_reg_2535,
    grp_fu_2106_p2_3,
    p_18,
    mul_ln703_2_reg_2726_reg,
    \src_kernel_win_0_va_20_reg_2651_reg[0] ,
    p_19,
    or_ln457_reg_2592_pp0_iter1_reg);
  output we1;
  output [0:0]WEA;
  output [7:0]\right_border_buf_0_4_fu_262_reg[7] ;
  output [7:0]\right_border_buf_0_8_fu_278_reg[7] ;
  output [4:0]\tmp_9_reg_2646_reg[7] ;
  output [0:0]\tmp_9_reg_2646_reg[2] ;
  output \tmp_9_reg_2646_reg[7]_0 ;
  output \tmp_9_reg_2646_reg[7]_1 ;
  output \tmp_9_reg_2646_reg[7]_2 ;
  output \tmp_9_reg_2646_reg[7]_3 ;
  output [7:0]ram_reg;
  output \tmp_9_reg_2646_reg[6] ;
  output \tmp_9_reg_2646_reg[6]_0 ;
  output \tmp_9_reg_2646_reg[6]_1 ;
  output \tmp_9_reg_2646_reg[6]_2 ;
  output \tmp_9_reg_2646_reg[6]_3 ;
  output \tmp_9_reg_2646_reg[5] ;
  output \tmp_9_reg_2646_reg[5]_0 ;
  output \tmp_9_reg_2646_reg[5]_1 ;
  output \tmp_9_reg_2646_reg[5]_2 ;
  output \tmp_9_reg_2646_reg[4] ;
  output \tmp_9_reg_2646_reg[4]_0 ;
  output \tmp_9_reg_2646_reg[4]_1 ;
  output \tmp_9_reg_2646_reg[4]_2 ;
  output \tmp_9_reg_2646_reg[4]_3 ;
  output \tmp_9_reg_2646_reg[3] ;
  output \tmp_9_reg_2646_reg[3]_0 ;
  output \tmp_9_reg_2646_reg[3]_1 ;
  output \tmp_9_reg_2646_reg[3]_2 ;
  output \tmp_9_reg_2646_reg[2]_0 ;
  output \tmp_9_reg_2646_reg[2]_1 ;
  output \tmp_9_reg_2646_reg[2]_2 ;
  output \tmp_9_reg_2646_reg[2]_3 ;
  output \tmp_9_reg_2646_reg[1] ;
  output \tmp_9_reg_2646_reg[1]_0 ;
  output \tmp_9_reg_2646_reg[1]_1 ;
  output \tmp_9_reg_2646_reg[1]_2 ;
  output \tmp_9_reg_2646_reg[0] ;
  output \tmp_9_reg_2646_reg[0]_0 ;
  output \tmp_9_reg_2646_reg[0]_1 ;
  output \tmp_9_reg_2646_reg[0]_2 ;
  input ap_clk;
  input [9:0]D;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]DOADO;
  input [0:0]WEBWE;
  input [0:0]ram_reg_0;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_1;
  input or_ln457_reg_2592;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ap_enable_reg_pp0_iter2;
  input and_ln118_reg_2578_pp0_iter1_reg;
  input icmp_ln887_reg_2509;
  input [7:0]\tmp_9_reg_2646_reg[7]_4 ;
  input [7:0]\tmp_9_reg_2646_reg[7]_5 ;
  input [7:0]\right_border_buf_0_4_fu_262_reg[7]_0 ;
  input \right_border_buf_0_4_fu_262_reg[7]_1 ;
  input \right_border_buf_0_4_fu_262_reg[7]_2 ;
  input [7:0]\right_border_buf_0_8_fu_278_reg[7]_0 ;
  input p;
  input [0:0]p_0;
  input p_1;
  input p_2;
  input p_3;
  input p_4;
  input [4:0]p_5;
  input p_6;
  input p_7;
  input p_8;
  input p_9;
  input p_10;
  input p_11;
  input grp_fu_2106_p2;
  input grp_fu_2106_p2_0;
  input grp_fu_2106_p2_1;
  input grp_fu_2106_p2_2;
  input p_12;
  input p_13;
  input p_14;
  input p_15;
  input p_16;
  input p_17;
  input icmp_ln899_1_reg_2535;
  input [0:0]grp_fu_2106_p2_3;
  input [0:0]p_18;
  input [0:0]mul_ln703_2_reg_2726_reg;
  input [0:0]\src_kernel_win_0_va_20_reg_2651_reg[0] ;
  input [0:0]p_19;
  input or_ln457_reg_2592_pp0_iter1_reg;

  wire [9:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2578_pp0_iter1_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire grp_fu_2106_p2;
  wire grp_fu_2106_p2_0;
  wire grp_fu_2106_p2_1;
  wire grp_fu_2106_p2_2;
  wire [0:0]grp_fu_2106_p2_3;
  wire icmp_ln887_reg_2509;
  wire icmp_ln899_1_reg_2535;
  wire [0:0]mul_ln703_2_reg_2726_reg;
  wire or_ln457_reg_2592;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire p;
  wire [0:0]p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire [0:0]p_18;
  wire [0:0]p_19;
  wire p_2;
  wire p_3;
  wire p_4;
  wire [4:0]p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [7:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [7:0]\right_border_buf_0_4_fu_262_reg[7] ;
  wire [7:0]\right_border_buf_0_4_fu_262_reg[7]_0 ;
  wire \right_border_buf_0_4_fu_262_reg[7]_1 ;
  wire \right_border_buf_0_4_fu_262_reg[7]_2 ;
  wire [7:0]\right_border_buf_0_8_fu_278_reg[7] ;
  wire [7:0]\right_border_buf_0_8_fu_278_reg[7]_0 ;
  wire [0:0]\src_kernel_win_0_va_20_reg_2651_reg[0] ;
  wire \tmp_9_reg_2646_reg[0] ;
  wire \tmp_9_reg_2646_reg[0]_0 ;
  wire \tmp_9_reg_2646_reg[0]_1 ;
  wire \tmp_9_reg_2646_reg[0]_2 ;
  wire \tmp_9_reg_2646_reg[1] ;
  wire \tmp_9_reg_2646_reg[1]_0 ;
  wire \tmp_9_reg_2646_reg[1]_1 ;
  wire \tmp_9_reg_2646_reg[1]_2 ;
  wire [0:0]\tmp_9_reg_2646_reg[2] ;
  wire \tmp_9_reg_2646_reg[2]_0 ;
  wire \tmp_9_reg_2646_reg[2]_1 ;
  wire \tmp_9_reg_2646_reg[2]_2 ;
  wire \tmp_9_reg_2646_reg[2]_3 ;
  wire \tmp_9_reg_2646_reg[3] ;
  wire \tmp_9_reg_2646_reg[3]_0 ;
  wire \tmp_9_reg_2646_reg[3]_1 ;
  wire \tmp_9_reg_2646_reg[3]_2 ;
  wire \tmp_9_reg_2646_reg[4] ;
  wire \tmp_9_reg_2646_reg[4]_0 ;
  wire \tmp_9_reg_2646_reg[4]_1 ;
  wire \tmp_9_reg_2646_reg[4]_2 ;
  wire \tmp_9_reg_2646_reg[4]_3 ;
  wire \tmp_9_reg_2646_reg[5] ;
  wire \tmp_9_reg_2646_reg[5]_0 ;
  wire \tmp_9_reg_2646_reg[5]_1 ;
  wire \tmp_9_reg_2646_reg[5]_2 ;
  wire \tmp_9_reg_2646_reg[6] ;
  wire \tmp_9_reg_2646_reg[6]_0 ;
  wire \tmp_9_reg_2646_reg[6]_1 ;
  wire \tmp_9_reg_2646_reg[6]_2 ;
  wire \tmp_9_reg_2646_reg[6]_3 ;
  wire [4:0]\tmp_9_reg_2646_reg[7] ;
  wire \tmp_9_reg_2646_reg[7]_0 ;
  wire \tmp_9_reg_2646_reg[7]_1 ;
  wire \tmp_9_reg_2646_reg[7]_2 ;
  wire \tmp_9_reg_2646_reg[7]_3 ;
  wire [7:0]\tmp_9_reg_2646_reg[7]_4 ;
  wire [7:0]\tmp_9_reg_2646_reg[7]_5 ;
  wire we1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .and_ln118_reg_2578_pp0_iter1_reg(and_ln118_reg_2578_pp0_iter1_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .grp_fu_2106_p2(grp_fu_2106_p2),
        .grp_fu_2106_p2_0(grp_fu_2106_p2_0),
        .grp_fu_2106_p2_1(grp_fu_2106_p2_1),
        .grp_fu_2106_p2_2(grp_fu_2106_p2_2),
        .grp_fu_2106_p2_3(grp_fu_2106_p2_3),
        .icmp_ln887_reg_2509(icmp_ln887_reg_2509),
        .icmp_ln899_1_reg_2535(icmp_ln899_1_reg_2535),
        .mul_ln703_2_reg_2726_reg(mul_ln703_2_reg_2726_reg),
        .or_ln457_reg_2592(or_ln457_reg_2592),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_10(p_10),
        .p_11(p_11),
        .p_12(p_12),
        .p_13(p_13),
        .p_14(p_14),
        .p_15(p_15),
        .p_16(p_16),
        .p_17(p_17),
        .p_18(p_18),
        .p_19(p_19),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .\right_border_buf_0_4_fu_262_reg[7] (\right_border_buf_0_4_fu_262_reg[7] ),
        .\right_border_buf_0_4_fu_262_reg[7]_0 (\right_border_buf_0_4_fu_262_reg[7]_0 ),
        .\right_border_buf_0_4_fu_262_reg[7]_1 (\right_border_buf_0_4_fu_262_reg[7]_1 ),
        .\right_border_buf_0_4_fu_262_reg[7]_2 (\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .\right_border_buf_0_8_fu_278_reg[7] (\right_border_buf_0_8_fu_278_reg[7] ),
        .\right_border_buf_0_8_fu_278_reg[7]_0 (\right_border_buf_0_8_fu_278_reg[7]_0 ),
        .\src_kernel_win_0_va_20_reg_2651_reg[0] (\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .\tmp_9_reg_2646_reg[0] (\tmp_9_reg_2646_reg[0] ),
        .\tmp_9_reg_2646_reg[0]_0 (\tmp_9_reg_2646_reg[0]_0 ),
        .\tmp_9_reg_2646_reg[0]_1 (\tmp_9_reg_2646_reg[0]_1 ),
        .\tmp_9_reg_2646_reg[0]_2 (\tmp_9_reg_2646_reg[0]_2 ),
        .\tmp_9_reg_2646_reg[1] (\tmp_9_reg_2646_reg[1] ),
        .\tmp_9_reg_2646_reg[1]_0 (\tmp_9_reg_2646_reg[1]_0 ),
        .\tmp_9_reg_2646_reg[1]_1 (\tmp_9_reg_2646_reg[1]_1 ),
        .\tmp_9_reg_2646_reg[1]_2 (\tmp_9_reg_2646_reg[1]_2 ),
        .\tmp_9_reg_2646_reg[2] (\tmp_9_reg_2646_reg[2] ),
        .\tmp_9_reg_2646_reg[2]_0 (\tmp_9_reg_2646_reg[2]_0 ),
        .\tmp_9_reg_2646_reg[2]_1 (\tmp_9_reg_2646_reg[2]_1 ),
        .\tmp_9_reg_2646_reg[2]_2 (\tmp_9_reg_2646_reg[2]_2 ),
        .\tmp_9_reg_2646_reg[2]_3 (\tmp_9_reg_2646_reg[2]_3 ),
        .\tmp_9_reg_2646_reg[3] (\tmp_9_reg_2646_reg[3] ),
        .\tmp_9_reg_2646_reg[3]_0 (\tmp_9_reg_2646_reg[3]_0 ),
        .\tmp_9_reg_2646_reg[3]_1 (\tmp_9_reg_2646_reg[3]_1 ),
        .\tmp_9_reg_2646_reg[3]_2 (\tmp_9_reg_2646_reg[3]_2 ),
        .\tmp_9_reg_2646_reg[4] (\tmp_9_reg_2646_reg[4] ),
        .\tmp_9_reg_2646_reg[4]_0 (\tmp_9_reg_2646_reg[4]_0 ),
        .\tmp_9_reg_2646_reg[4]_1 (\tmp_9_reg_2646_reg[4]_1 ),
        .\tmp_9_reg_2646_reg[4]_2 (\tmp_9_reg_2646_reg[4]_2 ),
        .\tmp_9_reg_2646_reg[4]_3 (\tmp_9_reg_2646_reg[4]_3 ),
        .\tmp_9_reg_2646_reg[5] (\tmp_9_reg_2646_reg[5] ),
        .\tmp_9_reg_2646_reg[5]_0 (\tmp_9_reg_2646_reg[5]_0 ),
        .\tmp_9_reg_2646_reg[5]_1 (\tmp_9_reg_2646_reg[5]_1 ),
        .\tmp_9_reg_2646_reg[5]_2 (\tmp_9_reg_2646_reg[5]_2 ),
        .\tmp_9_reg_2646_reg[6] (\tmp_9_reg_2646_reg[6] ),
        .\tmp_9_reg_2646_reg[6]_0 (\tmp_9_reg_2646_reg[6]_0 ),
        .\tmp_9_reg_2646_reg[6]_1 (\tmp_9_reg_2646_reg[6]_1 ),
        .\tmp_9_reg_2646_reg[6]_2 (\tmp_9_reg_2646_reg[6]_2 ),
        .\tmp_9_reg_2646_reg[6]_3 (\tmp_9_reg_2646_reg[6]_3 ),
        .\tmp_9_reg_2646_reg[7] (\tmp_9_reg_2646_reg[7] ),
        .\tmp_9_reg_2646_reg[7]_0 (\tmp_9_reg_2646_reg[7]_0 ),
        .\tmp_9_reg_2646_reg[7]_1 (\tmp_9_reg_2646_reg[7]_1 ),
        .\tmp_9_reg_2646_reg[7]_2 (\tmp_9_reg_2646_reg[7]_2 ),
        .\tmp_9_reg_2646_reg[7]_3 (\tmp_9_reg_2646_reg[7]_3 ),
        .\tmp_9_reg_2646_reg[7]_4 (\tmp_9_reg_2646_reg[7]_4 ),
        .\tmp_9_reg_2646_reg[7]_5 (\tmp_9_reg_2646_reg[7]_5 ),
        .we1(we1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram
   (we1,
    WEA,
    \right_border_buf_0_4_fu_262_reg[7] ,
    \right_border_buf_0_8_fu_278_reg[7] ,
    \tmp_9_reg_2646_reg[7] ,
    \tmp_9_reg_2646_reg[2] ,
    \tmp_9_reg_2646_reg[7]_0 ,
    \tmp_9_reg_2646_reg[7]_1 ,
    \tmp_9_reg_2646_reg[7]_2 ,
    \tmp_9_reg_2646_reg[7]_3 ,
    ram_reg_0,
    \tmp_9_reg_2646_reg[6] ,
    \tmp_9_reg_2646_reg[6]_0 ,
    \tmp_9_reg_2646_reg[6]_1 ,
    \tmp_9_reg_2646_reg[6]_2 ,
    \tmp_9_reg_2646_reg[6]_3 ,
    \tmp_9_reg_2646_reg[5] ,
    \tmp_9_reg_2646_reg[5]_0 ,
    \tmp_9_reg_2646_reg[5]_1 ,
    \tmp_9_reg_2646_reg[5]_2 ,
    \tmp_9_reg_2646_reg[4] ,
    \tmp_9_reg_2646_reg[4]_0 ,
    \tmp_9_reg_2646_reg[4]_1 ,
    \tmp_9_reg_2646_reg[4]_2 ,
    \tmp_9_reg_2646_reg[4]_3 ,
    \tmp_9_reg_2646_reg[3] ,
    \tmp_9_reg_2646_reg[3]_0 ,
    \tmp_9_reg_2646_reg[3]_1 ,
    \tmp_9_reg_2646_reg[3]_2 ,
    \tmp_9_reg_2646_reg[2]_0 ,
    \tmp_9_reg_2646_reg[2]_1 ,
    \tmp_9_reg_2646_reg[2]_2 ,
    \tmp_9_reg_2646_reg[2]_3 ,
    \tmp_9_reg_2646_reg[1] ,
    \tmp_9_reg_2646_reg[1]_0 ,
    \tmp_9_reg_2646_reg[1]_1 ,
    \tmp_9_reg_2646_reg[1]_2 ,
    \tmp_9_reg_2646_reg[0] ,
    \tmp_9_reg_2646_reg[0]_0 ,
    \tmp_9_reg_2646_reg[0]_1 ,
    \tmp_9_reg_2646_reg[0]_2 ,
    ap_clk,
    D,
    Q,
    DIADI,
    DOADO,
    WEBWE,
    ram_reg_1,
    ap_block_pp0_stage0_subdone0_in,
    ap_enable_reg_pp0_iter1,
    ram_reg_2,
    or_ln457_reg_2592,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    and_ln118_reg_2578_pp0_iter1_reg,
    icmp_ln887_reg_2509,
    \tmp_9_reg_2646_reg[7]_4 ,
    \tmp_9_reg_2646_reg[7]_5 ,
    \right_border_buf_0_4_fu_262_reg[7]_0 ,
    \right_border_buf_0_4_fu_262_reg[7]_1 ,
    \right_border_buf_0_4_fu_262_reg[7]_2 ,
    \right_border_buf_0_8_fu_278_reg[7]_0 ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    grp_fu_2106_p2,
    grp_fu_2106_p2_0,
    grp_fu_2106_p2_1,
    grp_fu_2106_p2_2,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    icmp_ln899_1_reg_2535,
    grp_fu_2106_p2_3,
    p_18,
    mul_ln703_2_reg_2726_reg,
    \src_kernel_win_0_va_20_reg_2651_reg[0] ,
    p_19,
    or_ln457_reg_2592_pp0_iter1_reg);
  output we1;
  output [0:0]WEA;
  output [7:0]\right_border_buf_0_4_fu_262_reg[7] ;
  output [7:0]\right_border_buf_0_8_fu_278_reg[7] ;
  output [4:0]\tmp_9_reg_2646_reg[7] ;
  output [0:0]\tmp_9_reg_2646_reg[2] ;
  output \tmp_9_reg_2646_reg[7]_0 ;
  output \tmp_9_reg_2646_reg[7]_1 ;
  output \tmp_9_reg_2646_reg[7]_2 ;
  output \tmp_9_reg_2646_reg[7]_3 ;
  output [7:0]ram_reg_0;
  output \tmp_9_reg_2646_reg[6] ;
  output \tmp_9_reg_2646_reg[6]_0 ;
  output \tmp_9_reg_2646_reg[6]_1 ;
  output \tmp_9_reg_2646_reg[6]_2 ;
  output \tmp_9_reg_2646_reg[6]_3 ;
  output \tmp_9_reg_2646_reg[5] ;
  output \tmp_9_reg_2646_reg[5]_0 ;
  output \tmp_9_reg_2646_reg[5]_1 ;
  output \tmp_9_reg_2646_reg[5]_2 ;
  output \tmp_9_reg_2646_reg[4] ;
  output \tmp_9_reg_2646_reg[4]_0 ;
  output \tmp_9_reg_2646_reg[4]_1 ;
  output \tmp_9_reg_2646_reg[4]_2 ;
  output \tmp_9_reg_2646_reg[4]_3 ;
  output \tmp_9_reg_2646_reg[3] ;
  output \tmp_9_reg_2646_reg[3]_0 ;
  output \tmp_9_reg_2646_reg[3]_1 ;
  output \tmp_9_reg_2646_reg[3]_2 ;
  output \tmp_9_reg_2646_reg[2]_0 ;
  output \tmp_9_reg_2646_reg[2]_1 ;
  output \tmp_9_reg_2646_reg[2]_2 ;
  output \tmp_9_reg_2646_reg[2]_3 ;
  output \tmp_9_reg_2646_reg[1] ;
  output \tmp_9_reg_2646_reg[1]_0 ;
  output \tmp_9_reg_2646_reg[1]_1 ;
  output \tmp_9_reg_2646_reg[1]_2 ;
  output \tmp_9_reg_2646_reg[0] ;
  output \tmp_9_reg_2646_reg[0]_0 ;
  output \tmp_9_reg_2646_reg[0]_1 ;
  output \tmp_9_reg_2646_reg[0]_2 ;
  input ap_clk;
  input [9:0]D;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]DOADO;
  input [0:0]WEBWE;
  input [0:0]ram_reg_1;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_2;
  input or_ln457_reg_2592;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input and_ln118_reg_2578_pp0_iter1_reg;
  input icmp_ln887_reg_2509;
  input [7:0]\tmp_9_reg_2646_reg[7]_4 ;
  input [7:0]\tmp_9_reg_2646_reg[7]_5 ;
  input [7:0]\right_border_buf_0_4_fu_262_reg[7]_0 ;
  input \right_border_buf_0_4_fu_262_reg[7]_1 ;
  input \right_border_buf_0_4_fu_262_reg[7]_2 ;
  input [7:0]\right_border_buf_0_8_fu_278_reg[7]_0 ;
  input p;
  input [0:0]p_0;
  input p_1;
  input p_2;
  input p_3;
  input p_4;
  input [4:0]p_5;
  input p_6;
  input p_7;
  input p_8;
  input p_9;
  input p_10;
  input p_11;
  input grp_fu_2106_p2;
  input grp_fu_2106_p2_0;
  input grp_fu_2106_p2_1;
  input grp_fu_2106_p2_2;
  input p_12;
  input p_13;
  input p_14;
  input p_15;
  input p_16;
  input p_17;
  input icmp_ln899_1_reg_2535;
  input [0:0]grp_fu_2106_p2_3;
  input [0:0]p_18;
  input [0:0]mul_ln703_2_reg_2726_reg;
  input [0:0]\src_kernel_win_0_va_20_reg_2651_reg[0] ;
  input [0:0]p_19;
  input or_ln457_reg_2592_pp0_iter1_reg;

  wire [9:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2578_pp0_iter1_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire grp_fu_2106_p2;
  wire grp_fu_2106_p2_0;
  wire grp_fu_2106_p2_1;
  wire grp_fu_2106_p2_2;
  wire [0:0]grp_fu_2106_p2_3;
  wire icmp_ln887_reg_2509;
  wire icmp_ln899_1_reg_2535;
  wire [7:0]k_buf_0_val_9_q0;
  wire [0:0]mul_ln703_2_reg_2726_reg;
  wire or_ln457_reg_2592;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire p;
  wire [0:0]p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire [0:0]p_18;
  wire [0:0]p_19;
  wire p_2;
  wire p_3;
  wire p_4;
  wire [4:0]p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_i_12__0_n_0;
  wire p_i_22_n_0;
  wire p_i_30_n_0;
  wire p_i_38_n_0;
  wire p_i_42__0_n_0;
  wire [7:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_i_1_n_0;
  wire [7:0]\right_border_buf_0_4_fu_262_reg[7] ;
  wire [7:0]\right_border_buf_0_4_fu_262_reg[7]_0 ;
  wire \right_border_buf_0_4_fu_262_reg[7]_1 ;
  wire \right_border_buf_0_4_fu_262_reg[7]_2 ;
  wire [7:0]\right_border_buf_0_8_fu_278_reg[7] ;
  wire [7:0]\right_border_buf_0_8_fu_278_reg[7]_0 ;
  wire [0:0]\src_kernel_win_0_va_20_reg_2651_reg[0] ;
  wire \src_kernel_win_0_va_23_reg_2669[2]_i_2_n_0 ;
  wire \tmp_9_reg_2646_reg[0] ;
  wire \tmp_9_reg_2646_reg[0]_0 ;
  wire \tmp_9_reg_2646_reg[0]_1 ;
  wire \tmp_9_reg_2646_reg[0]_2 ;
  wire \tmp_9_reg_2646_reg[1] ;
  wire \tmp_9_reg_2646_reg[1]_0 ;
  wire \tmp_9_reg_2646_reg[1]_1 ;
  wire \tmp_9_reg_2646_reg[1]_2 ;
  wire [0:0]\tmp_9_reg_2646_reg[2] ;
  wire \tmp_9_reg_2646_reg[2]_0 ;
  wire \tmp_9_reg_2646_reg[2]_1 ;
  wire \tmp_9_reg_2646_reg[2]_2 ;
  wire \tmp_9_reg_2646_reg[2]_3 ;
  wire \tmp_9_reg_2646_reg[3] ;
  wire \tmp_9_reg_2646_reg[3]_0 ;
  wire \tmp_9_reg_2646_reg[3]_1 ;
  wire \tmp_9_reg_2646_reg[3]_2 ;
  wire \tmp_9_reg_2646_reg[4] ;
  wire \tmp_9_reg_2646_reg[4]_0 ;
  wire \tmp_9_reg_2646_reg[4]_1 ;
  wire \tmp_9_reg_2646_reg[4]_2 ;
  wire \tmp_9_reg_2646_reg[4]_3 ;
  wire \tmp_9_reg_2646_reg[5] ;
  wire \tmp_9_reg_2646_reg[5]_0 ;
  wire \tmp_9_reg_2646_reg[5]_1 ;
  wire \tmp_9_reg_2646_reg[5]_2 ;
  wire \tmp_9_reg_2646_reg[6] ;
  wire \tmp_9_reg_2646_reg[6]_0 ;
  wire \tmp_9_reg_2646_reg[6]_1 ;
  wire \tmp_9_reg_2646_reg[6]_2 ;
  wire \tmp_9_reg_2646_reg[6]_3 ;
  wire [4:0]\tmp_9_reg_2646_reg[7] ;
  wire \tmp_9_reg_2646_reg[7]_0 ;
  wire \tmp_9_reg_2646_reg[7]_1 ;
  wire \tmp_9_reg_2646_reg[7]_2 ;
  wire \tmp_9_reg_2646_reg[7]_3 ;
  wire [7:0]\tmp_9_reg_2646_reg[7]_4 ;
  wire [7:0]\tmp_9_reg_2646_reg[7]_5 ;
  wire we1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    p_i_10
       (.I0(p_i_42__0_n_0),
        .I1(p_15),
        .I2(p_5[0]),
        .I3(p_6),
        .I4(p_16),
        .I5(p_17),
        .O(\tmp_9_reg_2646_reg[7] [0]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    p_i_12__0
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [7]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(k_buf_0_val_9_q0[7]),
        .I3(p_19),
        .I4(icmp_ln899_1_reg_2535),
        .O(p_i_12__0_n_0));
  LUT5 #(
    .INIT(32'hE2000000)) 
    p_i_13__0
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [7]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(k_buf_0_val_9_q0[7]),
        .I3(p_18),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    p_i_17
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [6]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[6]),
        .I3(p_18),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    p_i_19
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [6]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[6]),
        .I3(p_19),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[6]_3 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    p_i_21
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [5]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[5]),
        .I3(p_18),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    p_i_22
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [5]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[5]),
        .I3(p_19),
        .I4(icmp_ln899_1_reg_2535),
        .O(p_i_22_n_0));
  LUT5 #(
    .INIT(32'hE2000000)) 
    p_i_25
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [4]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[4]),
        .I3(p_18),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    p_i_27
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [4]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[4]),
        .I3(p_19),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[4]_3 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    p_i_29
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [3]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[3]),
        .I3(p_18),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    p_i_30
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [3]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[3]),
        .I3(p_19),
        .I4(icmp_ln899_1_reg_2535),
        .O(p_i_30_n_0));
  LUT5 #(
    .INIT(32'hE2000000)) 
    p_i_33
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [2]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(k_buf_0_val_9_q0[2]),
        .I3(p_18),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    p_i_35
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [2]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(k_buf_0_val_9_q0[2]),
        .I3(p_19),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[2]_3 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    p_i_37
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [1]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[1]),
        .I3(p_18),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    p_i_38
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [1]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[1]),
        .I3(p_19),
        .I4(icmp_ln899_1_reg_2535),
        .O(p_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    p_i_3__2
       (.I0(p_i_12__0_n_0),
        .I1(p),
        .I2(p_0),
        .I3(p_1),
        .I4(p_2),
        .I5(p_3),
        .O(\tmp_9_reg_2646_reg[7] [4]));
  LUT5 #(
    .INIT(32'hE2000000)) 
    p_i_42
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [0]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[0]),
        .I3(p_18),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    p_i_42__0
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [0]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[0]),
        .I3(p_19),
        .I4(icmp_ln899_1_reg_2535),
        .O(p_i_42__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    p_i_5__2
       (.I0(p_i_22_n_0),
        .I1(p_4),
        .I2(p_5[4]),
        .I3(p_6),
        .I4(p_7),
        .I5(p_8),
        .O(\tmp_9_reg_2646_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    p_i_7__2
       (.I0(p_i_30_n_0),
        .I1(p_9),
        .I2(p_5[3]),
        .I3(p_6),
        .I4(p_10),
        .I5(p_11),
        .O(\tmp_9_reg_2646_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    p_i_9__0
       (.I0(p_i_38_n_0),
        .I1(p_12),
        .I2(p_5[1]),
        .I3(p_6),
        .I4(p_13),
        .I5(p_14),
        .O(\tmp_9_reg_2646_reg[7] [1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "k_buf_0_val_9_U/Filter2D_k_buf_0_bkb_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({D,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOADO}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],k_buf_0_val_9_q0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_i_1_n_0),
        .ENBWREN(we1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    ram_reg_i_1
       (.I0(WEA),
        .I1(ram_reg_1),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_2),
        .I5(or_ln457_reg_2592),
        .O(ram_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    ram_reg_i_11
       (.I0(ram_reg_3),
        .I1(ram_reg_4),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ram_reg_1),
        .I4(ram_reg_5),
        .O(WEA));
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_i_1__2
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(and_ln118_reg_2578_pp0_iter1_reg),
        .I3(ram_reg_5),
        .I4(icmp_ln887_reg_2509),
        .O(we1));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_262[0]_i_1 
       (.I0(\right_border_buf_0_4_fu_262_reg[7]_0 [0]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[0]),
        .I3(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I4(\right_border_buf_0_8_fu_278_reg[7]_0 [0]),
        .O(\right_border_buf_0_8_fu_278_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_262[1]_i_1 
       (.I0(\right_border_buf_0_4_fu_262_reg[7]_0 [1]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[1]),
        .I3(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I4(\right_border_buf_0_8_fu_278_reg[7]_0 [1]),
        .O(\right_border_buf_0_8_fu_278_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_262[2]_i_1 
       (.I0(\right_border_buf_0_4_fu_262_reg[7]_0 [2]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[2]),
        .I3(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I4(\right_border_buf_0_8_fu_278_reg[7]_0 [2]),
        .O(\right_border_buf_0_8_fu_278_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_262[3]_i_1 
       (.I0(\right_border_buf_0_4_fu_262_reg[7]_0 [3]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[3]),
        .I3(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I4(\right_border_buf_0_8_fu_278_reg[7]_0 [3]),
        .O(\right_border_buf_0_8_fu_278_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_262[4]_i_1 
       (.I0(\right_border_buf_0_4_fu_262_reg[7]_0 [4]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[4]),
        .I3(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I4(\right_border_buf_0_8_fu_278_reg[7]_0 [4]),
        .O(\right_border_buf_0_8_fu_278_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_262[5]_i_1 
       (.I0(\right_border_buf_0_4_fu_262_reg[7]_0 [5]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[5]),
        .I3(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I4(\right_border_buf_0_8_fu_278_reg[7]_0 [5]),
        .O(\right_border_buf_0_8_fu_278_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_262[6]_i_1 
       (.I0(\right_border_buf_0_4_fu_262_reg[7]_0 [6]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[6]),
        .I3(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I4(\right_border_buf_0_8_fu_278_reg[7]_0 [6]),
        .O(\right_border_buf_0_8_fu_278_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_4_fu_262[7]_i_1 
       (.I0(\right_border_buf_0_4_fu_262_reg[7]_0 [7]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_1 ),
        .I2(k_buf_0_val_9_q0[7]),
        .I3(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I4(\right_border_buf_0_8_fu_278_reg[7]_0 [7]),
        .O(\right_border_buf_0_8_fu_278_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_278[0]_i_1 
       (.I0(k_buf_0_val_9_q0[0]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(\right_border_buf_0_8_fu_278_reg[7]_0 [0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_278[1]_i_1 
       (.I0(k_buf_0_val_9_q0[1]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(\right_border_buf_0_8_fu_278_reg[7]_0 [1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_278[2]_i_1 
       (.I0(k_buf_0_val_9_q0[2]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(\right_border_buf_0_8_fu_278_reg[7]_0 [2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_278[3]_i_1 
       (.I0(k_buf_0_val_9_q0[3]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(\right_border_buf_0_8_fu_278_reg[7]_0 [3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_278[4]_i_1 
       (.I0(k_buf_0_val_9_q0[4]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(\right_border_buf_0_8_fu_278_reg[7]_0 [4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_278[5]_i_1 
       (.I0(k_buf_0_val_9_q0[5]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(\right_border_buf_0_8_fu_278_reg[7]_0 [5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_278[6]_i_1 
       (.I0(k_buf_0_val_9_q0[6]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(\right_border_buf_0_8_fu_278_reg[7]_0 [6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_278[7]_i_1 
       (.I0(k_buf_0_val_9_q0[7]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(\right_border_buf_0_8_fu_278_reg[7]_0 [7]),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_20_reg_2651[0]_i_4 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [0]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[0]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_20_reg_2651[1]_i_5 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [1]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[1]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[1]_2 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_20_reg_2651[2]_i_3 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [2]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(k_buf_0_val_9_q0[2]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[2]_2 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_20_reg_2651[3]_i_3 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [3]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[3]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[3]_2 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_20_reg_2651[4]_i_4 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [4]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[4]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[4]_2 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_20_reg_2651[5]_i_5 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [5]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[5]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[5]_2 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_20_reg_2651[6]_i_4 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [6]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[6]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[6]_2 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_20_reg_2651[7]_i_5 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [7]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(k_buf_0_val_9_q0[7]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[7]_3 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_21_reg_2657[0]_i_3 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [0]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[0]),
        .I3(mul_ln703_2_reg_2726_reg),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_21_reg_2657[1]_i_4 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [1]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[1]),
        .I3(mul_ln703_2_reg_2726_reg),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_21_reg_2657[2]_i_3 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [2]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(k_buf_0_val_9_q0[2]),
        .I3(mul_ln703_2_reg_2726_reg),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_21_reg_2657[3]_i_4 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [3]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[3]),
        .I3(mul_ln703_2_reg_2726_reg),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[3]_1 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_21_reg_2657[4]_i_4 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [4]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[4]),
        .I3(mul_ln703_2_reg_2726_reg),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[4]_1 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_21_reg_2657[5]_i_4 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [5]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[5]),
        .I3(mul_ln703_2_reg_2726_reg),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[5]_1 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_21_reg_2657[6]_i_4 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [6]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[6]),
        .I3(mul_ln703_2_reg_2726_reg),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_21_reg_2657[7]_i_5 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [7]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(k_buf_0_val_9_q0[7]),
        .I3(mul_ln703_2_reg_2726_reg),
        .I4(icmp_ln899_1_reg_2535),
        .O(\tmp_9_reg_2646_reg[7]_2 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_23_reg_2669[0]_i_3 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [0]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[0]),
        .I3(icmp_ln899_1_reg_2535),
        .I4(grp_fu_2106_p2_3),
        .O(\tmp_9_reg_2646_reg[0] ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_23_reg_2669[1]_i_4 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [1]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[1]),
        .I3(icmp_ln899_1_reg_2535),
        .I4(grp_fu_2106_p2_3),
        .O(\tmp_9_reg_2646_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \src_kernel_win_0_va_23_reg_2669[2]_i_1 
       (.I0(\src_kernel_win_0_va_23_reg_2669[2]_i_2_n_0 ),
        .I1(grp_fu_2106_p2),
        .I2(p_5[2]),
        .I3(grp_fu_2106_p2_0),
        .I4(grp_fu_2106_p2_1),
        .I5(grp_fu_2106_p2_2),
        .O(\tmp_9_reg_2646_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_23_reg_2669[2]_i_2 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [2]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(k_buf_0_val_9_q0[2]),
        .I3(icmp_ln899_1_reg_2535),
        .I4(grp_fu_2106_p2_3),
        .O(\src_kernel_win_0_va_23_reg_2669[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_23_reg_2669[3]_i_3 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [3]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[3]),
        .I3(icmp_ln899_1_reg_2535),
        .I4(grp_fu_2106_p2_3),
        .O(\tmp_9_reg_2646_reg[3] ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_23_reg_2669[4]_i_4 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [4]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[4]),
        .I3(icmp_ln899_1_reg_2535),
        .I4(grp_fu_2106_p2_3),
        .O(\tmp_9_reg_2646_reg[4] ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_23_reg_2669[5]_i_4 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [5]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[5]),
        .I3(icmp_ln899_1_reg_2535),
        .I4(grp_fu_2106_p2_3),
        .O(\tmp_9_reg_2646_reg[5] ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_23_reg_2669[6]_i_3 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [6]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(k_buf_0_val_9_q0[6]),
        .I3(icmp_ln899_1_reg_2535),
        .I4(grp_fu_2106_p2_3),
        .O(\tmp_9_reg_2646_reg[6] ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \src_kernel_win_0_va_23_reg_2669[7]_i_5 
       (.I0(\right_border_buf_0_8_fu_278_reg[7]_0 [7]),
        .I1(\right_border_buf_0_4_fu_262_reg[7]_2 ),
        .I2(k_buf_0_val_9_q0[7]),
        .I3(icmp_ln899_1_reg_2535),
        .I4(grp_fu_2106_p2_3),
        .O(\tmp_9_reg_2646_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_9_reg_2646[0]_i_1 
       (.I0(\right_border_buf_0_8_fu_278_reg[7] [0]),
        .I1(\tmp_9_reg_2646_reg[7]_4 [0]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_9_reg_2646_reg[7]_5 [0]),
        .O(\right_border_buf_0_4_fu_262_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_9_reg_2646[1]_i_1 
       (.I0(\right_border_buf_0_8_fu_278_reg[7] [1]),
        .I1(\tmp_9_reg_2646_reg[7]_4 [1]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_9_reg_2646_reg[7]_5 [1]),
        .O(\right_border_buf_0_4_fu_262_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_9_reg_2646[2]_i_1 
       (.I0(\right_border_buf_0_8_fu_278_reg[7] [2]),
        .I1(\tmp_9_reg_2646_reg[7]_4 [2]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_9_reg_2646_reg[7]_5 [2]),
        .O(\right_border_buf_0_4_fu_262_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_9_reg_2646[3]_i_1 
       (.I0(\right_border_buf_0_8_fu_278_reg[7] [3]),
        .I1(\tmp_9_reg_2646_reg[7]_4 [3]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_9_reg_2646_reg[7]_5 [3]),
        .O(\right_border_buf_0_4_fu_262_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_9_reg_2646[4]_i_1 
       (.I0(\right_border_buf_0_8_fu_278_reg[7] [4]),
        .I1(\tmp_9_reg_2646_reg[7]_4 [4]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_9_reg_2646_reg[7]_5 [4]),
        .O(\right_border_buf_0_4_fu_262_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_9_reg_2646[5]_i_1 
       (.I0(\right_border_buf_0_8_fu_278_reg[7] [5]),
        .I1(\tmp_9_reg_2646_reg[7]_4 [5]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_9_reg_2646_reg[7]_5 [5]),
        .O(\right_border_buf_0_4_fu_262_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_9_reg_2646[6]_i_1 
       (.I0(\right_border_buf_0_8_fu_278_reg[7] [6]),
        .I1(\tmp_9_reg_2646_reg[7]_4 [6]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_9_reg_2646_reg[7]_5 [6]),
        .O(\right_border_buf_0_4_fu_262_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_9_reg_2646[7]_i_1 
       (.I0(\right_border_buf_0_8_fu_278_reg[7] [7]),
        .I1(\tmp_9_reg_2646_reg[7]_4 [7]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_9_reg_2646_reg[7]_5 [7]),
        .O(\right_border_buf_0_4_fu_262_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_18
   (DOADO,
    ce0,
    WEA,
    \right_border_buf_0_13_fu_298_reg[7] ,
    \right_border_buf_0_14_fu_302_reg[7] ,
    \tmp_8_reg_2635_reg[7] ,
    \tmp_8_reg_2635_reg[7]_0 ,
    \tmp_8_reg_2635_reg[7]_1 ,
    \tmp_8_reg_2635_reg[7]_2 ,
    \tmp_8_reg_2635_reg[7]_3 ,
    ram_reg_0,
    \tmp_8_reg_2635_reg[6] ,
    \tmp_8_reg_2635_reg[6]_0 ,
    \tmp_8_reg_2635_reg[6]_1 ,
    \tmp_8_reg_2635_reg[6]_2 ,
    \tmp_8_reg_2635_reg[6]_3 ,
    \tmp_8_reg_2635_reg[5] ,
    \tmp_8_reg_2635_reg[5]_0 ,
    \tmp_8_reg_2635_reg[5]_1 ,
    \tmp_8_reg_2635_reg[5]_2 ,
    \tmp_8_reg_2635_reg[5]_3 ,
    \tmp_8_reg_2635_reg[4] ,
    \tmp_8_reg_2635_reg[4]_0 ,
    \tmp_8_reg_2635_reg[4]_1 ,
    \tmp_8_reg_2635_reg[4]_2 ,
    \tmp_8_reg_2635_reg[4]_3 ,
    \tmp_8_reg_2635_reg[3] ,
    \tmp_8_reg_2635_reg[3]_0 ,
    \tmp_8_reg_2635_reg[3]_1 ,
    \tmp_8_reg_2635_reg[3]_2 ,
    \tmp_8_reg_2635_reg[2] ,
    \tmp_8_reg_2635_reg[2]_0 ,
    \tmp_8_reg_2635_reg[2]_1 ,
    \tmp_8_reg_2635_reg[2]_2 ,
    \tmp_8_reg_2635_reg[1] ,
    \tmp_8_reg_2635_reg[1]_0 ,
    \tmp_8_reg_2635_reg[1]_1 ,
    \tmp_8_reg_2635_reg[1]_2 ,
    \tmp_8_reg_2635_reg[1]_3 ,
    \tmp_8_reg_2635_reg[0] ,
    \tmp_8_reg_2635_reg[0]_0 ,
    \tmp_8_reg_2635_reg[0]_1 ,
    ap_clk,
    we1,
    D,
    Q,
    DIADI,
    ram_reg_1,
    WEBWE,
    ram_reg_2,
    ap_block_pp0_stage0_subdone0_in,
    ap_enable_reg_pp0_iter1,
    ram_reg_3,
    ram_reg_4,
    and_ln118_reg_2578,
    ram_reg_5,
    ram_reg_6,
    \tmp_8_reg_2635_reg[7]_4 ,
    \tmp_8_reg_2635_reg[7]_5 ,
    \right_border_buf_0_13_fu_298_reg[7]_0 ,
    \right_border_buf_0_13_fu_298_reg[7]_1 ,
    \right_border_buf_0_13_fu_298_reg[7]_2 ,
    \right_border_buf_0_14_fu_302_reg[7]_0 ,
    grp_fu_2106_p2,
    p,
    mul_ln703_2_reg_2726_reg,
    \src_kernel_win_0_va_20_reg_2651_reg[0] ,
    sub_ln493_2_reg_2554,
    p_0,
    p_1,
    grp_fu_2106_p2_0,
    grp_fu_2106_p2_1,
    grp_fu_2106_p2_2,
    grp_fu_2106_p2_3,
    grp_fu_2106_p2_4,
    or_ln457_reg_2592_pp0_iter1_reg,
    grp_fu_2106_p2_5,
    grp_fu_2106_p2_6,
    grp_fu_2106_p2_7,
    \src_kernel_win_0_va_20_reg_2651_reg[3] ,
    \src_kernel_win_0_va_20_reg_2651_reg[2] ,
    \src_kernel_win_0_va_20_reg_2651_reg[3]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[3]_1 ,
    mul_ln703_2_reg_2726_reg_0,
    mul_ln703_2_reg_2726_reg_1,
    mul_ln703_2_reg_2726_reg_2,
    mul_ln703_2_reg_2726_reg_3,
    mul_ln703_2_reg_2726_reg_4,
    \src_kernel_win_0_va_20_reg_2651_reg[2]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[2]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[2]_2 ,
    grp_fu_2106_p2_8,
    grp_fu_2106_p2_9,
    grp_fu_2106_p2_10,
    mul_ln703_2_reg_2726_reg_5,
    mul_ln703_2_reg_2726_reg_6,
    mul_ln703_2_reg_2726_reg_7);
  output [7:0]DOADO;
  output ce0;
  output [0:0]WEA;
  output [7:0]\right_border_buf_0_13_fu_298_reg[7] ;
  output [7:0]\right_border_buf_0_14_fu_302_reg[7] ;
  output \tmp_8_reg_2635_reg[7] ;
  output \tmp_8_reg_2635_reg[7]_0 ;
  output \tmp_8_reg_2635_reg[7]_1 ;
  output \tmp_8_reg_2635_reg[7]_2 ;
  output \tmp_8_reg_2635_reg[7]_3 ;
  output [7:0]ram_reg_0;
  output [2:0]\tmp_8_reg_2635_reg[6] ;
  output \tmp_8_reg_2635_reg[6]_0 ;
  output \tmp_8_reg_2635_reg[6]_1 ;
  output \tmp_8_reg_2635_reg[6]_2 ;
  output \tmp_8_reg_2635_reg[6]_3 ;
  output \tmp_8_reg_2635_reg[5] ;
  output \tmp_8_reg_2635_reg[5]_0 ;
  output \tmp_8_reg_2635_reg[5]_1 ;
  output \tmp_8_reg_2635_reg[5]_2 ;
  output \tmp_8_reg_2635_reg[5]_3 ;
  output \tmp_8_reg_2635_reg[4] ;
  output \tmp_8_reg_2635_reg[4]_0 ;
  output \tmp_8_reg_2635_reg[4]_1 ;
  output \tmp_8_reg_2635_reg[4]_2 ;
  output \tmp_8_reg_2635_reg[4]_3 ;
  output \tmp_8_reg_2635_reg[3] ;
  output \tmp_8_reg_2635_reg[3]_0 ;
  output [1:0]\tmp_8_reg_2635_reg[3]_1 ;
  output \tmp_8_reg_2635_reg[3]_2 ;
  output \tmp_8_reg_2635_reg[2] ;
  output \tmp_8_reg_2635_reg[2]_0 ;
  output [1:0]\tmp_8_reg_2635_reg[2]_1 ;
  output \tmp_8_reg_2635_reg[2]_2 ;
  output \tmp_8_reg_2635_reg[1] ;
  output \tmp_8_reg_2635_reg[1]_0 ;
  output \tmp_8_reg_2635_reg[1]_1 ;
  output \tmp_8_reg_2635_reg[1]_2 ;
  output \tmp_8_reg_2635_reg[1]_3 ;
  output \tmp_8_reg_2635_reg[0] ;
  output \tmp_8_reg_2635_reg[0]_0 ;
  output \tmp_8_reg_2635_reg[0]_1 ;
  input ap_clk;
  input we1;
  input [9:0]D;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]ram_reg_1;
  input [0:0]WEBWE;
  input [0:0]ram_reg_2;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_3;
  input ram_reg_4;
  input and_ln118_reg_2578;
  input ram_reg_5;
  input ram_reg_6;
  input [7:0]\tmp_8_reg_2635_reg[7]_4 ;
  input [7:0]\tmp_8_reg_2635_reg[7]_5 ;
  input [7:0]\right_border_buf_0_13_fu_298_reg[7]_0 ;
  input \right_border_buf_0_13_fu_298_reg[7]_1 ;
  input \right_border_buf_0_13_fu_298_reg[7]_2 ;
  input [7:0]\right_border_buf_0_14_fu_302_reg[7]_0 ;
  input grp_fu_2106_p2;
  input p;
  input mul_ln703_2_reg_2726_reg;
  input \src_kernel_win_0_va_20_reg_2651_reg[0] ;
  input [0:0]sub_ln493_2_reg_2554;
  input [0:0]p_0;
  input p_1;
  input grp_fu_2106_p2_0;
  input [3:0]grp_fu_2106_p2_1;
  input grp_fu_2106_p2_2;
  input grp_fu_2106_p2_3;
  input grp_fu_2106_p2_4;
  input or_ln457_reg_2592_pp0_iter1_reg;
  input grp_fu_2106_p2_5;
  input grp_fu_2106_p2_6;
  input grp_fu_2106_p2_7;
  input \src_kernel_win_0_va_20_reg_2651_reg[3] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[2] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[3]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[3]_1 ;
  input mul_ln703_2_reg_2726_reg_0;
  input [1:0]mul_ln703_2_reg_2726_reg_1;
  input mul_ln703_2_reg_2726_reg_2;
  input mul_ln703_2_reg_2726_reg_3;
  input mul_ln703_2_reg_2726_reg_4;
  input \src_kernel_win_0_va_20_reg_2651_reg[2]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[2]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[2]_2 ;
  input grp_fu_2106_p2_8;
  input grp_fu_2106_p2_9;
  input grp_fu_2106_p2_10;
  input mul_ln703_2_reg_2726_reg_5;
  input mul_ln703_2_reg_2726_reg_6;
  input mul_ln703_2_reg_2726_reg_7;

  wire [9:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2578;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ce0;
  wire grp_fu_2106_p2;
  wire grp_fu_2106_p2_0;
  wire [3:0]grp_fu_2106_p2_1;
  wire grp_fu_2106_p2_10;
  wire grp_fu_2106_p2_2;
  wire grp_fu_2106_p2_3;
  wire grp_fu_2106_p2_4;
  wire grp_fu_2106_p2_5;
  wire grp_fu_2106_p2_6;
  wire grp_fu_2106_p2_7;
  wire grp_fu_2106_p2_8;
  wire grp_fu_2106_p2_9;
  wire mul_ln703_2_reg_2726_reg;
  wire mul_ln703_2_reg_2726_reg_0;
  wire [1:0]mul_ln703_2_reg_2726_reg_1;
  wire mul_ln703_2_reg_2726_reg_2;
  wire mul_ln703_2_reg_2726_reg_3;
  wire mul_ln703_2_reg_2726_reg_4;
  wire mul_ln703_2_reg_2726_reg_5;
  wire mul_ln703_2_reg_2726_reg_6;
  wire mul_ln703_2_reg_2726_reg_7;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire p;
  wire [0:0]p_0;
  wire p_1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [7:0]\right_border_buf_0_13_fu_298_reg[7] ;
  wire [7:0]\right_border_buf_0_13_fu_298_reg[7]_0 ;
  wire \right_border_buf_0_13_fu_298_reg[7]_1 ;
  wire \right_border_buf_0_13_fu_298_reg[7]_2 ;
  wire [7:0]\right_border_buf_0_14_fu_302_reg[7] ;
  wire [7:0]\right_border_buf_0_14_fu_302_reg[7]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651[2]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2651[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[0] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[2] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[2]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[2]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[2]_2 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[3] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[3]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[3]_1 ;
  wire \src_kernel_win_0_va_21_reg_2657[0]_i_2_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2657[2]_i_2_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2669[0]_i_2_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2669[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2669[6]_i_2_n_0 ;
  wire [0:0]sub_ln493_2_reg_2554;
  wire \tmp_8_reg_2635_reg[0] ;
  wire \tmp_8_reg_2635_reg[0]_0 ;
  wire \tmp_8_reg_2635_reg[0]_1 ;
  wire \tmp_8_reg_2635_reg[1] ;
  wire \tmp_8_reg_2635_reg[1]_0 ;
  wire \tmp_8_reg_2635_reg[1]_1 ;
  wire \tmp_8_reg_2635_reg[1]_2 ;
  wire \tmp_8_reg_2635_reg[1]_3 ;
  wire \tmp_8_reg_2635_reg[2] ;
  wire \tmp_8_reg_2635_reg[2]_0 ;
  wire [1:0]\tmp_8_reg_2635_reg[2]_1 ;
  wire \tmp_8_reg_2635_reg[2]_2 ;
  wire \tmp_8_reg_2635_reg[3] ;
  wire \tmp_8_reg_2635_reg[3]_0 ;
  wire [1:0]\tmp_8_reg_2635_reg[3]_1 ;
  wire \tmp_8_reg_2635_reg[3]_2 ;
  wire \tmp_8_reg_2635_reg[4] ;
  wire \tmp_8_reg_2635_reg[4]_0 ;
  wire \tmp_8_reg_2635_reg[4]_1 ;
  wire \tmp_8_reg_2635_reg[4]_2 ;
  wire \tmp_8_reg_2635_reg[4]_3 ;
  wire \tmp_8_reg_2635_reg[5] ;
  wire \tmp_8_reg_2635_reg[5]_0 ;
  wire \tmp_8_reg_2635_reg[5]_1 ;
  wire \tmp_8_reg_2635_reg[5]_2 ;
  wire \tmp_8_reg_2635_reg[5]_3 ;
  wire [2:0]\tmp_8_reg_2635_reg[6] ;
  wire \tmp_8_reg_2635_reg[6]_0 ;
  wire \tmp_8_reg_2635_reg[6]_1 ;
  wire \tmp_8_reg_2635_reg[6]_2 ;
  wire \tmp_8_reg_2635_reg[6]_3 ;
  wire \tmp_8_reg_2635_reg[7] ;
  wire \tmp_8_reg_2635_reg[7]_0 ;
  wire \tmp_8_reg_2635_reg[7]_1 ;
  wire \tmp_8_reg_2635_reg[7]_2 ;
  wire \tmp_8_reg_2635_reg[7]_3 ;
  wire [7:0]\tmp_8_reg_2635_reg[7]_4 ;
  wire [7:0]\tmp_8_reg_2635_reg[7]_5 ;
  wire we1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    p_i_12
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [7]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(DOADO[7]),
        .I3(p),
        .O(\tmp_8_reg_2635_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    p_i_13
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [7]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(DOADO[7]),
        .I3(sub_ln493_2_reg_2554),
        .I4(p_0),
        .I5(p_1),
        .O(\tmp_8_reg_2635_reg[7]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    p_i_16
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [6]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[6]),
        .I3(p),
        .O(\tmp_8_reg_2635_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    p_i_20
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [6]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[6]),
        .I3(sub_ln493_2_reg_2554),
        .I4(p_0),
        .I5(p_1),
        .O(\tmp_8_reg_2635_reg[6]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    p_i_20__0
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [5]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[5]),
        .I3(p),
        .O(\tmp_8_reg_2635_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    p_i_23
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [5]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[5]),
        .I3(sub_ln493_2_reg_2554),
        .I4(p_0),
        .I5(p_1),
        .O(\tmp_8_reg_2635_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    p_i_24
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [4]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[4]),
        .I3(p),
        .O(\tmp_8_reg_2635_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    p_i_28
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [4]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[4]),
        .I3(sub_ln493_2_reg_2554),
        .I4(p_0),
        .I5(p_1),
        .O(\tmp_8_reg_2635_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    p_i_28__0
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [3]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[3]),
        .I3(p),
        .O(\tmp_8_reg_2635_reg[3] ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    p_i_31
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [3]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[3]),
        .I3(sub_ln493_2_reg_2554),
        .I4(p_0),
        .I5(p_1),
        .O(\tmp_8_reg_2635_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    p_i_32
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [2]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(DOADO[2]),
        .I3(p),
        .O(\tmp_8_reg_2635_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    p_i_36
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [2]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(DOADO[2]),
        .I3(sub_ln493_2_reg_2554),
        .I4(p_0),
        .I5(p_1),
        .O(\tmp_8_reg_2635_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    p_i_36__0
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [1]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(p),
        .O(\tmp_8_reg_2635_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    p_i_39
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [1]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(sub_ln493_2_reg_2554),
        .I4(p_0),
        .I5(p_1),
        .O(\tmp_8_reg_2635_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    p_i_41
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [0]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[0]),
        .I3(p),
        .O(\tmp_8_reg_2635_reg[0] ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    p_i_43
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [0]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[0]),
        .I3(sub_ln493_2_reg_2554),
        .I4(p_0),
        .I5(p_1),
        .O(\tmp_8_reg_2635_reg[0]_1 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "k_buf_0_val_8_U/Filter2D_k_buf_0_bkb_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({D,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(we1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_1__0
       (.I0(ram_reg_2),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ram_reg_3),
        .O(ce0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_i_2__0
       (.I0(ram_reg_4),
        .I1(and_ln118_reg_2578),
        .I2(ram_reg_3),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_5),
        .I5(ram_reg_6),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_298[0]_i_1 
       (.I0(\right_border_buf_0_13_fu_298_reg[7]_0 [0]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_1 ),
        .I2(DOADO[0]),
        .I3(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I4(\right_border_buf_0_14_fu_302_reg[7]_0 [0]),
        .O(\right_border_buf_0_14_fu_302_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_298[1]_i_1 
       (.I0(\right_border_buf_0_13_fu_298_reg[7]_0 [1]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_1 ),
        .I2(DOADO[1]),
        .I3(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I4(\right_border_buf_0_14_fu_302_reg[7]_0 [1]),
        .O(\right_border_buf_0_14_fu_302_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_298[2]_i_1 
       (.I0(\right_border_buf_0_13_fu_298_reg[7]_0 [2]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_1 ),
        .I2(DOADO[2]),
        .I3(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I4(\right_border_buf_0_14_fu_302_reg[7]_0 [2]),
        .O(\right_border_buf_0_14_fu_302_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_298[3]_i_1 
       (.I0(\right_border_buf_0_13_fu_298_reg[7]_0 [3]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_1 ),
        .I2(DOADO[3]),
        .I3(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I4(\right_border_buf_0_14_fu_302_reg[7]_0 [3]),
        .O(\right_border_buf_0_14_fu_302_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_298[4]_i_1 
       (.I0(\right_border_buf_0_13_fu_298_reg[7]_0 [4]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_1 ),
        .I2(DOADO[4]),
        .I3(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I4(\right_border_buf_0_14_fu_302_reg[7]_0 [4]),
        .O(\right_border_buf_0_14_fu_302_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_298[5]_i_1 
       (.I0(\right_border_buf_0_13_fu_298_reg[7]_0 [5]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_1 ),
        .I2(DOADO[5]),
        .I3(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I4(\right_border_buf_0_14_fu_302_reg[7]_0 [5]),
        .O(\right_border_buf_0_14_fu_302_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_298[6]_i_1 
       (.I0(\right_border_buf_0_13_fu_298_reg[7]_0 [6]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_1 ),
        .I2(DOADO[6]),
        .I3(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I4(\right_border_buf_0_14_fu_302_reg[7]_0 [6]),
        .O(\right_border_buf_0_14_fu_302_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \right_border_buf_0_13_fu_298[7]_i_1 
       (.I0(\right_border_buf_0_13_fu_298_reg[7]_0 [7]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_1 ),
        .I2(DOADO[7]),
        .I3(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I4(\right_border_buf_0_14_fu_302_reg[7]_0 [7]),
        .O(\right_border_buf_0_14_fu_302_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_302[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(\right_border_buf_0_14_fu_302_reg[7]_0 [0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_302[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(\right_border_buf_0_14_fu_302_reg[7]_0 [1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_302[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(\right_border_buf_0_14_fu_302_reg[7]_0 [2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_302[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(\right_border_buf_0_14_fu_302_reg[7]_0 [3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_302[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(\right_border_buf_0_14_fu_302_reg[7]_0 [4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_302[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(\right_border_buf_0_14_fu_302_reg[7]_0 [5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_302[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(\right_border_buf_0_14_fu_302_reg[7]_0 [6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_302[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(\right_border_buf_0_14_fu_302_reg[7]_0 [7]),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_20_reg_2651[0]_i_3 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [0]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[0]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .O(\tmp_8_reg_2635_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_20_reg_2651[1]_i_4 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [1]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .O(\tmp_8_reg_2635_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \src_kernel_win_0_va_20_reg_2651[2]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2651[2]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[2]_0 ),
        .I2(grp_fu_2106_p2_1[1]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[2] ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[2]_1 ),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[2]_2 ),
        .O(\tmp_8_reg_2635_reg[3]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_20_reg_2651[2]_i_2 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [2]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(DOADO[2]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .O(\src_kernel_win_0_va_20_reg_2651[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \src_kernel_win_0_va_20_reg_2651[3]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2651[3]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[3] ),
        .I2(grp_fu_2106_p2_1[2]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[2] ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[3]_0 ),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[3]_1 ),
        .O(\tmp_8_reg_2635_reg[3]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_20_reg_2651[3]_i_2 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [3]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[3]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .O(\src_kernel_win_0_va_20_reg_2651[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_20_reg_2651[4]_i_3 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [4]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[4]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .O(\tmp_8_reg_2635_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_20_reg_2651[5]_i_4 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [5]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[5]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .O(\tmp_8_reg_2635_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_20_reg_2651[6]_i_3 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [6]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[6]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .O(\tmp_8_reg_2635_reg[6]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_20_reg_2651[7]_i_4 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [7]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(DOADO[7]),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .O(\tmp_8_reg_2635_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \src_kernel_win_0_va_21_reg_2657[0]_i_1 
       (.I0(\src_kernel_win_0_va_21_reg_2657[0]_i_2_n_0 ),
        .I1(mul_ln703_2_reg_2726_reg_5),
        .I2(mul_ln703_2_reg_2726_reg_1[0]),
        .I3(mul_ln703_2_reg_2726_reg_2),
        .I4(mul_ln703_2_reg_2726_reg_6),
        .I5(mul_ln703_2_reg_2726_reg_7),
        .O(\tmp_8_reg_2635_reg[2]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_21_reg_2657[0]_i_2 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [0]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[0]),
        .I3(mul_ln703_2_reg_2726_reg),
        .O(\src_kernel_win_0_va_21_reg_2657[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_21_reg_2657[1]_i_3 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [1]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(mul_ln703_2_reg_2726_reg),
        .O(\tmp_8_reg_2635_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \src_kernel_win_0_va_21_reg_2657[2]_i_1 
       (.I0(\src_kernel_win_0_va_21_reg_2657[2]_i_2_n_0 ),
        .I1(mul_ln703_2_reg_2726_reg_0),
        .I2(mul_ln703_2_reg_2726_reg_1[1]),
        .I3(mul_ln703_2_reg_2726_reg_2),
        .I4(mul_ln703_2_reg_2726_reg_3),
        .I5(mul_ln703_2_reg_2726_reg_4),
        .O(\tmp_8_reg_2635_reg[2]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_21_reg_2657[2]_i_2 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [2]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(DOADO[2]),
        .I3(mul_ln703_2_reg_2726_reg),
        .O(\src_kernel_win_0_va_21_reg_2657[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_21_reg_2657[3]_i_3 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [3]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[3]),
        .I3(mul_ln703_2_reg_2726_reg),
        .O(\tmp_8_reg_2635_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_21_reg_2657[4]_i_3 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [4]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[4]),
        .I3(mul_ln703_2_reg_2726_reg),
        .O(\tmp_8_reg_2635_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_21_reg_2657[5]_i_3 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [5]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[5]),
        .I3(mul_ln703_2_reg_2726_reg),
        .O(\tmp_8_reg_2635_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_21_reg_2657[6]_i_3 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [6]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[6]),
        .I3(mul_ln703_2_reg_2726_reg),
        .O(\tmp_8_reg_2635_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_21_reg_2657[7]_i_4 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [7]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(DOADO[7]),
        .I3(mul_ln703_2_reg_2726_reg),
        .O(\tmp_8_reg_2635_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \src_kernel_win_0_va_23_reg_2669[0]_i_1 
       (.I0(\src_kernel_win_0_va_23_reg_2669[0]_i_2_n_0 ),
        .I1(grp_fu_2106_p2_8),
        .I2(grp_fu_2106_p2_1[0]),
        .I3(grp_fu_2106_p2_2),
        .I4(grp_fu_2106_p2_9),
        .I5(grp_fu_2106_p2_10),
        .O(\tmp_8_reg_2635_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_23_reg_2669[0]_i_2 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [0]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[0]),
        .I3(grp_fu_2106_p2),
        .O(\src_kernel_win_0_va_23_reg_2669[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_23_reg_2669[1]_i_3 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [1]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(grp_fu_2106_p2),
        .O(\tmp_8_reg_2635_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_23_reg_2669[2]_i_3 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [2]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(DOADO[2]),
        .I3(grp_fu_2106_p2),
        .O(\tmp_8_reg_2635_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \src_kernel_win_0_va_23_reg_2669[3]_i_1 
       (.I0(\src_kernel_win_0_va_23_reg_2669[3]_i_2_n_0 ),
        .I1(grp_fu_2106_p2_5),
        .I2(grp_fu_2106_p2_1[2]),
        .I3(grp_fu_2106_p2_2),
        .I4(grp_fu_2106_p2_6),
        .I5(grp_fu_2106_p2_7),
        .O(\tmp_8_reg_2635_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_23_reg_2669[3]_i_2 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [3]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[3]),
        .I3(grp_fu_2106_p2),
        .O(\src_kernel_win_0_va_23_reg_2669[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_23_reg_2669[4]_i_3 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [4]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[4]),
        .I3(grp_fu_2106_p2),
        .O(\tmp_8_reg_2635_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_23_reg_2669[5]_i_3 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [5]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[5]),
        .I3(grp_fu_2106_p2),
        .O(\tmp_8_reg_2635_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \src_kernel_win_0_va_23_reg_2669[6]_i_1 
       (.I0(\src_kernel_win_0_va_23_reg_2669[6]_i_2_n_0 ),
        .I1(grp_fu_2106_p2_0),
        .I2(grp_fu_2106_p2_1[3]),
        .I3(grp_fu_2106_p2_2),
        .I4(grp_fu_2106_p2_3),
        .I5(grp_fu_2106_p2_4),
        .O(\tmp_8_reg_2635_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_23_reg_2669[6]_i_2 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [6]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[6]),
        .I3(grp_fu_2106_p2),
        .O(\src_kernel_win_0_va_23_reg_2669[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \src_kernel_win_0_va_23_reg_2669[7]_i_4 
       (.I0(\right_border_buf_0_14_fu_302_reg[7]_0 [7]),
        .I1(\right_border_buf_0_13_fu_298_reg[7]_2 ),
        .I2(DOADO[7]),
        .I3(grp_fu_2106_p2),
        .O(\tmp_8_reg_2635_reg[7] ));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_8_reg_2635[0]_i_1 
       (.I0(\right_border_buf_0_14_fu_302_reg[7] [0]),
        .I1(\tmp_8_reg_2635_reg[7]_4 [0]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_8_reg_2635_reg[7]_5 [0]),
        .O(\right_border_buf_0_13_fu_298_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_8_reg_2635[1]_i_1 
       (.I0(\right_border_buf_0_14_fu_302_reg[7] [1]),
        .I1(\tmp_8_reg_2635_reg[7]_4 [1]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_8_reg_2635_reg[7]_5 [1]),
        .O(\right_border_buf_0_13_fu_298_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_8_reg_2635[2]_i_1 
       (.I0(\right_border_buf_0_14_fu_302_reg[7] [2]),
        .I1(\tmp_8_reg_2635_reg[7]_4 [2]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_8_reg_2635_reg[7]_5 [2]),
        .O(\right_border_buf_0_13_fu_298_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_8_reg_2635[3]_i_1 
       (.I0(\right_border_buf_0_14_fu_302_reg[7] [3]),
        .I1(\tmp_8_reg_2635_reg[7]_4 [3]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_8_reg_2635_reg[7]_5 [3]),
        .O(\right_border_buf_0_13_fu_298_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_8_reg_2635[4]_i_1 
       (.I0(\right_border_buf_0_14_fu_302_reg[7] [4]),
        .I1(\tmp_8_reg_2635_reg[7]_4 [4]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_8_reg_2635_reg[7]_5 [4]),
        .O(\right_border_buf_0_13_fu_298_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_8_reg_2635[5]_i_1 
       (.I0(\right_border_buf_0_14_fu_302_reg[7] [5]),
        .I1(\tmp_8_reg_2635_reg[7]_4 [5]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_8_reg_2635_reg[7]_5 [5]),
        .O(\right_border_buf_0_13_fu_298_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_8_reg_2635[6]_i_1 
       (.I0(\right_border_buf_0_14_fu_302_reg[7] [6]),
        .I1(\tmp_8_reg_2635_reg[7]_4 [6]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_8_reg_2635_reg[7]_5 [6]),
        .O(\right_border_buf_0_13_fu_298_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAF00C000A000C000)) 
    \tmp_8_reg_2635[7]_i_2 
       (.I0(\right_border_buf_0_14_fu_302_reg[7] [7]),
        .I1(\tmp_8_reg_2635_reg[7]_4 [7]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[0]),
        .I5(\tmp_8_reg_2635_reg[7]_5 [7]),
        .O(\right_border_buf_0_13_fu_298_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_19
   (DOADO,
    \ap_CS_fsm_reg[2] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ,
    \right_border_buf_0_11_fu_290_reg[7] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ,
    ap_clk,
    ce0,
    we1,
    D,
    Q,
    DIADI,
    ram_reg_0,
    WEBWE,
    ram_reg_1,
    and_ln118_reg_2578,
    ram_reg_2,
    ap_enable_reg_pp0_iter1,
    ram_reg_3,
    ram_reg_4,
    ap_block_pp0_stage0_subdone0_in,
    \src_kernel_win_0_va_20_reg_2651_reg[7] ,
    \src_kernel_win_0_va_20_reg_2651_reg[4] ,
    \src_kernel_win_0_va_20_reg_2651_reg[7]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[7]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[7]_2 ,
    \src_kernel_win_0_va_20_reg_2651_reg[6] ,
    \src_kernel_win_0_va_20_reg_2651_reg[6]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[6]_1 ,
    p,
    p_0,
    p_1,
    p_2,
    grp_fu_2106_p2,
    grp_fu_2106_p2_0,
    grp_fu_2106_p2_1,
    grp_fu_2106_p2_2,
    grp_fu_2106_p2_3,
    grp_fu_2106_p2_4,
    grp_fu_2106_p2_5,
    \src_kernel_win_0_va_20_reg_2651_reg[4]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[4]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[4]_2 ,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    grp_fu_2106_p2_6,
    grp_fu_2106_p2_7,
    grp_fu_2106_p2_8,
    \src_kernel_win_0_va_20_reg_2651_reg[1] ,
    \src_kernel_win_0_va_20_reg_2651_reg[1]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[1]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[1]_2 ,
    \src_kernel_win_0_va_20_reg_2651_reg[1]_3 ,
    \right_border_buf_0_10_fu_286_reg[7] ,
    \right_border_buf_0_10_fu_286_reg[7]_0 ,
    \right_border_buf_0_10_fu_286_reg[7]_1 ,
    p_9,
    p_10,
    \src_kernel_win_0_va_20_reg_2651_reg[6]_2 ,
    p_11,
    \right_border_buf_0_10_fu_286_reg[6] ,
    \right_border_buf_0_10_fu_286_reg[7]_2 ,
    \right_border_buf_0_10_fu_286_reg[0] ,
    or_ln457_reg_2592_pp0_iter1_reg,
    \right_border_buf_0_10_fu_286_reg[0]_0 ,
    p_12,
    grp_fu_2106_p2_9,
    mul_ln703_2_reg_2726_reg,
    \right_border_buf_0_10_fu_286_reg[4] ,
    \right_border_buf_0_10_fu_286_reg[4]_0 ,
    \right_border_buf_0_10_fu_286_reg[1] ,
    \right_border_buf_0_10_fu_286_reg[1]_0 ,
    p_13,
    \right_border_buf_0_10_fu_286_reg[2] ,
    \right_border_buf_0_10_fu_286_reg[2]_0 ,
    p_14,
    \right_border_buf_0_10_fu_286_reg[3] ,
    \right_border_buf_0_10_fu_286_reg[3]_0 ,
    p_15,
    \right_border_buf_0_10_fu_286_reg[4]_1 ,
    \right_border_buf_0_10_fu_286_reg[4]_2 ,
    p_16,
    \right_border_buf_0_10_fu_286_reg[5] ,
    \right_border_buf_0_10_fu_286_reg[5]_0 ,
    p_17,
    \right_border_buf_0_10_fu_286_reg[6]_0 ,
    \right_border_buf_0_10_fu_286_reg[6]_1 ,
    p_18);
  output [7:0]DOADO;
  output \ap_CS_fsm_reg[2] ;
  output [3:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  output [2:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ;
  output [2:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ;
  output [7:0]\right_border_buf_0_11_fu_290_reg[7] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ;
  input ap_clk;
  input ce0;
  input we1;
  input [9:0]D;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [0:0]WEBWE;
  input ram_reg_1;
  input and_ln118_reg_2578;
  input ram_reg_2;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_3;
  input [0:0]ram_reg_4;
  input ap_block_pp0_stage0_subdone0_in;
  input [5:0]\src_kernel_win_0_va_20_reg_2651_reg[7] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[4] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[7]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[7]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[7]_2 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[6] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[6]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[6]_1 ;
  input p;
  input p_0;
  input p_1;
  input p_2;
  input grp_fu_2106_p2;
  input grp_fu_2106_p2_0;
  input grp_fu_2106_p2_1;
  input grp_fu_2106_p2_2;
  input grp_fu_2106_p2_3;
  input grp_fu_2106_p2_4;
  input grp_fu_2106_p2_5;
  input \src_kernel_win_0_va_20_reg_2651_reg[4]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[4]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[4]_2 ;
  input p_3;
  input p_4;
  input p_5;
  input p_6;
  input p_7;
  input p_8;
  input grp_fu_2106_p2_6;
  input grp_fu_2106_p2_7;
  input grp_fu_2106_p2_8;
  input [0:0]\src_kernel_win_0_va_20_reg_2651_reg[1] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[1]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[1]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[1]_2 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[1]_3 ;
  input \right_border_buf_0_10_fu_286_reg[7] ;
  input \right_border_buf_0_10_fu_286_reg[7]_0 ;
  input \right_border_buf_0_10_fu_286_reg[7]_1 ;
  input p_9;
  input p_10;
  input \src_kernel_win_0_va_20_reg_2651_reg[6]_2 ;
  input p_11;
  input \right_border_buf_0_10_fu_286_reg[6] ;
  input [4:0]\right_border_buf_0_10_fu_286_reg[7]_2 ;
  input \right_border_buf_0_10_fu_286_reg[0] ;
  input or_ln457_reg_2592_pp0_iter1_reg;
  input \right_border_buf_0_10_fu_286_reg[0]_0 ;
  input p_12;
  input grp_fu_2106_p2_9;
  input mul_ln703_2_reg_2726_reg;
  input \right_border_buf_0_10_fu_286_reg[4] ;
  input [2:0]\right_border_buf_0_10_fu_286_reg[4]_0 ;
  input \right_border_buf_0_10_fu_286_reg[1] ;
  input \right_border_buf_0_10_fu_286_reg[1]_0 ;
  input p_13;
  input \right_border_buf_0_10_fu_286_reg[2] ;
  input \right_border_buf_0_10_fu_286_reg[2]_0 ;
  input p_14;
  input \right_border_buf_0_10_fu_286_reg[3] ;
  input \right_border_buf_0_10_fu_286_reg[3]_0 ;
  input p_15;
  input \right_border_buf_0_10_fu_286_reg[4]_1 ;
  input \right_border_buf_0_10_fu_286_reg[4]_2 ;
  input p_16;
  input \right_border_buf_0_10_fu_286_reg[5] ;
  input \right_border_buf_0_10_fu_286_reg[5]_0 ;
  input p_17;
  input \right_border_buf_0_10_fu_286_reg[6]_0 ;
  input \right_border_buf_0_10_fu_286_reg[6]_1 ;
  input p_18;

  wire [9:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [9:0]Q;
  wire [0:0]WEBWE;
  wire and_ln118_reg_2578;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ce0;
  wire grp_fu_2106_p2;
  wire grp_fu_2106_p2_0;
  wire grp_fu_2106_p2_1;
  wire grp_fu_2106_p2_2;
  wire grp_fu_2106_p2_3;
  wire grp_fu_2106_p2_4;
  wire grp_fu_2106_p2_5;
  wire grp_fu_2106_p2_6;
  wire grp_fu_2106_p2_7;
  wire grp_fu_2106_p2_8;
  wire grp_fu_2106_p2_9;
  wire mul_ln703_2_reg_2726_reg;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ;
  wire [3:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  wire [2:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ;
  wire [2:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_i_17__0_n_0;
  wire p_i_26__0_n_0;
  wire p_i_34__0_n_0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [0:0]ram_reg_4;
  wire \right_border_buf_0_10_fu_286_reg[0] ;
  wire \right_border_buf_0_10_fu_286_reg[0]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[1] ;
  wire \right_border_buf_0_10_fu_286_reg[1]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[2] ;
  wire \right_border_buf_0_10_fu_286_reg[2]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[3] ;
  wire \right_border_buf_0_10_fu_286_reg[3]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[4] ;
  wire [2:0]\right_border_buf_0_10_fu_286_reg[4]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[4]_1 ;
  wire \right_border_buf_0_10_fu_286_reg[4]_2 ;
  wire \right_border_buf_0_10_fu_286_reg[5] ;
  wire \right_border_buf_0_10_fu_286_reg[5]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[6] ;
  wire \right_border_buf_0_10_fu_286_reg[6]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[6]_1 ;
  wire \right_border_buf_0_10_fu_286_reg[7] ;
  wire \right_border_buf_0_10_fu_286_reg[7]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[7]_1 ;
  wire [4:0]\right_border_buf_0_10_fu_286_reg[7]_2 ;
  wire [7:0]\right_border_buf_0_11_fu_290_reg[7] ;
  wire \src_kernel_win_0_va_20_reg_2651[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2651[4]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2651[6]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2651[7]_i_2_n_0 ;
  wire [0:0]\src_kernel_win_0_va_20_reg_2651_reg[1] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[1]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[1]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[1]_2 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[1]_3 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[4] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[4]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[4]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[4]_2 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[6] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[6]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[6]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[6]_2 ;
  wire [5:0]\src_kernel_win_0_va_20_reg_2651_reg[7] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[7]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[7]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[7]_2 ;
  wire \src_kernel_win_0_va_23_reg_2669[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2669[4]_i_2_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2669[5]_i_2_n_0 ;
  wire we0;
  wire we1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_14
       (.I0(\right_border_buf_0_10_fu_286_reg[7] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[7]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(p_9),
        .I5(p_10),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_16__0
       (.I0(\right_border_buf_0_10_fu_286_reg[7] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[7]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(p_9),
        .I5(p_11),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_17__0
       (.I0(\right_border_buf_0_10_fu_286_reg[6]_0 ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[6]),
        .I3(\right_border_buf_0_10_fu_286_reg[6]_1 ),
        .I4(p_18),
        .I5(p_11),
        .O(p_i_17__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_18
       (.I0(\right_border_buf_0_10_fu_286_reg[6]_0 ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[6]),
        .I3(\right_border_buf_0_10_fu_286_reg[6]_1 ),
        .I4(p_18),
        .I5(p_10),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_22__0
       (.I0(\right_border_buf_0_10_fu_286_reg[5] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[5]),
        .I3(\right_border_buf_0_10_fu_286_reg[5]_0 ),
        .I4(p_17),
        .I5(p_10),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_24__0
       (.I0(\right_border_buf_0_10_fu_286_reg[5] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[5]),
        .I3(\right_border_buf_0_10_fu_286_reg[5]_0 ),
        .I4(p_17),
        .I5(p_11),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_26
       (.I0(\right_border_buf_0_10_fu_286_reg[4]_1 ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[4]),
        .I3(\right_border_buf_0_10_fu_286_reg[4]_2 ),
        .I4(p_16),
        .I5(p_10),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_26__0
       (.I0(\right_border_buf_0_10_fu_286_reg[4]_1 ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[4]),
        .I3(\right_border_buf_0_10_fu_286_reg[4]_2 ),
        .I4(p_16),
        .I5(p_11),
        .O(p_i_26__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_30__0
       (.I0(\right_border_buf_0_10_fu_286_reg[3] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[3]),
        .I3(\right_border_buf_0_10_fu_286_reg[3]_0 ),
        .I4(p_15),
        .I5(p_10),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_32__0
       (.I0(\right_border_buf_0_10_fu_286_reg[3] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[3]),
        .I3(\right_border_buf_0_10_fu_286_reg[3]_0 ),
        .I4(p_15),
        .I5(p_11),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_34
       (.I0(\right_border_buf_0_10_fu_286_reg[2] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[2]),
        .I3(\right_border_buf_0_10_fu_286_reg[2]_0 ),
        .I4(p_14),
        .I5(p_10),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_34__0
       (.I0(\right_border_buf_0_10_fu_286_reg[2] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[2]),
        .I3(\right_border_buf_0_10_fu_286_reg[2]_0 ),
        .I4(p_14),
        .I5(p_11),
        .O(p_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_38__0
       (.I0(\right_border_buf_0_10_fu_286_reg[1] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(\right_border_buf_0_10_fu_286_reg[1]_0 ),
        .I4(p_13),
        .I5(p_10),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_40
       (.I0(\right_border_buf_0_10_fu_286_reg[1] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(\right_border_buf_0_10_fu_286_reg[1]_0 ),
        .I4(p_13),
        .I5(p_11),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_44
       (.I0(\right_border_buf_0_10_fu_286_reg[0] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[0]),
        .I3(\right_border_buf_0_10_fu_286_reg[0]_0 ),
        .I4(p_12),
        .I5(p_11),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    p_i_4__2
       (.I0(p_i_17__0_n_0),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[7] [4]),
        .I2(p),
        .I3(p_0),
        .I4(p_1),
        .I5(p_2),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    p_i_6__2
       (.I0(p_i_26__0_n_0),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[7] [2]),
        .I2(p),
        .I3(p_3),
        .I4(p_4),
        .I5(p_5),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    p_i_8__2
       (.I0(p_i_34__0_n_0),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[7] [1]),
        .I2(p),
        .I3(p_6),
        .I4(p_7),
        .I5(p_8),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 [0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "k_buf_0_val_7_U/Filter2D_k_buf_0_bkb_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({D,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(we1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_13
       (.I0(ram_reg_4),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_i_1__1
       (.I0(ram_reg_1),
        .I1(and_ln118_reg_2578),
        .I2(ram_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(ram_reg_3),
        .O(we0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_10_fu_286[0]_i_1 
       (.I0(\right_border_buf_0_10_fu_286_reg[4] ),
        .I1(\right_border_buf_0_10_fu_286_reg[4]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[0]_0 ),
        .I3(DOADO[0]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .I5(\right_border_buf_0_10_fu_286_reg[0] ),
        .O(\right_border_buf_0_11_fu_290_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_10_fu_286[1]_i_1 
       (.I0(\right_border_buf_0_10_fu_286_reg[4] ),
        .I1(\right_border_buf_0_10_fu_286_reg[4]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[1]_0 ),
        .I3(DOADO[1]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .I5(\right_border_buf_0_10_fu_286_reg[1] ),
        .O(\right_border_buf_0_11_fu_290_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_10_fu_286[2]_i_1 
       (.I0(\right_border_buf_0_10_fu_286_reg[6] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_2 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[2]_0 ),
        .I3(DOADO[2]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I5(\right_border_buf_0_10_fu_286_reg[2] ),
        .O(\right_border_buf_0_11_fu_290_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_10_fu_286[3]_i_1 
       (.I0(\right_border_buf_0_10_fu_286_reg[6] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_2 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[3]_0 ),
        .I3(DOADO[3]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I5(\right_border_buf_0_10_fu_286_reg[3] ),
        .O(\right_border_buf_0_11_fu_290_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_10_fu_286[4]_i_1 
       (.I0(\right_border_buf_0_10_fu_286_reg[4] ),
        .I1(\right_border_buf_0_10_fu_286_reg[4]_0 [2]),
        .I2(\right_border_buf_0_10_fu_286_reg[4]_2 ),
        .I3(DOADO[4]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .I5(\right_border_buf_0_10_fu_286_reg[4]_1 ),
        .O(\right_border_buf_0_11_fu_290_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_10_fu_286[5]_i_1 
       (.I0(\right_border_buf_0_10_fu_286_reg[6] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_2 [2]),
        .I2(\right_border_buf_0_10_fu_286_reg[5]_0 ),
        .I3(DOADO[5]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I5(\right_border_buf_0_10_fu_286_reg[5] ),
        .O(\right_border_buf_0_11_fu_290_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_10_fu_286[6]_i_1 
       (.I0(\right_border_buf_0_10_fu_286_reg[6] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_2 [3]),
        .I2(\right_border_buf_0_10_fu_286_reg[6]_1 ),
        .I3(DOADO[6]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I5(\right_border_buf_0_10_fu_286_reg[6]_0 ),
        .O(\right_border_buf_0_11_fu_290_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_10_fu_286[7]_i_1 
       (.I0(\right_border_buf_0_10_fu_286_reg[6] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_2 [4]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I3(DOADO[7]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I5(\right_border_buf_0_10_fu_286_reg[7] ),
        .O(\right_border_buf_0_11_fu_290_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_20_reg_2651[1]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2651[1]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[1] ),
        .I2(\src_kernel_win_0_va_20_reg_2651_reg[1]_0 ),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[1]_1 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[1]_2 ),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[1]_3 ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep [0]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[1]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[1] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(\right_border_buf_0_10_fu_286_reg[1]_0 ),
        .I4(p_13),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[6]_2 ),
        .O(\src_kernel_win_0_va_20_reg_2651[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[2]_i_4 
       (.I0(\right_border_buf_0_10_fu_286_reg[2] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[2]),
        .I3(\right_border_buf_0_10_fu_286_reg[2]_0 ),
        .I4(p_14),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[6]_2 ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[3]_i_4 
       (.I0(\right_border_buf_0_10_fu_286_reg[3] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[3]),
        .I3(\right_border_buf_0_10_fu_286_reg[3]_0 ),
        .I4(p_15),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[6]_2 ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_20_reg_2651[4]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2651[4]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[7] [2]),
        .I2(\src_kernel_win_0_va_20_reg_2651_reg[4] ),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[4]_0 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[4]_1 ),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[4]_2 ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep [1]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[4]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[4]_1 ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[4]),
        .I3(\right_border_buf_0_10_fu_286_reg[4]_2 ),
        .I4(p_16),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[6]_2 ),
        .O(\src_kernel_win_0_va_20_reg_2651[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_20_reg_2651[6]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2651[6]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[7] [4]),
        .I2(\src_kernel_win_0_va_20_reg_2651_reg[4] ),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[6] ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[6]_0 ),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[6]_1 ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep [2]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[6]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[6]_0 ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[6]),
        .I3(\right_border_buf_0_10_fu_286_reg[6]_1 ),
        .I4(p_18),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[6]_2 ),
        .O(\src_kernel_win_0_va_20_reg_2651[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_20_reg_2651[7]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2651[7]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[7] [5]),
        .I2(\src_kernel_win_0_va_20_reg_2651_reg[4] ),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[7]_0 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[7]_1 ),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[7]_2 ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep [3]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[7]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[7] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[7]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(p_9),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[6]_2 ),
        .O(\src_kernel_win_0_va_20_reg_2651[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[0]_i_5 
       (.I0(\right_border_buf_0_10_fu_286_reg[0] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[0]),
        .I3(\right_border_buf_0_10_fu_286_reg[0]_0 ),
        .I4(p_12),
        .I5(mul_ln703_2_reg_2726_reg),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[2]_i_6 
       (.I0(\right_border_buf_0_10_fu_286_reg[2] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[2]),
        .I3(\right_border_buf_0_10_fu_286_reg[2]_0 ),
        .I4(p_14),
        .I5(mul_ln703_2_reg_2726_reg),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[0]_i_5 
       (.I0(\right_border_buf_0_10_fu_286_reg[0] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[0]),
        .I3(\right_border_buf_0_10_fu_286_reg[0]_0 ),
        .I4(p_12),
        .I5(grp_fu_2106_p2_9),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_23_reg_2669[1]_i_1 
       (.I0(\src_kernel_win_0_va_23_reg_2669[1]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[7] [0]),
        .I2(grp_fu_2106_p2),
        .I3(grp_fu_2106_p2_6),
        .I4(grp_fu_2106_p2_7),
        .I5(grp_fu_2106_p2_8),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 [0]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[1]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[1] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(\right_border_buf_0_10_fu_286_reg[1]_0 ),
        .I4(p_13),
        .I5(grp_fu_2106_p2_9),
        .O(\src_kernel_win_0_va_23_reg_2669[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[2]_i_5 
       (.I0(\right_border_buf_0_10_fu_286_reg[2] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[2]),
        .I3(\right_border_buf_0_10_fu_286_reg[2]_0 ),
        .I4(p_14),
        .I5(grp_fu_2106_p2_9),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[3]_i_4 
       (.I0(\right_border_buf_0_10_fu_286_reg[3] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[3]),
        .I3(\right_border_buf_0_10_fu_286_reg[3]_0 ),
        .I4(p_15),
        .I5(grp_fu_2106_p2_9),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_23_reg_2669[4]_i_1 
       (.I0(\src_kernel_win_0_va_23_reg_2669[4]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[7] [2]),
        .I2(grp_fu_2106_p2),
        .I3(grp_fu_2106_p2_3),
        .I4(grp_fu_2106_p2_4),
        .I5(grp_fu_2106_p2_5),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 [1]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[4]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[4]_1 ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[4]),
        .I3(\right_border_buf_0_10_fu_286_reg[4]_2 ),
        .I4(p_16),
        .I5(grp_fu_2106_p2_9),
        .O(\src_kernel_win_0_va_23_reg_2669[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_23_reg_2669[5]_i_1 
       (.I0(\src_kernel_win_0_va_23_reg_2669[5]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[7] [3]),
        .I2(grp_fu_2106_p2),
        .I3(grp_fu_2106_p2_0),
        .I4(grp_fu_2106_p2_1),
        .I5(grp_fu_2106_p2_2),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 [2]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[5]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[5] ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[5]),
        .I3(\right_border_buf_0_10_fu_286_reg[5]_0 ),
        .I4(p_17),
        .I5(grp_fu_2106_p2_9),
        .O(\src_kernel_win_0_va_23_reg_2669[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[6]_i_5 
       (.I0(\right_border_buf_0_10_fu_286_reg[6]_0 ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .I2(DOADO[6]),
        .I3(\right_border_buf_0_10_fu_286_reg[6]_1 ),
        .I4(p_18),
        .I5(grp_fu_2106_p2_9),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_20
   (DOADO,
    WEBWE,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ,
    \right_border_buf_0_6_fu_270_reg[7] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_5 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_6 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_7 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_8 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_9 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ,
    ap_clk,
    ce0,
    we1,
    D,
    Q,
    DIADI,
    ram_reg_0,
    WEA,
    \src_kernel_win_0_va_20_reg_2651_reg[5] ,
    \src_kernel_win_0_va_20_reg_2651_reg[0] ,
    \src_kernel_win_0_va_20_reg_2651_reg[5]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[5]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[5]_2 ,
    \src_kernel_win_0_va_20_reg_2651_reg[0]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[0]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[0]_2 ,
    \right_border_buf_0_5_fu_266_reg[0] ,
    \right_border_buf_0_5_fu_266_reg[0]_0 ,
    \right_border_buf_0_5_fu_266_reg[0]_1 ,
    p,
    grp_fu_2106_p2,
    p_0,
    \src_kernel_win_0_va_20_reg_2651_reg[7] ,
    p_1,
    \right_border_buf_0_5_fu_266_reg[7] ,
    \right_border_buf_0_5_fu_266_reg[7]_0 ,
    \right_border_buf_0_5_fu_266_reg[1] ,
    or_ln457_reg_2592_pp0_iter1_reg,
    \right_border_buf_0_5_fu_266_reg[1]_0 ,
    p_2,
    mul_ln703_2_reg_2726_reg,
    \right_border_buf_0_5_fu_266_reg[5] ,
    \right_border_buf_0_5_fu_266_reg[5]_0 ,
    \right_border_buf_0_5_fu_266_reg[2] ,
    \right_border_buf_0_5_fu_266_reg[2]_0 ,
    p_3,
    \right_border_buf_0_5_fu_266_reg[3] ,
    \right_border_buf_0_5_fu_266_reg[3]_0 ,
    p_4,
    \right_border_buf_0_5_fu_266_reg[4] ,
    \right_border_buf_0_5_fu_266_reg[4]_0 ,
    p_5,
    \right_border_buf_0_5_fu_266_reg[5]_1 ,
    \right_border_buf_0_5_fu_266_reg[5]_2 ,
    p_6,
    \right_border_buf_0_5_fu_266_reg[6] ,
    \right_border_buf_0_5_fu_266_reg[6]_0 ,
    p_7,
    \right_border_buf_0_5_fu_266_reg[7]_1 ,
    \right_border_buf_0_5_fu_266_reg[7]_2 ,
    \src_kernel_win_0_va_20_reg_2651_reg[7]_0 ,
    ap_enable_reg_pp0_iter2,
    ap_block_pp0_stage0_subdone0_in);
  output [7:0]DOADO;
  output [0:0]WEBWE;
  output [1:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ;
  output [7:0]\right_border_buf_0_6_fu_270_reg[7] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_5 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_6 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_7 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_8 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_9 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ;
  input ap_clk;
  input ce0;
  input we1;
  input [9:0]D;
  input [9:0]Q;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [0:0]WEA;
  input [1:0]\src_kernel_win_0_va_20_reg_2651_reg[5] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[0] ;
  input \src_kernel_win_0_va_20_reg_2651_reg[5]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[5]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[5]_2 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[0]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[0]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[0]_2 ;
  input \right_border_buf_0_5_fu_266_reg[0] ;
  input \right_border_buf_0_5_fu_266_reg[0]_0 ;
  input \right_border_buf_0_5_fu_266_reg[0]_1 ;
  input p;
  input grp_fu_2106_p2;
  input p_0;
  input \src_kernel_win_0_va_20_reg_2651_reg[7] ;
  input p_1;
  input \right_border_buf_0_5_fu_266_reg[7] ;
  input [4:0]\right_border_buf_0_5_fu_266_reg[7]_0 ;
  input \right_border_buf_0_5_fu_266_reg[1] ;
  input or_ln457_reg_2592_pp0_iter1_reg;
  input \right_border_buf_0_5_fu_266_reg[1]_0 ;
  input p_2;
  input mul_ln703_2_reg_2726_reg;
  input \right_border_buf_0_5_fu_266_reg[5] ;
  input [2:0]\right_border_buf_0_5_fu_266_reg[5]_0 ;
  input \right_border_buf_0_5_fu_266_reg[2] ;
  input \right_border_buf_0_5_fu_266_reg[2]_0 ;
  input p_3;
  input \right_border_buf_0_5_fu_266_reg[3] ;
  input \right_border_buf_0_5_fu_266_reg[3]_0 ;
  input p_4;
  input \right_border_buf_0_5_fu_266_reg[4] ;
  input \right_border_buf_0_5_fu_266_reg[4]_0 ;
  input p_5;
  input \right_border_buf_0_5_fu_266_reg[5]_1 ;
  input \right_border_buf_0_5_fu_266_reg[5]_2 ;
  input p_6;
  input \right_border_buf_0_5_fu_266_reg[6] ;
  input \right_border_buf_0_5_fu_266_reg[6]_0 ;
  input p_7;
  input \right_border_buf_0_5_fu_266_reg[7]_1 ;
  input \right_border_buf_0_5_fu_266_reg[7]_2 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[7]_0 ;
  input ap_enable_reg_pp0_iter2;
  input ap_block_pp0_stage0_subdone0_in;

  wire [9:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ce0;
  wire grp_fu_2106_p2;
  wire mul_ln703_2_reg_2726_reg;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire [1:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0] ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_5 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_6 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_7 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_8 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_9 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ;
  wire p;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire [7:0]ram_reg_0;
  wire \right_border_buf_0_5_fu_266_reg[0] ;
  wire \right_border_buf_0_5_fu_266_reg[0]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[0]_1 ;
  wire \right_border_buf_0_5_fu_266_reg[1] ;
  wire \right_border_buf_0_5_fu_266_reg[1]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[2] ;
  wire \right_border_buf_0_5_fu_266_reg[2]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[3] ;
  wire \right_border_buf_0_5_fu_266_reg[3]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[4] ;
  wire \right_border_buf_0_5_fu_266_reg[4]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[5] ;
  wire [2:0]\right_border_buf_0_5_fu_266_reg[5]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[5]_1 ;
  wire \right_border_buf_0_5_fu_266_reg[5]_2 ;
  wire \right_border_buf_0_5_fu_266_reg[6] ;
  wire \right_border_buf_0_5_fu_266_reg[6]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[7] ;
  wire [4:0]\right_border_buf_0_5_fu_266_reg[7]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[7]_1 ;
  wire \right_border_buf_0_5_fu_266_reg[7]_2 ;
  wire [7:0]\right_border_buf_0_6_fu_270_reg[7] ;
  wire \src_kernel_win_0_va_20_reg_2651[0]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2651[5]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[0] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[0]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[0]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[0]_2 ;
  wire [1:0]\src_kernel_win_0_va_20_reg_2651_reg[5] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[5]_0 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[5]_1 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[5]_2 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[7] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[7]_0 ;
  wire we1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_21__0
       (.I0(\right_border_buf_0_5_fu_266_reg[6] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[6]),
        .I3(\right_border_buf_0_5_fu_266_reg[6]_0 ),
        .I4(p_7),
        .I5(p_1),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_25__0
       (.I0(\right_border_buf_0_5_fu_266_reg[5]_1 ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[5]),
        .I3(\right_border_buf_0_5_fu_266_reg[5]_2 ),
        .I4(p_6),
        .I5(p_1),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_29__0
       (.I0(\right_border_buf_0_5_fu_266_reg[4] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[4]),
        .I3(\right_border_buf_0_5_fu_266_reg[4]_0 ),
        .I4(p_5),
        .I5(p_1),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_8 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_33__0
       (.I0(\right_border_buf_0_5_fu_266_reg[3] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[3]),
        .I3(\right_border_buf_0_5_fu_266_reg[3]_0 ),
        .I4(p_4),
        .I5(p_1),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_37__0
       (.I0(\right_border_buf_0_5_fu_266_reg[2] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[2]),
        .I3(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .I4(p_3),
        .I5(p_1),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_41__0
       (.I0(\right_border_buf_0_5_fu_266_reg[1] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(\right_border_buf_0_5_fu_266_reg[1]_0 ),
        .I4(p_2),
        .I5(p_1),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_43__0
       (.I0(\right_border_buf_0_5_fu_266_reg[0] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[0]),
        .I3(\right_border_buf_0_5_fu_266_reg[0]_1 ),
        .I4(p),
        .I5(p_0),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_45
       (.I0(\right_border_buf_0_5_fu_266_reg[0] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[0]),
        .I3(\right_border_buf_0_5_fu_266_reg[0]_1 ),
        .I4(p),
        .I5(p_1),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "k_buf_0_val_6_U/Filter2D_k_buf_0_bkb_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({D,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(we1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_5_fu_266[0]_i_1 
       (.I0(\right_border_buf_0_5_fu_266_reg[7] ),
        .I1(\right_border_buf_0_5_fu_266_reg[7]_0 [0]),
        .I2(\right_border_buf_0_5_fu_266_reg[0]_1 ),
        .I3(DOADO[0]),
        .I4(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I5(\right_border_buf_0_5_fu_266_reg[0] ),
        .O(\right_border_buf_0_6_fu_270_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_5_fu_266[1]_i_1 
       (.I0(\right_border_buf_0_5_fu_266_reg[5] ),
        .I1(\right_border_buf_0_5_fu_266_reg[5]_0 [0]),
        .I2(\right_border_buf_0_5_fu_266_reg[1]_0 ),
        .I3(DOADO[1]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .I5(\right_border_buf_0_5_fu_266_reg[1] ),
        .O(\right_border_buf_0_6_fu_270_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_5_fu_266[2]_i_1 
       (.I0(\right_border_buf_0_5_fu_266_reg[7] ),
        .I1(\right_border_buf_0_5_fu_266_reg[7]_0 [1]),
        .I2(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .I3(DOADO[2]),
        .I4(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I5(\right_border_buf_0_5_fu_266_reg[2] ),
        .O(\right_border_buf_0_6_fu_270_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_5_fu_266[3]_i_1 
       (.I0(\right_border_buf_0_5_fu_266_reg[5] ),
        .I1(\right_border_buf_0_5_fu_266_reg[5]_0 [1]),
        .I2(\right_border_buf_0_5_fu_266_reg[3]_0 ),
        .I3(DOADO[3]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .I5(\right_border_buf_0_5_fu_266_reg[3] ),
        .O(\right_border_buf_0_6_fu_270_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_5_fu_266[4]_i_1 
       (.I0(\right_border_buf_0_5_fu_266_reg[7] ),
        .I1(\right_border_buf_0_5_fu_266_reg[7]_0 [2]),
        .I2(\right_border_buf_0_5_fu_266_reg[4]_0 ),
        .I3(DOADO[4]),
        .I4(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I5(\right_border_buf_0_5_fu_266_reg[4] ),
        .O(\right_border_buf_0_6_fu_270_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_5_fu_266[5]_i_1 
       (.I0(\right_border_buf_0_5_fu_266_reg[5] ),
        .I1(\right_border_buf_0_5_fu_266_reg[5]_0 [2]),
        .I2(\right_border_buf_0_5_fu_266_reg[5]_2 ),
        .I3(DOADO[5]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .I5(\right_border_buf_0_5_fu_266_reg[5]_1 ),
        .O(\right_border_buf_0_6_fu_270_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_5_fu_266[6]_i_1 
       (.I0(\right_border_buf_0_5_fu_266_reg[7] ),
        .I1(\right_border_buf_0_5_fu_266_reg[7]_0 [3]),
        .I2(\right_border_buf_0_5_fu_266_reg[6]_0 ),
        .I3(DOADO[6]),
        .I4(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I5(\right_border_buf_0_5_fu_266_reg[6] ),
        .O(\right_border_buf_0_6_fu_270_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_5_fu_266[7]_i_1 
       (.I0(\right_border_buf_0_5_fu_266_reg[7] ),
        .I1(\right_border_buf_0_5_fu_266_reg[7]_0 [4]),
        .I2(\right_border_buf_0_5_fu_266_reg[7]_2 ),
        .I3(DOADO[7]),
        .I4(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I5(\right_border_buf_0_5_fu_266_reg[7]_1 ),
        .O(\right_border_buf_0_6_fu_270_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_20_reg_2651[0]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2651[0]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[5] [0]),
        .I2(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[0]_0 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[0]_1 ),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[0]_2 ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0] [0]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[0]_i_2 
       (.I0(\right_border_buf_0_5_fu_266_reg[0] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[0]),
        .I3(\right_border_buf_0_5_fu_266_reg[0]_1 ),
        .I4(p),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[7] ),
        .O(\src_kernel_win_0_va_20_reg_2651[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[2]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[2] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[2]),
        .I3(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .I4(p_3),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[7] ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[3]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[3] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[3]),
        .I3(\right_border_buf_0_5_fu_266_reg[3]_0 ),
        .I4(p_4),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[7] ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[4]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[4] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[4]),
        .I3(\right_border_buf_0_5_fu_266_reg[4]_0 ),
        .I4(p_5),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[7] ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_20_reg_2651[5]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2651[5]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_20_reg_2651_reg[5] [1]),
        .I2(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I3(\src_kernel_win_0_va_20_reg_2651_reg[5]_0 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[5]_1 ),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[5]_2 ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0] [1]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[5]_i_2 
       (.I0(\right_border_buf_0_5_fu_266_reg[5]_1 ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[5]),
        .I3(\right_border_buf_0_5_fu_266_reg[5]_2 ),
        .I4(p_6),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[7] ),
        .O(\src_kernel_win_0_va_20_reg_2651[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[6]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[6] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[6]),
        .I3(\right_border_buf_0_5_fu_266_reg[6]_0 ),
        .I4(p_7),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[7] ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_11 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[7]_i_6 
       (.I0(\right_border_buf_0_5_fu_266_reg[7]_1 ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[7]),
        .I3(\right_border_buf_0_5_fu_266_reg[7]_2 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[7]_0 ),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[7] ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_15 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[1]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[1] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(\right_border_buf_0_5_fu_266_reg[1]_0 ),
        .I4(p_2),
        .I5(mul_ln703_2_reg_2726_reg),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[3]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[3] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[3]),
        .I3(\right_border_buf_0_5_fu_266_reg[3]_0 ),
        .I4(p_4),
        .I5(mul_ln703_2_reg_2726_reg),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[4]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[4] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[4]),
        .I3(\right_border_buf_0_5_fu_266_reg[4]_0 ),
        .I4(p_5),
        .I5(mul_ln703_2_reg_2726_reg),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[5]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[5]_1 ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[5]),
        .I3(\right_border_buf_0_5_fu_266_reg[5]_2 ),
        .I4(p_6),
        .I5(mul_ln703_2_reg_2726_reg),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[6]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[6] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[6]),
        .I3(\right_border_buf_0_5_fu_266_reg[6]_0 ),
        .I4(p_7),
        .I5(mul_ln703_2_reg_2726_reg),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_10 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[7]_i_6 
       (.I0(\right_border_buf_0_5_fu_266_reg[7]_1 ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[7]),
        .I3(\right_border_buf_0_5_fu_266_reg[7]_2 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[7]_0 ),
        .I5(mul_ln703_2_reg_2726_reg),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_14 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[0]_i_4 
       (.I0(\right_border_buf_0_5_fu_266_reg[0] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[0]),
        .I3(\right_border_buf_0_5_fu_266_reg[0]_1 ),
        .I4(p),
        .I5(grp_fu_2106_p2),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[1]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[1] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(\right_border_buf_0_5_fu_266_reg[1]_0 ),
        .I4(p_2),
        .I5(grp_fu_2106_p2),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[2]_i_4 
       (.I0(\right_border_buf_0_5_fu_266_reg[2] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[2]),
        .I3(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .I4(p_3),
        .I5(grp_fu_2106_p2),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[3]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[3] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[3]),
        .I3(\right_border_buf_0_5_fu_266_reg[3]_0 ),
        .I4(p_4),
        .I5(grp_fu_2106_p2),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[4]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[4] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[4]),
        .I3(\right_border_buf_0_5_fu_266_reg[4]_0 ),
        .I4(p_5),
        .I5(grp_fu_2106_p2),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[5]_i_5 
       (.I0(\right_border_buf_0_5_fu_266_reg[5]_1 ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[5]),
        .I3(\right_border_buf_0_5_fu_266_reg[5]_2 ),
        .I4(p_6),
        .I5(grp_fu_2106_p2),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[6]_i_6 
       (.I0(\right_border_buf_0_5_fu_266_reg[6] ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[6]),
        .I3(\right_border_buf_0_5_fu_266_reg[6]_0 ),
        .I4(p_7),
        .I5(grp_fu_2106_p2),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_9 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[7]_i_6 
       (.I0(\right_border_buf_0_5_fu_266_reg[7]_1 ),
        .I1(\right_border_buf_0_5_fu_266_reg[0]_0 ),
        .I2(DOADO[7]),
        .I3(\right_border_buf_0_5_fu_266_reg[7]_2 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[7]_0 ),
        .I5(grp_fu_2106_p2),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_13 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_21
   (DOADO,
    E,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ,
    \right_border_buf_0_1_fu_250_reg[7] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ,
    ap_clk,
    ce0,
    D,
    DIADI,
    WEA,
    icmp_ln887_reg_2509,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp0_iter1,
    ram_reg_2,
    and_ln118_reg_2578,
    ap_block_pp0_stage0_subdone0_in,
    Q,
    mul_ln703_2_reg_2726_reg,
    grp_fu_2106_p2,
    grp_fu_2106_p2_0,
    grp_fu_2106_p2_1,
    grp_fu_2106_p2_2,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    mul_ln703_2_reg_2726_reg_0,
    mul_ln703_2_reg_2726_reg_1,
    mul_ln703_2_reg_2726_reg_2,
    mul_ln703_2_reg_2726_reg_3,
    p_4,
    p_5,
    p_6,
    mul_ln703_2_reg_2726_reg_4,
    mul_ln703_2_reg_2726_reg_5,
    mul_ln703_2_reg_2726_reg_6,
    p_7,
    p_8,
    p_9,
    mul_ln703_2_reg_2726_reg_7,
    mul_ln703_2_reg_2726_reg_8,
    mul_ln703_2_reg_2726_reg_9,
    p_10,
    p_11,
    p_12,
    mul_ln703_2_reg_2726_reg_10,
    mul_ln703_2_reg_2726_reg_11,
    mul_ln703_2_reg_2726_reg_12,
    p_13,
    p_14,
    p_15,
    mul_ln703_2_reg_2726_reg_13,
    mul_ln703_2_reg_2726_reg_14,
    mul_ln703_2_reg_2726_reg_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    mul_ln703_2_reg_2726_reg_16,
    mul_ln703_2_reg_2726_reg_17,
    mul_ln703_2_reg_2726_reg_18,
    p_22,
    p_23,
    p_24,
    p_25,
    \right_border_buf_0_s_fu_246_reg[0] ,
    \right_border_buf_0_s_fu_246_reg[0]_0 ,
    \right_border_buf_0_s_fu_246_reg[0]_1 ,
    \src_kernel_win_0_va_20_reg_2651_reg[0] ,
    p_26,
    mul_ln703_2_reg_2726_reg_19,
    \src_kernel_win_0_va_20_reg_2651_reg[5] ,
    \right_border_buf_0_s_fu_246_reg[7] ,
    \right_border_buf_0_s_fu_246_reg[7]_0 ,
    \right_border_buf_0_s_fu_246_reg[1] ,
    or_ln457_reg_2592_pp0_iter1_reg,
    \right_border_buf_0_s_fu_246_reg[1]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[1] ,
    \right_border_buf_0_s_fu_246_reg[6] ,
    \right_border_buf_0_s_fu_246_reg[6]_0 ,
    \right_border_buf_0_s_fu_246_reg[2] ,
    \right_border_buf_0_s_fu_246_reg[2]_0 ,
    mul_ln703_2_reg_2726_reg_20,
    \right_border_buf_0_s_fu_246_reg[3] ,
    \right_border_buf_0_s_fu_246_reg[3]_0 ,
    mul_ln703_2_reg_2726_reg_21,
    \right_border_buf_0_s_fu_246_reg[4] ,
    \right_border_buf_0_s_fu_246_reg[4]_0 ,
    mul_ln703_2_reg_2726_reg_22,
    \right_border_buf_0_s_fu_246_reg[5] ,
    \right_border_buf_0_s_fu_246_reg[5]_0 ,
    \src_kernel_win_0_va_20_reg_2651_reg[5]_0 ,
    \right_border_buf_0_s_fu_246_reg[6]_1 ,
    \right_border_buf_0_s_fu_246_reg[6]_2 ,
    mul_ln703_2_reg_2726_reg_23,
    \right_border_buf_0_s_fu_246_reg[7]_1 ,
    \right_border_buf_0_s_fu_246_reg[7]_2 ,
    p_27,
    grp_fu_2106_p2_3,
    p_28);
  output [7:0]DOADO;
  output [0:0]E;
  output [0:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  output [7:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ;
  output [5:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ;
  output [7:0]\right_border_buf_0_1_fu_250_reg[7] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ;
  input ap_clk;
  input ce0;
  input [9:0]D;
  input [7:0]DIADI;
  input [0:0]WEA;
  input icmp_ln887_reg_2509;
  input ram_reg_0;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_2;
  input and_ln118_reg_2578;
  input ap_block_pp0_stage0_subdone0_in;
  input [0:0]Q;
  input [6:0]mul_ln703_2_reg_2726_reg;
  input grp_fu_2106_p2;
  input grp_fu_2106_p2_0;
  input grp_fu_2106_p2_1;
  input grp_fu_2106_p2_2;
  input [6:0]p;
  input p_0;
  input p_1;
  input p_2;
  input p_3;
  input mul_ln703_2_reg_2726_reg_0;
  input mul_ln703_2_reg_2726_reg_1;
  input mul_ln703_2_reg_2726_reg_2;
  input mul_ln703_2_reg_2726_reg_3;
  input p_4;
  input p_5;
  input p_6;
  input mul_ln703_2_reg_2726_reg_4;
  input mul_ln703_2_reg_2726_reg_5;
  input mul_ln703_2_reg_2726_reg_6;
  input p_7;
  input p_8;
  input p_9;
  input mul_ln703_2_reg_2726_reg_7;
  input mul_ln703_2_reg_2726_reg_8;
  input mul_ln703_2_reg_2726_reg_9;
  input p_10;
  input p_11;
  input p_12;
  input mul_ln703_2_reg_2726_reg_10;
  input mul_ln703_2_reg_2726_reg_11;
  input mul_ln703_2_reg_2726_reg_12;
  input p_13;
  input p_14;
  input p_15;
  input mul_ln703_2_reg_2726_reg_13;
  input mul_ln703_2_reg_2726_reg_14;
  input mul_ln703_2_reg_2726_reg_15;
  input p_16;
  input p_17;
  input p_18;
  input p_19;
  input p_20;
  input p_21;
  input mul_ln703_2_reg_2726_reg_16;
  input mul_ln703_2_reg_2726_reg_17;
  input mul_ln703_2_reg_2726_reg_18;
  input p_22;
  input p_23;
  input p_24;
  input p_25;
  input \right_border_buf_0_s_fu_246_reg[0] ;
  input \right_border_buf_0_s_fu_246_reg[0]_0 ;
  input \right_border_buf_0_s_fu_246_reg[0]_1 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[0] ;
  input p_26;
  input mul_ln703_2_reg_2726_reg_19;
  input \src_kernel_win_0_va_20_reg_2651_reg[5] ;
  input \right_border_buf_0_s_fu_246_reg[7] ;
  input [5:0]\right_border_buf_0_s_fu_246_reg[7]_0 ;
  input \right_border_buf_0_s_fu_246_reg[1] ;
  input or_ln457_reg_2592_pp0_iter1_reg;
  input \right_border_buf_0_s_fu_246_reg[1]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[1] ;
  input \right_border_buf_0_s_fu_246_reg[6] ;
  input [1:0]\right_border_buf_0_s_fu_246_reg[6]_0 ;
  input \right_border_buf_0_s_fu_246_reg[2] ;
  input \right_border_buf_0_s_fu_246_reg[2]_0 ;
  input mul_ln703_2_reg_2726_reg_20;
  input \right_border_buf_0_s_fu_246_reg[3] ;
  input \right_border_buf_0_s_fu_246_reg[3]_0 ;
  input mul_ln703_2_reg_2726_reg_21;
  input \right_border_buf_0_s_fu_246_reg[4] ;
  input \right_border_buf_0_s_fu_246_reg[4]_0 ;
  input mul_ln703_2_reg_2726_reg_22;
  input \right_border_buf_0_s_fu_246_reg[5] ;
  input \right_border_buf_0_s_fu_246_reg[5]_0 ;
  input \src_kernel_win_0_va_20_reg_2651_reg[5]_0 ;
  input \right_border_buf_0_s_fu_246_reg[6]_1 ;
  input \right_border_buf_0_s_fu_246_reg[6]_2 ;
  input mul_ln703_2_reg_2726_reg_23;
  input \right_border_buf_0_s_fu_246_reg[7]_1 ;
  input \right_border_buf_0_s_fu_246_reg[7]_2 ;
  input p_27;
  input grp_fu_2106_p2_3;
  input p_28;

  wire [9:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire and_ln118_reg_2578;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ce0;
  wire grp_fu_2106_p2;
  wire grp_fu_2106_p2_0;
  wire grp_fu_2106_p2_1;
  wire grp_fu_2106_p2_2;
  wire grp_fu_2106_p2_3;
  wire icmp_ln887_reg_2509;
  wire [6:0]mul_ln703_2_reg_2726_reg;
  wire mul_ln703_2_reg_2726_reg_0;
  wire mul_ln703_2_reg_2726_reg_1;
  wire mul_ln703_2_reg_2726_reg_10;
  wire mul_ln703_2_reg_2726_reg_11;
  wire mul_ln703_2_reg_2726_reg_12;
  wire mul_ln703_2_reg_2726_reg_13;
  wire mul_ln703_2_reg_2726_reg_14;
  wire mul_ln703_2_reg_2726_reg_15;
  wire mul_ln703_2_reg_2726_reg_16;
  wire mul_ln703_2_reg_2726_reg_17;
  wire mul_ln703_2_reg_2726_reg_18;
  wire mul_ln703_2_reg_2726_reg_19;
  wire mul_ln703_2_reg_2726_reg_2;
  wire mul_ln703_2_reg_2726_reg_20;
  wire mul_ln703_2_reg_2726_reg_21;
  wire mul_ln703_2_reg_2726_reg_22;
  wire mul_ln703_2_reg_2726_reg_23;
  wire mul_ln703_2_reg_2726_reg_3;
  wire mul_ln703_2_reg_2726_reg_4;
  wire mul_ln703_2_reg_2726_reg_5;
  wire mul_ln703_2_reg_2726_reg_6;
  wire mul_ln703_2_reg_2726_reg_7;
  wire mul_ln703_2_reg_2726_reg_8;
  wire mul_ln703_2_reg_2726_reg_9;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0] ;
  wire [0:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  wire [7:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 ;
  wire [5:0]\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ;
  wire [6:0]p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire p_28;
  wire p_3;
  wire p_34_in;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_i_10__0_n_0;
  wire p_i_15_n_0;
  wire p_i_19__0_n_0;
  wire p_i_23__0_n_0;
  wire p_i_27__0_n_0;
  wire p_i_31__0_n_0;
  wire p_i_35__0_n_0;
  wire p_i_39__0_n_0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]\right_border_buf_0_1_fu_250_reg[7] ;
  wire \right_border_buf_0_s_fu_246_reg[0] ;
  wire \right_border_buf_0_s_fu_246_reg[0]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[0]_1 ;
  wire \right_border_buf_0_s_fu_246_reg[1] ;
  wire \right_border_buf_0_s_fu_246_reg[1]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[2] ;
  wire \right_border_buf_0_s_fu_246_reg[2]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[3] ;
  wire \right_border_buf_0_s_fu_246_reg[3]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[4] ;
  wire \right_border_buf_0_s_fu_246_reg[4]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[5] ;
  wire \right_border_buf_0_s_fu_246_reg[5]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[6] ;
  wire [1:0]\right_border_buf_0_s_fu_246_reg[6]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[6]_1 ;
  wire \right_border_buf_0_s_fu_246_reg[6]_2 ;
  wire \right_border_buf_0_s_fu_246_reg[7] ;
  wire [5:0]\right_border_buf_0_s_fu_246_reg[7]_0 ;
  wire \right_border_buf_0_s_fu_246_reg[7]_1 ;
  wire \right_border_buf_0_s_fu_246_reg[7]_2 ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[0] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[1] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[5] ;
  wire \src_kernel_win_0_va_20_reg_2651_reg[5]_0 ;
  wire \src_kernel_win_0_va_21_reg_2657[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2657[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2657[4]_i_2_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2657[5]_i_2_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2657[6]_i_2_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2657[7]_i_2_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2669[7]_i_2_n_0 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_10__0
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_1 ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[7]),
        .I3(\right_border_buf_0_s_fu_246_reg[7]_2 ),
        .I4(p_27),
        .I5(p_26),
        .O(p_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_15
       (.I0(\right_border_buf_0_s_fu_246_reg[6]_1 ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[6]),
        .I3(\right_border_buf_0_s_fu_246_reg[6]_2 ),
        .I4(mul_ln703_2_reg_2726_reg_23),
        .I5(p_26),
        .O(p_i_15_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_15__0
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_1 ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[7]),
        .I3(\right_border_buf_0_s_fu_246_reg[7]_2 ),
        .I4(p_27),
        .I5(p_28),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_19__0
       (.I0(\right_border_buf_0_s_fu_246_reg[5] ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[5]),
        .I3(\right_border_buf_0_s_fu_246_reg[5]_0 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[5]_0 ),
        .I5(p_26),
        .O(p_i_19__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_23__0
       (.I0(\right_border_buf_0_s_fu_246_reg[4] ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[4]),
        .I3(\right_border_buf_0_s_fu_246_reg[4]_0 ),
        .I4(mul_ln703_2_reg_2726_reg_22),
        .I5(p_26),
        .O(p_i_23__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_27__0
       (.I0(\right_border_buf_0_s_fu_246_reg[3] ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[3]),
        .I3(\right_border_buf_0_s_fu_246_reg[3]_0 ),
        .I4(mul_ln703_2_reg_2726_reg_21),
        .I5(p_26),
        .O(p_i_27__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    p_i_2__3
       (.I0(p_i_10__0_n_0),
        .I1(p[6]),
        .I2(p_0),
        .I3(p_1),
        .I4(p_2),
        .I5(p_3),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 [7]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_31__0
       (.I0(\right_border_buf_0_s_fu_246_reg[2] ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[2]),
        .I3(\right_border_buf_0_s_fu_246_reg[2]_0 ),
        .I4(mul_ln703_2_reg_2726_reg_20),
        .I5(p_26),
        .O(p_i_31__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_35__0
       (.I0(\right_border_buf_0_s_fu_246_reg[1] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(\right_border_buf_0_s_fu_246_reg[1]_0 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[1] ),
        .I5(p_26),
        .O(p_i_35__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    p_i_39__0
       (.I0(\right_border_buf_0_s_fu_246_reg[0] ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[0]),
        .I3(\right_border_buf_0_s_fu_246_reg[0]_1 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I5(p_26),
        .O(p_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    p_i_3__3
       (.I0(p_i_15_n_0),
        .I1(p[5]),
        .I2(p_0),
        .I3(p_4),
        .I4(p_5),
        .I5(p_6),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    p_i_4__3
       (.I0(p_i_19__0_n_0),
        .I1(p[4]),
        .I2(p_0),
        .I3(p_7),
        .I4(p_8),
        .I5(p_9),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    p_i_5__3
       (.I0(p_i_23__0_n_0),
        .I1(p[3]),
        .I2(p_0),
        .I3(p_10),
        .I4(p_11),
        .I5(p_12),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    p_i_6__3
       (.I0(p_i_27__0_n_0),
        .I1(p[2]),
        .I2(p_0),
        .I3(p_13),
        .I4(p_14),
        .I5(p_15),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    p_i_7__3
       (.I0(p_i_31__0_n_0),
        .I1(p[1]),
        .I2(p_0),
        .I3(p_16),
        .I4(p_17),
        .I5(p_18),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    p_i_8__3
       (.I0(p_i_35__0_n_0),
        .I1(p[0]),
        .I2(p_0),
        .I3(p_19),
        .I4(p_20),
        .I5(p_21),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    p_i_9__1
       (.I0(p_i_39__0_n_0),
        .I1(mul_ln703_2_reg_2726_reg[0]),
        .I2(p_22),
        .I3(p_23),
        .I4(p_24),
        .I5(p_25),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_0 [0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({D,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,p_34_in,p_34_in}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_12
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(Q),
        .O(p_34_in));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_2
       (.I0(icmp_ln887_reg_2509),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_2),
        .I5(and_ln118_reg_2578),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_s_fu_246[0]_i_1 
       (.I0(\right_border_buf_0_s_fu_246_reg[7] ),
        .I1(\right_border_buf_0_s_fu_246_reg[7]_0 [0]),
        .I2(\right_border_buf_0_s_fu_246_reg[0]_1 ),
        .I3(DOADO[0]),
        .I4(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I5(\right_border_buf_0_s_fu_246_reg[0] ),
        .O(\right_border_buf_0_1_fu_250_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_s_fu_246[1]_i_1 
       (.I0(\right_border_buf_0_s_fu_246_reg[6] ),
        .I1(\right_border_buf_0_s_fu_246_reg[6]_0 [0]),
        .I2(\right_border_buf_0_s_fu_246_reg[1]_0 ),
        .I3(DOADO[1]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .I5(\right_border_buf_0_s_fu_246_reg[1] ),
        .O(\right_border_buf_0_1_fu_250_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_s_fu_246[2]_i_1 
       (.I0(\right_border_buf_0_s_fu_246_reg[7] ),
        .I1(\right_border_buf_0_s_fu_246_reg[7]_0 [1]),
        .I2(\right_border_buf_0_s_fu_246_reg[2]_0 ),
        .I3(DOADO[2]),
        .I4(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I5(\right_border_buf_0_s_fu_246_reg[2] ),
        .O(\right_border_buf_0_1_fu_250_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_s_fu_246[3]_i_1 
       (.I0(\right_border_buf_0_s_fu_246_reg[7] ),
        .I1(\right_border_buf_0_s_fu_246_reg[7]_0 [2]),
        .I2(\right_border_buf_0_s_fu_246_reg[3]_0 ),
        .I3(DOADO[3]),
        .I4(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I5(\right_border_buf_0_s_fu_246_reg[3] ),
        .O(\right_border_buf_0_1_fu_250_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_s_fu_246[4]_i_1 
       (.I0(\right_border_buf_0_s_fu_246_reg[7] ),
        .I1(\right_border_buf_0_s_fu_246_reg[7]_0 [3]),
        .I2(\right_border_buf_0_s_fu_246_reg[4]_0 ),
        .I3(DOADO[4]),
        .I4(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I5(\right_border_buf_0_s_fu_246_reg[4] ),
        .O(\right_border_buf_0_1_fu_250_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_s_fu_246[5]_i_1 
       (.I0(\right_border_buf_0_s_fu_246_reg[7] ),
        .I1(\right_border_buf_0_s_fu_246_reg[7]_0 [4]),
        .I2(\right_border_buf_0_s_fu_246_reg[5]_0 ),
        .I3(DOADO[5]),
        .I4(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I5(\right_border_buf_0_s_fu_246_reg[5] ),
        .O(\right_border_buf_0_1_fu_250_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_s_fu_246[6]_i_1 
       (.I0(\right_border_buf_0_s_fu_246_reg[6] ),
        .I1(\right_border_buf_0_s_fu_246_reg[6]_0 [1]),
        .I2(\right_border_buf_0_s_fu_246_reg[6]_2 ),
        .I3(DOADO[6]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .I5(\right_border_buf_0_s_fu_246_reg[6]_1 ),
        .O(\right_border_buf_0_1_fu_250_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    \right_border_buf_0_s_fu_246[7]_i_1 
       (.I0(\right_border_buf_0_s_fu_246_reg[7] ),
        .I1(\right_border_buf_0_s_fu_246_reg[7]_0 [5]),
        .I2(\right_border_buf_0_s_fu_246_reg[7]_2 ),
        .I3(DOADO[7]),
        .I4(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I5(\right_border_buf_0_s_fu_246_reg[7]_1 ),
        .O(\right_border_buf_0_1_fu_250_reg[7] [7]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[0]_i_5 
       (.I0(\right_border_buf_0_s_fu_246_reg[0] ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[0]),
        .I3(\right_border_buf_0_s_fu_246_reg[0]_1 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[5] ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[1]_i_6 
       (.I0(\right_border_buf_0_s_fu_246_reg[1] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(\right_border_buf_0_s_fu_246_reg[1]_0 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[1] ),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[5] ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_20_reg_2651[5]_i_6 
       (.I0(\right_border_buf_0_s_fu_246_reg[5] ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[5]),
        .I3(\right_border_buf_0_s_fu_246_reg[5]_0 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[5]_0 ),
        .I5(\src_kernel_win_0_va_20_reg_2651_reg[5] ),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_5 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[0]_i_4 
       (.I0(\right_border_buf_0_s_fu_246_reg[0] ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[0]),
        .I3(\right_border_buf_0_s_fu_246_reg[0]_1 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[0] ),
        .I5(mul_ln703_2_reg_2726_reg_19),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_21_reg_2657[1]_i_1 
       (.I0(\src_kernel_win_0_va_21_reg_2657[1]_i_2_n_0 ),
        .I1(mul_ln703_2_reg_2726_reg[1]),
        .I2(mul_ln703_2_reg_2726_reg_0),
        .I3(mul_ln703_2_reg_2726_reg_16),
        .I4(mul_ln703_2_reg_2726_reg_17),
        .I5(mul_ln703_2_reg_2726_reg_18),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 [0]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[1]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[1] ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[1]),
        .I3(\right_border_buf_0_s_fu_246_reg[1]_0 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[1] ),
        .I5(mul_ln703_2_reg_2726_reg_19),
        .O(\src_kernel_win_0_va_21_reg_2657[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[2]_i_5 
       (.I0(\right_border_buf_0_s_fu_246_reg[2] ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[2]),
        .I3(\right_border_buf_0_s_fu_246_reg[2]_0 ),
        .I4(mul_ln703_2_reg_2726_reg_20),
        .I5(mul_ln703_2_reg_2726_reg_19),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_21_reg_2657[3]_i_1 
       (.I0(\src_kernel_win_0_va_21_reg_2657[3]_i_2_n_0 ),
        .I1(mul_ln703_2_reg_2726_reg[2]),
        .I2(mul_ln703_2_reg_2726_reg_0),
        .I3(mul_ln703_2_reg_2726_reg_13),
        .I4(mul_ln703_2_reg_2726_reg_14),
        .I5(mul_ln703_2_reg_2726_reg_15),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 [1]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[3]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[3] ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[3]),
        .I3(\right_border_buf_0_s_fu_246_reg[3]_0 ),
        .I4(mul_ln703_2_reg_2726_reg_21),
        .I5(mul_ln703_2_reg_2726_reg_19),
        .O(\src_kernel_win_0_va_21_reg_2657[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_21_reg_2657[4]_i_1 
       (.I0(\src_kernel_win_0_va_21_reg_2657[4]_i_2_n_0 ),
        .I1(mul_ln703_2_reg_2726_reg[3]),
        .I2(mul_ln703_2_reg_2726_reg_0),
        .I3(mul_ln703_2_reg_2726_reg_10),
        .I4(mul_ln703_2_reg_2726_reg_11),
        .I5(mul_ln703_2_reg_2726_reg_12),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 [2]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[4]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[4] ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[4]),
        .I3(\right_border_buf_0_s_fu_246_reg[4]_0 ),
        .I4(mul_ln703_2_reg_2726_reg_22),
        .I5(mul_ln703_2_reg_2726_reg_19),
        .O(\src_kernel_win_0_va_21_reg_2657[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_21_reg_2657[5]_i_1 
       (.I0(\src_kernel_win_0_va_21_reg_2657[5]_i_2_n_0 ),
        .I1(mul_ln703_2_reg_2726_reg[4]),
        .I2(mul_ln703_2_reg_2726_reg_0),
        .I3(mul_ln703_2_reg_2726_reg_7),
        .I4(mul_ln703_2_reg_2726_reg_8),
        .I5(mul_ln703_2_reg_2726_reg_9),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 [3]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[5]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[5] ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[5]),
        .I3(\right_border_buf_0_s_fu_246_reg[5]_0 ),
        .I4(\src_kernel_win_0_va_20_reg_2651_reg[5]_0 ),
        .I5(mul_ln703_2_reg_2726_reg_19),
        .O(\src_kernel_win_0_va_21_reg_2657[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_21_reg_2657[6]_i_1 
       (.I0(\src_kernel_win_0_va_21_reg_2657[6]_i_2_n_0 ),
        .I1(mul_ln703_2_reg_2726_reg[5]),
        .I2(mul_ln703_2_reg_2726_reg_0),
        .I3(mul_ln703_2_reg_2726_reg_4),
        .I4(mul_ln703_2_reg_2726_reg_5),
        .I5(mul_ln703_2_reg_2726_reg_6),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 [4]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[6]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[6]_1 ),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(DOADO[6]),
        .I3(\right_border_buf_0_s_fu_246_reg[6]_2 ),
        .I4(mul_ln703_2_reg_2726_reg_23),
        .I5(mul_ln703_2_reg_2726_reg_19),
        .O(\src_kernel_win_0_va_21_reg_2657[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_21_reg_2657[7]_i_1 
       (.I0(\src_kernel_win_0_va_21_reg_2657[7]_i_2_n_0 ),
        .I1(mul_ln703_2_reg_2726_reg[6]),
        .I2(mul_ln703_2_reg_2726_reg_0),
        .I3(mul_ln703_2_reg_2726_reg_1),
        .I4(mul_ln703_2_reg_2726_reg_2),
        .I5(mul_ln703_2_reg_2726_reg_3),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep_1 [5]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_21_reg_2657[7]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_1 ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[7]),
        .I3(\right_border_buf_0_s_fu_246_reg[7]_2 ),
        .I4(p_27),
        .I5(mul_ln703_2_reg_2726_reg_19),
        .O(\src_kernel_win_0_va_21_reg_2657[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \src_kernel_win_0_va_23_reg_2669[7]_i_1 
       (.I0(\src_kernel_win_0_va_23_reg_2669[7]_i_2_n_0 ),
        .I1(mul_ln703_2_reg_2726_reg[6]),
        .I2(grp_fu_2106_p2),
        .I3(grp_fu_2106_p2_0),
        .I4(grp_fu_2106_p2_1),
        .I5(grp_fu_2106_p2_2),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    \src_kernel_win_0_va_23_reg_2669[7]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_1 ),
        .I1(\right_border_buf_0_s_fu_246_reg[0]_0 ),
        .I2(DOADO[7]),
        .I3(\right_border_buf_0_s_fu_246_reg[7]_2 ),
        .I4(p_27),
        .I5(grp_fu_2106_p2_3),
        .O(\src_kernel_win_0_va_23_reg_2669[7]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GaussianBlur
   (O,
    \t_V_3_reg_453_reg[7] ,
    \t_V_3_reg_453_reg[11] ,
    \t_V_3_reg_453_reg[15] ,
    \t_V_3_reg_453_reg[19] ,
    \t_V_3_reg_453_reg[23] ,
    \t_V_3_reg_453_reg[27] ,
    \t_V_3_reg_453_reg[30] ,
    sub_ln142_5_fu_1151_p2,
    \t_V_reg_442_reg[0] ,
    \t_V_reg_442_reg[8] ,
    \t_V_reg_442_reg[12] ,
    \t_V_reg_442_reg[16] ,
    \t_V_reg_442_reg[20] ,
    \t_V_reg_442_reg[24] ,
    \t_V_reg_442_reg[28] ,
    \t_V_reg_442_reg[30] ,
    \t_V_reg_442_reg[31] ,
    \t_V_reg_442_reg[4] ,
    \t_V_reg_442_reg[8]_0 ,
    \t_V_reg_442_reg[12]_0 ,
    \t_V_reg_442_reg[16]_0 ,
    \t_V_reg_442_reg[20]_0 ,
    \t_V_reg_442_reg[24]_0 ,
    \t_V_reg_442_reg[28]_0 ,
    \t_V_reg_442_reg[30]_0 ,
    \t_V_reg_442_reg[31]_0 ,
    \t_V_reg_442_reg[31]_1 ,
    \t_V_reg_442_reg[7] ,
    \t_V_reg_442_reg[11] ,
    \t_V_reg_442_reg[15] ,
    \t_V_reg_442_reg[19] ,
    \t_V_reg_442_reg[23] ,
    \t_V_reg_442_reg[27] ,
    \t_V_reg_442_reg[30]_1 ,
    \t_V_reg_442_reg[31]_2 ,
    \t_V_reg_442_reg[0]_0 ,
    \t_V_reg_442_reg[8]_1 ,
    \t_V_reg_442_reg[12]_1 ,
    \t_V_reg_442_reg[16]_1 ,
    \t_V_reg_442_reg[20]_1 ,
    \t_V_reg_442_reg[24]_1 ,
    \t_V_reg_442_reg[28]_1 ,
    \t_V_reg_442_reg[30]_2 ,
    \t_V_reg_442_reg[31]_3 ,
    \t_V_reg_442_reg[0]_1 ,
    \t_V_reg_442_reg[8]_2 ,
    \t_V_reg_442_reg[12]_2 ,
    \t_V_reg_442_reg[16]_2 ,
    \t_V_reg_442_reg[20]_2 ,
    \t_V_reg_442_reg[24]_2 ,
    \t_V_reg_442_reg[28]_2 ,
    \t_V_reg_442_reg[30]_3 ,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    \ap_CS_fsm_reg[1]_1 ,
    Q,
    \ap_CS_fsm_reg[1]_2 ,
    internal_empty_n4_out,
    \ap_CS_fsm_reg[0]_0 ,
    \p_Val2_4_reg_2746_reg[7] ,
    ap_clk,
    DIADI,
    ap_rst,
    S,
    \x_reg_2582_reg[8] ,
    \x_reg_2582_reg[9] ,
    ap_rst_n,
    img_2_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    CO,
    \or_ln457_reg_2592_reg[0] ,
    \sub_ln493_3_reg_2559_reg[2] ,
    \sub_ln493_3_reg_2559_reg[1] ,
    \sub_ln493_2_reg_2554_reg[1] ,
    \sub_ln493_4_reg_2564_reg[1] ,
    \sub_ln493_reg_2544_reg[1] ,
    \sub_ln493_4_reg_2564_reg[1]_0 ,
    \sub_ln493_reg_2544_reg[1]_0 ,
    \sub_ln493_1_reg_2549_reg[1] ,
    \sub_ln493_2_reg_2554_reg[1]_0 ,
    \sub_ln493_1_reg_2549_reg[1]_0 ,
    img_1_cols_V_c11_empty_n,
    img_1_rows_V_c10_empty_n,
    start_for_GaussianBlur_U0_empty_n,
    internal_full_n_reg,
    grp_Filter2D_fu_82_ap_start_reg_reg_0);
  output [2:0]O;
  output [3:0]\t_V_3_reg_453_reg[7] ;
  output [3:0]\t_V_3_reg_453_reg[11] ;
  output [3:0]\t_V_3_reg_453_reg[15] ;
  output [3:0]\t_V_3_reg_453_reg[19] ;
  output [3:0]\t_V_3_reg_453_reg[23] ;
  output [3:0]\t_V_3_reg_453_reg[27] ;
  output [3:0]\t_V_3_reg_453_reg[30] ;
  output [30:0]sub_ln142_5_fu_1151_p2;
  output [0:0]\t_V_reg_442_reg[0] ;
  output [3:0]\t_V_reg_442_reg[8] ;
  output [3:0]\t_V_reg_442_reg[12] ;
  output [3:0]\t_V_reg_442_reg[16] ;
  output [3:0]\t_V_reg_442_reg[20] ;
  output [3:0]\t_V_reg_442_reg[24] ;
  output [3:0]\t_V_reg_442_reg[28] ;
  output [2:0]\t_V_reg_442_reg[30] ;
  output [27:0]\t_V_reg_442_reg[31] ;
  output [0:0]\t_V_reg_442_reg[4] ;
  output [3:0]\t_V_reg_442_reg[8]_0 ;
  output [3:0]\t_V_reg_442_reg[12]_0 ;
  output [3:0]\t_V_reg_442_reg[16]_0 ;
  output [3:0]\t_V_reg_442_reg[20]_0 ;
  output [3:0]\t_V_reg_442_reg[24]_0 ;
  output [3:0]\t_V_reg_442_reg[28]_0 ;
  output [2:0]\t_V_reg_442_reg[30]_0 ;
  output [27:0]\t_V_reg_442_reg[31]_0 ;
  output [27:0]\t_V_reg_442_reg[31]_1 ;
  output [3:0]\t_V_reg_442_reg[7] ;
  output [3:0]\t_V_reg_442_reg[11] ;
  output [3:0]\t_V_reg_442_reg[15] ;
  output [3:0]\t_V_reg_442_reg[19] ;
  output [3:0]\t_V_reg_442_reg[23] ;
  output [3:0]\t_V_reg_442_reg[27] ;
  output [3:0]\t_V_reg_442_reg[30]_1 ;
  output [27:0]\t_V_reg_442_reg[31]_2 ;
  output [0:0]\t_V_reg_442_reg[0]_0 ;
  output [3:0]\t_V_reg_442_reg[8]_1 ;
  output [3:0]\t_V_reg_442_reg[12]_1 ;
  output [3:0]\t_V_reg_442_reg[16]_1 ;
  output [3:0]\t_V_reg_442_reg[20]_1 ;
  output [3:0]\t_V_reg_442_reg[24]_1 ;
  output [3:0]\t_V_reg_442_reg[28]_1 ;
  output [2:0]\t_V_reg_442_reg[30]_2 ;
  output [27:0]\t_V_reg_442_reg[31]_3 ;
  output [0:0]\t_V_reg_442_reg[0]_1 ;
  output [3:0]\t_V_reg_442_reg[8]_2 ;
  output [3:0]\t_V_reg_442_reg[12]_2 ;
  output [3:0]\t_V_reg_442_reg[16]_2 ;
  output [3:0]\t_V_reg_442_reg[20]_2 ;
  output [3:0]\t_V_reg_442_reg[24]_2 ;
  output [3:0]\t_V_reg_442_reg[28]_2 ;
  output [2:0]\t_V_reg_442_reg[30]_3 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_1 ;
  output [0:0]Q;
  output \ap_CS_fsm_reg[1]_2 ;
  output internal_empty_n4_out;
  output \ap_CS_fsm_reg[0]_0 ;
  output [7:0]\p_Val2_4_reg_2746_reg[7] ;
  input ap_clk;
  input [7:0]DIADI;
  input ap_rst;
  input [3:0]S;
  input [3:0]\x_reg_2582_reg[8] ;
  input [0:0]\x_reg_2582_reg[9] ;
  input ap_rst_n;
  input img_2_data_stream_0_full_n;
  input img_1_data_stream_0_empty_n;
  input [0:0]CO;
  input [0:0]\or_ln457_reg_2592_reg[0] ;
  input [0:0]\sub_ln493_3_reg_2559_reg[2] ;
  input [0:0]\sub_ln493_3_reg_2559_reg[1] ;
  input [0:0]\sub_ln493_2_reg_2554_reg[1] ;
  input [0:0]\sub_ln493_4_reg_2564_reg[1] ;
  input [0:0]\sub_ln493_reg_2544_reg[1] ;
  input [0:0]\sub_ln493_4_reg_2564_reg[1]_0 ;
  input [0:0]\sub_ln493_reg_2544_reg[1]_0 ;
  input [0:0]\sub_ln493_1_reg_2549_reg[1] ;
  input [0:0]\sub_ln493_2_reg_2554_reg[1]_0 ;
  input [0:0]\sub_ln493_1_reg_2549_reg[1]_0 ;
  input img_1_cols_V_c11_empty_n;
  input img_1_rows_V_c10_empty_n;
  input start_for_GaussianBlur_U0_empty_n;
  input internal_full_n_reg;
  input grp_Filter2D_fu_82_ap_start_reg_reg_0;

  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [2:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire grp_Filter2D_fu_82_ap_start_reg_reg_0;
  wire grp_Filter2D_fu_82_ap_start_reg_reg_n_0;
  wire grp_Filter2D_fu_82_n_348;
  wire img_1_cols_V_c11_empty_n;
  wire img_1_data_stream_0_empty_n;
  wire img_1_rows_V_c10_empty_n;
  wire img_2_data_stream_0_full_n;
  wire internal_empty_n4_out;
  wire internal_full_n_reg;
  wire [0:0]\or_ln457_reg_2592_reg[0] ;
  wire [7:0]\p_Val2_4_reg_2746_reg[7] ;
  wire start_for_GaussianBlur_U0_empty_n;
  wire [30:0]sub_ln142_5_fu_1151_p2;
  wire [0:0]\sub_ln493_1_reg_2549_reg[1] ;
  wire [0:0]\sub_ln493_1_reg_2549_reg[1]_0 ;
  wire [0:0]\sub_ln493_2_reg_2554_reg[1] ;
  wire [0:0]\sub_ln493_2_reg_2554_reg[1]_0 ;
  wire [0:0]\sub_ln493_3_reg_2559_reg[1] ;
  wire [0:0]\sub_ln493_3_reg_2559_reg[2] ;
  wire [0:0]\sub_ln493_4_reg_2564_reg[1] ;
  wire [0:0]\sub_ln493_4_reg_2564_reg[1]_0 ;
  wire [0:0]\sub_ln493_reg_2544_reg[1] ;
  wire [0:0]\sub_ln493_reg_2544_reg[1]_0 ;
  wire [3:0]\t_V_3_reg_453_reg[11] ;
  wire [3:0]\t_V_3_reg_453_reg[15] ;
  wire [3:0]\t_V_3_reg_453_reg[19] ;
  wire [3:0]\t_V_3_reg_453_reg[23] ;
  wire [3:0]\t_V_3_reg_453_reg[27] ;
  wire [3:0]\t_V_3_reg_453_reg[30] ;
  wire [3:0]\t_V_3_reg_453_reg[7] ;
  wire [0:0]\t_V_reg_442_reg[0] ;
  wire [0:0]\t_V_reg_442_reg[0]_0 ;
  wire [0:0]\t_V_reg_442_reg[0]_1 ;
  wire [3:0]\t_V_reg_442_reg[11] ;
  wire [3:0]\t_V_reg_442_reg[12] ;
  wire [3:0]\t_V_reg_442_reg[12]_0 ;
  wire [3:0]\t_V_reg_442_reg[12]_1 ;
  wire [3:0]\t_V_reg_442_reg[12]_2 ;
  wire [3:0]\t_V_reg_442_reg[15] ;
  wire [3:0]\t_V_reg_442_reg[16] ;
  wire [3:0]\t_V_reg_442_reg[16]_0 ;
  wire [3:0]\t_V_reg_442_reg[16]_1 ;
  wire [3:0]\t_V_reg_442_reg[16]_2 ;
  wire [3:0]\t_V_reg_442_reg[19] ;
  wire [3:0]\t_V_reg_442_reg[20] ;
  wire [3:0]\t_V_reg_442_reg[20]_0 ;
  wire [3:0]\t_V_reg_442_reg[20]_1 ;
  wire [3:0]\t_V_reg_442_reg[20]_2 ;
  wire [3:0]\t_V_reg_442_reg[23] ;
  wire [3:0]\t_V_reg_442_reg[24] ;
  wire [3:0]\t_V_reg_442_reg[24]_0 ;
  wire [3:0]\t_V_reg_442_reg[24]_1 ;
  wire [3:0]\t_V_reg_442_reg[24]_2 ;
  wire [3:0]\t_V_reg_442_reg[27] ;
  wire [3:0]\t_V_reg_442_reg[28] ;
  wire [3:0]\t_V_reg_442_reg[28]_0 ;
  wire [3:0]\t_V_reg_442_reg[28]_1 ;
  wire [3:0]\t_V_reg_442_reg[28]_2 ;
  wire [2:0]\t_V_reg_442_reg[30] ;
  wire [2:0]\t_V_reg_442_reg[30]_0 ;
  wire [3:0]\t_V_reg_442_reg[30]_1 ;
  wire [2:0]\t_V_reg_442_reg[30]_2 ;
  wire [2:0]\t_V_reg_442_reg[30]_3 ;
  wire [27:0]\t_V_reg_442_reg[31] ;
  wire [27:0]\t_V_reg_442_reg[31]_0 ;
  wire [27:0]\t_V_reg_442_reg[31]_1 ;
  wire [27:0]\t_V_reg_442_reg[31]_2 ;
  wire [27:0]\t_V_reg_442_reg[31]_3 ;
  wire [0:0]\t_V_reg_442_reg[4] ;
  wire [3:0]\t_V_reg_442_reg[7] ;
  wire [3:0]\t_V_reg_442_reg[8] ;
  wire [3:0]\t_V_reg_442_reg[8]_0 ;
  wire [3:0]\t_V_reg_442_reg[8]_1 ;
  wire [3:0]\t_V_reg_442_reg[8]_2 ;
  wire [3:0]\x_reg_2582_reg[8] ;
  wire [0:0]\x_reg_2582_reg[9] ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D grp_Filter2D_fu_82
       (.CO(CO),
        .D(ap_NS_fsm),
        .DIADI(DIADI),
        .E(E),
        .O(O),
        .Q({ap_CS_fsm_state2,Q}),
        .S(S),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[1]_3 (grp_Filter2D_fu_82_n_348),
        .\ap_CS_fsm_reg[1]_4 (grp_Filter2D_fu_82_ap_start_reg_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .grp_Filter2D_fu_82_ap_start_reg_reg(grp_Filter2D_fu_82_ap_start_reg_reg_0),
        .img_1_cols_V_c11_empty_n(img_1_cols_V_c11_empty_n),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_rows_V_c10_empty_n(img_1_rows_V_c10_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .\or_ln457_reg_2592_reg[0]_0 (\or_ln457_reg_2592_reg[0] ),
        .\p_Val2_4_reg_2746_reg[7]_0 (\p_Val2_4_reg_2746_reg[7] ),
        .start_for_GaussianBlur_U0_empty_n(start_for_GaussianBlur_U0_empty_n),
        .sub_ln142_5_fu_1151_p2(sub_ln142_5_fu_1151_p2),
        .\sub_ln493_1_reg_2549_reg[1]_0 (\sub_ln493_1_reg_2549_reg[1] ),
        .\sub_ln493_1_reg_2549_reg[1]_1 (\sub_ln493_1_reg_2549_reg[1]_0 ),
        .\sub_ln493_2_reg_2554_reg[1]_0 (\sub_ln493_2_reg_2554_reg[1] ),
        .\sub_ln493_2_reg_2554_reg[1]_1 (\sub_ln493_2_reg_2554_reg[1]_0 ),
        .\sub_ln493_3_reg_2559_reg[1]_0 (\sub_ln493_3_reg_2559_reg[1] ),
        .\sub_ln493_3_reg_2559_reg[2]_0 (\sub_ln493_3_reg_2559_reg[2] ),
        .\sub_ln493_4_reg_2564_reg[1]_0 (\sub_ln493_4_reg_2564_reg[1] ),
        .\sub_ln493_4_reg_2564_reg[1]_1 (\sub_ln493_4_reg_2564_reg[1]_0 ),
        .\sub_ln493_reg_2544_reg[1]_0 (\sub_ln493_reg_2544_reg[1] ),
        .\sub_ln493_reg_2544_reg[1]_1 (\sub_ln493_reg_2544_reg[1]_0 ),
        .\t_V_3_reg_453_reg[11]_0 (\t_V_3_reg_453_reg[11] ),
        .\t_V_3_reg_453_reg[15]_0 (\t_V_3_reg_453_reg[15] ),
        .\t_V_3_reg_453_reg[19]_0 (\t_V_3_reg_453_reg[19] ),
        .\t_V_3_reg_453_reg[23]_0 (\t_V_3_reg_453_reg[23] ),
        .\t_V_3_reg_453_reg[27]_0 (\t_V_3_reg_453_reg[27] ),
        .\t_V_3_reg_453_reg[30]_0 (\t_V_3_reg_453_reg[30] ),
        .\t_V_3_reg_453_reg[7]_0 (\t_V_3_reg_453_reg[7] ),
        .\t_V_reg_442_reg[0]_0 (\t_V_reg_442_reg[0] ),
        .\t_V_reg_442_reg[0]_1 (\t_V_reg_442_reg[0]_0 ),
        .\t_V_reg_442_reg[0]_2 (\t_V_reg_442_reg[0]_1 ),
        .\t_V_reg_442_reg[11]_0 (\t_V_reg_442_reg[11] ),
        .\t_V_reg_442_reg[12]_0 (\t_V_reg_442_reg[12] ),
        .\t_V_reg_442_reg[12]_1 (\t_V_reg_442_reg[12]_0 ),
        .\t_V_reg_442_reg[12]_2 (\t_V_reg_442_reg[12]_1 ),
        .\t_V_reg_442_reg[12]_3 (\t_V_reg_442_reg[12]_2 ),
        .\t_V_reg_442_reg[15]_0 (\t_V_reg_442_reg[15] ),
        .\t_V_reg_442_reg[16]_0 (\t_V_reg_442_reg[16] ),
        .\t_V_reg_442_reg[16]_1 (\t_V_reg_442_reg[16]_0 ),
        .\t_V_reg_442_reg[16]_2 (\t_V_reg_442_reg[16]_1 ),
        .\t_V_reg_442_reg[16]_3 (\t_V_reg_442_reg[16]_2 ),
        .\t_V_reg_442_reg[19]_0 (\t_V_reg_442_reg[19] ),
        .\t_V_reg_442_reg[20]_0 (\t_V_reg_442_reg[20] ),
        .\t_V_reg_442_reg[20]_1 (\t_V_reg_442_reg[20]_0 ),
        .\t_V_reg_442_reg[20]_2 (\t_V_reg_442_reg[20]_1 ),
        .\t_V_reg_442_reg[20]_3 (\t_V_reg_442_reg[20]_2 ),
        .\t_V_reg_442_reg[23]_0 (\t_V_reg_442_reg[23] ),
        .\t_V_reg_442_reg[24]_0 (\t_V_reg_442_reg[24] ),
        .\t_V_reg_442_reg[24]_1 (\t_V_reg_442_reg[24]_0 ),
        .\t_V_reg_442_reg[24]_2 (\t_V_reg_442_reg[24]_1 ),
        .\t_V_reg_442_reg[24]_3 (\t_V_reg_442_reg[24]_2 ),
        .\t_V_reg_442_reg[27]_0 (\t_V_reg_442_reg[27] ),
        .\t_V_reg_442_reg[28]_0 (\t_V_reg_442_reg[28] ),
        .\t_V_reg_442_reg[28]_1 (\t_V_reg_442_reg[28]_0 ),
        .\t_V_reg_442_reg[28]_2 (\t_V_reg_442_reg[28]_1 ),
        .\t_V_reg_442_reg[28]_3 (\t_V_reg_442_reg[28]_2 ),
        .\t_V_reg_442_reg[30]_0 (\t_V_reg_442_reg[30] ),
        .\t_V_reg_442_reg[30]_1 (\t_V_reg_442_reg[30]_0 ),
        .\t_V_reg_442_reg[30]_2 (\t_V_reg_442_reg[30]_1 ),
        .\t_V_reg_442_reg[30]_3 (\t_V_reg_442_reg[30]_2 ),
        .\t_V_reg_442_reg[30]_4 (\t_V_reg_442_reg[30]_3 ),
        .\t_V_reg_442_reg[31]_0 (\t_V_reg_442_reg[31] ),
        .\t_V_reg_442_reg[31]_1 (\t_V_reg_442_reg[31]_0 ),
        .\t_V_reg_442_reg[31]_2 (\t_V_reg_442_reg[31]_2 ),
        .\t_V_reg_442_reg[31]_3 (\t_V_reg_442_reg[31]_3 ),
        .\t_V_reg_442_reg[31]_4 (\t_V_reg_442_reg[31]_1 ),
        .\t_V_reg_442_reg[4]_0 (\t_V_reg_442_reg[4] ),
        .\t_V_reg_442_reg[7]_0 (\t_V_reg_442_reg[7] ),
        .\t_V_reg_442_reg[8]_0 (\t_V_reg_442_reg[8] ),
        .\t_V_reg_442_reg[8]_1 (\t_V_reg_442_reg[8]_0 ),
        .\t_V_reg_442_reg[8]_2 (\t_V_reg_442_reg[8]_1 ),
        .\t_V_reg_442_reg[8]_3 (\t_V_reg_442_reg[8]_2 ),
        .\x_reg_2582_reg[8]_0 (\x_reg_2582_reg[8] ),
        .\x_reg_2582_reg[9]_0 (\x_reg_2582_reg[9] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Filter2D_fu_82_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_82_n_348),
        .Q(grp_Filter2D_fu_82_ap_start_reg_reg_n_0),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__0
       (.I0(Q),
        .I1(img_1_cols_V_c11_empty_n),
        .I2(img_1_rows_V_c10_empty_n),
        .I3(start_for_GaussianBlur_U0_empty_n),
        .I4(internal_full_n_reg),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(Q),
        .I1(img_1_cols_V_c11_empty_n),
        .I2(img_1_rows_V_c10_empty_n),
        .I3(start_for_GaussianBlur_U0_empty_n),
        .I4(internal_full_n_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo_DMA
   (CO,
    p_0_in,
    \odata_int_reg[8] ,
    Q,
    i_V_reg_2780,
    \icmp_ln54_reg_288_reg[0]_0 ,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    video_out_TDATA,
    video_out_TSTRB,
    video_out_TLAST,
    ap_rst,
    ap_clk,
    D,
    \cols_V_reg_259_reg[9]_0 ,
    DI,
    S,
    ap_rst_n,
    img_3_data_stream_0_empty_n,
    video_out_TREADY,
    img_3_cols_V_c13_empty_n,
    img_3_rows_V_c12_empty_n,
    start_for_Mat2AXIvideo_DMA_U0_empty_n,
    \ap_CS_fsm_reg[1]_1 ,
    \odata_int_reg[7] ,
    \rows_V_reg_254_reg[8]_0 ,
    \ret_V_reg_264_reg[32]_0 );
  output [0:0]CO;
  output p_0_in;
  output \odata_int_reg[8] ;
  output [0:0]Q;
  output i_V_reg_2780;
  output \icmp_ln54_reg_288_reg[0]_0 ;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]video_out_TDATA;
  output [0:0]video_out_TSTRB;
  output [0:0]video_out_TLAST;
  input ap_rst;
  input ap_clk;
  input [0:0]D;
  input [1:0]\cols_V_reg_259_reg[9]_0 ;
  input [0:0]DI;
  input [0:0]S;
  input ap_rst_n;
  input img_3_data_stream_0_empty_n;
  input video_out_TREADY;
  input img_3_cols_V_c13_empty_n;
  input img_3_rows_V_c12_empty_n;
  input start_for_Mat2AXIvideo_DMA_U0_empty_n;
  input \ap_CS_fsm_reg[1]_1 ;
  input \odata_int_reg[7] ;
  input [3:0]\rows_V_reg_254_reg[8]_0 ;
  input [4:0]\ret_V_reg_264_reg[32]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire Mat2AXIvideo_DMA_U0_img_cols_V_read;
  wire [0:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[3]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire \ap_NS_fsm3_inferred__0/i__carry__0_n_0 ;
  wire \ap_NS_fsm3_inferred__0/i__carry__0_n_1 ;
  wire \ap_NS_fsm3_inferred__0/i__carry__0_n_2 ;
  wire \ap_NS_fsm3_inferred__0/i__carry__0_n_3 ;
  wire \ap_NS_fsm3_inferred__0/i__carry__1_n_2 ;
  wire \ap_NS_fsm3_inferred__0/i__carry__1_n_3 ;
  wire \ap_NS_fsm3_inferred__0/i__carry_n_0 ;
  wire \ap_NS_fsm3_inferred__0/i__carry_n_1 ;
  wire \ap_NS_fsm3_inferred__0/i__carry_n_2 ;
  wire \ap_NS_fsm3_inferred__0/i__carry_n_3 ;
  wire ap_NS_fsm4_carry__0_i_1__0_n_0;
  wire ap_NS_fsm4_carry__0_i_2__0_n_0;
  wire ap_NS_fsm4_carry__0_i_3__0_n_0;
  wire ap_NS_fsm4_carry__0_i_4__0_n_0;
  wire ap_NS_fsm4_carry__0_n_0;
  wire ap_NS_fsm4_carry__0_n_1;
  wire ap_NS_fsm4_carry__0_n_2;
  wire ap_NS_fsm4_carry__0_n_3;
  wire ap_NS_fsm4_carry__1_i_1__0_n_0;
  wire ap_NS_fsm4_carry__1_i_2__0_n_0;
  wire ap_NS_fsm4_carry__1_i_3__0_n_0;
  wire ap_NS_fsm4_carry__1_n_2;
  wire ap_NS_fsm4_carry__1_n_3;
  wire ap_NS_fsm4_carry_i_1__0_n_0;
  wire ap_NS_fsm4_carry_i_2__0_n_0;
  wire ap_NS_fsm4_carry_i_3__0_n_0;
  wire ap_NS_fsm4_carry_i_4__0_n_0;
  wire ap_NS_fsm4_carry_n_0;
  wire ap_NS_fsm4_carry_n_1;
  wire ap_NS_fsm4_carry_n_2;
  wire ap_NS_fsm4_carry_n_3;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_3_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst;
  wire ap_rst_n;
  wire [9:7]cols_V_reg_259;
  wire [1:0]\cols_V_reg_259_reg[9]_0 ;
  wire [31:0]i_V_fu_214_p2;
  wire [31:0]i_V_reg_278;
  wire i_V_reg_2780;
  wire \i_V_reg_278_reg[12]_i_1_n_0 ;
  wire \i_V_reg_278_reg[12]_i_1_n_1 ;
  wire \i_V_reg_278_reg[12]_i_1_n_2 ;
  wire \i_V_reg_278_reg[12]_i_1_n_3 ;
  wire \i_V_reg_278_reg[16]_i_1_n_0 ;
  wire \i_V_reg_278_reg[16]_i_1_n_1 ;
  wire \i_V_reg_278_reg[16]_i_1_n_2 ;
  wire \i_V_reg_278_reg[16]_i_1_n_3 ;
  wire \i_V_reg_278_reg[20]_i_1_n_0 ;
  wire \i_V_reg_278_reg[20]_i_1_n_1 ;
  wire \i_V_reg_278_reg[20]_i_1_n_2 ;
  wire \i_V_reg_278_reg[20]_i_1_n_3 ;
  wire \i_V_reg_278_reg[24]_i_1_n_0 ;
  wire \i_V_reg_278_reg[24]_i_1_n_1 ;
  wire \i_V_reg_278_reg[24]_i_1_n_2 ;
  wire \i_V_reg_278_reg[24]_i_1_n_3 ;
  wire \i_V_reg_278_reg[28]_i_1_n_0 ;
  wire \i_V_reg_278_reg[28]_i_1_n_1 ;
  wire \i_V_reg_278_reg[28]_i_1_n_2 ;
  wire \i_V_reg_278_reg[28]_i_1_n_3 ;
  wire \i_V_reg_278_reg[31]_i_2_n_2 ;
  wire \i_V_reg_278_reg[31]_i_2_n_3 ;
  wire \i_V_reg_278_reg[4]_i_1_n_0 ;
  wire \i_V_reg_278_reg[4]_i_1_n_1 ;
  wire \i_V_reg_278_reg[4]_i_1_n_2 ;
  wire \i_V_reg_278_reg[4]_i_1_n_3 ;
  wire \i_V_reg_278_reg[8]_i_1_n_0 ;
  wire \i_V_reg_278_reg[8]_i_1_n_1 ;
  wire \i_V_reg_278_reg[8]_i_1_n_2 ;
  wire \i_V_reg_278_reg[8]_i_1_n_3 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire icmp_ln54_reg_288_pp0_iter1_reg;
  wire \icmp_ln54_reg_288_reg[0]_0 ;
  wire \icmp_ln54_reg_288_reg_n_0_[0] ;
  wire icmp_ln879_1_fu_244_p2;
  wire icmp_ln879_fu_224_p2;
  wire icmp_ln879_reg_283;
  wire icmp_ln879_reg_2830_carry__0_i_1_n_0;
  wire icmp_ln879_reg_2830_carry__0_i_2_n_0;
  wire icmp_ln879_reg_2830_carry__0_i_3_n_0;
  wire icmp_ln879_reg_2830_carry__0_i_4_n_0;
  wire icmp_ln879_reg_2830_carry__0_n_0;
  wire icmp_ln879_reg_2830_carry__0_n_1;
  wire icmp_ln879_reg_2830_carry__0_n_2;
  wire icmp_ln879_reg_2830_carry__0_n_3;
  wire icmp_ln879_reg_2830_carry__1_i_1_n_0;
  wire icmp_ln879_reg_2830_carry__1_i_2_n_0;
  wire icmp_ln879_reg_2830_carry__1_i_3_n_0;
  wire icmp_ln879_reg_2830_carry__1_n_2;
  wire icmp_ln879_reg_2830_carry__1_n_3;
  wire icmp_ln879_reg_2830_carry_i_1_n_0;
  wire icmp_ln879_reg_2830_carry_i_2_n_0;
  wire icmp_ln879_reg_2830_carry_i_3_n_0;
  wire icmp_ln879_reg_2830_carry_i_4_n_0;
  wire icmp_ln879_reg_2830_carry_n_0;
  wire icmp_ln879_reg_2830_carry_n_1;
  wire icmp_ln879_reg_2830_carry_n_2;
  wire icmp_ln879_reg_2830_carry_n_3;
  wire img_3_cols_V_c13_empty_n;
  wire img_3_data_stream_0_empty_n;
  wire img_3_rows_V_c12_empty_n;
  wire internal_empty_n_reg;
  wire \odata_int_reg[7] ;
  wire \odata_int_reg[8] ;
  wire p_0_in;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_0;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_1;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_14;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_15;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_16;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_17;
  wire [32:9]ret_V_1_fu_203_p2;
  wire ret_V_1_fu_203_p2_carry_n_3;
  wire [32:8]ret_V_1_reg_269;
  wire [32:5]ret_V_reg_264;
  wire [4:0]\ret_V_reg_264_reg[32]_0 ;
  wire [8:5]rows_V_reg_254;
  wire [3:0]\rows_V_reg_254_reg[8]_0 ;
  wire start_for_Mat2AXIvideo_DMA_U0_empty_n;
  wire t_V_2_reg_170;
  wire t_V_2_reg_1700;
  wire \t_V_2_reg_170[0]_i_4_n_0 ;
  wire \t_V_2_reg_170[0]_i_5_n_0 ;
  wire \t_V_2_reg_170[0]_i_7_n_0 ;
  wire \t_V_2_reg_170[0]_i_9_n_0 ;
  wire [31:0]t_V_2_reg_170_reg;
  wire \t_V_2_reg_170_reg[0]_i_3_n_0 ;
  wire \t_V_2_reg_170_reg[0]_i_3_n_1 ;
  wire \t_V_2_reg_170_reg[0]_i_3_n_2 ;
  wire \t_V_2_reg_170_reg[0]_i_3_n_3 ;
  wire \t_V_2_reg_170_reg[0]_i_3_n_4 ;
  wire \t_V_2_reg_170_reg[0]_i_3_n_5 ;
  wire \t_V_2_reg_170_reg[0]_i_3_n_6 ;
  wire \t_V_2_reg_170_reg[0]_i_3_n_7 ;
  wire \t_V_2_reg_170_reg[12]_i_1_n_0 ;
  wire \t_V_2_reg_170_reg[12]_i_1_n_1 ;
  wire \t_V_2_reg_170_reg[12]_i_1_n_2 ;
  wire \t_V_2_reg_170_reg[12]_i_1_n_3 ;
  wire \t_V_2_reg_170_reg[12]_i_1_n_4 ;
  wire \t_V_2_reg_170_reg[12]_i_1_n_5 ;
  wire \t_V_2_reg_170_reg[12]_i_1_n_6 ;
  wire \t_V_2_reg_170_reg[12]_i_1_n_7 ;
  wire \t_V_2_reg_170_reg[16]_i_1_n_0 ;
  wire \t_V_2_reg_170_reg[16]_i_1_n_1 ;
  wire \t_V_2_reg_170_reg[16]_i_1_n_2 ;
  wire \t_V_2_reg_170_reg[16]_i_1_n_3 ;
  wire \t_V_2_reg_170_reg[16]_i_1_n_4 ;
  wire \t_V_2_reg_170_reg[16]_i_1_n_5 ;
  wire \t_V_2_reg_170_reg[16]_i_1_n_6 ;
  wire \t_V_2_reg_170_reg[16]_i_1_n_7 ;
  wire \t_V_2_reg_170_reg[20]_i_1_n_0 ;
  wire \t_V_2_reg_170_reg[20]_i_1_n_1 ;
  wire \t_V_2_reg_170_reg[20]_i_1_n_2 ;
  wire \t_V_2_reg_170_reg[20]_i_1_n_3 ;
  wire \t_V_2_reg_170_reg[20]_i_1_n_4 ;
  wire \t_V_2_reg_170_reg[20]_i_1_n_5 ;
  wire \t_V_2_reg_170_reg[20]_i_1_n_6 ;
  wire \t_V_2_reg_170_reg[20]_i_1_n_7 ;
  wire \t_V_2_reg_170_reg[24]_i_1_n_0 ;
  wire \t_V_2_reg_170_reg[24]_i_1_n_1 ;
  wire \t_V_2_reg_170_reg[24]_i_1_n_2 ;
  wire \t_V_2_reg_170_reg[24]_i_1_n_3 ;
  wire \t_V_2_reg_170_reg[24]_i_1_n_4 ;
  wire \t_V_2_reg_170_reg[24]_i_1_n_5 ;
  wire \t_V_2_reg_170_reg[24]_i_1_n_6 ;
  wire \t_V_2_reg_170_reg[24]_i_1_n_7 ;
  wire \t_V_2_reg_170_reg[28]_i_1_n_1 ;
  wire \t_V_2_reg_170_reg[28]_i_1_n_2 ;
  wire \t_V_2_reg_170_reg[28]_i_1_n_3 ;
  wire \t_V_2_reg_170_reg[28]_i_1_n_4 ;
  wire \t_V_2_reg_170_reg[28]_i_1_n_5 ;
  wire \t_V_2_reg_170_reg[28]_i_1_n_6 ;
  wire \t_V_2_reg_170_reg[28]_i_1_n_7 ;
  wire \t_V_2_reg_170_reg[4]_i_1_n_0 ;
  wire \t_V_2_reg_170_reg[4]_i_1_n_1 ;
  wire \t_V_2_reg_170_reg[4]_i_1_n_2 ;
  wire \t_V_2_reg_170_reg[4]_i_1_n_3 ;
  wire \t_V_2_reg_170_reg[4]_i_1_n_4 ;
  wire \t_V_2_reg_170_reg[4]_i_1_n_5 ;
  wire \t_V_2_reg_170_reg[4]_i_1_n_6 ;
  wire \t_V_2_reg_170_reg[4]_i_1_n_7 ;
  wire \t_V_2_reg_170_reg[8]_i_1_n_0 ;
  wire \t_V_2_reg_170_reg[8]_i_1_n_1 ;
  wire \t_V_2_reg_170_reg[8]_i_1_n_2 ;
  wire \t_V_2_reg_170_reg[8]_i_1_n_3 ;
  wire \t_V_2_reg_170_reg[8]_i_1_n_4 ;
  wire \t_V_2_reg_170_reg[8]_i_1_n_5 ;
  wire \t_V_2_reg_170_reg[8]_i_1_n_6 ;
  wire \t_V_2_reg_170_reg[8]_i_1_n_7 ;
  wire [31:0]t_V_reg_159;
  wire t_V_reg_159_0;
  wire tmp_last_V_fu_249_p20_carry__0_i_1_n_0;
  wire tmp_last_V_fu_249_p20_carry__0_i_2_n_0;
  wire tmp_last_V_fu_249_p20_carry__0_i_3_n_0;
  wire tmp_last_V_fu_249_p20_carry__0_i_4_n_0;
  wire tmp_last_V_fu_249_p20_carry__0_n_0;
  wire tmp_last_V_fu_249_p20_carry__0_n_1;
  wire tmp_last_V_fu_249_p20_carry__0_n_2;
  wire tmp_last_V_fu_249_p20_carry__0_n_3;
  wire tmp_last_V_fu_249_p20_carry__1_i_1_n_0;
  wire tmp_last_V_fu_249_p20_carry__1_i_2_n_0;
  wire tmp_last_V_fu_249_p20_carry__1_i_3_n_0;
  wire tmp_last_V_fu_249_p20_carry__1_n_2;
  wire tmp_last_V_fu_249_p20_carry__1_n_3;
  wire tmp_last_V_fu_249_p20_carry_i_1_n_0;
  wire tmp_last_V_fu_249_p20_carry_i_2_n_0;
  wire tmp_last_V_fu_249_p20_carry_i_3_n_0;
  wire tmp_last_V_fu_249_p20_carry_i_4_n_0;
  wire tmp_last_V_fu_249_p20_carry_n_0;
  wire tmp_last_V_fu_249_p20_carry_n_1;
  wire tmp_last_V_fu_249_p20_carry_n_2;
  wire tmp_last_V_fu_249_p20_carry_n_3;
  wire tmp_last_V_reg_297;
  wire [0:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TSTRB;
  wire [3:0]\NLW_ap_NS_fsm3_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_NS_fsm3_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_NS_fsm3_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_NS_fsm3_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]NLW_ap_NS_fsm4_carry_O_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm4_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_ap_NS_fsm4_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm4_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_V_reg_278_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_278_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln879_reg_2830_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln879_reg_2830_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln879_reg_2830_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln879_reg_2830_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_ret_V_1_fu_203_p2_carry_CO_UNCONNECTED;
  wire [3:2]NLW_ret_V_1_fu_203_p2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_t_V_2_reg_170_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_tmp_last_V_fu_249_p20_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_last_V_fu_249_p20_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_last_V_fu_249_p20_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_last_V_fu_249_p20_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFF2AAA2AAA2AAA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q),
        .I1(img_3_cols_V_c13_empty_n),
        .I2(img_3_rows_V_c12_empty_n),
        .I3(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .I4(CO),
        .I5(i_V_reg_2780),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .O(\ap_CS_fsm[3]_i_2__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  CARRY4 \ap_NS_fsm3_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\ap_NS_fsm3_inferred__0/i__carry_n_0 ,\ap_NS_fsm3_inferred__0/i__carry_n_1 ,\ap_NS_fsm3_inferred__0/i__carry_n_2 ,\ap_NS_fsm3_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_NS_fsm3_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \ap_NS_fsm3_inferred__0/i__carry__0 
       (.CI(\ap_NS_fsm3_inferred__0/i__carry_n_0 ),
        .CO({\ap_NS_fsm3_inferred__0/i__carry__0_n_0 ,\ap_NS_fsm3_inferred__0/i__carry__0_n_1 ,\ap_NS_fsm3_inferred__0/i__carry__0_n_2 ,\ap_NS_fsm3_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_NS_fsm3_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \ap_NS_fsm3_inferred__0/i__carry__1 
       (.CI(\ap_NS_fsm3_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_ap_NS_fsm3_inferred__0/i__carry__1_CO_UNCONNECTED [3],CO,\ap_NS_fsm3_inferred__0/i__carry__1_n_2 ,\ap_NS_fsm3_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_NS_fsm3_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0}));
  CARRY4 ap_NS_fsm4_carry
       (.CI(1'b0),
        .CO({ap_NS_fsm4_carry_n_0,ap_NS_fsm4_carry_n_1,ap_NS_fsm4_carry_n_2,ap_NS_fsm4_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm4_carry_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm4_carry_i_1__0_n_0,ap_NS_fsm4_carry_i_2__0_n_0,ap_NS_fsm4_carry_i_3__0_n_0,ap_NS_fsm4_carry_i_4__0_n_0}));
  CARRY4 ap_NS_fsm4_carry__0
       (.CI(ap_NS_fsm4_carry_n_0),
        .CO({ap_NS_fsm4_carry__0_n_0,ap_NS_fsm4_carry__0_n_1,ap_NS_fsm4_carry__0_n_2,ap_NS_fsm4_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm4_carry__0_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm4_carry__0_i_1__0_n_0,ap_NS_fsm4_carry__0_i_2__0_n_0,ap_NS_fsm4_carry__0_i_3__0_n_0,ap_NS_fsm4_carry__0_i_4__0_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__0_i_1__0
       (.I0(t_V_2_reg_170_reg[23]),
        .I1(t_V_2_reg_170_reg[22]),
        .I2(t_V_2_reg_170_reg[21]),
        .O(ap_NS_fsm4_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__0_i_2__0
       (.I0(t_V_2_reg_170_reg[20]),
        .I1(t_V_2_reg_170_reg[19]),
        .I2(t_V_2_reg_170_reg[18]),
        .O(ap_NS_fsm4_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__0_i_3__0
       (.I0(t_V_2_reg_170_reg[17]),
        .I1(t_V_2_reg_170_reg[16]),
        .I2(t_V_2_reg_170_reg[15]),
        .O(ap_NS_fsm4_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__0_i_4__0
       (.I0(t_V_2_reg_170_reg[14]),
        .I1(t_V_2_reg_170_reg[13]),
        .I2(t_V_2_reg_170_reg[12]),
        .O(ap_NS_fsm4_carry__0_i_4__0_n_0));
  CARRY4 ap_NS_fsm4_carry__1
       (.CI(ap_NS_fsm4_carry__0_n_0),
        .CO({NLW_ap_NS_fsm4_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,ap_NS_fsm4_carry__1_n_2,ap_NS_fsm4_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm4_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,ap_NS_fsm4_carry__1_i_1__0_n_0,ap_NS_fsm4_carry__1_i_2__0_n_0,ap_NS_fsm4_carry__1_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    ap_NS_fsm4_carry__1_i_1__0
       (.I0(t_V_2_reg_170_reg[30]),
        .I1(t_V_2_reg_170_reg[31]),
        .O(ap_NS_fsm4_carry__1_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__1_i_2__0
       (.I0(t_V_2_reg_170_reg[29]),
        .I1(t_V_2_reg_170_reg[28]),
        .I2(t_V_2_reg_170_reg[27]),
        .O(ap_NS_fsm4_carry__1_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__1_i_3__0
       (.I0(t_V_2_reg_170_reg[26]),
        .I1(t_V_2_reg_170_reg[25]),
        .I2(t_V_2_reg_170_reg[24]),
        .O(ap_NS_fsm4_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    ap_NS_fsm4_carry_i_1__0
       (.I0(t_V_2_reg_170_reg[11]),
        .I1(t_V_2_reg_170_reg[10]),
        .I2(t_V_2_reg_170_reg[9]),
        .I3(cols_V_reg_259[9]),
        .O(ap_NS_fsm4_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    ap_NS_fsm4_carry_i_2__0
       (.I0(t_V_2_reg_170_reg[8]),
        .I1(t_V_2_reg_170_reg[6]),
        .I2(t_V_2_reg_170_reg[7]),
        .I3(cols_V_reg_259[7]),
        .O(ap_NS_fsm4_carry_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry_i_3__0
       (.I0(t_V_2_reg_170_reg[5]),
        .I1(t_V_2_reg_170_reg[4]),
        .I2(t_V_2_reg_170_reg[3]),
        .O(ap_NS_fsm4_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry_i_4__0
       (.I0(t_V_2_reg_170_reg[2]),
        .I1(t_V_2_reg_170_reg[1]),
        .I2(t_V_2_reg_170_reg[0]),
        .O(ap_NS_fsm4_carry_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter2_i_3
       (.I0(\icmp_ln54_reg_288_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_enable_reg_pp0_iter2_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_1),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \cols_V_reg_259[9]_i_1 
       (.I0(Q),
        .I1(img_3_cols_V_c13_empty_n),
        .I2(img_3_rows_V_c12_empty_n),
        .I3(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .O(Mat2AXIvideo_DMA_U0_img_cols_V_read));
  FDRE \cols_V_reg_259_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(\cols_V_reg_259_reg[9]_0 [0]),
        .Q(cols_V_reg_259[7]),
        .R(1'b0));
  FDRE \cols_V_reg_259_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(\cols_V_reg_259_reg[9]_0 [1]),
        .Q(cols_V_reg_259[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_278[0]_i_1 
       (.I0(t_V_reg_159[0]),
        .O(i_V_fu_214_p2[0]));
  FDRE \i_V_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[0]),
        .Q(i_V_reg_278[0]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[10]),
        .Q(i_V_reg_278[10]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[11] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[11]),
        .Q(i_V_reg_278[11]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[12] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[12]),
        .Q(i_V_reg_278[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_278_reg[12]_i_1 
       (.CI(\i_V_reg_278_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_278_reg[12]_i_1_n_0 ,\i_V_reg_278_reg[12]_i_1_n_1 ,\i_V_reg_278_reg[12]_i_1_n_2 ,\i_V_reg_278_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_214_p2[12:9]),
        .S(t_V_reg_159[12:9]));
  FDRE \i_V_reg_278_reg[13] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[13]),
        .Q(i_V_reg_278[13]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[14] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[14]),
        .Q(i_V_reg_278[14]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[15] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[15]),
        .Q(i_V_reg_278[15]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[16] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[16]),
        .Q(i_V_reg_278[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_278_reg[16]_i_1 
       (.CI(\i_V_reg_278_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_278_reg[16]_i_1_n_0 ,\i_V_reg_278_reg[16]_i_1_n_1 ,\i_V_reg_278_reg[16]_i_1_n_2 ,\i_V_reg_278_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_214_p2[16:13]),
        .S(t_V_reg_159[16:13]));
  FDRE \i_V_reg_278_reg[17] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[17]),
        .Q(i_V_reg_278[17]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[18] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[18]),
        .Q(i_V_reg_278[18]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[19] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[19]),
        .Q(i_V_reg_278[19]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[1]),
        .Q(i_V_reg_278[1]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[20] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[20]),
        .Q(i_V_reg_278[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_278_reg[20]_i_1 
       (.CI(\i_V_reg_278_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_278_reg[20]_i_1_n_0 ,\i_V_reg_278_reg[20]_i_1_n_1 ,\i_V_reg_278_reg[20]_i_1_n_2 ,\i_V_reg_278_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_214_p2[20:17]),
        .S(t_V_reg_159[20:17]));
  FDRE \i_V_reg_278_reg[21] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[21]),
        .Q(i_V_reg_278[21]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[22] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[22]),
        .Q(i_V_reg_278[22]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[23] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[23]),
        .Q(i_V_reg_278[23]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[24] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[24]),
        .Q(i_V_reg_278[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_278_reg[24]_i_1 
       (.CI(\i_V_reg_278_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_278_reg[24]_i_1_n_0 ,\i_V_reg_278_reg[24]_i_1_n_1 ,\i_V_reg_278_reg[24]_i_1_n_2 ,\i_V_reg_278_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_214_p2[24:21]),
        .S(t_V_reg_159[24:21]));
  FDRE \i_V_reg_278_reg[25] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[25]),
        .Q(i_V_reg_278[25]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[26] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[26]),
        .Q(i_V_reg_278[26]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[27] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[27]),
        .Q(i_V_reg_278[27]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[28] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[28]),
        .Q(i_V_reg_278[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_278_reg[28]_i_1 
       (.CI(\i_V_reg_278_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_278_reg[28]_i_1_n_0 ,\i_V_reg_278_reg[28]_i_1_n_1 ,\i_V_reg_278_reg[28]_i_1_n_2 ,\i_V_reg_278_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_214_p2[28:25]),
        .S(t_V_reg_159[28:25]));
  FDRE \i_V_reg_278_reg[29] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[29]),
        .Q(i_V_reg_278[29]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[2]),
        .Q(i_V_reg_278[2]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[30] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[30]),
        .Q(i_V_reg_278[30]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[31] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[31]),
        .Q(i_V_reg_278[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_278_reg[31]_i_2 
       (.CI(\i_V_reg_278_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_278_reg[31]_i_2_CO_UNCONNECTED [3:2],\i_V_reg_278_reg[31]_i_2_n_2 ,\i_V_reg_278_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_278_reg[31]_i_2_O_UNCONNECTED [3],i_V_fu_214_p2[31:29]}),
        .S({1'b0,t_V_reg_159[31:29]}));
  FDRE \i_V_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[3]),
        .Q(i_V_reg_278[3]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[4]),
        .Q(i_V_reg_278[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_278_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_278_reg[4]_i_1_n_0 ,\i_V_reg_278_reg[4]_i_1_n_1 ,\i_V_reg_278_reg[4]_i_1_n_2 ,\i_V_reg_278_reg[4]_i_1_n_3 }),
        .CYINIT(t_V_reg_159[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_214_p2[4:1]),
        .S(t_V_reg_159[4:1]));
  FDRE \i_V_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[5]),
        .Q(i_V_reg_278[5]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[6]),
        .Q(i_V_reg_278[6]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[7]),
        .Q(i_V_reg_278[7]),
        .R(1'b0));
  FDRE \i_V_reg_278_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[8]),
        .Q(i_V_reg_278[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_278_reg[8]_i_1 
       (.CI(\i_V_reg_278_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_278_reg[8]_i_1_n_0 ,\i_V_reg_278_reg[8]_i_1_n_1 ,\i_V_reg_278_reg[8]_i_1_n_2 ,\i_V_reg_278_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_214_p2[8:5]),
        .S(t_V_reg_159[8:5]));
  FDRE \i_V_reg_278_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_2780),
        .D(i_V_fu_214_p2[9]),
        .Q(i_V_reg_278[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_1
       (.I0(t_V_reg_159[23]),
        .I1(t_V_reg_159[22]),
        .I2(t_V_reg_159[21]),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2
       (.I0(t_V_reg_159[20]),
        .I1(t_V_reg_159[19]),
        .I2(t_V_reg_159[18]),
        .O(i__carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_3
       (.I0(t_V_reg_159[17]),
        .I1(t_V_reg_159[16]),
        .I2(t_V_reg_159[15]),
        .O(i__carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_4
       (.I0(t_V_reg_159[14]),
        .I1(t_V_reg_159[13]),
        .I2(t_V_reg_159[12]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_1
       (.I0(t_V_reg_159[30]),
        .I1(t_V_reg_159[31]),
        .O(i__carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_2
       (.I0(t_V_reg_159[29]),
        .I1(t_V_reg_159[28]),
        .I2(t_V_reg_159[27]),
        .O(i__carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_3
       (.I0(t_V_reg_159[26]),
        .I1(t_V_reg_159[25]),
        .I2(t_V_reg_159[24]),
        .O(i__carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1
       (.I0(t_V_reg_159[11]),
        .I1(t_V_reg_159[10]),
        .I2(t_V_reg_159[9]),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(rows_V_reg_254[8]),
        .I1(t_V_reg_159[8]),
        .I2(rows_V_reg_254[7]),
        .I3(t_V_reg_159[7]),
        .I4(t_V_reg_159[6]),
        .I5(rows_V_reg_254[6]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    i__carry_i_3
       (.I0(t_V_reg_159[4]),
        .I1(t_V_reg_159[3]),
        .I2(t_V_reg_159[5]),
        .I3(rows_V_reg_254[5]),
        .O(i__carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_4
       (.I0(t_V_reg_159[2]),
        .I1(t_V_reg_159[1]),
        .I2(t_V_reg_159[0]),
        .O(i__carry_i_4_n_0));
  FDRE \icmp_ln54_reg_288_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .Q(icmp_ln54_reg_288_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln54_reg_288_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .Q(\icmp_ln54_reg_288_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 icmp_ln879_reg_2830_carry
       (.CI(1'b0),
        .CO({icmp_ln879_reg_2830_carry_n_0,icmp_ln879_reg_2830_carry_n_1,icmp_ln879_reg_2830_carry_n_2,icmp_ln879_reg_2830_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln879_reg_2830_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln879_reg_2830_carry_i_1_n_0,icmp_ln879_reg_2830_carry_i_2_n_0,icmp_ln879_reg_2830_carry_i_3_n_0,icmp_ln879_reg_2830_carry_i_4_n_0}));
  CARRY4 icmp_ln879_reg_2830_carry__0
       (.CI(icmp_ln879_reg_2830_carry_n_0),
        .CO({icmp_ln879_reg_2830_carry__0_n_0,icmp_ln879_reg_2830_carry__0_n_1,icmp_ln879_reg_2830_carry__0_n_2,icmp_ln879_reg_2830_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln879_reg_2830_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln879_reg_2830_carry__0_i_1_n_0,icmp_ln879_reg_2830_carry__0_i_2_n_0,icmp_ln879_reg_2830_carry__0_i_3_n_0,icmp_ln879_reg_2830_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h8001)) 
    icmp_ln879_reg_2830_carry__0_i_1
       (.I0(t_V_reg_159[22]),
        .I1(t_V_reg_159[23]),
        .I2(ret_V_reg_264[32]),
        .I3(t_V_reg_159[21]),
        .O(icmp_ln879_reg_2830_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    icmp_ln879_reg_2830_carry__0_i_2
       (.I0(t_V_reg_159[19]),
        .I1(t_V_reg_159[20]),
        .I2(ret_V_reg_264[32]),
        .I3(t_V_reg_159[18]),
        .O(icmp_ln879_reg_2830_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    icmp_ln879_reg_2830_carry__0_i_3
       (.I0(t_V_reg_159[16]),
        .I1(t_V_reg_159[17]),
        .I2(ret_V_reg_264[32]),
        .I3(t_V_reg_159[15]),
        .O(icmp_ln879_reg_2830_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    icmp_ln879_reg_2830_carry__0_i_4
       (.I0(t_V_reg_159[13]),
        .I1(t_V_reg_159[14]),
        .I2(ret_V_reg_264[32]),
        .I3(t_V_reg_159[12]),
        .O(icmp_ln879_reg_2830_carry__0_i_4_n_0));
  CARRY4 icmp_ln879_reg_2830_carry__1
       (.CI(icmp_ln879_reg_2830_carry__0_n_0),
        .CO({NLW_icmp_ln879_reg_2830_carry__1_CO_UNCONNECTED[3],icmp_ln879_fu_224_p2,icmp_ln879_reg_2830_carry__1_n_2,icmp_ln879_reg_2830_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln879_reg_2830_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln879_reg_2830_carry__1_i_1_n_0,icmp_ln879_reg_2830_carry__1_i_2_n_0,icmp_ln879_reg_2830_carry__1_i_3_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln879_reg_2830_carry__1_i_1
       (.I0(t_V_reg_159[31]),
        .I1(t_V_reg_159[30]),
        .I2(ret_V_reg_264[32]),
        .O(icmp_ln879_reg_2830_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    icmp_ln879_reg_2830_carry__1_i_2
       (.I0(t_V_reg_159[28]),
        .I1(t_V_reg_159[29]),
        .I2(ret_V_reg_264[32]),
        .I3(t_V_reg_159[27]),
        .O(icmp_ln879_reg_2830_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    icmp_ln879_reg_2830_carry__1_i_3
       (.I0(t_V_reg_159[25]),
        .I1(t_V_reg_159[26]),
        .I2(ret_V_reg_264[32]),
        .I3(t_V_reg_159[24]),
        .O(icmp_ln879_reg_2830_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    icmp_ln879_reg_2830_carry_i_1
       (.I0(t_V_reg_159[10]),
        .I1(t_V_reg_159[11]),
        .I2(ret_V_reg_264[32]),
        .I3(t_V_reg_159[9]),
        .O(icmp_ln879_reg_2830_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln879_reg_2830_carry_i_2
       (.I0(ret_V_reg_264[8]),
        .I1(t_V_reg_159[8]),
        .I2(ret_V_reg_264[7]),
        .I3(t_V_reg_159[7]),
        .I4(t_V_reg_159[6]),
        .I5(ret_V_reg_264[6]),
        .O(icmp_ln879_reg_2830_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h8008)) 
    icmp_ln879_reg_2830_carry_i_3
       (.I0(t_V_reg_159[4]),
        .I1(t_V_reg_159[3]),
        .I2(t_V_reg_159[5]),
        .I3(ret_V_reg_264[5]),
        .O(icmp_ln879_reg_2830_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln879_reg_2830_carry_i_4
       (.I0(t_V_reg_159[2]),
        .I1(t_V_reg_159[1]),
        .I2(t_V_reg_159[0]),
        .O(icmp_ln879_reg_2830_carry_i_4_n_0));
  FDRE \icmp_ln879_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .Q(icmp_ln879_reg_283),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \odata_int[8]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(img_3_data_stream_0_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln54_reg_288_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_AXI_video_strm_V_data_V_U
       (.CO(CO),
        .D(ap_NS_fsm[3:1]),
        .E(i_V_reg_2780),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[3] (ap_enable_reg_pp0_iter1_reg_n_0),
        .\ap_CS_fsm_reg[3]_0 (ap_enable_reg_pp0_iter2_reg_n_0),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm[3]_i_2__1_n_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_i_3_n_0),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_AXI_video_strm_V_data_V_U_n_0),
        .ap_rst_n_1(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .icmp_ln54_reg_288_pp0_iter1_reg(icmp_ln54_reg_288_pp0_iter1_reg),
        .\icmp_ln54_reg_288_reg[0] (\icmp_ln54_reg_288_reg[0]_0 ),
        .\icmp_ln54_reg_288_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .\icmp_ln54_reg_288_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .\icmp_ln54_reg_288_reg[0]_2 (\icmp_ln54_reg_288_reg_n_0_[0] ),
        .icmp_ln879_reg_283(icmp_ln879_reg_283),
        .\icmp_ln879_reg_283_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .\icmp_ln879_reg_283_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .\icmp_ln879_reg_283_reg[0]_1 (icmp_ln879_fu_224_p2),
        .img_3_data_stream_0_empty_n(img_3_data_stream_0_empty_n),
        .internal_empty_n_reg(regslice_both_AXI_video_strm_V_data_V_U_n_1),
        .internal_empty_n_reg_0(internal_empty_n_reg),
        .\ireg_reg[8] (p_0_in),
        .\odata_int_reg[7] (\odata_int_reg[7] ),
        .\odata_int_reg[8] (\odata_int_reg[8] ),
        .\odata_int_reg[8]_0 (\ap_CS_fsm_reg[2]_0 ),
        .start_for_Mat2AXIvideo_DMA_U0_empty_n(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .t_V_2_reg_170(t_V_2_reg_170),
        .t_V_2_reg_1700(t_V_2_reg_1700),
        .\t_V_2_reg_170_reg[0] (\t_V_2_reg_170[0]_i_7_n_0 ),
        .\t_V_2_reg_170_reg[0]_0 (\t_V_2_reg_170[0]_i_4_n_0 ),
        .\t_V_2_reg_170_reg[0]_1 (\t_V_2_reg_170[0]_i_5_n_0 ),
        .\t_V_2_reg_170_reg[0]_2 (ap_condition_pp0_exit_iter0_state3),
        .tmp_last_V_reg_297(tmp_last_V_reg_297),
        .\tmp_last_V_reg_297_reg[0] (icmp_ln879_1_fu_244_p2),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1 regslice_both_AXI_video_strm_V_keep_V_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\odata_int_reg[1] (\icmp_ln54_reg_288_reg[0]_0 ),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_8 regslice_both_AXI_video_strm_V_last_V_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\odata_int_reg[1] (\icmp_ln54_reg_288_reg[0]_0 ),
        .tmp_last_V_reg_297(tmp_last_V_reg_297),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY));
  CARRY4 ret_V_1_fu_203_p2_carry
       (.CI(1'b0),
        .CO({NLW_ret_V_1_fu_203_p2_carry_CO_UNCONNECTED[3:1],ret_V_1_fu_203_p2_carry_n_3}),
        .CYINIT(\cols_V_reg_259_reg[9]_0 [0]),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({NLW_ret_V_1_fu_203_p2_carry_O_UNCONNECTED[3:2],ret_V_1_fu_203_p2[32],ret_V_1_fu_203_p2[9]}),
        .S({1'b0,1'b0,1'b1,S}));
  FDRE \ret_V_1_reg_269_reg[32] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(ret_V_1_fu_203_p2[32]),
        .Q(ret_V_1_reg_269[32]),
        .R(1'b0));
  FDRE \ret_V_1_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(D),
        .Q(ret_V_1_reg_269[8]),
        .R(1'b0));
  FDRE \ret_V_1_reg_269_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(ret_V_1_fu_203_p2[9]),
        .Q(ret_V_1_reg_269[9]),
        .R(1'b0));
  FDRE \ret_V_reg_264_reg[32] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(\ret_V_reg_264_reg[32]_0 [4]),
        .Q(ret_V_reg_264[32]),
        .R(1'b0));
  FDRE \ret_V_reg_264_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(\ret_V_reg_264_reg[32]_0 [0]),
        .Q(ret_V_reg_264[5]),
        .R(1'b0));
  FDRE \ret_V_reg_264_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(\ret_V_reg_264_reg[32]_0 [1]),
        .Q(ret_V_reg_264[6]),
        .R(1'b0));
  FDRE \ret_V_reg_264_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(\ret_V_reg_264_reg[32]_0 [2]),
        .Q(ret_V_reg_264[7]),
        .R(1'b0));
  FDRE \ret_V_reg_264_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(\ret_V_reg_264_reg[32]_0 [3]),
        .Q(ret_V_reg_264[8]),
        .R(1'b0));
  FDRE \rows_V_reg_254_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(\rows_V_reg_254_reg[8]_0 [0]),
        .Q(rows_V_reg_254[5]),
        .R(1'b0));
  FDRE \rows_V_reg_254_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(\rows_V_reg_254_reg[8]_0 [1]),
        .Q(rows_V_reg_254[6]),
        .R(1'b0));
  FDRE \rows_V_reg_254_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(\rows_V_reg_254_reg[8]_0 [2]),
        .Q(rows_V_reg_254[7]),
        .R(1'b0));
  FDRE \rows_V_reg_254_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_DMA_U0_img_cols_V_read),
        .D(\rows_V_reg_254_reg[8]_0 [3]),
        .Q(rows_V_reg_254[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \t_V_2_reg_170[0]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln54_reg_288_reg_n_0_[0] ),
        .I2(img_3_data_stream_0_empty_n),
        .O(\t_V_2_reg_170[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \t_V_2_reg_170[0]_i_5 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\t_V_2_reg_170[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \t_V_2_reg_170[0]_i_7 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(icmp_ln54_reg_288_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln54_reg_288_reg_n_0_[0] ),
        .O(\t_V_2_reg_170[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_170[0]_i_9 
       (.I0(t_V_2_reg_170_reg[0]),
        .O(\t_V_2_reg_170[0]_i_9_n_0 ));
  FDRE \t_V_2_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[0]_i_3_n_7 ),
        .Q(t_V_2_reg_170_reg[0]),
        .R(t_V_2_reg_170));
  CARRY4 \t_V_2_reg_170_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_2_reg_170_reg[0]_i_3_n_0 ,\t_V_2_reg_170_reg[0]_i_3_n_1 ,\t_V_2_reg_170_reg[0]_i_3_n_2 ,\t_V_2_reg_170_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_2_reg_170_reg[0]_i_3_n_4 ,\t_V_2_reg_170_reg[0]_i_3_n_5 ,\t_V_2_reg_170_reg[0]_i_3_n_6 ,\t_V_2_reg_170_reg[0]_i_3_n_7 }),
        .S({t_V_2_reg_170_reg[3:1],\t_V_2_reg_170[0]_i_9_n_0 }));
  FDRE \t_V_2_reg_170_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[8]_i_1_n_5 ),
        .Q(t_V_2_reg_170_reg[10]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[11] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[8]_i_1_n_4 ),
        .Q(t_V_2_reg_170_reg[11]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[12] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[12]_i_1_n_7 ),
        .Q(t_V_2_reg_170_reg[12]),
        .R(t_V_2_reg_170));
  CARRY4 \t_V_2_reg_170_reg[12]_i_1 
       (.CI(\t_V_2_reg_170_reg[8]_i_1_n_0 ),
        .CO({\t_V_2_reg_170_reg[12]_i_1_n_0 ,\t_V_2_reg_170_reg[12]_i_1_n_1 ,\t_V_2_reg_170_reg[12]_i_1_n_2 ,\t_V_2_reg_170_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_170_reg[12]_i_1_n_4 ,\t_V_2_reg_170_reg[12]_i_1_n_5 ,\t_V_2_reg_170_reg[12]_i_1_n_6 ,\t_V_2_reg_170_reg[12]_i_1_n_7 }),
        .S(t_V_2_reg_170_reg[15:12]));
  FDRE \t_V_2_reg_170_reg[13] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[12]_i_1_n_6 ),
        .Q(t_V_2_reg_170_reg[13]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[14] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[12]_i_1_n_5 ),
        .Q(t_V_2_reg_170_reg[14]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[15] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[12]_i_1_n_4 ),
        .Q(t_V_2_reg_170_reg[15]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[16] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[16]_i_1_n_7 ),
        .Q(t_V_2_reg_170_reg[16]),
        .R(t_V_2_reg_170));
  CARRY4 \t_V_2_reg_170_reg[16]_i_1 
       (.CI(\t_V_2_reg_170_reg[12]_i_1_n_0 ),
        .CO({\t_V_2_reg_170_reg[16]_i_1_n_0 ,\t_V_2_reg_170_reg[16]_i_1_n_1 ,\t_V_2_reg_170_reg[16]_i_1_n_2 ,\t_V_2_reg_170_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_170_reg[16]_i_1_n_4 ,\t_V_2_reg_170_reg[16]_i_1_n_5 ,\t_V_2_reg_170_reg[16]_i_1_n_6 ,\t_V_2_reg_170_reg[16]_i_1_n_7 }),
        .S(t_V_2_reg_170_reg[19:16]));
  FDRE \t_V_2_reg_170_reg[17] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[16]_i_1_n_6 ),
        .Q(t_V_2_reg_170_reg[17]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[18] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[16]_i_1_n_5 ),
        .Q(t_V_2_reg_170_reg[18]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[19] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[16]_i_1_n_4 ),
        .Q(t_V_2_reg_170_reg[19]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[0]_i_3_n_6 ),
        .Q(t_V_2_reg_170_reg[1]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[20] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[20]_i_1_n_7 ),
        .Q(t_V_2_reg_170_reg[20]),
        .R(t_V_2_reg_170));
  CARRY4 \t_V_2_reg_170_reg[20]_i_1 
       (.CI(\t_V_2_reg_170_reg[16]_i_1_n_0 ),
        .CO({\t_V_2_reg_170_reg[20]_i_1_n_0 ,\t_V_2_reg_170_reg[20]_i_1_n_1 ,\t_V_2_reg_170_reg[20]_i_1_n_2 ,\t_V_2_reg_170_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_170_reg[20]_i_1_n_4 ,\t_V_2_reg_170_reg[20]_i_1_n_5 ,\t_V_2_reg_170_reg[20]_i_1_n_6 ,\t_V_2_reg_170_reg[20]_i_1_n_7 }),
        .S(t_V_2_reg_170_reg[23:20]));
  FDRE \t_V_2_reg_170_reg[21] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[20]_i_1_n_6 ),
        .Q(t_V_2_reg_170_reg[21]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[22] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[20]_i_1_n_5 ),
        .Q(t_V_2_reg_170_reg[22]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[23] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[20]_i_1_n_4 ),
        .Q(t_V_2_reg_170_reg[23]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[24] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[24]_i_1_n_7 ),
        .Q(t_V_2_reg_170_reg[24]),
        .R(t_V_2_reg_170));
  CARRY4 \t_V_2_reg_170_reg[24]_i_1 
       (.CI(\t_V_2_reg_170_reg[20]_i_1_n_0 ),
        .CO({\t_V_2_reg_170_reg[24]_i_1_n_0 ,\t_V_2_reg_170_reg[24]_i_1_n_1 ,\t_V_2_reg_170_reg[24]_i_1_n_2 ,\t_V_2_reg_170_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_170_reg[24]_i_1_n_4 ,\t_V_2_reg_170_reg[24]_i_1_n_5 ,\t_V_2_reg_170_reg[24]_i_1_n_6 ,\t_V_2_reg_170_reg[24]_i_1_n_7 }),
        .S(t_V_2_reg_170_reg[27:24]));
  FDRE \t_V_2_reg_170_reg[25] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[24]_i_1_n_6 ),
        .Q(t_V_2_reg_170_reg[25]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[26] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[24]_i_1_n_5 ),
        .Q(t_V_2_reg_170_reg[26]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[27] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[24]_i_1_n_4 ),
        .Q(t_V_2_reg_170_reg[27]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[28] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[28]_i_1_n_7 ),
        .Q(t_V_2_reg_170_reg[28]),
        .R(t_V_2_reg_170));
  CARRY4 \t_V_2_reg_170_reg[28]_i_1 
       (.CI(\t_V_2_reg_170_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_2_reg_170_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_2_reg_170_reg[28]_i_1_n_1 ,\t_V_2_reg_170_reg[28]_i_1_n_2 ,\t_V_2_reg_170_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_170_reg[28]_i_1_n_4 ,\t_V_2_reg_170_reg[28]_i_1_n_5 ,\t_V_2_reg_170_reg[28]_i_1_n_6 ,\t_V_2_reg_170_reg[28]_i_1_n_7 }),
        .S(t_V_2_reg_170_reg[31:28]));
  FDRE \t_V_2_reg_170_reg[29] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[28]_i_1_n_6 ),
        .Q(t_V_2_reg_170_reg[29]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[0]_i_3_n_5 ),
        .Q(t_V_2_reg_170_reg[2]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[30] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[28]_i_1_n_5 ),
        .Q(t_V_2_reg_170_reg[30]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[31] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[28]_i_1_n_4 ),
        .Q(t_V_2_reg_170_reg[31]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[0]_i_3_n_4 ),
        .Q(t_V_2_reg_170_reg[3]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[4]_i_1_n_7 ),
        .Q(t_V_2_reg_170_reg[4]),
        .R(t_V_2_reg_170));
  CARRY4 \t_V_2_reg_170_reg[4]_i_1 
       (.CI(\t_V_2_reg_170_reg[0]_i_3_n_0 ),
        .CO({\t_V_2_reg_170_reg[4]_i_1_n_0 ,\t_V_2_reg_170_reg[4]_i_1_n_1 ,\t_V_2_reg_170_reg[4]_i_1_n_2 ,\t_V_2_reg_170_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_170_reg[4]_i_1_n_4 ,\t_V_2_reg_170_reg[4]_i_1_n_5 ,\t_V_2_reg_170_reg[4]_i_1_n_6 ,\t_V_2_reg_170_reg[4]_i_1_n_7 }),
        .S(t_V_2_reg_170_reg[7:4]));
  FDRE \t_V_2_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[4]_i_1_n_6 ),
        .Q(t_V_2_reg_170_reg[5]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[4]_i_1_n_5 ),
        .Q(t_V_2_reg_170_reg[6]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[4]_i_1_n_4 ),
        .Q(t_V_2_reg_170_reg[7]),
        .R(t_V_2_reg_170));
  FDRE \t_V_2_reg_170_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[8]_i_1_n_7 ),
        .Q(t_V_2_reg_170_reg[8]),
        .R(t_V_2_reg_170));
  CARRY4 \t_V_2_reg_170_reg[8]_i_1 
       (.CI(\t_V_2_reg_170_reg[4]_i_1_n_0 ),
        .CO({\t_V_2_reg_170_reg[8]_i_1_n_0 ,\t_V_2_reg_170_reg[8]_i_1_n_1 ,\t_V_2_reg_170_reg[8]_i_1_n_2 ,\t_V_2_reg_170_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_170_reg[8]_i_1_n_4 ,\t_V_2_reg_170_reg[8]_i_1_n_5 ,\t_V_2_reg_170_reg[8]_i_1_n_6 ,\t_V_2_reg_170_reg[8]_i_1_n_7 }),
        .S(t_V_2_reg_170_reg[11:8]));
  FDRE \t_V_2_reg_170_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1700),
        .D(\t_V_2_reg_170_reg[8]_i_1_n_6 ),
        .Q(t_V_2_reg_170_reg[9]),
        .R(t_V_2_reg_170));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_159[31]_i_1 
       (.I0(Q),
        .I1(img_3_cols_V_c13_empty_n),
        .I2(img_3_rows_V_c12_empty_n),
        .I3(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .I4(ap_CS_fsm_state6),
        .O(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[0]),
        .Q(t_V_reg_159[0]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[10]),
        .Q(t_V_reg_159[10]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[11]),
        .Q(t_V_reg_159[11]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[12]),
        .Q(t_V_reg_159[12]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[13]),
        .Q(t_V_reg_159[13]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[14]),
        .Q(t_V_reg_159[14]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[15]),
        .Q(t_V_reg_159[15]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[16]),
        .Q(t_V_reg_159[16]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[17]),
        .Q(t_V_reg_159[17]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[18]),
        .Q(t_V_reg_159[18]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[19]),
        .Q(t_V_reg_159[19]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[1]),
        .Q(t_V_reg_159[1]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[20]),
        .Q(t_V_reg_159[20]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[21]),
        .Q(t_V_reg_159[21]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[22]),
        .Q(t_V_reg_159[22]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[23]),
        .Q(t_V_reg_159[23]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[24]),
        .Q(t_V_reg_159[24]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[25]),
        .Q(t_V_reg_159[25]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[26]),
        .Q(t_V_reg_159[26]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[27]),
        .Q(t_V_reg_159[27]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[28]),
        .Q(t_V_reg_159[28]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[29]),
        .Q(t_V_reg_159[29]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[2]),
        .Q(t_V_reg_159[2]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[30]),
        .Q(t_V_reg_159[30]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[31]),
        .Q(t_V_reg_159[31]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[3]),
        .Q(t_V_reg_159[3]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[4]),
        .Q(t_V_reg_159[4]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[5]),
        .Q(t_V_reg_159[5]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[6]),
        .Q(t_V_reg_159[6]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[7]),
        .Q(t_V_reg_159[7]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[8]),
        .Q(t_V_reg_159[8]),
        .R(t_V_reg_159_0));
  FDRE \t_V_reg_159_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_278[9]),
        .Q(t_V_reg_159[9]),
        .R(t_V_reg_159_0));
  CARRY4 tmp_last_V_fu_249_p20_carry
       (.CI(1'b0),
        .CO({tmp_last_V_fu_249_p20_carry_n_0,tmp_last_V_fu_249_p20_carry_n_1,tmp_last_V_fu_249_p20_carry_n_2,tmp_last_V_fu_249_p20_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_last_V_fu_249_p20_carry_O_UNCONNECTED[3:0]),
        .S({tmp_last_V_fu_249_p20_carry_i_1_n_0,tmp_last_V_fu_249_p20_carry_i_2_n_0,tmp_last_V_fu_249_p20_carry_i_3_n_0,tmp_last_V_fu_249_p20_carry_i_4_n_0}));
  CARRY4 tmp_last_V_fu_249_p20_carry__0
       (.CI(tmp_last_V_fu_249_p20_carry_n_0),
        .CO({tmp_last_V_fu_249_p20_carry__0_n_0,tmp_last_V_fu_249_p20_carry__0_n_1,tmp_last_V_fu_249_p20_carry__0_n_2,tmp_last_V_fu_249_p20_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_last_V_fu_249_p20_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_last_V_fu_249_p20_carry__0_i_1_n_0,tmp_last_V_fu_249_p20_carry__0_i_2_n_0,tmp_last_V_fu_249_p20_carry__0_i_3_n_0,tmp_last_V_fu_249_p20_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h8001)) 
    tmp_last_V_fu_249_p20_carry__0_i_1
       (.I0(t_V_2_reg_170_reg[22]),
        .I1(t_V_2_reg_170_reg[23]),
        .I2(ret_V_1_reg_269[32]),
        .I3(t_V_2_reg_170_reg[21]),
        .O(tmp_last_V_fu_249_p20_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    tmp_last_V_fu_249_p20_carry__0_i_2
       (.I0(t_V_2_reg_170_reg[19]),
        .I1(t_V_2_reg_170_reg[20]),
        .I2(ret_V_1_reg_269[32]),
        .I3(t_V_2_reg_170_reg[18]),
        .O(tmp_last_V_fu_249_p20_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    tmp_last_V_fu_249_p20_carry__0_i_3
       (.I0(t_V_2_reg_170_reg[16]),
        .I1(t_V_2_reg_170_reg[17]),
        .I2(ret_V_1_reg_269[32]),
        .I3(t_V_2_reg_170_reg[15]),
        .O(tmp_last_V_fu_249_p20_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    tmp_last_V_fu_249_p20_carry__0_i_4
       (.I0(t_V_2_reg_170_reg[13]),
        .I1(t_V_2_reg_170_reg[14]),
        .I2(ret_V_1_reg_269[32]),
        .I3(t_V_2_reg_170_reg[12]),
        .O(tmp_last_V_fu_249_p20_carry__0_i_4_n_0));
  CARRY4 tmp_last_V_fu_249_p20_carry__1
       (.CI(tmp_last_V_fu_249_p20_carry__0_n_0),
        .CO({NLW_tmp_last_V_fu_249_p20_carry__1_CO_UNCONNECTED[3],icmp_ln879_1_fu_244_p2,tmp_last_V_fu_249_p20_carry__1_n_2,tmp_last_V_fu_249_p20_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_last_V_fu_249_p20_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,tmp_last_V_fu_249_p20_carry__1_i_1_n_0,tmp_last_V_fu_249_p20_carry__1_i_2_n_0,tmp_last_V_fu_249_p20_carry__1_i_3_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    tmp_last_V_fu_249_p20_carry__1_i_1
       (.I0(t_V_2_reg_170_reg[31]),
        .I1(t_V_2_reg_170_reg[30]),
        .I2(ret_V_1_reg_269[32]),
        .O(tmp_last_V_fu_249_p20_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    tmp_last_V_fu_249_p20_carry__1_i_2
       (.I0(t_V_2_reg_170_reg[28]),
        .I1(t_V_2_reg_170_reg[29]),
        .I2(ret_V_1_reg_269[32]),
        .I3(t_V_2_reg_170_reg[27]),
        .O(tmp_last_V_fu_249_p20_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    tmp_last_V_fu_249_p20_carry__1_i_3
       (.I0(t_V_2_reg_170_reg[25]),
        .I1(t_V_2_reg_170_reg[26]),
        .I2(ret_V_1_reg_269[32]),
        .I3(t_V_2_reg_170_reg[24]),
        .O(tmp_last_V_fu_249_p20_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h90000009)) 
    tmp_last_V_fu_249_p20_carry_i_1
       (.I0(ret_V_1_reg_269[9]),
        .I1(t_V_2_reg_170_reg[9]),
        .I2(t_V_2_reg_170_reg[11]),
        .I3(t_V_2_reg_170_reg[10]),
        .I4(ret_V_1_reg_269[32]),
        .O(tmp_last_V_fu_249_p20_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h8010)) 
    tmp_last_V_fu_249_p20_carry_i_2
       (.I0(t_V_2_reg_170_reg[7]),
        .I1(t_V_2_reg_170_reg[8]),
        .I2(t_V_2_reg_170_reg[6]),
        .I3(ret_V_1_reg_269[8]),
        .O(tmp_last_V_fu_249_p20_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_last_V_fu_249_p20_carry_i_3
       (.I0(t_V_2_reg_170_reg[5]),
        .I1(t_V_2_reg_170_reg[4]),
        .I2(t_V_2_reg_170_reg[3]),
        .O(tmp_last_V_fu_249_p20_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_last_V_fu_249_p20_carry_i_4
       (.I0(t_V_2_reg_170_reg[2]),
        .I1(t_V_2_reg_170_reg[1]),
        .I2(t_V_2_reg_170_reg[0]),
        .O(tmp_last_V_fu_249_p20_carry_i_4_n_0));
  FDRE \tmp_last_V_reg_297_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .Q(tmp_last_V_reg_297),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Threshold
   (CO,
    rows_V_reg_243,
    cols_V_reg_248,
    start_once_reg_reg_0,
    ap_enable_reg_pp0_iter1_reg_0,
    \icmp_ln1490_reg_262_reg[0]_0 ,
    Q,
    start_once_reg_reg_1,
    internal_empty_n3_out,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    internal_empty_n_reg,
    internal_full_n_reg,
    internal_full_n_reg_0,
    \rows_V_reg_243_reg[6]_0 ,
    \rows_V_reg_243_reg[6]_1 ,
    \rows_V_reg_243_reg[5]_0 ,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    \icmp_ln1497_reg_271_reg[0]_0 ,
    E,
    out,
    ap_clk,
    \cols_V_reg_248_reg[9]_0 ,
    ap_rst,
    ap_rst_n,
    \mOutPtr_reg[2] ,
    start_for_Mat2AXIvideo_DMA_U0_full_n,
    \mOutPtr_reg[2]_0 ,
    start_once_reg,
    start_for_Threshold_U0_full_n,
    \mOutPtr_reg[2]_1 ,
    \ap_CS_fsm_reg[0]_0 ,
    start_for_Threshold_U0_empty_n,
    \ap_CS_fsm_reg[1]_2 ,
    img_2_data_stream_0_empty_n,
    img_3_data_stream_0_full_n,
    \ret_V_reg_264_reg[32] ,
    \ret_V_reg_264_reg[32]_0 ,
    icmp_ln1497_fu_229_p2,
    img_3_cols_V_c_empty_n,
    img_3_rows_V_c_empty_n,
    \SRL_SIG_reg[0][0] ,
    SR);
  output [0:0]CO;
  output [3:0]rows_V_reg_243;
  output [1:0]cols_V_reg_248;
  output start_once_reg_reg_0;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \icmp_ln1490_reg_262_reg[0]_0 ;
  output [2:0]Q;
  output [0:0]start_once_reg_reg_1;
  output internal_empty_n3_out;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output internal_empty_n_reg;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output [0:0]\rows_V_reg_243_reg[6]_0 ;
  output \rows_V_reg_243_reg[6]_1 ;
  output \rows_V_reg_243_reg[5]_0 ;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output \icmp_ln1497_reg_271_reg[0]_0 ;
  input [0:0]E;
  input [3:0]out;
  input ap_clk;
  input [1:0]\cols_V_reg_248_reg[9]_0 ;
  input ap_rst;
  input ap_rst_n;
  input \mOutPtr_reg[2] ;
  input start_for_Mat2AXIvideo_DMA_U0_full_n;
  input \mOutPtr_reg[2]_0 ;
  input start_once_reg;
  input start_for_Threshold_U0_full_n;
  input \mOutPtr_reg[2]_1 ;
  input \ap_CS_fsm_reg[0]_0 ;
  input start_for_Threshold_U0_empty_n;
  input \ap_CS_fsm_reg[1]_2 ;
  input img_2_data_stream_0_empty_n;
  input img_3_data_stream_0_full_n;
  input \ret_V_reg_264_reg[32] ;
  input \ret_V_reg_264_reg[32]_0 ;
  input icmp_ln1497_fu_229_p2;
  input img_3_cols_V_c_empty_n;
  input img_3_rows_V_c_empty_n;
  input \SRL_SIG_reg[0][0] ;
  input [0:0]SR;

  wire [0:0]CO;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm2_carry__0_i_1__0_n_0;
  wire ap_NS_fsm2_carry__0_i_2__0_n_0;
  wire ap_NS_fsm2_carry__0_i_3__0_n_0;
  wire ap_NS_fsm2_carry__0_i_4__0_n_0;
  wire ap_NS_fsm2_carry__0_n_0;
  wire ap_NS_fsm2_carry__0_n_1;
  wire ap_NS_fsm2_carry__0_n_2;
  wire ap_NS_fsm2_carry__0_n_3;
  wire ap_NS_fsm2_carry__1_i_1__0_n_0;
  wire ap_NS_fsm2_carry__1_i_2__0_n_0;
  wire ap_NS_fsm2_carry__1_i_3__0_n_0;
  wire ap_NS_fsm2_carry__1_n_2;
  wire ap_NS_fsm2_carry__1_n_3;
  wire ap_NS_fsm2_carry_i_1__0_n_0;
  wire ap_NS_fsm2_carry_i_2__0_n_0;
  wire ap_NS_fsm2_carry_i_3__0_n_0;
  wire ap_NS_fsm2_carry_i_4__0_n_0;
  wire ap_NS_fsm2_carry_n_0;
  wire ap_NS_fsm2_carry_n_1;
  wire ap_NS_fsm2_carry_n_2;
  wire ap_NS_fsm2_carry_n_3;
  wire ap_NS_fsm4_carry__0_i_1_n_0;
  wire ap_NS_fsm4_carry__0_i_2_n_0;
  wire ap_NS_fsm4_carry__0_i_3_n_0;
  wire ap_NS_fsm4_carry__0_i_4_n_0;
  wire ap_NS_fsm4_carry__0_n_0;
  wire ap_NS_fsm4_carry__0_n_1;
  wire ap_NS_fsm4_carry__0_n_2;
  wire ap_NS_fsm4_carry__0_n_3;
  wire ap_NS_fsm4_carry__1_i_1_n_0;
  wire ap_NS_fsm4_carry__1_i_2_n_0;
  wire ap_NS_fsm4_carry__1_i_3_n_0;
  wire ap_NS_fsm4_carry__1_n_2;
  wire ap_NS_fsm4_carry__1_n_3;
  wire ap_NS_fsm4_carry_i_1_n_0;
  wire ap_NS_fsm4_carry_i_2_n_0;
  wire ap_NS_fsm4_carry_i_3_n_0;
  wire ap_NS_fsm4_carry_i_4_n_0;
  wire ap_NS_fsm4_carry_n_0;
  wire ap_NS_fsm4_carry_n_1;
  wire ap_NS_fsm4_carry_n_2;
  wire ap_NS_fsm4_carry_n_3;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst;
  wire ap_rst_n;
  wire [1:0]cols_V_reg_248;
  wire [1:0]\cols_V_reg_248_reg[9]_0 ;
  wire [31:0]i_V_fu_212_p2;
  wire [31:0]i_V_reg_257;
  wire \i_V_reg_257_reg[12]_i_1_n_0 ;
  wire \i_V_reg_257_reg[12]_i_1_n_1 ;
  wire \i_V_reg_257_reg[12]_i_1_n_2 ;
  wire \i_V_reg_257_reg[12]_i_1_n_3 ;
  wire \i_V_reg_257_reg[16]_i_1_n_0 ;
  wire \i_V_reg_257_reg[16]_i_1_n_1 ;
  wire \i_V_reg_257_reg[16]_i_1_n_2 ;
  wire \i_V_reg_257_reg[16]_i_1_n_3 ;
  wire \i_V_reg_257_reg[20]_i_1_n_0 ;
  wire \i_V_reg_257_reg[20]_i_1_n_1 ;
  wire \i_V_reg_257_reg[20]_i_1_n_2 ;
  wire \i_V_reg_257_reg[20]_i_1_n_3 ;
  wire \i_V_reg_257_reg[24]_i_1_n_0 ;
  wire \i_V_reg_257_reg[24]_i_1_n_1 ;
  wire \i_V_reg_257_reg[24]_i_1_n_2 ;
  wire \i_V_reg_257_reg[24]_i_1_n_3 ;
  wire \i_V_reg_257_reg[28]_i_1_n_0 ;
  wire \i_V_reg_257_reg[28]_i_1_n_1 ;
  wire \i_V_reg_257_reg[28]_i_1_n_2 ;
  wire \i_V_reg_257_reg[28]_i_1_n_3 ;
  wire \i_V_reg_257_reg[31]_i_1_n_2 ;
  wire \i_V_reg_257_reg[31]_i_1_n_3 ;
  wire \i_V_reg_257_reg[4]_i_1_n_0 ;
  wire \i_V_reg_257_reg[4]_i_1_n_1 ;
  wire \i_V_reg_257_reg[4]_i_1_n_2 ;
  wire \i_V_reg_257_reg[4]_i_1_n_3 ;
  wire \i_V_reg_257_reg[8]_i_1_n_0 ;
  wire \i_V_reg_257_reg[8]_i_1_n_1 ;
  wire \i_V_reg_257_reg[8]_i_1_n_2 ;
  wire \i_V_reg_257_reg[8]_i_1_n_3 ;
  wire \icmp_ln1490_reg_262[0]_i_1_n_0 ;
  wire icmp_ln1490_reg_262_pp0_iter1_reg;
  wire \icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln1490_reg_262_reg[0]_0 ;
  wire icmp_ln1497_fu_229_p2;
  wire icmp_ln1497_reg_271;
  wire \icmp_ln1497_reg_271[0]_i_1_n_0 ;
  wire \icmp_ln1497_reg_271_reg[0]_0 ;
  wire img_2_data_stream_0_empty_n;
  wire img_3_cols_V_c_empty_n;
  wire img_3_data_stream_0_full_n;
  wire img_3_rows_V_c_empty_n;
  wire internal_empty_n3_out;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \mOutPtr_reg[2] ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;
  wire [3:0]out;
  wire \ret_V_reg_264_reg[32] ;
  wire \ret_V_reg_264_reg[32]_0 ;
  wire [3:0]rows_V_reg_243;
  wire \rows_V_reg_243_reg[5]_0 ;
  wire [0:0]\rows_V_reg_243_reg[6]_0 ;
  wire \rows_V_reg_243_reg[6]_1 ;
  wire start_for_Mat2AXIvideo_DMA_U0_full_n;
  wire start_for_Threshold_U0_empty_n;
  wire start_for_Threshold_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_0;
  wire start_once_reg_reg_0;
  wire [0:0]start_once_reg_reg_1;
  wire t_V_1_reg_188;
  wire t_V_1_reg_1880;
  wire \t_V_1_reg_188[0]_i_4_n_0 ;
  wire \t_V_1_reg_188[0]_i_5_n_0 ;
  wire \t_V_1_reg_188[0]_i_6_n_0 ;
  wire [31:0]t_V_1_reg_188_reg;
  wire \t_V_1_reg_188_reg[0]_i_3_n_0 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_1 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_2 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_3 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_4 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_5 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_6 ;
  wire \t_V_1_reg_188_reg[0]_i_3_n_7 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_0 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[12]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_0 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[16]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_0 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[20]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_0 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[24]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[28]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_0 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[4]_i_1_n_7 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_0 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_1 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_2 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_3 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_4 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_5 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_6 ;
  wire \t_V_1_reg_188_reg[8]_i_1_n_7 ;
  wire [31:0]t_V_reg_177;
  wire [3:0]NLW_ap_NS_fsm2_carry_O_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm4_carry_O_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm4_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_ap_NS_fsm4_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm4_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_V_reg_257_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_257_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_1_reg_188_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hE2)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(icmp_ln1497_reg_271),
        .I1(internal_full_n_reg_0),
        .I2(\SRL_SIG_reg[0][0] ),
        .O(\icmp_ln1497_reg_271_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF8888888F8888)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(CO),
        .I1(Q[1]),
        .I2(start_once_reg_reg_0),
        .I3(start_for_Mat2AXIvideo_DMA_U0_full_n),
        .I4(Q[0]),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hF4FFFFFF00FF00FF)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\ap_CS_fsm[2]_i_2_n_0 ),
        .I4(\ap_CS_fsm[2]_i_3_n_0 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(CO),
        .I1(Q[1]),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(icmp_ln1490_reg_262_pp0_iter1_reg),
        .I2(img_3_data_stream_0_full_n),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4404440444040004)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(icmp_ln1490_reg_262_pp0_iter1_reg),
        .I5(img_3_data_stream_0_full_n),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .O(\ap_CS_fsm[3]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(ap_rst));
  CARRY4 ap_NS_fsm2_carry
       (.CI(1'b0),
        .CO({ap_NS_fsm2_carry_n_0,ap_NS_fsm2_carry_n_1,ap_NS_fsm2_carry_n_2,ap_NS_fsm2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm2_carry_i_1__0_n_0,ap_NS_fsm2_carry_i_2__0_n_0,ap_NS_fsm2_carry_i_3__0_n_0,ap_NS_fsm2_carry_i_4__0_n_0}));
  CARRY4 ap_NS_fsm2_carry__0
       (.CI(ap_NS_fsm2_carry_n_0),
        .CO({ap_NS_fsm2_carry__0_n_0,ap_NS_fsm2_carry__0_n_1,ap_NS_fsm2_carry__0_n_2,ap_NS_fsm2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm2_carry__0_i_1__0_n_0,ap_NS_fsm2_carry__0_i_2__0_n_0,ap_NS_fsm2_carry__0_i_3__0_n_0,ap_NS_fsm2_carry__0_i_4__0_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_1__0
       (.I0(t_V_reg_177[23]),
        .I1(t_V_reg_177[22]),
        .I2(t_V_reg_177[21]),
        .O(ap_NS_fsm2_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_2__0
       (.I0(t_V_reg_177[20]),
        .I1(t_V_reg_177[19]),
        .I2(t_V_reg_177[18]),
        .O(ap_NS_fsm2_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_3__0
       (.I0(t_V_reg_177[17]),
        .I1(t_V_reg_177[16]),
        .I2(t_V_reg_177[15]),
        .O(ap_NS_fsm2_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_4__0
       (.I0(t_V_reg_177[14]),
        .I1(t_V_reg_177[13]),
        .I2(t_V_reg_177[12]),
        .O(ap_NS_fsm2_carry__0_i_4__0_n_0));
  CARRY4 ap_NS_fsm2_carry__1
       (.CI(ap_NS_fsm2_carry__0_n_0),
        .CO({NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED[3],CO,ap_NS_fsm2_carry__1_n_2,ap_NS_fsm2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,ap_NS_fsm2_carry__1_i_1__0_n_0,ap_NS_fsm2_carry__1_i_2__0_n_0,ap_NS_fsm2_carry__1_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    ap_NS_fsm2_carry__1_i_1__0
       (.I0(t_V_reg_177[30]),
        .I1(t_V_reg_177[31]),
        .O(ap_NS_fsm2_carry__1_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__1_i_2__0
       (.I0(t_V_reg_177[29]),
        .I1(t_V_reg_177[28]),
        .I2(t_V_reg_177[27]),
        .O(ap_NS_fsm2_carry__1_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__1_i_3__0
       (.I0(t_V_reg_177[26]),
        .I1(t_V_reg_177[25]),
        .I2(t_V_reg_177[24]),
        .O(ap_NS_fsm2_carry__1_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry_i_1__0
       (.I0(t_V_reg_177[11]),
        .I1(t_V_reg_177[10]),
        .I2(t_V_reg_177[9]),
        .O(ap_NS_fsm2_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_NS_fsm2_carry_i_2__0
       (.I0(rows_V_reg_243[3]),
        .I1(t_V_reg_177[8]),
        .I2(rows_V_reg_243[2]),
        .I3(t_V_reg_177[7]),
        .I4(t_V_reg_177[6]),
        .I5(rows_V_reg_243[1]),
        .O(ap_NS_fsm2_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    ap_NS_fsm2_carry_i_3__0
       (.I0(t_V_reg_177[4]),
        .I1(t_V_reg_177[3]),
        .I2(t_V_reg_177[5]),
        .I3(rows_V_reg_243[0]),
        .O(ap_NS_fsm2_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry_i_4__0
       (.I0(t_V_reg_177[2]),
        .I1(t_V_reg_177[1]),
        .I2(t_V_reg_177[0]),
        .O(ap_NS_fsm2_carry_i_4__0_n_0));
  CARRY4 ap_NS_fsm4_carry
       (.CI(1'b0),
        .CO({ap_NS_fsm4_carry_n_0,ap_NS_fsm4_carry_n_1,ap_NS_fsm4_carry_n_2,ap_NS_fsm4_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm4_carry_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm4_carry_i_1_n_0,ap_NS_fsm4_carry_i_2_n_0,ap_NS_fsm4_carry_i_3_n_0,ap_NS_fsm4_carry_i_4_n_0}));
  CARRY4 ap_NS_fsm4_carry__0
       (.CI(ap_NS_fsm4_carry_n_0),
        .CO({ap_NS_fsm4_carry__0_n_0,ap_NS_fsm4_carry__0_n_1,ap_NS_fsm4_carry__0_n_2,ap_NS_fsm4_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm4_carry__0_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm4_carry__0_i_1_n_0,ap_NS_fsm4_carry__0_i_2_n_0,ap_NS_fsm4_carry__0_i_3_n_0,ap_NS_fsm4_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__0_i_1
       (.I0(t_V_1_reg_188_reg[23]),
        .I1(t_V_1_reg_188_reg[22]),
        .I2(t_V_1_reg_188_reg[21]),
        .O(ap_NS_fsm4_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__0_i_2
       (.I0(t_V_1_reg_188_reg[20]),
        .I1(t_V_1_reg_188_reg[19]),
        .I2(t_V_1_reg_188_reg[18]),
        .O(ap_NS_fsm4_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__0_i_3
       (.I0(t_V_1_reg_188_reg[17]),
        .I1(t_V_1_reg_188_reg[16]),
        .I2(t_V_1_reg_188_reg[15]),
        .O(ap_NS_fsm4_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__0_i_4
       (.I0(t_V_1_reg_188_reg[14]),
        .I1(t_V_1_reg_188_reg[13]),
        .I2(t_V_1_reg_188_reg[12]),
        .O(ap_NS_fsm4_carry__0_i_4_n_0));
  CARRY4 ap_NS_fsm4_carry__1
       (.CI(ap_NS_fsm4_carry__0_n_0),
        .CO({NLW_ap_NS_fsm4_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,ap_NS_fsm4_carry__1_n_2,ap_NS_fsm4_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm4_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,ap_NS_fsm4_carry__1_i_1_n_0,ap_NS_fsm4_carry__1_i_2_n_0,ap_NS_fsm4_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    ap_NS_fsm4_carry__1_i_1
       (.I0(t_V_1_reg_188_reg[30]),
        .I1(t_V_1_reg_188_reg[31]),
        .O(ap_NS_fsm4_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__1_i_2
       (.I0(t_V_1_reg_188_reg[29]),
        .I1(t_V_1_reg_188_reg[28]),
        .I2(t_V_1_reg_188_reg[27]),
        .O(ap_NS_fsm4_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry__1_i_3
       (.I0(t_V_1_reg_188_reg[26]),
        .I1(t_V_1_reg_188_reg[25]),
        .I2(t_V_1_reg_188_reg[24]),
        .O(ap_NS_fsm4_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    ap_NS_fsm4_carry_i_1
       (.I0(t_V_1_reg_188_reg[11]),
        .I1(t_V_1_reg_188_reg[10]),
        .I2(t_V_1_reg_188_reg[9]),
        .I3(cols_V_reg_248[1]),
        .O(ap_NS_fsm4_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    ap_NS_fsm4_carry_i_2
       (.I0(t_V_1_reg_188_reg[8]),
        .I1(t_V_1_reg_188_reg[6]),
        .I2(t_V_1_reg_188_reg[7]),
        .I3(cols_V_reg_248[0]),
        .O(ap_NS_fsm4_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry_i_3
       (.I0(t_V_1_reg_188_reg[5]),
        .I1(t_V_1_reg_188_reg[4]),
        .I2(t_V_1_reg_188_reg[3]),
        .O(ap_NS_fsm4_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm4_carry_i_4
       (.I0(t_V_1_reg_188_reg[2]),
        .I1(t_V_1_reg_188_reg[1]),
        .I2(t_V_1_reg_188_reg[0]),
        .O(ap_NS_fsm4_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h88A888A8000088A8)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(CO),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(\t_V_1_reg_188[0]_i_4_n_0 ),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(\t_V_1_reg_188[0]_i_5_n_0 ),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88A000A088A088A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\t_V_1_reg_188[0]_i_5_n_0 ),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  FDRE \cols_V_reg_248_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\cols_V_reg_248_reg[9]_0 [0]),
        .Q(cols_V_reg_248[0]),
        .R(1'b0));
  FDRE \cols_V_reg_248_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\cols_V_reg_248_reg[9]_0 [1]),
        .Q(cols_V_reg_248[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_257[0]_i_1 
       (.I0(t_V_reg_177[0]),
        .O(i_V_fu_212_p2[0]));
  FDRE \i_V_reg_257_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[0]),
        .Q(i_V_reg_257[0]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[10]),
        .Q(i_V_reg_257[10]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[11]),
        .Q(i_V_reg_257[11]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[12]),
        .Q(i_V_reg_257[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_257_reg[12]_i_1 
       (.CI(\i_V_reg_257_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_257_reg[12]_i_1_n_0 ,\i_V_reg_257_reg[12]_i_1_n_1 ,\i_V_reg_257_reg[12]_i_1_n_2 ,\i_V_reg_257_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[12:9]),
        .S(t_V_reg_177[12:9]));
  FDRE \i_V_reg_257_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[13]),
        .Q(i_V_reg_257[13]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[14]),
        .Q(i_V_reg_257[14]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[15]),
        .Q(i_V_reg_257[15]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[16]),
        .Q(i_V_reg_257[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_257_reg[16]_i_1 
       (.CI(\i_V_reg_257_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_257_reg[16]_i_1_n_0 ,\i_V_reg_257_reg[16]_i_1_n_1 ,\i_V_reg_257_reg[16]_i_1_n_2 ,\i_V_reg_257_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[16:13]),
        .S(t_V_reg_177[16:13]));
  FDRE \i_V_reg_257_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[17]),
        .Q(i_V_reg_257[17]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[18]),
        .Q(i_V_reg_257[18]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[19]),
        .Q(i_V_reg_257[19]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[1]),
        .Q(i_V_reg_257[1]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[20]),
        .Q(i_V_reg_257[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_257_reg[20]_i_1 
       (.CI(\i_V_reg_257_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_257_reg[20]_i_1_n_0 ,\i_V_reg_257_reg[20]_i_1_n_1 ,\i_V_reg_257_reg[20]_i_1_n_2 ,\i_V_reg_257_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[20:17]),
        .S(t_V_reg_177[20:17]));
  FDRE \i_V_reg_257_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[21]),
        .Q(i_V_reg_257[21]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[22]),
        .Q(i_V_reg_257[22]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[23]),
        .Q(i_V_reg_257[23]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[24]),
        .Q(i_V_reg_257[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_257_reg[24]_i_1 
       (.CI(\i_V_reg_257_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_257_reg[24]_i_1_n_0 ,\i_V_reg_257_reg[24]_i_1_n_1 ,\i_V_reg_257_reg[24]_i_1_n_2 ,\i_V_reg_257_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[24:21]),
        .S(t_V_reg_177[24:21]));
  FDRE \i_V_reg_257_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[25]),
        .Q(i_V_reg_257[25]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[26]),
        .Q(i_V_reg_257[26]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[27]),
        .Q(i_V_reg_257[27]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[28]),
        .Q(i_V_reg_257[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_257_reg[28]_i_1 
       (.CI(\i_V_reg_257_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_257_reg[28]_i_1_n_0 ,\i_V_reg_257_reg[28]_i_1_n_1 ,\i_V_reg_257_reg[28]_i_1_n_2 ,\i_V_reg_257_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[28:25]),
        .S(t_V_reg_177[28:25]));
  FDRE \i_V_reg_257_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[29]),
        .Q(i_V_reg_257[29]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[2]),
        .Q(i_V_reg_257[2]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[30]),
        .Q(i_V_reg_257[30]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[31]),
        .Q(i_V_reg_257[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_257_reg[31]_i_1 
       (.CI(\i_V_reg_257_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_257_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_257_reg[31]_i_1_n_2 ,\i_V_reg_257_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_257_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_212_p2[31:29]}),
        .S({1'b0,t_V_reg_177[31:29]}));
  FDRE \i_V_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[3]),
        .Q(i_V_reg_257[3]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[4]),
        .Q(i_V_reg_257[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_257_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_257_reg[4]_i_1_n_0 ,\i_V_reg_257_reg[4]_i_1_n_1 ,\i_V_reg_257_reg[4]_i_1_n_2 ,\i_V_reg_257_reg[4]_i_1_n_3 }),
        .CYINIT(t_V_reg_177[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[4:1]),
        .S(t_V_reg_177[4:1]));
  FDRE \i_V_reg_257_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[5]),
        .Q(i_V_reg_257[5]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[6]),
        .Q(i_V_reg_257[6]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[7]),
        .Q(i_V_reg_257[7]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[8]),
        .Q(i_V_reg_257[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_257_reg[8]_i_1 
       (.CI(\i_V_reg_257_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_257_reg[8]_i_1_n_0 ,\i_V_reg_257_reg[8]_i_1_n_1 ,\i_V_reg_257_reg[8]_i_1_n_2 ,\i_V_reg_257_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[8:5]),
        .S(t_V_reg_177[8:5]));
  FDRE \i_V_reg_257_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_212_p2[9]),
        .Q(i_V_reg_257[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1490_reg_262[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\t_V_1_reg_188[0]_i_5_n_0 ),
        .I3(\icmp_ln1490_reg_262_reg[0]_0 ),
        .O(\icmp_ln1490_reg_262[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln1490_reg_262_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\t_V_1_reg_188[0]_i_5_n_0 ),
        .I3(icmp_ln1490_reg_262_pp0_iter1_reg),
        .O(\icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln1490_reg_262_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln1490_reg_262_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1490_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1490_reg_262[0]_i_1_n_0 ),
        .Q(\icmp_ln1490_reg_262_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFBFFFA0008000A)) 
    \icmp_ln1497_reg_271[0]_i_1 
       (.I0(icmp_ln1497_fu_229_p2),
        .I1(img_2_data_stream_0_empty_n),
        .I2(internal_full_n_reg),
        .I3(\icmp_ln1490_reg_262_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(icmp_ln1497_reg_271),
        .O(\icmp_ln1497_reg_271[0]_i_1_n_0 ));
  FDRE \icmp_ln1497_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1497_reg_271[0]_i_1_n_0 ),
        .Q(icmp_ln1497_reg_271),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__1
       (.I0(internal_empty_n3_out),
        .I1(img_3_cols_V_c_empty_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__2
       (.I0(internal_empty_n3_out),
        .I1(img_3_rows_V_c_empty_n),
        .O(internal_empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \mOutPtr[0]_i_2 
       (.I0(img_3_data_stream_0_full_n),
        .I1(icmp_ln1490_reg_262_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[1]_i_2__3 
       (.I0(CO),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mOutPtr[1]_i_3__3 
       (.I0(img_2_data_stream_0_empty_n),
        .I1(internal_full_n_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\icmp_ln1490_reg_262_reg[0]_0 ),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hDFDFDFFFDFDFDFDF)) 
    \mOutPtr[1]_i_3__4 
       (.I0(img_3_data_stream_0_full_n),
        .I1(icmp_ln1490_reg_262_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(img_2_data_stream_0_empty_n),
        .I4(\icmp_ln1490_reg_262_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_1 
       (.I0(internal_empty_n3_out),
        .I1(\mOutPtr_reg[2] ),
        .O(start_once_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[2]_i_2__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(start_for_Threshold_U0_empty_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0001010100)) 
    \mOutPtr[2]_i_3 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Mat2AXIvideo_DMA_U0_full_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(start_once_reg),
        .I4(start_for_Threshold_U0_full_n),
        .I5(\mOutPtr_reg[2]_1 ),
        .O(internal_empty_n3_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \ret_V_reg_264[32]_i_1 
       (.I0(rows_V_reg_243[1]),
        .I1(rows_V_reg_243[0]),
        .I2(rows_V_reg_243[2]),
        .I3(\ret_V_reg_264_reg[32] ),
        .I4(rows_V_reg_243[3]),
        .I5(\ret_V_reg_264_reg[32]_0 ),
        .O(\rows_V_reg_243_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ret_V_reg_264[7]_i_2 
       (.I0(rows_V_reg_243[0]),
        .I1(rows_V_reg_243[1]),
        .O(\rows_V_reg_243_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ret_V_reg_264[8]_i_2 
       (.I0(rows_V_reg_243[1]),
        .I1(rows_V_reg_243[0]),
        .I2(rows_V_reg_243[2]),
        .O(\rows_V_reg_243_reg[6]_1 ));
  FDRE \rows_V_reg_243_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(rows_V_reg_243[0]),
        .R(1'b0));
  FDRE \rows_V_reg_243_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(rows_V_reg_243[1]),
        .R(1'b0));
  FDRE \rows_V_reg_243_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(rows_V_reg_243[2]),
        .R(1'b0));
  FDRE \rows_V_reg_243_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(rows_V_reg_243[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00F8F8F8)) 
    start_once_reg_i_1__1
       (.I0(start_for_Threshold_U0_empty_n),
        .I1(start_for_Mat2AXIvideo_DMA_U0_full_n),
        .I2(start_once_reg_reg_0),
        .I3(Q[1]),
        .I4(CO),
        .O(start_once_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_0),
        .Q(start_once_reg_reg_0),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h0F000B00)) 
    \t_V_1_reg_188[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(CO),
        .I3(Q[1]),
        .I4(\t_V_1_reg_188[0]_i_4_n_0 ),
        .O(t_V_1_reg_188));
  LUT4 #(
    .INIT(16'h0040)) 
    \t_V_1_reg_188[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\t_V_1_reg_188[0]_i_5_n_0 ),
        .O(t_V_1_reg_1880));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \t_V_1_reg_188[0]_i_4 
       (.I0(internal_full_n_reg),
        .I1(img_2_data_stream_0_empty_n),
        .I2(\icmp_ln1490_reg_262_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(\t_V_1_reg_188[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    \t_V_1_reg_188[0]_i_5 
       (.I0(img_3_data_stream_0_full_n),
        .I1(icmp_ln1490_reg_262_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(img_2_data_stream_0_empty_n),
        .I4(\icmp_ln1490_reg_262_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(\t_V_1_reg_188[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_188[0]_i_6 
       (.I0(t_V_1_reg_188_reg[0]),
        .O(\t_V_1_reg_188[0]_i_6_n_0 ));
  FDRE \t_V_1_reg_188_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[0]_i_3_n_7 ),
        .Q(t_V_1_reg_188_reg[0]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_1_reg_188_reg[0]_i_3_n_0 ,\t_V_1_reg_188_reg[0]_i_3_n_1 ,\t_V_1_reg_188_reg[0]_i_3_n_2 ,\t_V_1_reg_188_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_1_reg_188_reg[0]_i_3_n_4 ,\t_V_1_reg_188_reg[0]_i_3_n_5 ,\t_V_1_reg_188_reg[0]_i_3_n_6 ,\t_V_1_reg_188_reg[0]_i_3_n_7 }),
        .S({t_V_1_reg_188_reg[3:1],\t_V_1_reg_188[0]_i_6_n_0 }));
  FDRE \t_V_1_reg_188_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[8]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[10]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[11] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[8]_i_1_n_4 ),
        .Q(t_V_1_reg_188_reg[11]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[12] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[12]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[12]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[12]_i_1 
       (.CI(\t_V_1_reg_188_reg[8]_i_1_n_0 ),
        .CO({\t_V_1_reg_188_reg[12]_i_1_n_0 ,\t_V_1_reg_188_reg[12]_i_1_n_1 ,\t_V_1_reg_188_reg[12]_i_1_n_2 ,\t_V_1_reg_188_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[12]_i_1_n_4 ,\t_V_1_reg_188_reg[12]_i_1_n_5 ,\t_V_1_reg_188_reg[12]_i_1_n_6 ,\t_V_1_reg_188_reg[12]_i_1_n_7 }),
        .S(t_V_1_reg_188_reg[15:12]));
  FDRE \t_V_1_reg_188_reg[13] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[12]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[13]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[14] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[12]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[14]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[15] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[12]_i_1_n_4 ),
        .Q(t_V_1_reg_188_reg[15]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[16] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[16]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[16]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[16]_i_1 
       (.CI(\t_V_1_reg_188_reg[12]_i_1_n_0 ),
        .CO({\t_V_1_reg_188_reg[16]_i_1_n_0 ,\t_V_1_reg_188_reg[16]_i_1_n_1 ,\t_V_1_reg_188_reg[16]_i_1_n_2 ,\t_V_1_reg_188_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[16]_i_1_n_4 ,\t_V_1_reg_188_reg[16]_i_1_n_5 ,\t_V_1_reg_188_reg[16]_i_1_n_6 ,\t_V_1_reg_188_reg[16]_i_1_n_7 }),
        .S(t_V_1_reg_188_reg[19:16]));
  FDRE \t_V_1_reg_188_reg[17] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[16]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[17]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[18] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[16]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[18]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[19] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[16]_i_1_n_4 ),
        .Q(t_V_1_reg_188_reg[19]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[0]_i_3_n_6 ),
        .Q(t_V_1_reg_188_reg[1]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[20] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[20]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[20]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[20]_i_1 
       (.CI(\t_V_1_reg_188_reg[16]_i_1_n_0 ),
        .CO({\t_V_1_reg_188_reg[20]_i_1_n_0 ,\t_V_1_reg_188_reg[20]_i_1_n_1 ,\t_V_1_reg_188_reg[20]_i_1_n_2 ,\t_V_1_reg_188_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[20]_i_1_n_4 ,\t_V_1_reg_188_reg[20]_i_1_n_5 ,\t_V_1_reg_188_reg[20]_i_1_n_6 ,\t_V_1_reg_188_reg[20]_i_1_n_7 }),
        .S(t_V_1_reg_188_reg[23:20]));
  FDRE \t_V_1_reg_188_reg[21] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[20]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[21]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[22] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[20]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[22]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[23] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[20]_i_1_n_4 ),
        .Q(t_V_1_reg_188_reg[23]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[24] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[24]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[24]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[24]_i_1 
       (.CI(\t_V_1_reg_188_reg[20]_i_1_n_0 ),
        .CO({\t_V_1_reg_188_reg[24]_i_1_n_0 ,\t_V_1_reg_188_reg[24]_i_1_n_1 ,\t_V_1_reg_188_reg[24]_i_1_n_2 ,\t_V_1_reg_188_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[24]_i_1_n_4 ,\t_V_1_reg_188_reg[24]_i_1_n_5 ,\t_V_1_reg_188_reg[24]_i_1_n_6 ,\t_V_1_reg_188_reg[24]_i_1_n_7 }),
        .S(t_V_1_reg_188_reg[27:24]));
  FDRE \t_V_1_reg_188_reg[25] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[24]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[25]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[26] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[24]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[26]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[27] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[24]_i_1_n_4 ),
        .Q(t_V_1_reg_188_reg[27]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[28] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[28]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[28]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[28]_i_1 
       (.CI(\t_V_1_reg_188_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_1_reg_188_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_1_reg_188_reg[28]_i_1_n_1 ,\t_V_1_reg_188_reg[28]_i_1_n_2 ,\t_V_1_reg_188_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[28]_i_1_n_4 ,\t_V_1_reg_188_reg[28]_i_1_n_5 ,\t_V_1_reg_188_reg[28]_i_1_n_6 ,\t_V_1_reg_188_reg[28]_i_1_n_7 }),
        .S(t_V_1_reg_188_reg[31:28]));
  FDRE \t_V_1_reg_188_reg[29] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[28]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[29]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[0]_i_3_n_5 ),
        .Q(t_V_1_reg_188_reg[2]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[30] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[28]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[30]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[31] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[28]_i_1_n_4 ),
        .Q(t_V_1_reg_188_reg[31]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[0]_i_3_n_4 ),
        .Q(t_V_1_reg_188_reg[3]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[4]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[4]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[4]_i_1 
       (.CI(\t_V_1_reg_188_reg[0]_i_3_n_0 ),
        .CO({\t_V_1_reg_188_reg[4]_i_1_n_0 ,\t_V_1_reg_188_reg[4]_i_1_n_1 ,\t_V_1_reg_188_reg[4]_i_1_n_2 ,\t_V_1_reg_188_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[4]_i_1_n_4 ,\t_V_1_reg_188_reg[4]_i_1_n_5 ,\t_V_1_reg_188_reg[4]_i_1_n_6 ,\t_V_1_reg_188_reg[4]_i_1_n_7 }),
        .S(t_V_1_reg_188_reg[7:4]));
  FDRE \t_V_1_reg_188_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[4]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[5]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[4]_i_1_n_5 ),
        .Q(t_V_1_reg_188_reg[6]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[4]_i_1_n_4 ),
        .Q(t_V_1_reg_188_reg[7]),
        .R(t_V_1_reg_188));
  FDRE \t_V_1_reg_188_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[8]_i_1_n_7 ),
        .Q(t_V_1_reg_188_reg[8]),
        .R(t_V_1_reg_188));
  CARRY4 \t_V_1_reg_188_reg[8]_i_1 
       (.CI(\t_V_1_reg_188_reg[4]_i_1_n_0 ),
        .CO({\t_V_1_reg_188_reg[8]_i_1_n_0 ,\t_V_1_reg_188_reg[8]_i_1_n_1 ,\t_V_1_reg_188_reg[8]_i_1_n_2 ,\t_V_1_reg_188_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_188_reg[8]_i_1_n_4 ,\t_V_1_reg_188_reg[8]_i_1_n_5 ,\t_V_1_reg_188_reg[8]_i_1_n_6 ,\t_V_1_reg_188_reg[8]_i_1_n_7 }),
        .S(t_V_1_reg_188_reg[11:8]));
  FDRE \t_V_1_reg_188_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1880),
        .D(\t_V_1_reg_188_reg[8]_i_1_n_6 ),
        .Q(t_V_1_reg_188_reg[9]),
        .R(t_V_1_reg_188));
  FDRE \t_V_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[0]),
        .Q(t_V_reg_177[0]),
        .R(SR));
  FDRE \t_V_reg_177_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[10]),
        .Q(t_V_reg_177[10]),
        .R(SR));
  FDRE \t_V_reg_177_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[11]),
        .Q(t_V_reg_177[11]),
        .R(SR));
  FDRE \t_V_reg_177_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[12]),
        .Q(t_V_reg_177[12]),
        .R(SR));
  FDRE \t_V_reg_177_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[13]),
        .Q(t_V_reg_177[13]),
        .R(SR));
  FDRE \t_V_reg_177_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[14]),
        .Q(t_V_reg_177[14]),
        .R(SR));
  FDRE \t_V_reg_177_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[15]),
        .Q(t_V_reg_177[15]),
        .R(SR));
  FDRE \t_V_reg_177_reg[16] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[16]),
        .Q(t_V_reg_177[16]),
        .R(SR));
  FDRE \t_V_reg_177_reg[17] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[17]),
        .Q(t_V_reg_177[17]),
        .R(SR));
  FDRE \t_V_reg_177_reg[18] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[18]),
        .Q(t_V_reg_177[18]),
        .R(SR));
  FDRE \t_V_reg_177_reg[19] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[19]),
        .Q(t_V_reg_177[19]),
        .R(SR));
  FDRE \t_V_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[1]),
        .Q(t_V_reg_177[1]),
        .R(SR));
  FDRE \t_V_reg_177_reg[20] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[20]),
        .Q(t_V_reg_177[20]),
        .R(SR));
  FDRE \t_V_reg_177_reg[21] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[21]),
        .Q(t_V_reg_177[21]),
        .R(SR));
  FDRE \t_V_reg_177_reg[22] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[22]),
        .Q(t_V_reg_177[22]),
        .R(SR));
  FDRE \t_V_reg_177_reg[23] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[23]),
        .Q(t_V_reg_177[23]),
        .R(SR));
  FDRE \t_V_reg_177_reg[24] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[24]),
        .Q(t_V_reg_177[24]),
        .R(SR));
  FDRE \t_V_reg_177_reg[25] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[25]),
        .Q(t_V_reg_177[25]),
        .R(SR));
  FDRE \t_V_reg_177_reg[26] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[26]),
        .Q(t_V_reg_177[26]),
        .R(SR));
  FDRE \t_V_reg_177_reg[27] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[27]),
        .Q(t_V_reg_177[27]),
        .R(SR));
  FDRE \t_V_reg_177_reg[28] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[28]),
        .Q(t_V_reg_177[28]),
        .R(SR));
  FDRE \t_V_reg_177_reg[29] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[29]),
        .Q(t_V_reg_177[29]),
        .R(SR));
  FDRE \t_V_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[2]),
        .Q(t_V_reg_177[2]),
        .R(SR));
  FDRE \t_V_reg_177_reg[30] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[30]),
        .Q(t_V_reg_177[30]),
        .R(SR));
  FDRE \t_V_reg_177_reg[31] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[31]),
        .Q(t_V_reg_177[31]),
        .R(SR));
  FDRE \t_V_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[3]),
        .Q(t_V_reg_177[3]),
        .R(SR));
  FDRE \t_V_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[4]),
        .Q(t_V_reg_177[4]),
        .R(SR));
  FDRE \t_V_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[5]),
        .Q(t_V_reg_177[5]),
        .R(SR));
  FDRE \t_V_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[6]),
        .Q(t_V_reg_177[6]),
        .R(SR));
  FDRE \t_V_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[7]),
        .Q(t_V_reg_177[7]),
        .R(SR));
  FDRE \t_V_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[8]),
        .Q(t_V_reg_177[8]),
        .R(SR));
  FDRE \t_V_reg_177_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_257[9]),
        .Q(t_V_reg_177[9]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,filter,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "HLS" *) 
(* x_core_info = "filter,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (video_in_TVALID,
    video_in_TREADY,
    video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TVALID,
    video_out_TREADY,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    ap_clk,
    ap_rst_n);
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input video_in_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output video_in_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [7:0]video_in_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TKEEP" *) input [0:0]video_in_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TSTRB" *) input [0:0]video_in_TSTRB;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input [0:0]video_in_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input [0:0]video_in_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TID" *) input [0:0]video_in_TID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TDEST" *) input [0:0]video_in_TDEST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) output video_out_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input video_out_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [7:0]video_out_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TKEEP" *) output [0:0]video_out_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TSTRB" *) output [0:0]video_out_TSTRB;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output [0:0]video_out_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output [0:0]video_out_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TID" *) output [0:0]video_out_TID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TDEST" *) output [0:0]video_out_TDEST;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]video_in_TDATA;
  wire [0:0]video_in_TDEST;
  wire [0:0]video_in_TID;
  wire [0:0]video_in_TKEEP;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TSTRB;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [7:0]video_out_TDATA;
  wire [0:0]video_out_TDEST;
  wire [0:0]video_out_TID;
  wire [0:0]video_out_TKEEP;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TSTRB;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter U0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TDEST(video_in_TDEST),
        .video_in_TID(video_in_TID),
        .video_in_TKEEP(video_in_TKEEP),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TSTRB(video_in_TSTRB),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TDEST(video_out_TDEST),
        .video_out_TID(video_out_TID),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A
   (img_1_rows_V_c10_full_n,
    img_1_rows_V_c10_empty_n,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst,
    E);
  output img_1_rows_V_c10_full_n;
  output img_1_rows_V_c10_empty_n;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire img_1_rows_V_c10_empty_n;
  wire img_1_rows_V_c10_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    internal_empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(internal_full_n_reg_0),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(img_1_rows_V_c10_empty_n),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(img_1_rows_V_c10_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7F77777777)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(internal_empty_n4_out),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(img_1_rows_V_c10_full_n),
        .O(internal_full_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(img_1_rows_V_c10_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_full_n_reg_0),
        .O(\mOutPtr[1]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w10_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A_1
   (img_1_rows_V_c_full_n,
    img_1_rows_V_c_empty_n,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    img_1_cols_V_c11_full_n,
    img_1_rows_V_c10_full_n,
    img_1_cols_V_c_empty_n,
    ap_rst,
    E);
  output img_1_rows_V_c_full_n;
  output img_1_rows_V_c_empty_n;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input internal_empty_n_reg_2;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input img_1_cols_V_c11_full_n;
  input img_1_rows_V_c10_full_n;
  input img_1_cols_V_c_empty_n;
  input ap_rst;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire img_1_cols_V_c11_full_n;
  wire img_1_cols_V_c_empty_n;
  wire img_1_rows_V_c10_full_n;
  wire img_1_rows_V_c_empty_n;
  wire img_1_rows_V_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__4_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_2__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(img_1_rows_V_c_empty_n),
        .I1(img_1_cols_V_c11_full_n),
        .I2(img_1_rows_V_c10_full_n),
        .I3(img_1_cols_V_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(img_1_rows_V_c_empty_n),
        .I2(internal_empty_n_reg_1),
        .I3(internal_empty_n_reg_2),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(img_1_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFDFDDDDDDDD)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(internal_empty_n4_out),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(img_1_rows_V_c_full_n),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(img_1_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hF0BBBBF0)) 
    \mOutPtr[1]_i_2__7 
       (.I0(internal_empty_n_reg_1),
        .I1(internal_empty_n_reg_2),
        .I2(internal_full_n_reg_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_2__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w10_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A_5
   (img_3_rows_V_c12_full_n,
    img_3_rows_V_c12_empty_n,
    \rows_V_reg_243_reg[8] ,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[1][8] ,
    \rows_V_reg_243_reg[8]_0 ,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    rows_V_reg_243,
    \ret_V_reg_264_reg[7] ,
    \ret_V_reg_264_reg[8] ,
    ap_rst,
    E,
    \SRL_SIG_reg[1][8]_0 );
  output img_3_rows_V_c12_full_n;
  output img_3_rows_V_c12_empty_n;
  output [3:0]\rows_V_reg_243_reg[8] ;
  output \mOutPtr_reg[1]_0 ;
  output \SRL_SIG_reg[1][8] ;
  output [3:0]\rows_V_reg_243_reg[8]_0 ;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input [3:0]rows_V_reg_243;
  input \ret_V_reg_264_reg[7] ;
  input \ret_V_reg_264_reg[8] ;
  input ap_rst;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][8]_0 ;

  wire [0:0]E;
  wire \SRL_SIG_reg[1][8] ;
  wire [0:0]\SRL_SIG_reg[1][8]_0 ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire img_3_rows_V_c12_empty_n;
  wire img_3_rows_V_c12_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \ret_V_reg_264_reg[7] ;
  wire \ret_V_reg_264_reg[8] ;
  wire [3:0]rows_V_reg_243;
  wire [3:0]\rows_V_reg_243_reg[8] ;
  wire [3:0]\rows_V_reg_243_reg[8]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A_shiftReg U_fifo_w10_d2_A_shiftReg
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][8]_1 (\SRL_SIG_reg[1][8]_0 ),
        .ap_clk(ap_clk),
        .\ret_V_reg_264_reg[7] (\mOutPtr_reg[1]_0 ),
        .\ret_V_reg_264_reg[7]_0 (\ret_V_reg_264_reg[7] ),
        .\ret_V_reg_264_reg[8] (\ret_V_reg_264_reg[8] ),
        .rows_V_reg_243(rows_V_reg_243),
        .\rows_V_reg_243_reg[8] (\rows_V_reg_243_reg[8] ),
        .\rows_V_reg_243_reg[8]_0 (\rows_V_reg_243_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    internal_empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(internal_full_n_reg_0),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(img_3_rows_V_c12_empty_n),
        .O(internal_empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(img_3_rows_V_c12_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7F77777777)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(internal_empty_n4_out),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(img_3_rows_V_c12_full_n),
        .O(internal_full_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(img_3_rows_V_c12_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ret_V_reg_264[32]_i_2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A_shiftReg
   (\rows_V_reg_243_reg[8] ,
    \SRL_SIG_reg[1][8]_0 ,
    \rows_V_reg_243_reg[8]_0 ,
    Q,
    rows_V_reg_243,
    \ret_V_reg_264_reg[7] ,
    \ret_V_reg_264_reg[7]_0 ,
    \ret_V_reg_264_reg[8] ,
    \SRL_SIG_reg[1][8]_1 ,
    ap_clk);
  output [3:0]\rows_V_reg_243_reg[8] ;
  output \SRL_SIG_reg[1][8]_0 ;
  output [3:0]\rows_V_reg_243_reg[8]_0 ;
  input [1:0]Q;
  input [3:0]rows_V_reg_243;
  input \ret_V_reg_264_reg[7] ;
  input \ret_V_reg_264_reg[7]_0 ;
  input \ret_V_reg_264_reg[8] ;
  input [0:0]\SRL_SIG_reg[1][8]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire [0:0]\SRL_SIG_reg[1][8]_1 ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire ap_clk;
  wire \ret_V_reg_264[8]_i_3_n_0 ;
  wire \ret_V_reg_264_reg[7] ;
  wire \ret_V_reg_264_reg[7]_0 ;
  wire \ret_V_reg_264_reg[8] ;
  wire [3:0]rows_V_reg_243;
  wire [3:0]\rows_V_reg_243_reg[8] ;
  wire [3:0]\rows_V_reg_243_reg[8]_0 ;

  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][8]_1 ),
        .D(rows_V_reg_243[0]),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][8]_1 ),
        .D(rows_V_reg_243[1]),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][8]_1 ),
        .D(rows_V_reg_243[2]),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][8]_1 ),
        .D(rows_V_reg_243[3]),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ret_V_reg_264[32]_i_3 
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .I4(\SRL_SIG_reg_n_0_[1][5] ),
        .I5(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[1][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \ret_V_reg_264[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rows_V_reg_243[0]),
        .O(\rows_V_reg_243_reg[8] [0]));
  LUT6 #(
    .INIT(64'hFF9F00900090FF9F)) 
    \ret_V_reg_264[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\SRL_SIG_reg_n_0_[1][5] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rows_V_reg_243[0]),
        .I5(rows_V_reg_243[1]),
        .O(\rows_V_reg_243_reg[8] [1]));
  LUT6 #(
    .INIT(64'hFFA900A900A9FFA9)) 
    \ret_V_reg_264[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[1][7] ),
        .I1(\SRL_SIG_reg_n_0_[1][5] ),
        .I2(\SRL_SIG_reg_n_0_[1][6] ),
        .I3(\ret_V_reg_264_reg[7] ),
        .I4(\ret_V_reg_264_reg[7]_0 ),
        .I5(rows_V_reg_243[2]),
        .O(\rows_V_reg_243_reg[8] [2]));
  LUT6 #(
    .INIT(64'h99F09999990F9999)) 
    \ret_V_reg_264[8]_i_1 
       (.I0(rows_V_reg_243[3]),
        .I1(\ret_V_reg_264_reg[8] ),
        .I2(\SRL_SIG_reg_n_0_[1][8] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\ret_V_reg_264[8]_i_3_n_0 ),
        .O(\rows_V_reg_243_reg[8] [3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \ret_V_reg_264[8]_i_3 
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\SRL_SIG_reg_n_0_[1][5] ),
        .I2(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\ret_V_reg_264[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_254[5]_i_1 
       (.I0(rows_V_reg_243[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\rows_V_reg_243_reg[8]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_254[6]_i_1 
       (.I0(rows_V_reg_243[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\rows_V_reg_243_reg[8]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_254[7]_i_1 
       (.I0(rows_V_reg_243[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\rows_V_reg_243_reg[8]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_254[8]_i_1 
       (.I0(rows_V_reg_243[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\rows_V_reg_243_reg[8]_0 [3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d4_A
   (img_3_rows_V_c_full_n,
    img_3_rows_V_c_empty_n,
    ap_rst_n_0,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    out,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_2,
    internal_empty_n3_out,
    internal_empty_n_reg_0,
    internal_full_n_reg_3,
    img_3_cols_V_c_full_n,
    img_1_rows_V_c_full_n,
    img_1_cols_V_c_full_n,
    start_once_reg,
    start_for_Threshold_U0_full_n,
    sel,
    ap_rst,
    E);
  output img_3_rows_V_c_full_n;
  output img_3_rows_V_c_empty_n;
  output ap_rst_n_0;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output [3:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_2;
  input internal_empty_n3_out;
  input internal_empty_n_reg_0;
  input internal_full_n_reg_3;
  input img_3_cols_V_c_full_n;
  input img_1_rows_V_c_full_n;
  input img_1_cols_V_c_full_n;
  input start_once_reg;
  input start_for_Threshold_U0_full_n;
  input sel;
  input ap_rst;
  input [0:0]E;

  wire [0:0]E;
  wire [1:1]a;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire img_1_cols_V_c_full_n;
  wire img_1_rows_V_c_full_n;
  wire img_3_cols_V_c_full_n;
  wire img_3_rows_V_c_empty_n;
  wire img_3_rows_V_c_full_n;
  wire internal_empty_n3_out;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire [3:0]out;
  wire sel;
  wire start_for_Threshold_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d4_A_shiftReg U_fifo_w10_d4_A_shiftReg
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[1] (a),
        .out(out),
        .sel(sel));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    internal_empty_n_i_1__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(internal_full_n_reg_2),
        .I4(ap_rst_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(img_3_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFFFFF77777777)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_2),
        .I2(mOutPtr[0]),
        .I3(a),
        .I4(internal_empty_n3_out),
        .I5(img_3_rows_V_c_full_n),
        .O(internal_full_n_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h2F)) 
    internal_full_n_i_2
       (.I0(internal_full_n_reg_0),
        .I1(internal_full_n_reg_3),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(img_3_rows_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_full_n_reg_2),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFFFFFF)) 
    \mOutPtr[1]_i_5 
       (.I0(img_3_rows_V_c_full_n),
        .I1(img_3_cols_V_c_full_n),
        .I2(img_1_rows_V_c_full_n),
        .I3(img_1_cols_V_c_full_n),
        .I4(start_once_reg),
        .I5(start_for_Threshold_U0_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_full_n_reg_2),
        .I3(mOutPtr[2]),
        .O(\mOutPtr[2]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFF0000)) 
    start_once_reg_i_1
       (.I0(img_3_rows_V_c_full_n),
        .I1(img_3_cols_V_c_full_n),
        .I2(img_1_rows_V_c_full_n),
        .I3(img_1_cols_V_c_full_n),
        .I4(start_for_Threshold_U0_full_n),
        .I5(start_once_reg),
        .O(internal_full_n_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d4_A_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    Q,
    sel,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [3:0]out;
  input [2:0]Q;
  input sel;
  input ap_clk;

  wire [2:0]Q;
  wire [0:0]a;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [3:0]out;
  wire sel;

  (* srl_bus_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(a),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][5]_srl4_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(a));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][5]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(a),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[1]));
  (* srl_bus_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(a),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[2]));
  (* srl_bus_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "U0/\img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(a),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A
   (img_1_cols_V_c11_full_n,
    img_1_cols_V_c11_empty_n,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst,
    E);
  output img_1_cols_V_c11_full_n;
  output img_1_cols_V_c11_empty_n;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire img_1_cols_V_c11_empty_n;
  wire img_1_cols_V_c11_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(internal_full_n_reg_0),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(img_1_cols_V_c11_empty_n),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(img_1_cols_V_c11_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7F77777777)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(internal_empty_n4_out),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(img_1_cols_V_c11_full_n),
        .O(internal_full_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(img_1_cols_V_c11_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_full_n_reg_0),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_0
   (img_1_cols_V_c_full_n,
    img_1_cols_V_c_empty_n,
    start_once_reg_reg,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n4_out,
    internal_full_n_reg_1,
    start_for_GaussianBlur_U0_full_n,
    img_1_rows_V_c_full_n,
    img_3_cols_V_c_full_n,
    img_3_rows_V_c_full_n,
    img_1_rows_V_c10_full_n,
    img_1_cols_V_c11_full_n,
    img_1_rows_V_c_empty_n,
    Q,
    ap_rst,
    E);
  output img_1_cols_V_c_full_n;
  output img_1_cols_V_c_empty_n;
  output start_once_reg_reg;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input internal_empty_n4_out;
  input internal_full_n_reg_1;
  input start_for_GaussianBlur_U0_full_n;
  input img_1_rows_V_c_full_n;
  input img_3_cols_V_c_full_n;
  input img_3_rows_V_c_full_n;
  input img_1_rows_V_c10_full_n;
  input img_1_cols_V_c11_full_n;
  input img_1_rows_V_c_empty_n;
  input [0:0]Q;
  input ap_rst;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire img_1_cols_V_c11_full_n;
  wire img_1_cols_V_c_empty_n;
  wire img_1_cols_V_c_full_n;
  wire img_1_rows_V_c10_full_n;
  wire img_1_rows_V_c_empty_n;
  wire img_1_rows_V_c_full_n;
  wire img_3_cols_V_c_full_n;
  wire img_3_rows_V_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(img_1_cols_V_c_empty_n),
        .I2(internal_empty_n_reg_0),
        .I3(internal_empty_n_reg_1),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(img_1_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFDFDDDDDDDD)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(start_once_reg_reg),
        .I2(internal_empty_n4_out),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(img_1_cols_V_c_full_n),
        .O(internal_full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(img_1_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hF0BBBBF0)) 
    \mOutPtr[1]_i_1__6 
       (.I0(internal_empty_n_reg_0),
        .I1(internal_empty_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    \mOutPtr[1]_i_4__0 
       (.I0(\mOutPtr[1]_i_6_n_0 ),
        .I1(internal_empty_n_reg_1),
        .I2(internal_full_n_reg_1),
        .I3(start_for_GaussianBlur_U0_full_n),
        .O(start_once_reg_reg));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_6 
       (.I0(img_1_cols_V_c_empty_n),
        .I1(img_1_rows_V_c10_full_n),
        .I2(img_1_cols_V_c11_full_n),
        .I3(img_1_rows_V_c_empty_n),
        .I4(Q),
        .O(\mOutPtr[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[2]_i_5 
       (.I0(img_1_cols_V_c_full_n),
        .I1(img_1_rows_V_c_full_n),
        .I2(img_3_cols_V_c_full_n),
        .I3(img_3_rows_V_c_full_n),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_3
   (img_3_cols_V_c13_full_n,
    img_3_cols_V_c13_empty_n,
    start_once_reg_reg,
    start_once_reg_reg_0,
    E,
    \ap_CS_fsm_reg[0] ,
    internal_empty_n4_out,
    SR,
    start_once_reg_reg_1,
    internal_full_n_reg_0,
    \SRL_SIG_reg[1][9] ,
    S,
    D,
    DI,
    ap_clk,
    internal_full_n_reg_1,
    start_for_Mat2AXIvideo_DMA_U0_empty_n,
    img_3_rows_V_c12_empty_n,
    Q,
    ap_rst_n,
    \t_V_reg_177_reg[31] ,
    \mOutPtr_reg[1]_0 ,
    start_for_Mat2AXIvideo_DMA_U0_full_n,
    img_3_rows_V_c_empty_n,
    img_3_rows_V_c12_full_n,
    img_3_cols_V_c_empty_n,
    start_for_Threshold_U0_empty_n,
    cols_V_reg_248,
    ap_rst);
  output img_3_cols_V_c13_full_n;
  output img_3_cols_V_c13_empty_n;
  output start_once_reg_reg;
  output start_once_reg_reg_0;
  output [0:0]E;
  output \ap_CS_fsm_reg[0] ;
  output internal_empty_n4_out;
  output [0:0]SR;
  output [0:0]start_once_reg_reg_1;
  output internal_full_n_reg_0;
  output [1:0]\SRL_SIG_reg[1][9] ;
  output [0:0]S;
  output [0:0]D;
  output [0:0]DI;
  input ap_clk;
  input internal_full_n_reg_1;
  input start_for_Mat2AXIvideo_DMA_U0_empty_n;
  input img_3_rows_V_c12_empty_n;
  input [0:0]Q;
  input ap_rst_n;
  input [1:0]\t_V_reg_177_reg[31] ;
  input \mOutPtr_reg[1]_0 ;
  input start_for_Mat2AXIvideo_DMA_U0_full_n;
  input img_3_rows_V_c_empty_n;
  input img_3_rows_V_c12_full_n;
  input img_3_cols_V_c_empty_n;
  input start_for_Threshold_U0_empty_n;
  input [1:0]cols_V_reg_248;
  input ap_rst;

  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [1:0]\SRL_SIG_reg[1][9] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire [1:0]cols_V_reg_248;
  wire img_3_cols_V_c13_empty_n;
  wire img_3_cols_V_c13_full_n;
  wire img_3_cols_V_c_empty_n;
  wire img_3_rows_V_c12_empty_n;
  wire img_3_rows_V_c12_full_n;
  wire img_3_rows_V_c_empty_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n_i_1__9_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_2__4_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Mat2AXIvideo_DMA_U0_empty_n;
  wire start_for_Mat2AXIvideo_DMA_U0_full_n;
  wire start_for_Threshold_U0_empty_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire [0:0]start_once_reg_reg_1;
  wire [1:0]\t_V_reg_177_reg[31] ;

  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG[1][9]_i_1 
       (.I0(start_once_reg_reg_0),
        .O(start_once_reg_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg U_fifo_w11_d2_A_shiftReg
       (.D(D),
        .DI(DI),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .S(S),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .\SRL_SIG_reg[1][9]_1 (start_once_reg_reg_1),
        .ap_clk(ap_clk),
        .cols_V_reg_248(cols_V_reg_248));
  LUT3 #(
    .INIT(8'hAB)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(start_for_Mat2AXIvideo_DMA_U0_full_n),
        .O(start_once_reg_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(img_3_cols_V_c13_full_n),
        .I1(img_3_rows_V_c_empty_n),
        .I2(img_3_rows_V_c12_full_n),
        .I3(img_3_cols_V_c_empty_n),
        .I4(start_for_Threshold_U0_empty_n),
        .I5(\t_V_reg_177_reg[31] [0]),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    internal_empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(ap_rst_n),
        .I4(internal_empty_n4_out),
        .I5(img_3_cols_V_c13_empty_n),
        .O(internal_empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(img_3_cols_V_c13_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7F77777777)) 
    internal_full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(internal_empty_n4_out),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(img_3_cols_V_c13_full_n),
        .O(internal_full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__1
       (.I0(Q),
        .I1(img_3_cols_V_c13_empty_n),
        .I2(img_3_rows_V_c12_empty_n),
        .I3(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .I4(start_once_reg_reg_0),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(img_3_cols_V_c13_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \mOutPtr[1]_i_1__4 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .I2(img_3_rows_V_c12_empty_n),
        .I3(img_3_cols_V_c13_empty_n),
        .I4(Q),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_3__2 
       (.I0(Q),
        .I1(img_3_cols_V_c13_empty_n),
        .I2(img_3_rows_V_c12_empty_n),
        .I3(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .I4(start_once_reg_reg_0),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_4 
       (.I0(start_once_reg_reg_0),
        .I1(internal_full_n_reg_1),
        .O(start_once_reg_reg));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \t_V_reg_177[31]_i_1 
       (.I0(start_once_reg_reg_0),
        .I1(\t_V_reg_177_reg[31] [1]),
        .O(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg
   (\SRL_SIG_reg[1][9]_0 ,
    S,
    D,
    DI,
    Q,
    cols_V_reg_248,
    \SRL_SIG_reg[1][9]_1 ,
    ap_clk);
  output [1:0]\SRL_SIG_reg[1][9]_0 ;
  output [0:0]S;
  output [0:0]D;
  output [0:0]DI;
  input [1:0]Q;
  input [1:0]cols_V_reg_248;
  input [0:0]\SRL_SIG_reg[1][9]_1 ;
  input ap_clk;

  wire [0:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire [0:0]S;
  wire [1:0]\SRL_SIG_reg[1][9]_0 ;
  wire [0:0]\SRL_SIG_reg[1][9]_1 ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire [1:0]cols_V_reg_248;

  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][9]_1 ),
        .D(cols_V_reg_248[0]),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][9]_1 ),
        .D(cols_V_reg_248[1]),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_259[7]_i_1 
       (.I0(cols_V_reg_248[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[1][9]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \cols_V_reg_259[9]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[1][9] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(cols_V_reg_248[1]),
        .O(\SRL_SIG_reg[1][9]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ret_V_1_fu_203_p2_carry_i_1
       (.I0(\SRL_SIG_reg_n_0_[1][9] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(cols_V_reg_248[1]),
        .O(DI));
  LUT4 #(
    .INIT(16'h4575)) 
    ret_V_1_fu_203_p2_carry_i_2
       (.I0(cols_V_reg_248[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(S));
  LUT4 #(
    .INIT(16'h04F7)) 
    \ret_V_1_reg_269[8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[1][7] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(cols_V_reg_248[0]),
        .O(D));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d4_A
   (img_3_cols_V_c_full_n,
    img_3_cols_V_c_empty_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n3_out,
    internal_empty_n_reg_0,
    ap_rst_n,
    internal_empty_n_reg_1,
    sel,
    ap_rst,
    E);
  output img_3_cols_V_c_full_n;
  output img_3_cols_V_c_empty_n;
  output [1:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n3_out;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input sel;
  input ap_rst;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire img_3_cols_V_c_empty_n;
  wire img_3_cols_V_c_full_n;
  wire internal_empty_n3_out;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire [1:0]out;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d4_A_shiftReg U_fifo_w11_d4_A_shiftReg
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .out(out),
        .sel(sel));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    internal_empty_n_i_1__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(internal_empty_n_reg_0),
        .I4(ap_rst_n),
        .I5(internal_empty_n_reg_1),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(img_3_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(internal_empty_n3_out),
        .I5(img_3_cols_V_c_full_n),
        .O(internal_full_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(img_3_cols_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_0),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_0),
        .I3(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d4_A_shiftReg
   (out,
    Q,
    sel,
    ap_clk);
  output [1:0]out;
  input [2:0]Q;
  input sel;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]a;
  wire ap_clk;
  wire [1:0]out;
  wire sel;

  (* srl_bus_name = "U0/\img_3_cols_V_c_U/U_fifo_w11_d4_A_shiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "U0/\img_3_cols_V_c_U/U_fifo_w11_d4_A_shiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(a[0]),
        .A1(a[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][7]_srl4_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(a[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][7]_srl4_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(a[1]));
  (* srl_bus_name = "U0/\img_3_cols_V_c_U/U_fifo_w11_d4_A_shiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "U0/\img_3_cols_V_c_U/U_fifo_w11_d4_A_shiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(a[0]),
        .A1(a[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A
   (img_1_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    DIADI,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_rst,
    E,
    D);
  output img_1_data_stream_0_full_n;
  output img_1_data_stream_0_empty_n;
  output [7:0]DIADI;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input ap_rst;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_7 U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .ap_clk(ap_clk),
        .ram_reg(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_0(\mOutPtr_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(img_1_data_stream_0_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(internal_full_n_reg_1),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(img_1_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF55FF5555)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(internal_full_n_reg_0),
        .I4(internal_full_n_reg_1),
        .I5(img_1_data_stream_0_full_n),
        .O(internal_full_n_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(img_1_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(internal_full_n_reg_1),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_full_n_reg_1),
        .I2(internal_full_n_reg_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2
   (img_2_data_stream_0_full_n,
    img_2_data_stream_0_empty_n,
    icmp_ln1497_fu_229_p2,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \mOutPtr_reg[0]_3 ,
    ap_rst,
    E,
    D);
  output img_2_data_stream_0_full_n;
  output img_2_data_stream_0_empty_n;
  output icmp_ln1497_fu_229_p2;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input \mOutPtr_reg[0]_3 ;
  input ap_rst;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire icmp_ln1497_fu_229_p2;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[0]_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_6 U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .icmp_ln1497_fu_229_p2(icmp_ln1497_fu_229_p2),
        .\icmp_ln1497_reg_271_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\icmp_ln1497_reg_271_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(img_2_data_stream_0_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(img_2_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFDFFFF5555FF55)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(img_2_data_stream_0_full_n),
        .O(internal_full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(img_2_data_stream_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFF04000400FBFF)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(\mOutPtr_reg[0]_2 ),
        .I2(\mOutPtr_reg[0]_3 ),
        .I3(img_2_data_stream_0_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4
   (\SRL_SIG_reg[0][0] ,
    img_3_data_stream_0_full_n,
    img_3_data_stream_0_empty_n,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[1][0] ,
    p_0_in,
    ap_rst_n,
    internal_full_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    ap_rst);
  output \SRL_SIG_reg[0][0] ;
  output img_3_data_stream_0_full_n;
  output img_3_data_stream_0_empty_n;
  output \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[1][0] ;
  input p_0_in;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst;

  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire img_3_data_stream_0_empty_n;
  wire img_3_data_stream_0_full_n;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_full_n_i_1__10_n_0;
  wire internal_full_n_i_2__2_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_0_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_shiftReg
       (.\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .\odata_int_reg[7] (\mOutPtr_reg_n_0_[1] ),
        .\odata_int_reg[7]_0 (\mOutPtr_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'h88888880AAAAAA88)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(img_3_data_stream_0_empty_n),
        .I2(internal_full_n_i_2__2_n_0),
        .I3(p_0_in),
        .I4(internal_full_n_reg_0),
        .I5(\SRL_SIG_reg[1][0] ),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(img_3_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEFFEFFF00FF0CFF)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n_i_2__2_n_0),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(p_0_in),
        .I3(ap_rst_n),
        .I4(internal_full_n_reg_0),
        .I5(img_3_data_stream_0_full_n),
        .O(internal_full_n_i_1__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(img_3_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][0]_2 ,
    ap_clk,
    \odata_int_reg[7] ,
    \odata_int_reg[7]_0 ,
    \SRL_SIG_reg[1][0]_0 );
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input ap_clk;
  input \odata_int_reg[7] ;
  input \odata_int_reg[7]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;

  wire \SRL_SIG[1][0]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire ap_clk;
  wire \odata_int_reg[7] ;
  wire \odata_int_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_2 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_0 ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \odata_int[7]_i_3 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\odata_int_reg[7] ),
        .I2(\odata_int_reg[7]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_6
   (icmp_ln1497_fu_229_p2,
    \icmp_ln1497_reg_271_reg[0] ,
    \icmp_ln1497_reg_271_reg[0]_0 ,
    E,
    D,
    ap_clk);
  output icmp_ln1497_fu_229_p2;
  input \icmp_ln1497_reg_271_reg[0] ;
  input \icmp_ln1497_reg_271_reg[0]_0 ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire icmp_ln1497_fu_229_p2;
  wire \icmp_ln1497_reg_271[0]_i_3_n_0 ;
  wire \icmp_ln1497_reg_271[0]_i_4_n_0 ;
  wire \icmp_ln1497_reg_271[0]_i_5_n_0 ;
  wire \icmp_ln1497_reg_271_reg[0] ;
  wire \icmp_ln1497_reg_271_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80800080)) 
    \icmp_ln1497_reg_271[0]_i_2 
       (.I0(\icmp_ln1497_reg_271[0]_i_3_n_0 ),
        .I1(\SRL_SIG_reg_n_0_[0][7] ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\icmp_ln1497_reg_271_reg[0] ),
        .I4(\icmp_ln1497_reg_271_reg[0]_0 ),
        .I5(\icmp_ln1497_reg_271[0]_i_4_n_0 ),
        .O(icmp_ln1497_fu_229_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAA8)) 
    \icmp_ln1497_reg_271[0]_i_3 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\SRL_SIG_reg_n_0_[0][2] ),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .I4(\SRL_SIG_reg_n_0_[0][5] ),
        .I5(\SRL_SIG_reg_n_0_[0][4] ),
        .O(\icmp_ln1497_reg_271[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \icmp_ln1497_reg_271[0]_i_4 
       (.I0(\icmp_ln1497_reg_271_reg[0]_0 ),
        .I1(\icmp_ln1497_reg_271_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[1][6] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .I4(\icmp_ln1497_reg_271[0]_i_5_n_0 ),
        .O(\icmp_ln1497_reg_271[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAA8)) 
    \icmp_ln1497_reg_271[0]_i_5 
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(\SRL_SIG_reg_n_0_[1][2] ),
        .I2(\SRL_SIG_reg_n_0_[1][1] ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .I4(\SRL_SIG_reg_n_0_[1][5] ),
        .I5(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\icmp_ln1497_reg_271[0]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_7
   (DIADI,
    ram_reg,
    ram_reg_0,
    E,
    D,
    ap_clk);
  output [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_10
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(DIADI[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_5
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_6
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_7
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_8
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_9
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(DIADI[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter
   (video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    ap_clk,
    ap_rst_n,
    video_in_TVALID,
    video_in_TREADY,
    video_out_TVALID,
    video_out_TREADY);
  input [7:0]video_in_TDATA;
  input [0:0]video_in_TKEEP;
  input [0:0]video_in_TSTRB;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TID;
  input [0:0]video_in_TDEST;
  output [7:0]video_out_TDATA;
  output [0:0]video_out_TKEEP;
  output [0:0]video_out_TSTRB;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [0:0]video_out_TID;
  output [0:0]video_out_TDEST;
  input ap_clk;
  input ap_rst_n;
  input video_in_TVALID;
  output video_in_TREADY;
  output video_out_TVALID;
  input video_out_TREADY;

  wire \<const0> ;
  wire AXIvideo2Mat_DMA_U0_n_0;
  wire AXIvideo2Mat_DMA_U0_n_10;
  wire AXIvideo2Mat_DMA_U0_n_11;
  wire AXIvideo2Mat_DMA_U0_n_12;
  wire AXIvideo2Mat_DMA_U0_n_13;
  wire AXIvideo2Mat_DMA_U0_n_14;
  wire AXIvideo2Mat_DMA_U0_n_15;
  wire AXIvideo2Mat_DMA_U0_n_16;
  wire AXIvideo2Mat_DMA_U0_n_17;
  wire AXIvideo2Mat_DMA_U0_n_18;
  wire AXIvideo2Mat_DMA_U0_n_2;
  wire AXIvideo2Mat_DMA_U0_n_4;
  wire AXIvideo2Mat_DMA_U0_n_6;
  wire AXIvideo2Mat_DMA_U0_n_7;
  wire AXIvideo2Mat_DMA_U0_n_8;
  wire Block_proc_U0_n_1;
  wire GaussianBlur_U0_n_0;
  wire GaussianBlur_U0_n_1;
  wire GaussianBlur_U0_n_10;
  wire GaussianBlur_U0_n_11;
  wire GaussianBlur_U0_n_118;
  wire GaussianBlur_U0_n_119;
  wire GaussianBlur_U0_n_12;
  wire GaussianBlur_U0_n_120;
  wire GaussianBlur_U0_n_121;
  wire GaussianBlur_U0_n_122;
  wire GaussianBlur_U0_n_123;
  wire GaussianBlur_U0_n_124;
  wire GaussianBlur_U0_n_125;
  wire GaussianBlur_U0_n_126;
  wire GaussianBlur_U0_n_127;
  wire GaussianBlur_U0_n_128;
  wire GaussianBlur_U0_n_129;
  wire GaussianBlur_U0_n_13;
  wire GaussianBlur_U0_n_130;
  wire GaussianBlur_U0_n_131;
  wire GaussianBlur_U0_n_132;
  wire GaussianBlur_U0_n_133;
  wire GaussianBlur_U0_n_134;
  wire GaussianBlur_U0_n_135;
  wire GaussianBlur_U0_n_136;
  wire GaussianBlur_U0_n_137;
  wire GaussianBlur_U0_n_138;
  wire GaussianBlur_U0_n_139;
  wire GaussianBlur_U0_n_14;
  wire GaussianBlur_U0_n_140;
  wire GaussianBlur_U0_n_141;
  wire GaussianBlur_U0_n_142;
  wire GaussianBlur_U0_n_143;
  wire GaussianBlur_U0_n_144;
  wire GaussianBlur_U0_n_145;
  wire GaussianBlur_U0_n_15;
  wire GaussianBlur_U0_n_16;
  wire GaussianBlur_U0_n_17;
  wire GaussianBlur_U0_n_18;
  wire GaussianBlur_U0_n_19;
  wire GaussianBlur_U0_n_2;
  wire GaussianBlur_U0_n_20;
  wire GaussianBlur_U0_n_202;
  wire GaussianBlur_U0_n_203;
  wire GaussianBlur_U0_n_204;
  wire GaussianBlur_U0_n_205;
  wire GaussianBlur_U0_n_206;
  wire GaussianBlur_U0_n_207;
  wire GaussianBlur_U0_n_208;
  wire GaussianBlur_U0_n_209;
  wire GaussianBlur_U0_n_21;
  wire GaussianBlur_U0_n_210;
  wire GaussianBlur_U0_n_211;
  wire GaussianBlur_U0_n_212;
  wire GaussianBlur_U0_n_213;
  wire GaussianBlur_U0_n_214;
  wire GaussianBlur_U0_n_215;
  wire GaussianBlur_U0_n_216;
  wire GaussianBlur_U0_n_217;
  wire GaussianBlur_U0_n_218;
  wire GaussianBlur_U0_n_219;
  wire GaussianBlur_U0_n_22;
  wire GaussianBlur_U0_n_220;
  wire GaussianBlur_U0_n_221;
  wire GaussianBlur_U0_n_222;
  wire GaussianBlur_U0_n_223;
  wire GaussianBlur_U0_n_224;
  wire GaussianBlur_U0_n_225;
  wire GaussianBlur_U0_n_227;
  wire GaussianBlur_U0_n_228;
  wire GaussianBlur_U0_n_229;
  wire GaussianBlur_U0_n_23;
  wire GaussianBlur_U0_n_24;
  wire GaussianBlur_U0_n_25;
  wire GaussianBlur_U0_n_258;
  wire GaussianBlur_U0_n_259;
  wire GaussianBlur_U0_n_26;
  wire GaussianBlur_U0_n_260;
  wire GaussianBlur_U0_n_261;
  wire GaussianBlur_U0_n_262;
  wire GaussianBlur_U0_n_263;
  wire GaussianBlur_U0_n_264;
  wire GaussianBlur_U0_n_265;
  wire GaussianBlur_U0_n_266;
  wire GaussianBlur_U0_n_267;
  wire GaussianBlur_U0_n_268;
  wire GaussianBlur_U0_n_269;
  wire GaussianBlur_U0_n_270;
  wire GaussianBlur_U0_n_271;
  wire GaussianBlur_U0_n_272;
  wire GaussianBlur_U0_n_273;
  wire GaussianBlur_U0_n_274;
  wire GaussianBlur_U0_n_275;
  wire GaussianBlur_U0_n_276;
  wire GaussianBlur_U0_n_277;
  wire GaussianBlur_U0_n_278;
  wire GaussianBlur_U0_n_279;
  wire GaussianBlur_U0_n_28;
  wire GaussianBlur_U0_n_280;
  wire GaussianBlur_U0_n_281;
  wire GaussianBlur_U0_n_282;
  wire GaussianBlur_U0_n_283;
  wire GaussianBlur_U0_n_284;
  wire GaussianBlur_U0_n_285;
  wire GaussianBlur_U0_n_29;
  wire GaussianBlur_U0_n_3;
  wire GaussianBlur_U0_n_30;
  wire GaussianBlur_U0_n_314;
  wire GaussianBlur_U0_n_315;
  wire GaussianBlur_U0_n_316;
  wire GaussianBlur_U0_n_317;
  wire GaussianBlur_U0_n_318;
  wire GaussianBlur_U0_n_319;
  wire GaussianBlur_U0_n_320;
  wire GaussianBlur_U0_n_321;
  wire GaussianBlur_U0_n_322;
  wire GaussianBlur_U0_n_323;
  wire GaussianBlur_U0_n_324;
  wire GaussianBlur_U0_n_325;
  wire GaussianBlur_U0_n_326;
  wire GaussianBlur_U0_n_327;
  wire GaussianBlur_U0_n_328;
  wire GaussianBlur_U0_n_329;
  wire GaussianBlur_U0_n_330;
  wire GaussianBlur_U0_n_331;
  wire GaussianBlur_U0_n_332;
  wire GaussianBlur_U0_n_333;
  wire GaussianBlur_U0_n_334;
  wire GaussianBlur_U0_n_335;
  wire GaussianBlur_U0_n_336;
  wire GaussianBlur_U0_n_337;
  wire GaussianBlur_U0_n_338;
  wire GaussianBlur_U0_n_339;
  wire GaussianBlur_U0_n_340;
  wire GaussianBlur_U0_n_341;
  wire GaussianBlur_U0_n_342;
  wire GaussianBlur_U0_n_344;
  wire GaussianBlur_U0_n_345;
  wire GaussianBlur_U0_n_346;
  wire GaussianBlur_U0_n_348;
  wire GaussianBlur_U0_n_4;
  wire GaussianBlur_U0_n_5;
  wire GaussianBlur_U0_n_6;
  wire GaussianBlur_U0_n_62;
  wire GaussianBlur_U0_n_63;
  wire GaussianBlur_U0_n_64;
  wire GaussianBlur_U0_n_65;
  wire GaussianBlur_U0_n_66;
  wire GaussianBlur_U0_n_67;
  wire GaussianBlur_U0_n_68;
  wire GaussianBlur_U0_n_69;
  wire GaussianBlur_U0_n_7;
  wire GaussianBlur_U0_n_70;
  wire GaussianBlur_U0_n_71;
  wire GaussianBlur_U0_n_72;
  wire GaussianBlur_U0_n_73;
  wire GaussianBlur_U0_n_74;
  wire GaussianBlur_U0_n_75;
  wire GaussianBlur_U0_n_76;
  wire GaussianBlur_U0_n_77;
  wire GaussianBlur_U0_n_78;
  wire GaussianBlur_U0_n_79;
  wire GaussianBlur_U0_n_8;
  wire GaussianBlur_U0_n_80;
  wire GaussianBlur_U0_n_81;
  wire GaussianBlur_U0_n_82;
  wire GaussianBlur_U0_n_83;
  wire GaussianBlur_U0_n_84;
  wire GaussianBlur_U0_n_85;
  wire GaussianBlur_U0_n_86;
  wire GaussianBlur_U0_n_87;
  wire GaussianBlur_U0_n_88;
  wire GaussianBlur_U0_n_89;
  wire GaussianBlur_U0_n_9;
  wire [7:0]GaussianBlur_U0_p_dst_data_stream_V_din;
  wire Mat2AXIvideo_DMA_U0_n_3;
  wire Mat2AXIvideo_DMA_U0_n_5;
  wire Mat2AXIvideo_DMA_U0_n_6;
  wire Mat2AXIvideo_DMA_U0_n_7;
  wire Mat2AXIvideo_DMA_U0_n_8;
  wire Threshold_U0_dst_cols_V_out_write;
  wire Threshold_U0_n_12;
  wire Threshold_U0_n_13;
  wire Threshold_U0_n_15;
  wire Threshold_U0_n_16;
  wire Threshold_U0_n_17;
  wire Threshold_U0_n_18;
  wire Threshold_U0_n_19;
  wire Threshold_U0_n_21;
  wire Threshold_U0_n_22;
  wire Threshold_U0_n_23;
  wire Threshold_U0_n_24;
  wire Threshold_U0_n_25;
  wire Threshold_U0_n_7;
  wire Threshold_U0_n_8;
  wire Threshold_U0_n_9;
  wire \and_ln118_reg_2578[0]_i_13_n_0 ;
  wire \and_ln118_reg_2578[0]_i_14_n_0 ;
  wire \and_ln118_reg_2578[0]_i_15_n_0 ;
  wire \and_ln118_reg_2578[0]_i_16_n_0 ;
  wire \and_ln118_reg_2578[0]_i_23_n_0 ;
  wire \and_ln118_reg_2578[0]_i_24_n_0 ;
  wire \and_ln118_reg_2578[0]_i_25_n_0 ;
  wire \and_ln118_reg_2578[0]_i_26_n_0 ;
  wire \and_ln118_reg_2578[0]_i_32_n_0 ;
  wire \and_ln118_reg_2578[0]_i_33_n_0 ;
  wire \and_ln118_reg_2578[0]_i_34_n_0 ;
  wire \and_ln118_reg_2578[0]_i_35_n_0 ;
  wire \and_ln118_reg_2578[0]_i_36_n_0 ;
  wire \and_ln118_reg_2578[0]_i_37_n_0 ;
  wire \and_ln118_reg_2578[0]_i_6_n_0 ;
  wire \and_ln118_reg_2578_reg[0]_i_12_n_0 ;
  wire \and_ln118_reg_2578_reg[0]_i_12_n_1 ;
  wire \and_ln118_reg_2578_reg[0]_i_12_n_2 ;
  wire \and_ln118_reg_2578_reg[0]_i_12_n_3 ;
  wire \and_ln118_reg_2578_reg[0]_i_22_n_0 ;
  wire \and_ln118_reg_2578_reg[0]_i_22_n_1 ;
  wire \and_ln118_reg_2578_reg[0]_i_22_n_2 ;
  wire \and_ln118_reg_2578_reg[0]_i_22_n_3 ;
  wire \and_ln118_reg_2578_reg[0]_i_5_n_0 ;
  wire \and_ln118_reg_2578_reg[0]_i_5_n_1 ;
  wire \and_ln118_reg_2578_reg[0]_i_5_n_2 ;
  wire \and_ln118_reg_2578_reg[0]_i_5_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire ce_1;
  wire ce_3;
  wire [9:7]cols_V_reg_248;
  wire \grp_Filter2D_fu_82/icmp_ln118_1_fu_1132_p2 ;
  wire \grp_Filter2D_fu_82/icmp_ln118_2_fu_697_p2 ;
  wire \grp_Filter2D_fu_82/icmp_ln118_3_fu_759_p2 ;
  wire \grp_Filter2D_fu_82/icmp_ln118_4_fu_821_p2 ;
  wire \grp_Filter2D_fu_82/icmp_ln118_5_fu_883_p2 ;
  wire \grp_Filter2D_fu_82/icmp_ln118_fu_635_p2 ;
  wire \grp_Filter2D_fu_82/icmp_ln144_fu_1165_p2 ;
  wire \grp_Filter2D_fu_82/p_0_in ;
  wire \grp_Filter2D_fu_82/p_0_in0_in ;
  wire [31:4]\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 ;
  wire [31:4]\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 ;
  wire [31:4]\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 ;
  wire [31:4]\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 ;
  wire [31:1]\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 ;
  wire [31:4]\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 ;
  wire i_V_reg_2780;
  wire icmp_ln1489_fu_207_p2;
  wire icmp_ln1497_fu_229_p2;
  wire icmp_ln52_fu_209_p2;
  wire img_1_cols_V_c11_empty_n;
  wire img_1_cols_V_c11_full_n;
  wire img_1_cols_V_c_U_n_2;
  wire img_1_cols_V_c_U_n_3;
  wire img_1_cols_V_c_empty_n;
  wire img_1_cols_V_c_full_n;
  wire [7:0]img_1_data_stream_0_dout;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire img_1_rows_V_c10_empty_n;
  wire img_1_rows_V_c10_full_n;
  wire img_1_rows_V_c_U_n_2;
  wire img_1_rows_V_c_empty_n;
  wire img_1_rows_V_c_full_n;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire img_3_cols_V_c13_U_n_10;
  wire img_3_cols_V_c13_U_n_11;
  wire img_3_cols_V_c13_U_n_12;
  wire img_3_cols_V_c13_U_n_14;
  wire img_3_cols_V_c13_U_n_2;
  wire img_3_cols_V_c13_U_n_3;
  wire img_3_cols_V_c13_U_n_4;
  wire img_3_cols_V_c13_U_n_5;
  wire img_3_cols_V_c13_U_n_9;
  wire img_3_cols_V_c13_empty_n;
  wire img_3_cols_V_c13_full_n;
  wire [9:7]img_3_cols_V_c_dout;
  wire img_3_cols_V_c_empty_n;
  wire img_3_cols_V_c_full_n;
  wire img_3_data_stream_0_U_n_0;
  wire img_3_data_stream_0_U_n_3;
  wire img_3_data_stream_0_empty_n;
  wire img_3_data_stream_0_full_n;
  wire img_3_rows_V_c12_U_n_10;
  wire img_3_rows_V_c12_U_n_11;
  wire img_3_rows_V_c12_U_n_6;
  wire img_3_rows_V_c12_U_n_7;
  wire img_3_rows_V_c12_U_n_8;
  wire img_3_rows_V_c12_U_n_9;
  wire img_3_rows_V_c12_empty_n;
  wire img_3_rows_V_c12_full_n;
  wire img_3_rows_V_c_U_n_2;
  wire img_3_rows_V_c_U_n_3;
  wire img_3_rows_V_c_U_n_4;
  wire [8:5]img_3_rows_V_c_dout;
  wire img_3_rows_V_c_empty_n;
  wire img_3_rows_V_c_full_n;
  wire internal_empty_n3_out;
  wire internal_empty_n4_out;
  wire internal_empty_n4_out_0;
  wire internal_empty_n4_out_2;
  wire \regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/p_0_in ;
  wire [8:8]ret_V_1_fu_203_p2;
  wire [32:5]ret_V_fu_193_p2;
  wire [8:5]rows_V_reg_243;
  wire start_for_GaussianBlur_U0_empty_n;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_for_GaussiawdI_U_n_2;
  wire start_for_GaussiawdI_U_n_3;
  wire start_for_Mat2AXIvideo_DMA_U0_empty_n;
  wire start_for_Mat2AXIvideo_DMA_U0_full_n;
  wire start_for_Mat2AXIxdS_U_n_2;
  wire start_for_Threshold_U0_empty_n;
  wire start_for_Threshold_U0_full_n;
  wire start_for_Threshovdy_U_n_3;
  wire start_once_reg;
  wire \sub_ln493_1_reg_2549[2]_i_13_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_14_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_16_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_17_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_18_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_25_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_26_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_27_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_28_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_30_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_31_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_32_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_33_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_42_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_43_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_44_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_45_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_47_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_48_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_49_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_50_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_65_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_66_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_67_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_68_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_69_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_70_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_71_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_72_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_73_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_74_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_75_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_76_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_77_n_0 ;
  wire \sub_ln493_1_reg_2549[2]_i_78_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_12_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_12_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_12_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_12_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_15_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_15_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_15_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_15_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_24_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_24_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_24_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_24_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_29_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_29_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_29_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_29_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_41_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_41_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_41_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_41_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_46_n_0 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_46_n_1 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_46_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_46_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_5_n_3 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_6_n_2 ;
  wire \sub_ln493_1_reg_2549_reg[2]_i_6_n_3 ;
  wire \sub_ln493_2_reg_2554[1]_i_10_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_11_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_15_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_16_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_17_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_18_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_28_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_29_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_30_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_31_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_32_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_33_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_34_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_4_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_5_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_6_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_8_n_0 ;
  wire \sub_ln493_2_reg_2554[1]_i_9_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_10_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_23_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_24_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_25_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_26_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_33_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_34_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_35_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_36_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_42_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_43_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_44_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_45_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_46_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_47_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_48_n_0 ;
  wire \sub_ln493_2_reg_2554[2]_i_9_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_14_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_14_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_14_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_14_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_2_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_2_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_3_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_3_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_3_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_3_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_7_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_7_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_7_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[1]_i_7_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_22_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_22_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_22_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_22_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_32_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_32_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_32_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_32_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_3_n_3 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_8_n_0 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_8_n_1 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_8_n_2 ;
  wire \sub_ln493_2_reg_2554_reg[2]_i_8_n_3 ;
  wire \sub_ln493_3_reg_2559[1]_i_10_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_11_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_12_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_16_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_17_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_18_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_19_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_29_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_30_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_31_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_32_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_33_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_34_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_35_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_5_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_6_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_7_n_0 ;
  wire \sub_ln493_3_reg_2559[1]_i_9_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_22_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_23_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_24_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_25_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_32_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_33_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_34_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_35_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_41_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_42_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_43_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_44_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_45_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_46_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_47_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_8_n_0 ;
  wire \sub_ln493_3_reg_2559[2]_i_9_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_15_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_15_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_15_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_15_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_2_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_2_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_4_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_4_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_4_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_4_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_8_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_8_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_8_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[1]_i_8_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_21_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_21_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_21_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_21_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_2_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_31_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_31_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_31_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_31_n_3 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_7_n_0 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_7_n_1 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_7_n_2 ;
  wire \sub_ln493_3_reg_2559_reg[2]_i_7_n_3 ;
  wire \sub_ln493_4_reg_2564[1]_i_10_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_11_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_14_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_15_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_16_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_17_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_24_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_25_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_26_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_27_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_28_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_29_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_30_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_4_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_5_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_6_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_8_n_0 ;
  wire \sub_ln493_4_reg_2564[1]_i_9_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_22_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_23_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_24_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_25_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_32_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_33_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_34_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_35_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_41_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_42_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_43_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_44_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_45_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_46_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_47_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_8_n_0 ;
  wire \sub_ln493_4_reg_2564[2]_i_9_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_13_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_13_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_13_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_13_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_2_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_2_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_3_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_3_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_3_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_3_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_7_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_7_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_7_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[1]_i_7_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_21_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_21_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_21_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_21_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_2_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_31_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_31_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_31_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_31_n_3 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_7_n_0 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_7_n_1 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_7_n_2 ;
  wire \sub_ln493_4_reg_2564_reg[2]_i_7_n_3 ;
  wire \sub_ln493_reg_2544[2]_i_22_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_23_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_25_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_26_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_27_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_34_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_35_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_36_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_37_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_39_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_40_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_41_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_42_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_50_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_51_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_52_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_53_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_55_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_56_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_57_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_58_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_70_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_71_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_72_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_73_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_74_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_75_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_76_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_78_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_79_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_80_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_81_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_82_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_83_n_0 ;
  wire \sub_ln493_reg_2544[2]_i_84_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_21_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_21_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_21_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_21_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_24_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_24_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_24_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_24_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_33_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_33_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_33_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_33_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_38_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_38_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_38_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_38_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_49_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_49_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_49_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_49_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_54_n_0 ;
  wire \sub_ln493_reg_2544_reg[2]_i_54_n_1 ;
  wire \sub_ln493_reg_2544_reg[2]_i_54_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_54_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_7_n_3 ;
  wire \sub_ln493_reg_2544_reg[2]_i_8_n_2 ;
  wire \sub_ln493_reg_2544_reg[2]_i_8_n_3 ;
  wire t_V_reg_177;
  wire [7:0]video_in_TDATA;
  wire video_in_TREADY;
  wire video_in_TVALID;
  wire [6:6]\^video_out_TDATA ;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TSTRB;
  wire video_out_TVALID;
  wire \x_reg_2582[4]_i_5_n_0 ;
  wire \x_reg_2582[4]_i_6_n_0 ;
  wire \x_reg_2582[4]_i_7_n_0 ;
  wire \x_reg_2582[4]_i_8_n_0 ;
  wire \x_reg_2582[8]_i_4_n_0 ;
  wire \x_reg_2582[8]_i_5_n_0 ;
  wire \x_reg_2582[8]_i_6_n_0 ;
  wire \x_reg_2582[8]_i_7_n_0 ;
  wire \x_reg_2582[9]_i_12_n_0 ;
  wire \x_reg_2582[9]_i_13_n_0 ;
  wire \x_reg_2582[9]_i_19_n_0 ;
  wire \x_reg_2582[9]_i_20_n_0 ;
  wire \x_reg_2582[9]_i_21_n_0 ;
  wire \x_reg_2582[9]_i_22_n_0 ;
  wire \x_reg_2582[9]_i_25_n_0 ;
  wire \x_reg_2582[9]_i_26_n_0 ;
  wire \x_reg_2582[9]_i_27_n_0 ;
  wire \x_reg_2582[9]_i_28_n_0 ;
  wire \x_reg_2582[9]_i_34_n_0 ;
  wire \x_reg_2582[9]_i_35_n_0 ;
  wire \x_reg_2582[9]_i_36_n_0 ;
  wire \x_reg_2582[9]_i_37_n_0 ;
  wire \x_reg_2582[9]_i_38_n_0 ;
  wire \x_reg_2582[9]_i_39_n_0 ;
  wire \x_reg_2582[9]_i_6_n_0 ;
  wire \x_reg_2582_reg[9]_i_11_n_0 ;
  wire \x_reg_2582_reg[9]_i_11_n_1 ;
  wire \x_reg_2582_reg[9]_i_11_n_2 ;
  wire \x_reg_2582_reg[9]_i_11_n_3 ;
  wire \x_reg_2582_reg[9]_i_18_n_0 ;
  wire \x_reg_2582_reg[9]_i_18_n_1 ;
  wire \x_reg_2582_reg[9]_i_18_n_2 ;
  wire \x_reg_2582_reg[9]_i_18_n_3 ;
  wire \x_reg_2582_reg[9]_i_24_n_0 ;
  wire \x_reg_2582_reg[9]_i_24_n_1 ;
  wire \x_reg_2582_reg[9]_i_24_n_2 ;
  wire \x_reg_2582_reg[9]_i_24_n_3 ;
  wire [3:0]\NLW_and_ln118_reg_2578_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln118_reg_2578_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln118_reg_2578_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln118_reg_2578_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln118_reg_2578_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_1_reg_2549_reg[2]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_1_reg_2549_reg[2]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_1_reg_2549_reg[2]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_1_reg_2549_reg[2]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_1_reg_2549_reg[2]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_1_reg_2549_reg[2]_i_46_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_1_reg_2549_reg[2]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_1_reg_2549_reg[2]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_1_reg_2549_reg[2]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_1_reg_2549_reg[2]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_2_reg_2554_reg[1]_i_14_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_2_reg_2554_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_2_reg_2554_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_2_reg_2554_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_2_reg_2554_reg[1]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_2_reg_2554_reg[2]_i_22_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_2_reg_2554_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_2_reg_2554_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_2_reg_2554_reg[2]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_2_reg_2554_reg[2]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_3_reg_2559_reg[1]_i_15_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_3_reg_2559_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_3_reg_2559_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_3_reg_2559_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_3_reg_2559_reg[1]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_3_reg_2559_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_3_reg_2559_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_3_reg_2559_reg[2]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_3_reg_2559_reg[2]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_3_reg_2559_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_4_reg_2564_reg[1]_i_13_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_4_reg_2564_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_4_reg_2564_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_4_reg_2564_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_4_reg_2564_reg[1]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_4_reg_2564_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_4_reg_2564_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_4_reg_2564_reg[2]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_4_reg_2564_reg[2]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_4_reg_2564_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_reg_2544_reg[2]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_reg_2544_reg[2]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_reg_2544_reg[2]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_reg_2544_reg[2]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_reg_2544_reg[2]_i_49_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_reg_2544_reg[2]_i_54_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_reg_2544_reg[2]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_reg_2544_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln493_reg_2544_reg[2]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln493_reg_2544_reg[2]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_2582_reg[9]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_2582_reg[9]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_2582_reg[9]_i_24_O_UNCONNECTED ;
  wire [3:1]\NLW_x_reg_2582_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_2582_reg[9]_i_4_O_UNCONNECTED ;

  assign video_out_TDATA[7] = \^video_out_TDATA [6];
  assign video_out_TDATA[6] = \^video_out_TDATA [6];
  assign video_out_TDATA[5] = \^video_out_TDATA [6];
  assign video_out_TDATA[4] = \^video_out_TDATA [6];
  assign video_out_TDATA[3] = \^video_out_TDATA [6];
  assign video_out_TDATA[2] = \^video_out_TDATA [6];
  assign video_out_TDATA[1] = \^video_out_TDATA [6];
  assign video_out_TDATA[0] = \^video_out_TDATA [6];
  assign video_out_TDEST[0] = \<const0> ;
  assign video_out_TID[0] = \<const0> ;
  assign video_out_TKEEP[0] = video_out_TSTRB;
  assign video_out_TUSER[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat_DMA AXIvideo2Mat_DMA_U0
       (.D({video_in_TVALID,video_in_TDATA}),
        .E(AXIvideo2Mat_DMA_U0_n_2),
        .Q(AXIvideo2Mat_DMA_U0_n_7),
        .\ap_CS_fsm_reg[0]_0 (AXIvideo2Mat_DMA_U0_n_4),
        .\ap_CS_fsm_reg[0]_1 (img_1_rows_V_c_U_n_2),
        .\ap_CS_fsm_reg[1]_0 (start_for_GaussiawdI_U_n_2),
        .\ap_CS_fsm_reg[2]_0 (ce),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img_1_cols_V_c11_empty_n(img_1_cols_V_c11_empty_n),
        .img_1_cols_V_c11_full_n(img_1_cols_V_c11_full_n),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .img_1_rows_V_c10_empty_n(img_1_rows_V_c10_empty_n),
        .img_1_rows_V_c10_full_n(img_1_rows_V_c10_full_n),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg(AXIvideo2Mat_DMA_U0_n_8),
        .internal_full_n_reg(AXIvideo2Mat_DMA_U0_n_6),
        .\mOutPtr_reg[0] (img_1_cols_V_c_U_n_2),
        .\mOutPtr_reg[0]_0 (img_3_rows_V_c_U_n_3),
        .\mOutPtr_reg[1] (GaussianBlur_U0_n_345),
        .start_for_GaussianBlur_U0_empty_n(start_for_GaussianBlur_U0_empty_n),
        .start_for_GaussianBlur_U0_full_n(start_for_GaussianBlur_U0_full_n),
        .start_once_reg_reg_0(AXIvideo2Mat_DMA_U0_n_0),
        .start_once_reg_reg_1(AXIvideo2Mat_DMA_U0_n_10),
        .\tmp_data_V_reg_269_reg[7]_0 ({AXIvideo2Mat_DMA_U0_n_11,AXIvideo2Mat_DMA_U0_n_12,AXIvideo2Mat_DMA_U0_n_13,AXIvideo2Mat_DMA_U0_n_14,AXIvideo2Mat_DMA_U0_n_15,AXIvideo2Mat_DMA_U0_n_16,AXIvideo2Mat_DMA_U0_n_17,AXIvideo2Mat_DMA_U0_n_18}),
        .video_in_TREADY(video_in_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_proc Block_proc_U0
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .start_for_Threshold_U0_full_n(start_for_Threshold_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(Block_proc_U0_n_1),
        .start_once_reg_reg_1(img_3_rows_V_c_U_n_4));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GaussianBlur GaussianBlur_U0
       (.CO(\grp_Filter2D_fu_82/icmp_ln144_fu_1165_p2 ),
        .DIADI(img_1_data_stream_0_dout),
        .E(ce_1),
        .O({GaussianBlur_U0_n_0,GaussianBlur_U0_n_1,GaussianBlur_U0_n_2}),
        .Q(GaussianBlur_U0_n_345),
        .S({\x_reg_2582[4]_i_5_n_0 ,\x_reg_2582[4]_i_6_n_0 ,\x_reg_2582[4]_i_7_n_0 ,\x_reg_2582[4]_i_8_n_0 }),
        .\ap_CS_fsm_reg[0]_0 (GaussianBlur_U0_n_348),
        .\ap_CS_fsm_reg[1]_0 (GaussianBlur_U0_n_342),
        .\ap_CS_fsm_reg[1]_1 (GaussianBlur_U0_n_344),
        .\ap_CS_fsm_reg[1]_2 (GaussianBlur_U0_n_346),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .grp_Filter2D_fu_82_ap_start_reg_reg_0(start_for_GaussiawdI_U_n_3),
        .img_1_cols_V_c11_empty_n(img_1_cols_V_c11_empty_n),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_rows_V_c10_empty_n(img_1_rows_V_c10_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .internal_empty_n4_out(internal_empty_n4_out_0),
        .internal_full_n_reg(AXIvideo2Mat_DMA_U0_n_4),
        .\or_ln457_reg_2592_reg[0] (\grp_Filter2D_fu_82/icmp_ln118_1_fu_1132_p2 ),
        .\p_Val2_4_reg_2746_reg[7] (GaussianBlur_U0_p_dst_data_stream_V_din),
        .start_for_GaussianBlur_U0_empty_n(start_for_GaussianBlur_U0_empty_n),
        .sub_ln142_5_fu_1151_p2(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 ),
        .\sub_ln493_1_reg_2549_reg[1] (\grp_Filter2D_fu_82/icmp_ln118_2_fu_697_p2 ),
        .\sub_ln493_1_reg_2549_reg[1]_0 (\sub_ln493_1_reg_2549_reg[2]_i_6_n_2 ),
        .\sub_ln493_2_reg_2554_reg[1] (\grp_Filter2D_fu_82/icmp_ln118_3_fu_759_p2 ),
        .\sub_ln493_2_reg_2554_reg[1]_0 (\sub_ln493_2_reg_2554_reg[1]_i_2_n_2 ),
        .\sub_ln493_3_reg_2559_reg[1] (\sub_ln493_3_reg_2559_reg[1]_i_2_n_2 ),
        .\sub_ln493_3_reg_2559_reg[2] (\grp_Filter2D_fu_82/icmp_ln118_4_fu_821_p2 ),
        .\sub_ln493_4_reg_2564_reg[1] (\grp_Filter2D_fu_82/icmp_ln118_5_fu_883_p2 ),
        .\sub_ln493_4_reg_2564_reg[1]_0 (\sub_ln493_4_reg_2564_reg[1]_i_2_n_2 ),
        .\sub_ln493_reg_2544_reg[1] (\grp_Filter2D_fu_82/icmp_ln118_fu_635_p2 ),
        .\sub_ln493_reg_2544_reg[1]_0 (\sub_ln493_reg_2544_reg[2]_i_8_n_2 ),
        .\t_V_3_reg_453_reg[11] ({GaussianBlur_U0_n_7,GaussianBlur_U0_n_8,GaussianBlur_U0_n_9,GaussianBlur_U0_n_10}),
        .\t_V_3_reg_453_reg[15] ({GaussianBlur_U0_n_11,GaussianBlur_U0_n_12,GaussianBlur_U0_n_13,GaussianBlur_U0_n_14}),
        .\t_V_3_reg_453_reg[19] ({GaussianBlur_U0_n_15,GaussianBlur_U0_n_16,GaussianBlur_U0_n_17,GaussianBlur_U0_n_18}),
        .\t_V_3_reg_453_reg[23] ({GaussianBlur_U0_n_19,GaussianBlur_U0_n_20,GaussianBlur_U0_n_21,GaussianBlur_U0_n_22}),
        .\t_V_3_reg_453_reg[27] ({GaussianBlur_U0_n_23,GaussianBlur_U0_n_24,GaussianBlur_U0_n_25,GaussianBlur_U0_n_26}),
        .\t_V_3_reg_453_reg[30] ({\grp_Filter2D_fu_82/p_0_in0_in ,GaussianBlur_U0_n_28,GaussianBlur_U0_n_29,GaussianBlur_U0_n_30}),
        .\t_V_3_reg_453_reg[7] ({GaussianBlur_U0_n_3,GaussianBlur_U0_n_4,GaussianBlur_U0_n_5,GaussianBlur_U0_n_6}),
        .\t_V_reg_442_reg[0] (GaussianBlur_U0_n_62),
        .\t_V_reg_442_reg[0]_0 (GaussianBlur_U0_n_258),
        .\t_V_reg_442_reg[0]_1 (GaussianBlur_U0_n_314),
        .\t_V_reg_442_reg[11] ({GaussianBlur_U0_n_206,GaussianBlur_U0_n_207,GaussianBlur_U0_n_208,GaussianBlur_U0_n_209}),
        .\t_V_reg_442_reg[12] ({GaussianBlur_U0_n_67,GaussianBlur_U0_n_68,GaussianBlur_U0_n_69,GaussianBlur_U0_n_70}),
        .\t_V_reg_442_reg[12]_0 ({GaussianBlur_U0_n_123,GaussianBlur_U0_n_124,GaussianBlur_U0_n_125,GaussianBlur_U0_n_126}),
        .\t_V_reg_442_reg[12]_1 ({GaussianBlur_U0_n_263,GaussianBlur_U0_n_264,GaussianBlur_U0_n_265,GaussianBlur_U0_n_266}),
        .\t_V_reg_442_reg[12]_2 ({GaussianBlur_U0_n_319,GaussianBlur_U0_n_320,GaussianBlur_U0_n_321,GaussianBlur_U0_n_322}),
        .\t_V_reg_442_reg[15] ({GaussianBlur_U0_n_210,GaussianBlur_U0_n_211,GaussianBlur_U0_n_212,GaussianBlur_U0_n_213}),
        .\t_V_reg_442_reg[16] ({GaussianBlur_U0_n_71,GaussianBlur_U0_n_72,GaussianBlur_U0_n_73,GaussianBlur_U0_n_74}),
        .\t_V_reg_442_reg[16]_0 ({GaussianBlur_U0_n_127,GaussianBlur_U0_n_128,GaussianBlur_U0_n_129,GaussianBlur_U0_n_130}),
        .\t_V_reg_442_reg[16]_1 ({GaussianBlur_U0_n_267,GaussianBlur_U0_n_268,GaussianBlur_U0_n_269,GaussianBlur_U0_n_270}),
        .\t_V_reg_442_reg[16]_2 ({GaussianBlur_U0_n_323,GaussianBlur_U0_n_324,GaussianBlur_U0_n_325,GaussianBlur_U0_n_326}),
        .\t_V_reg_442_reg[19] ({GaussianBlur_U0_n_214,GaussianBlur_U0_n_215,GaussianBlur_U0_n_216,GaussianBlur_U0_n_217}),
        .\t_V_reg_442_reg[20] ({GaussianBlur_U0_n_75,GaussianBlur_U0_n_76,GaussianBlur_U0_n_77,GaussianBlur_U0_n_78}),
        .\t_V_reg_442_reg[20]_0 ({GaussianBlur_U0_n_131,GaussianBlur_U0_n_132,GaussianBlur_U0_n_133,GaussianBlur_U0_n_134}),
        .\t_V_reg_442_reg[20]_1 ({GaussianBlur_U0_n_271,GaussianBlur_U0_n_272,GaussianBlur_U0_n_273,GaussianBlur_U0_n_274}),
        .\t_V_reg_442_reg[20]_2 ({GaussianBlur_U0_n_327,GaussianBlur_U0_n_328,GaussianBlur_U0_n_329,GaussianBlur_U0_n_330}),
        .\t_V_reg_442_reg[23] ({GaussianBlur_U0_n_218,GaussianBlur_U0_n_219,GaussianBlur_U0_n_220,GaussianBlur_U0_n_221}),
        .\t_V_reg_442_reg[24] ({GaussianBlur_U0_n_79,GaussianBlur_U0_n_80,GaussianBlur_U0_n_81,GaussianBlur_U0_n_82}),
        .\t_V_reg_442_reg[24]_0 ({GaussianBlur_U0_n_135,GaussianBlur_U0_n_136,GaussianBlur_U0_n_137,GaussianBlur_U0_n_138}),
        .\t_V_reg_442_reg[24]_1 ({GaussianBlur_U0_n_275,GaussianBlur_U0_n_276,GaussianBlur_U0_n_277,GaussianBlur_U0_n_278}),
        .\t_V_reg_442_reg[24]_2 ({GaussianBlur_U0_n_331,GaussianBlur_U0_n_332,GaussianBlur_U0_n_333,GaussianBlur_U0_n_334}),
        .\t_V_reg_442_reg[27] ({GaussianBlur_U0_n_222,GaussianBlur_U0_n_223,GaussianBlur_U0_n_224,GaussianBlur_U0_n_225}),
        .\t_V_reg_442_reg[28] ({GaussianBlur_U0_n_83,GaussianBlur_U0_n_84,GaussianBlur_U0_n_85,GaussianBlur_U0_n_86}),
        .\t_V_reg_442_reg[28]_0 ({GaussianBlur_U0_n_139,GaussianBlur_U0_n_140,GaussianBlur_U0_n_141,GaussianBlur_U0_n_142}),
        .\t_V_reg_442_reg[28]_1 ({GaussianBlur_U0_n_279,GaussianBlur_U0_n_280,GaussianBlur_U0_n_281,GaussianBlur_U0_n_282}),
        .\t_V_reg_442_reg[28]_2 ({GaussianBlur_U0_n_335,GaussianBlur_U0_n_336,GaussianBlur_U0_n_337,GaussianBlur_U0_n_338}),
        .\t_V_reg_442_reg[30] ({GaussianBlur_U0_n_87,GaussianBlur_U0_n_88,GaussianBlur_U0_n_89}),
        .\t_V_reg_442_reg[30]_0 ({GaussianBlur_U0_n_143,GaussianBlur_U0_n_144,GaussianBlur_U0_n_145}),
        .\t_V_reg_442_reg[30]_1 ({\grp_Filter2D_fu_82/p_0_in ,GaussianBlur_U0_n_227,GaussianBlur_U0_n_228,GaussianBlur_U0_n_229}),
        .\t_V_reg_442_reg[30]_2 ({GaussianBlur_U0_n_283,GaussianBlur_U0_n_284,GaussianBlur_U0_n_285}),
        .\t_V_reg_442_reg[30]_3 ({GaussianBlur_U0_n_339,GaussianBlur_U0_n_340,GaussianBlur_U0_n_341}),
        .\t_V_reg_442_reg[31] (\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 ),
        .\t_V_reg_442_reg[31]_0 (\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 ),
        .\t_V_reg_442_reg[31]_1 (\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 ),
        .\t_V_reg_442_reg[31]_2 (\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 ),
        .\t_V_reg_442_reg[31]_3 (\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 ),
        .\t_V_reg_442_reg[4] (GaussianBlur_U0_n_118),
        .\t_V_reg_442_reg[7] ({GaussianBlur_U0_n_202,GaussianBlur_U0_n_203,GaussianBlur_U0_n_204,GaussianBlur_U0_n_205}),
        .\t_V_reg_442_reg[8] ({GaussianBlur_U0_n_63,GaussianBlur_U0_n_64,GaussianBlur_U0_n_65,GaussianBlur_U0_n_66}),
        .\t_V_reg_442_reg[8]_0 ({GaussianBlur_U0_n_119,GaussianBlur_U0_n_120,GaussianBlur_U0_n_121,GaussianBlur_U0_n_122}),
        .\t_V_reg_442_reg[8]_1 ({GaussianBlur_U0_n_259,GaussianBlur_U0_n_260,GaussianBlur_U0_n_261,GaussianBlur_U0_n_262}),
        .\t_V_reg_442_reg[8]_2 ({GaussianBlur_U0_n_315,GaussianBlur_U0_n_316,GaussianBlur_U0_n_317,GaussianBlur_U0_n_318}),
        .\x_reg_2582_reg[8] ({\x_reg_2582[8]_i_4_n_0 ,\x_reg_2582[8]_i_5_n_0 ,\x_reg_2582[8]_i_6_n_0 ,\x_reg_2582[8]_i_7_n_0 }),
        .\x_reg_2582_reg[9] (\x_reg_2582[9]_i_6_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo_DMA Mat2AXIvideo_DMA_U0
       (.CO(icmp_ln52_fu_209_p2),
        .D(ret_V_1_fu_203_p2),
        .DI(img_3_cols_V_c13_U_n_14),
        .Q(Mat2AXIvideo_DMA_U0_n_3),
        .S(img_3_cols_V_c13_U_n_12),
        .\ap_CS_fsm_reg[1]_0 (Mat2AXIvideo_DMA_U0_n_7),
        .\ap_CS_fsm_reg[1]_1 (start_for_Mat2AXIxdS_U_n_2),
        .\ap_CS_fsm_reg[2]_0 (Mat2AXIvideo_DMA_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\cols_V_reg_259_reg[9]_0 ({img_3_cols_V_c13_U_n_10,img_3_cols_V_c13_U_n_11}),
        .i_V_reg_2780(i_V_reg_2780),
        .\icmp_ln54_reg_288_reg[0]_0 (Mat2AXIvideo_DMA_U0_n_5),
        .img_3_cols_V_c13_empty_n(img_3_cols_V_c13_empty_n),
        .img_3_data_stream_0_empty_n(img_3_data_stream_0_empty_n),
        .img_3_rows_V_c12_empty_n(img_3_rows_V_c12_empty_n),
        .internal_empty_n_reg(Mat2AXIvideo_DMA_U0_n_6),
        .\odata_int_reg[7] (img_3_data_stream_0_U_n_3),
        .\odata_int_reg[8] (video_out_TVALID),
        .p_0_in(\regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/p_0_in ),
        .\ret_V_reg_264_reg[32]_0 ({ret_V_fu_193_p2[32],ret_V_fu_193_p2[8:5]}),
        .\rows_V_reg_254_reg[8]_0 ({img_3_rows_V_c12_U_n_8,img_3_rows_V_c12_U_n_9,img_3_rows_V_c12_U_n_10,img_3_rows_V_c12_U_n_11}),
        .start_for_Mat2AXIvideo_DMA_U0_empty_n(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .video_out_TDATA(\^video_out_TDATA ),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Threshold Threshold_U0
       (.CO(icmp_ln1489_fu_207_p2),
        .E(Threshold_U0_dst_cols_V_out_write),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state2,Threshold_U0_n_12}),
        .SR(t_V_reg_177),
        .\SRL_SIG_reg[0][0] (img_3_data_stream_0_U_n_0),
        .\ap_CS_fsm_reg[0]_0 (start_for_Threshovdy_U_n_3),
        .\ap_CS_fsm_reg[1]_0 (Threshold_U0_n_15),
        .\ap_CS_fsm_reg[1]_1 (Threshold_U0_n_16),
        .\ap_CS_fsm_reg[1]_2 (img_3_cols_V_c13_U_n_3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(Threshold_U0_n_8),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .cols_V_reg_248({cols_V_reg_248[9],cols_V_reg_248[7]}),
        .\cols_V_reg_248_reg[9]_0 ({img_3_cols_V_c_dout[9],img_3_cols_V_c_dout[7]}),
        .\icmp_ln1490_reg_262_reg[0]_0 (Threshold_U0_n_9),
        .icmp_ln1497_fu_229_p2(icmp_ln1497_fu_229_p2),
        .\icmp_ln1497_reg_271_reg[0]_0 (Threshold_U0_n_25),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_3_cols_V_c_empty_n(img_3_cols_V_c_empty_n),
        .img_3_data_stream_0_full_n(img_3_data_stream_0_full_n),
        .img_3_rows_V_c_empty_n(img_3_rows_V_c_empty_n),
        .internal_empty_n3_out(internal_empty_n3_out),
        .internal_empty_n_reg(Threshold_U0_n_17),
        .internal_empty_n_reg_0(Threshold_U0_n_23),
        .internal_empty_n_reg_1(Threshold_U0_n_24),
        .internal_full_n_reg(Threshold_U0_n_18),
        .internal_full_n_reg_0(Threshold_U0_n_19),
        .\mOutPtr_reg[2] (img_3_cols_V_c13_U_n_2),
        .\mOutPtr_reg[2]_0 (img_1_cols_V_c_U_n_3),
        .\mOutPtr_reg[2]_1 (img_3_cols_V_c13_U_n_9),
        .out(img_3_rows_V_c_dout),
        .\ret_V_reg_264_reg[32] (img_3_rows_V_c12_U_n_6),
        .\ret_V_reg_264_reg[32]_0 (img_3_rows_V_c12_U_n_7),
        .rows_V_reg_243(rows_V_reg_243),
        .\rows_V_reg_243_reg[5]_0 (Threshold_U0_n_22),
        .\rows_V_reg_243_reg[6]_0 (ret_V_fu_193_p2[32]),
        .\rows_V_reg_243_reg[6]_1 (Threshold_U0_n_21),
        .start_for_Mat2AXIvideo_DMA_U0_full_n(start_for_Mat2AXIvideo_DMA_U0_full_n),
        .start_for_Threshold_U0_empty_n(start_for_Threshold_U0_empty_n),
        .start_for_Threshold_U0_full_n(start_for_Threshold_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(Threshold_U0_n_7),
        .start_once_reg_reg_1(Threshold_U0_n_13));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln118_reg_2578[0]_i_13 
       (.I0(GaussianBlur_U0_n_30),
        .I1(GaussianBlur_U0_n_29),
        .O(\and_ln118_reg_2578[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln118_reg_2578[0]_i_14 
       (.I0(GaussianBlur_U0_n_24),
        .I1(GaussianBlur_U0_n_23),
        .O(\and_ln118_reg_2578[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln118_reg_2578[0]_i_15 
       (.I0(GaussianBlur_U0_n_26),
        .I1(GaussianBlur_U0_n_25),
        .O(\and_ln118_reg_2578[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln118_reg_2578[0]_i_16 
       (.I0(GaussianBlur_U0_n_20),
        .I1(GaussianBlur_U0_n_19),
        .O(\and_ln118_reg_2578[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln118_reg_2578[0]_i_23 
       (.I0(GaussianBlur_U0_n_22),
        .I1(GaussianBlur_U0_n_21),
        .O(\and_ln118_reg_2578[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln118_reg_2578[0]_i_24 
       (.I0(GaussianBlur_U0_n_16),
        .I1(GaussianBlur_U0_n_15),
        .O(\and_ln118_reg_2578[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln118_reg_2578[0]_i_25 
       (.I0(GaussianBlur_U0_n_18),
        .I1(GaussianBlur_U0_n_17),
        .O(\and_ln118_reg_2578[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln118_reg_2578[0]_i_26 
       (.I0(GaussianBlur_U0_n_12),
        .I1(GaussianBlur_U0_n_11),
        .O(\and_ln118_reg_2578[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_32 
       (.I0(GaussianBlur_U0_n_9),
        .O(\and_ln118_reg_2578[0]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln118_reg_2578[0]_i_33 
       (.I0(GaussianBlur_U0_n_3),
        .O(\and_ln118_reg_2578[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln118_reg_2578[0]_i_34 
       (.I0(GaussianBlur_U0_n_14),
        .I1(GaussianBlur_U0_n_13),
        .O(\and_ln118_reg_2578[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln118_reg_2578[0]_i_35 
       (.I0(GaussianBlur_U0_n_8),
        .I1(GaussianBlur_U0_n_7),
        .O(\and_ln118_reg_2578[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln118_reg_2578[0]_i_36 
       (.I0(GaussianBlur_U0_n_9),
        .I1(GaussianBlur_U0_n_10),
        .O(\and_ln118_reg_2578[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln118_reg_2578[0]_i_37 
       (.I0(GaussianBlur_U0_n_3),
        .I1(GaussianBlur_U0_n_4),
        .O(\and_ln118_reg_2578[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln118_reg_2578[0]_i_6 
       (.I0(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I1(GaussianBlur_U0_n_28),
        .O(\and_ln118_reg_2578[0]_i_6_n_0 ));
  CARRY4 \and_ln118_reg_2578_reg[0]_i_12 
       (.CI(\and_ln118_reg_2578_reg[0]_i_22_n_0 ),
        .CO({\and_ln118_reg_2578_reg[0]_i_12_n_0 ,\and_ln118_reg_2578_reg[0]_i_12_n_1 ,\and_ln118_reg_2578_reg[0]_i_12_n_2 ,\and_ln118_reg_2578_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln118_reg_2578_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\and_ln118_reg_2578[0]_i_23_n_0 ,\and_ln118_reg_2578[0]_i_24_n_0 ,\and_ln118_reg_2578[0]_i_25_n_0 ,\and_ln118_reg_2578[0]_i_26_n_0 }));
  CARRY4 \and_ln118_reg_2578_reg[0]_i_22 
       (.CI(1'b0),
        .CO({\and_ln118_reg_2578_reg[0]_i_22_n_0 ,\and_ln118_reg_2578_reg[0]_i_22_n_1 ,\and_ln118_reg_2578_reg[0]_i_22_n_2 ,\and_ln118_reg_2578_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\and_ln118_reg_2578[0]_i_32_n_0 ,\and_ln118_reg_2578[0]_i_33_n_0 }),
        .O(\NLW_and_ln118_reg_2578_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\and_ln118_reg_2578[0]_i_34_n_0 ,\and_ln118_reg_2578[0]_i_35_n_0 ,\and_ln118_reg_2578[0]_i_36_n_0 ,\and_ln118_reg_2578[0]_i_37_n_0 }));
  CARRY4 \and_ln118_reg_2578_reg[0]_i_3 
       (.CI(\and_ln118_reg_2578_reg[0]_i_5_n_0 ),
        .CO({\NLW_and_ln118_reg_2578_reg[0]_i_3_CO_UNCONNECTED [3:1],\grp_Filter2D_fu_82/icmp_ln118_1_fu_1132_p2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\grp_Filter2D_fu_82/p_0_in0_in }),
        .O(\NLW_and_ln118_reg_2578_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln118_reg_2578[0]_i_6_n_0 }));
  CARRY4 \and_ln118_reg_2578_reg[0]_i_5 
       (.CI(\and_ln118_reg_2578_reg[0]_i_12_n_0 ),
        .CO({\and_ln118_reg_2578_reg[0]_i_5_n_0 ,\and_ln118_reg_2578_reg[0]_i_5_n_1 ,\and_ln118_reg_2578_reg[0]_i_5_n_2 ,\and_ln118_reg_2578_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln118_reg_2578_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\and_ln118_reg_2578[0]_i_13_n_0 ,\and_ln118_reg_2578[0]_i_14_n_0 ,\and_ln118_reg_2578[0]_i_15_n_0 ,\and_ln118_reg_2578[0]_i_16_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A img_1_cols_V_c11_U
       (.E(AXIvideo2Mat_DMA_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img_1_cols_V_c11_empty_n(img_1_cols_V_c11_empty_n),
        .img_1_cols_V_c11_full_n(img_1_cols_V_c11_full_n),
        .internal_empty_n4_out(internal_empty_n4_out_0),
        .internal_full_n_reg_0(GaussianBlur_U0_n_348));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_0 img_1_cols_V_c_U
       (.E(AXIvideo2Mat_DMA_U0_n_2),
        .Q(AXIvideo2Mat_DMA_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img_1_cols_V_c11_full_n(img_1_cols_V_c11_full_n),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_cols_V_c_full_n(img_1_cols_V_c_full_n),
        .img_1_rows_V_c10_full_n(img_1_rows_V_c10_full_n),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .img_3_cols_V_c_full_n(img_3_cols_V_c_full_n),
        .img_3_rows_V_c_full_n(img_3_rows_V_c_full_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(AXIvideo2Mat_DMA_U0_n_4),
        .internal_empty_n_reg_1(img_3_rows_V_c_U_n_3),
        .internal_full_n_reg_0(img_1_cols_V_c_U_n_3),
        .internal_full_n_reg_1(AXIvideo2Mat_DMA_U0_n_0),
        .start_for_GaussianBlur_U0_full_n(start_for_GaussianBlur_U0_full_n),
        .start_once_reg_reg(img_1_cols_V_c_U_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A img_1_data_stream_0_U
       (.D({AXIvideo2Mat_DMA_U0_n_11,AXIvideo2Mat_DMA_U0_n_12,AXIvideo2Mat_DMA_U0_n_13,AXIvideo2Mat_DMA_U0_n_14,AXIvideo2Mat_DMA_U0_n_15,AXIvideo2Mat_DMA_U0_n_16,AXIvideo2Mat_DMA_U0_n_17,AXIvideo2Mat_DMA_U0_n_18}),
        .DIADI(img_1_data_stream_0_dout),
        .E(ce),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .internal_full_n_reg_0(GaussianBlur_U0_n_342),
        .internal_full_n_reg_1(AXIvideo2Mat_DMA_U0_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A img_1_rows_V_c10_U
       (.E(AXIvideo2Mat_DMA_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img_1_rows_V_c10_empty_n(img_1_rows_V_c10_empty_n),
        .img_1_rows_V_c10_full_n(img_1_rows_V_c10_full_n),
        .internal_empty_n4_out(internal_empty_n4_out_0),
        .internal_full_n_reg_0(GaussianBlur_U0_n_348));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A_1 img_1_rows_V_c_U
       (.E(AXIvideo2Mat_DMA_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img_1_cols_V_c11_full_n(img_1_cols_V_c11_full_n),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_rows_V_c10_full_n(img_1_rows_V_c10_full_n),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(img_1_rows_V_c_U_n_2),
        .internal_empty_n_reg_1(AXIvideo2Mat_DMA_U0_n_4),
        .internal_empty_n_reg_2(img_3_rows_V_c_U_n_3),
        .internal_full_n_reg_0(img_1_cols_V_c_U_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2 img_2_data_stream_0_U
       (.D(GaussianBlur_U0_p_dst_data_stream_V_din),
        .E(ce_1),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .icmp_ln1497_fu_229_p2(icmp_ln1497_fu_229_p2),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .\mOutPtr_reg[0]_0 (GaussianBlur_U0_n_344),
        .\mOutPtr_reg[0]_1 (Threshold_U0_n_9),
        .\mOutPtr_reg[0]_2 (Threshold_U0_n_8),
        .\mOutPtr_reg[0]_3 (Threshold_U0_n_18),
        .\mOutPtr_reg[1]_0 (Threshold_U0_n_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_3 img_3_cols_V_c13_U
       (.D(ret_V_1_fu_203_p2),
        .DI(img_3_cols_V_c13_U_n_14),
        .E(img_3_cols_V_c13_U_n_4),
        .Q(Mat2AXIvideo_DMA_U0_n_3),
        .S(img_3_cols_V_c13_U_n_12),
        .SR(t_V_reg_177),
        .\SRL_SIG_reg[1][9] ({img_3_cols_V_c13_U_n_10,img_3_cols_V_c13_U_n_11}),
        .\ap_CS_fsm_reg[0] (img_3_cols_V_c13_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .cols_V_reg_248({cols_V_reg_248[9],cols_V_reg_248[7]}),
        .img_3_cols_V_c13_empty_n(img_3_cols_V_c13_empty_n),
        .img_3_cols_V_c13_full_n(img_3_cols_V_c13_full_n),
        .img_3_cols_V_c_empty_n(img_3_cols_V_c_empty_n),
        .img_3_rows_V_c12_empty_n(img_3_rows_V_c12_empty_n),
        .img_3_rows_V_c12_full_n(img_3_rows_V_c12_full_n),
        .img_3_rows_V_c_empty_n(img_3_rows_V_c_empty_n),
        .internal_empty_n4_out(internal_empty_n4_out_2),
        .internal_full_n_reg_0(img_3_cols_V_c13_U_n_9),
        .internal_full_n_reg_1(img_3_rows_V_c_U_n_3),
        .\mOutPtr_reg[1]_0 (Threshold_U0_n_7),
        .start_for_Mat2AXIvideo_DMA_U0_empty_n(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .start_for_Mat2AXIvideo_DMA_U0_full_n(start_for_Mat2AXIvideo_DMA_U0_full_n),
        .start_for_Threshold_U0_empty_n(start_for_Threshold_U0_empty_n),
        .start_once_reg_reg(img_3_cols_V_c13_U_n_2),
        .start_once_reg_reg_0(img_3_cols_V_c13_U_n_3),
        .start_once_reg_reg_1(Threshold_U0_dst_cols_V_out_write),
        .\t_V_reg_177_reg[31] ({ap_CS_fsm_state6,Threshold_U0_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d4_A img_3_cols_V_c_U
       (.E(Threshold_U0_n_13),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img_3_cols_V_c_empty_n(img_3_cols_V_c_empty_n),
        .img_3_cols_V_c_full_n(img_3_cols_V_c_full_n),
        .internal_empty_n3_out(internal_empty_n3_out),
        .internal_empty_n_reg_0(img_3_cols_V_c13_U_n_2),
        .internal_empty_n_reg_1(Threshold_U0_n_23),
        .internal_full_n_reg_0(img_3_rows_V_c_U_n_2),
        .out({img_3_cols_V_c_dout[9],img_3_cols_V_c_dout[7]}),
        .sel(ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4 img_3_data_stream_0_U
       (.\SRL_SIG_reg[0][0] (img_3_data_stream_0_U_n_0),
        .\SRL_SIG_reg[0][0]_0 (img_3_data_stream_0_U_n_3),
        .\SRL_SIG_reg[0][0]_1 (Threshold_U0_n_25),
        .\SRL_SIG_reg[1][0] (Threshold_U0_n_19),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img_3_data_stream_0_empty_n(img_3_data_stream_0_empty_n),
        .img_3_data_stream_0_full_n(img_3_data_stream_0_full_n),
        .internal_full_n_reg_0(Mat2AXIvideo_DMA_U0_n_8),
        .\mOutPtr_reg[1]_0 (Mat2AXIvideo_DMA_U0_n_5),
        .p_0_in(\regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/p_0_in ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d2_A_5 img_3_rows_V_c12_U
       (.E(img_3_cols_V_c13_U_n_4),
        .\SRL_SIG_reg[1][8] (img_3_rows_V_c12_U_n_7),
        .\SRL_SIG_reg[1][8]_0 (Threshold_U0_dst_cols_V_out_write),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img_3_rows_V_c12_empty_n(img_3_rows_V_c12_empty_n),
        .img_3_rows_V_c12_full_n(img_3_rows_V_c12_full_n),
        .internal_empty_n4_out(internal_empty_n4_out_2),
        .internal_full_n_reg_0(img_3_cols_V_c13_U_n_5),
        .\mOutPtr_reg[1]_0 (img_3_rows_V_c12_U_n_6),
        .\ret_V_reg_264_reg[7] (Threshold_U0_n_22),
        .\ret_V_reg_264_reg[8] (Threshold_U0_n_21),
        .rows_V_reg_243(rows_V_reg_243),
        .\rows_V_reg_243_reg[8] (ret_V_fu_193_p2[8:5]),
        .\rows_V_reg_243_reg[8]_0 ({img_3_rows_V_c12_U_n_8,img_3_rows_V_c12_U_n_9,img_3_rows_V_c12_U_n_10,img_3_rows_V_c12_U_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w10_d4_A img_3_rows_V_c_U
       (.E(Threshold_U0_n_13),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(img_3_rows_V_c_U_n_2),
        .img_1_cols_V_c_full_n(img_1_cols_V_c_full_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .img_3_cols_V_c_full_n(img_3_cols_V_c_full_n),
        .img_3_rows_V_c_empty_n(img_3_rows_V_c_empty_n),
        .img_3_rows_V_c_full_n(img_3_rows_V_c_full_n),
        .internal_empty_n3_out(internal_empty_n3_out),
        .internal_empty_n_reg_0(Threshold_U0_n_24),
        .internal_full_n_reg_0(img_3_rows_V_c_U_n_3),
        .internal_full_n_reg_1(img_3_rows_V_c_U_n_4),
        .internal_full_n_reg_2(img_3_cols_V_c13_U_n_2),
        .internal_full_n_reg_3(img_3_cols_V_c13_U_n_3),
        .out(img_3_rows_V_c_dout),
        .sel(ce_3),
        .start_for_Threshold_U0_full_n(start_for_Threshold_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_GaussiawdI start_for_GaussiawdI_U
       (.Q(GaussianBlur_U0_n_345),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img_1_cols_V_c11_empty_n(img_1_cols_V_c11_empty_n),
        .img_1_rows_V_c10_empty_n(img_1_rows_V_c10_empty_n),
        .internal_empty_n_reg_0(start_for_GaussiawdI_U_n_3),
        .internal_empty_n_reg_1(AXIvideo2Mat_DMA_U0_n_10),
        .internal_full_n_reg_0(start_for_GaussiawdI_U_n_2),
        .\mOutPtr_reg[0]_0 (GaussianBlur_U0_n_346),
        .\mOutPtr_reg[0]_1 (AXIvideo2Mat_DMA_U0_n_0),
        .start_for_GaussianBlur_U0_empty_n(start_for_GaussianBlur_U0_empty_n),
        .start_for_GaussianBlur_U0_full_n(start_for_GaussianBlur_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIxdS start_for_Mat2AXIxdS_U
       (.CO(icmp_ln52_fu_209_p2),
        .Q(Mat2AXIvideo_DMA_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .i_V_reg_2780(i_V_reg_2780),
        .img_3_cols_V_c13_empty_n(img_3_cols_V_c13_empty_n),
        .img_3_rows_V_c12_empty_n(img_3_rows_V_c12_empty_n),
        .internal_empty_n_reg_0(start_for_Mat2AXIxdS_U_n_2),
        .internal_full_n_reg_0(Threshold_U0_n_7),
        .\mOutPtr_reg[1]_0 (Mat2AXIvideo_DMA_U0_n_6),
        .\mOutPtr_reg[1]_1 (Mat2AXIvideo_DMA_U0_n_7),
        .start_for_Mat2AXIvideo_DMA_U0_empty_n(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .start_for_Mat2AXIvideo_DMA_U0_full_n(start_for_Mat2AXIvideo_DMA_U0_full_n),
        .start_for_Threshold_U0_empty_n(start_for_Threshold_U0_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Threshovdy start_for_Threshovdy_U
       (.CO(icmp_ln1489_fu_207_p2),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img_1_cols_V_c_full_n(img_1_cols_V_c_full_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .img_3_cols_V_c13_full_n(img_3_cols_V_c13_full_n),
        .img_3_cols_V_c_empty_n(img_3_cols_V_c_empty_n),
        .img_3_cols_V_c_full_n(img_3_cols_V_c_full_n),
        .img_3_rows_V_c12_full_n(img_3_rows_V_c12_full_n),
        .img_3_rows_V_c_empty_n(img_3_rows_V_c_empty_n),
        .img_3_rows_V_c_full_n(img_3_rows_V_c_full_n),
        .internal_empty_n_reg_0(start_for_Threshovdy_U_n_3),
        .internal_empty_n_reg_1(Block_proc_U0_n_1),
        .\mOutPtr_reg[1]_0 (Threshold_U0_n_16),
        .\mOutPtr_reg[2]_0 (Threshold_U0_n_15),
        .sel(ce_3),
        .start_for_Threshold_U0_empty_n(start_for_Threshold_U0_empty_n),
        .start_for_Threshold_U0_full_n(start_for_Threshold_U0_full_n),
        .start_once_reg(start_once_reg));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_1_reg_2549[2]_i_13 
       (.I0(GaussianBlur_U0_n_227),
        .I1(\grp_Filter2D_fu_82/p_0_in ),
        .O(\sub_ln493_1_reg_2549[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_1_reg_2549[2]_i_14 
       (.I0(GaussianBlur_U0_n_229),
        .I1(GaussianBlur_U0_n_228),
        .O(\sub_ln493_1_reg_2549[2]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln493_1_reg_2549[2]_i_16 
       (.I0(\grp_Filter2D_fu_82/p_0_in ),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [31]),
        .O(\sub_ln493_1_reg_2549[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h111D)) 
    \sub_ln493_1_reg_2549[2]_i_17 
       (.I0(GaussianBlur_U0_n_227),
        .I1(\grp_Filter2D_fu_82/p_0_in ),
        .I2(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [31]),
        .I3(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [30]),
        .O(\sub_ln493_1_reg_2549[2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_1_reg_2549[2]_i_18 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [29]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [28]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_229),
        .I4(GaussianBlur_U0_n_228),
        .O(\sub_ln493_1_reg_2549[2]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_1_reg_2549[2]_i_25 
       (.I0(GaussianBlur_U0_n_223),
        .I1(GaussianBlur_U0_n_222),
        .O(\sub_ln493_1_reg_2549[2]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_1_reg_2549[2]_i_26 
       (.I0(GaussianBlur_U0_n_225),
        .I1(GaussianBlur_U0_n_224),
        .O(\sub_ln493_1_reg_2549[2]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_1_reg_2549[2]_i_27 
       (.I0(GaussianBlur_U0_n_219),
        .I1(GaussianBlur_U0_n_218),
        .O(\sub_ln493_1_reg_2549[2]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_1_reg_2549[2]_i_28 
       (.I0(GaussianBlur_U0_n_221),
        .I1(GaussianBlur_U0_n_220),
        .O(\sub_ln493_1_reg_2549[2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_1_reg_2549[2]_i_30 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [27]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [26]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_223),
        .I4(GaussianBlur_U0_n_222),
        .O(\sub_ln493_1_reg_2549[2]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_1_reg_2549[2]_i_31 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [25]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [24]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_225),
        .I4(GaussianBlur_U0_n_224),
        .O(\sub_ln493_1_reg_2549[2]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_1_reg_2549[2]_i_32 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [23]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [22]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_219),
        .I4(GaussianBlur_U0_n_218),
        .O(\sub_ln493_1_reg_2549[2]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_1_reg_2549[2]_i_33 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [21]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [20]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_221),
        .I4(GaussianBlur_U0_n_220),
        .O(\sub_ln493_1_reg_2549[2]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_1_reg_2549[2]_i_42 
       (.I0(GaussianBlur_U0_n_215),
        .I1(GaussianBlur_U0_n_214),
        .O(\sub_ln493_1_reg_2549[2]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_1_reg_2549[2]_i_43 
       (.I0(GaussianBlur_U0_n_217),
        .I1(GaussianBlur_U0_n_216),
        .O(\sub_ln493_1_reg_2549[2]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_1_reg_2549[2]_i_44 
       (.I0(GaussianBlur_U0_n_211),
        .I1(GaussianBlur_U0_n_210),
        .O(\sub_ln493_1_reg_2549[2]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_1_reg_2549[2]_i_45 
       (.I0(GaussianBlur_U0_n_213),
        .I1(GaussianBlur_U0_n_212),
        .O(\sub_ln493_1_reg_2549[2]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_1_reg_2549[2]_i_47 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [19]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [18]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_215),
        .I4(GaussianBlur_U0_n_214),
        .O(\sub_ln493_1_reg_2549[2]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_1_reg_2549[2]_i_48 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [17]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [16]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_217),
        .I4(GaussianBlur_U0_n_216),
        .O(\sub_ln493_1_reg_2549[2]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_1_reg_2549[2]_i_49 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [15]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [14]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_211),
        .I4(GaussianBlur_U0_n_210),
        .O(\sub_ln493_1_reg_2549[2]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_1_reg_2549[2]_i_50 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [13]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [12]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_213),
        .I4(GaussianBlur_U0_n_212),
        .O(\sub_ln493_1_reg_2549[2]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_1_reg_2549[2]_i_65 
       (.I0(GaussianBlur_U0_n_209),
        .I1(GaussianBlur_U0_n_208),
        .O(\sub_ln493_1_reg_2549[2]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sub_ln493_1_reg_2549[2]_i_66 
       (.I0(GaussianBlur_U0_n_202),
        .I1(GaussianBlur_U0_n_203),
        .O(\sub_ln493_1_reg_2549[2]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_1_reg_2549[2]_i_67 
       (.I0(GaussianBlur_U0_n_204),
        .O(\sub_ln493_1_reg_2549[2]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_1_reg_2549[2]_i_68 
       (.I0(GaussianBlur_U0_n_207),
        .I1(GaussianBlur_U0_n_206),
        .O(\sub_ln493_1_reg_2549[2]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln493_1_reg_2549[2]_i_69 
       (.I0(GaussianBlur_U0_n_209),
        .I1(GaussianBlur_U0_n_208),
        .O(\sub_ln493_1_reg_2549[2]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln493_1_reg_2549[2]_i_70 
       (.I0(GaussianBlur_U0_n_203),
        .I1(GaussianBlur_U0_n_202),
        .O(\sub_ln493_1_reg_2549[2]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln493_1_reg_2549[2]_i_71 
       (.I0(GaussianBlur_U0_n_204),
        .I1(GaussianBlur_U0_n_205),
        .O(\sub_ln493_1_reg_2549[2]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_1_reg_2549[2]_i_72 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [9]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [8]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_209),
        .I4(GaussianBlur_U0_n_208),
        .O(\sub_ln493_1_reg_2549[2]_i_72_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F7F7)) 
    \sub_ln493_1_reg_2549[2]_i_73 
       (.I0(GaussianBlur_U0_n_202),
        .I1(GaussianBlur_U0_n_203),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [6]),
        .I4(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [7]),
        .O(\sub_ln493_1_reg_2549[2]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln493_1_reg_2549[2]_i_74 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [5]),
        .I1(\grp_Filter2D_fu_82/p_0_in ),
        .I2(GaussianBlur_U0_n_204),
        .O(\sub_ln493_1_reg_2549[2]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_1_reg_2549[2]_i_75 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [11]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [10]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_207),
        .I4(GaussianBlur_U0_n_206),
        .O(\sub_ln493_1_reg_2549[2]_i_75_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \sub_ln493_1_reg_2549[2]_i_76 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [8]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [9]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_209),
        .I4(GaussianBlur_U0_n_208),
        .O(\sub_ln493_1_reg_2549[2]_i_76_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \sub_ln493_1_reg_2549[2]_i_77 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [7]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [6]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_203),
        .I4(GaussianBlur_U0_n_202),
        .O(\sub_ln493_1_reg_2549[2]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \sub_ln493_1_reg_2549[2]_i_78 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [5]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_1_fu_716_p2 [4]),
        .I2(\grp_Filter2D_fu_82/p_0_in ),
        .I3(GaussianBlur_U0_n_204),
        .I4(GaussianBlur_U0_n_205),
        .O(\sub_ln493_1_reg_2549[2]_i_78_n_0 ));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_12 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_24_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_12_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_12_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_12_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_1_reg_2549_reg[2]_i_12_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_1_reg_2549[2]_i_25_n_0 ,\sub_ln493_1_reg_2549[2]_i_26_n_0 ,\sub_ln493_1_reg_2549[2]_i_27_n_0 ,\sub_ln493_1_reg_2549[2]_i_28_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_15 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_29_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_15_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_15_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_15_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_1_reg_2549_reg[2]_i_15_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_1_reg_2549[2]_i_30_n_0 ,\sub_ln493_1_reg_2549[2]_i_31_n_0 ,\sub_ln493_1_reg_2549[2]_i_32_n_0 ,\sub_ln493_1_reg_2549[2]_i_33_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_24 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_41_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_24_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_24_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_24_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_1_reg_2549_reg[2]_i_24_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_1_reg_2549[2]_i_42_n_0 ,\sub_ln493_1_reg_2549[2]_i_43_n_0 ,\sub_ln493_1_reg_2549[2]_i_44_n_0 ,\sub_ln493_1_reg_2549[2]_i_45_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_29 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_46_n_0 ),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_29_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_29_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_29_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_1_reg_2549_reg[2]_i_29_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_1_reg_2549[2]_i_47_n_0 ,\sub_ln493_1_reg_2549[2]_i_48_n_0 ,\sub_ln493_1_reg_2549[2]_i_49_n_0 ,\sub_ln493_1_reg_2549[2]_i_50_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_41 
       (.CI(1'b0),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_41_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_41_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_41_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_ln493_1_reg_2549[2]_i_65_n_0 ,\sub_ln493_1_reg_2549[2]_i_66_n_0 ,\sub_ln493_1_reg_2549[2]_i_67_n_0 }),
        .O(\NLW_sub_ln493_1_reg_2549_reg[2]_i_41_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_1_reg_2549[2]_i_68_n_0 ,\sub_ln493_1_reg_2549[2]_i_69_n_0 ,\sub_ln493_1_reg_2549[2]_i_70_n_0 ,\sub_ln493_1_reg_2549[2]_i_71_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_46 
       (.CI(1'b0),
        .CO({\sub_ln493_1_reg_2549_reg[2]_i_46_n_0 ,\sub_ln493_1_reg_2549_reg[2]_i_46_n_1 ,\sub_ln493_1_reg_2549_reg[2]_i_46_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_ln493_1_reg_2549[2]_i_72_n_0 ,\sub_ln493_1_reg_2549[2]_i_73_n_0 ,\sub_ln493_1_reg_2549[2]_i_74_n_0 }),
        .O(\NLW_sub_ln493_1_reg_2549_reg[2]_i_46_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_1_reg_2549[2]_i_75_n_0 ,\sub_ln493_1_reg_2549[2]_i_76_n_0 ,\sub_ln493_1_reg_2549[2]_i_77_n_0 ,\sub_ln493_1_reg_2549[2]_i_78_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_5 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_12_n_0 ),
        .CO({\NLW_sub_ln493_1_reg_2549_reg[2]_i_5_CO_UNCONNECTED [3:2],\grp_Filter2D_fu_82/icmp_ln118_2_fu_697_p2 ,\sub_ln493_1_reg_2549_reg[2]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\grp_Filter2D_fu_82/p_0_in ,1'b0}),
        .O(\NLW_sub_ln493_1_reg_2549_reg[2]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sub_ln493_1_reg_2549[2]_i_13_n_0 ,\sub_ln493_1_reg_2549[2]_i_14_n_0 }));
  CARRY4 \sub_ln493_1_reg_2549_reg[2]_i_6 
       (.CI(\sub_ln493_1_reg_2549_reg[2]_i_15_n_0 ),
        .CO({\NLW_sub_ln493_1_reg_2549_reg[2]_i_6_CO_UNCONNECTED [3:2],\sub_ln493_1_reg_2549_reg[2]_i_6_n_2 ,\sub_ln493_1_reg_2549_reg[2]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub_ln493_1_reg_2549[2]_i_16_n_0 ,1'b0}),
        .O(\NLW_sub_ln493_1_reg_2549_reg[2]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sub_ln493_1_reg_2549[2]_i_17_n_0 ,\sub_ln493_1_reg_2549[2]_i_18_n_0 }));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_2_reg_2554[1]_i_10 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [23]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [22]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_81),
        .I4(GaussianBlur_U0_n_80),
        .O(\sub_ln493_2_reg_2554[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_2_reg_2554[1]_i_11 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [21]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [20]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_75),
        .I4(GaussianBlur_U0_n_82),
        .O(\sub_ln493_2_reg_2554[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_2_reg_2554[1]_i_15 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [19]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [18]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_77),
        .I4(GaussianBlur_U0_n_76),
        .O(\sub_ln493_2_reg_2554[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_2_reg_2554[1]_i_16 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [17]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [16]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_71),
        .I4(GaussianBlur_U0_n_78),
        .O(\sub_ln493_2_reg_2554[1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_2_reg_2554[1]_i_17 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [15]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [14]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_73),
        .I4(GaussianBlur_U0_n_72),
        .O(\sub_ln493_2_reg_2554[1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_2_reg_2554[1]_i_18 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [13]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [12]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_67),
        .I4(GaussianBlur_U0_n_74),
        .O(\sub_ln493_2_reg_2554[1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_2_reg_2554[1]_i_28 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [9]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [8]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_63),
        .I4(GaussianBlur_U0_n_70),
        .O(\sub_ln493_2_reg_2554[1]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F7F7)) 
    \sub_ln493_2_reg_2554[1]_i_29 
       (.I0(GaussianBlur_U0_n_64),
        .I1(GaussianBlur_U0_n_65),
        .I2(GaussianBlur_U0_n_87),
        .I3(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [6]),
        .I4(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [7]),
        .O(\sub_ln493_2_reg_2554[1]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln493_2_reg_2554[1]_i_30 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [5]),
        .I1(GaussianBlur_U0_n_87),
        .I2(GaussianBlur_U0_n_66),
        .O(\sub_ln493_2_reg_2554[1]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_2_reg_2554[1]_i_31 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [11]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [10]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_69),
        .I4(GaussianBlur_U0_n_68),
        .O(\sub_ln493_2_reg_2554[1]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \sub_ln493_2_reg_2554[1]_i_32 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [8]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [9]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_63),
        .I4(GaussianBlur_U0_n_70),
        .O(\sub_ln493_2_reg_2554[1]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \sub_ln493_2_reg_2554[1]_i_33 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [7]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [6]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_65),
        .I4(GaussianBlur_U0_n_64),
        .O(\sub_ln493_2_reg_2554[1]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \sub_ln493_2_reg_2554[1]_i_34 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [5]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [4]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_66),
        .I4(GaussianBlur_U0_n_62),
        .O(\sub_ln493_2_reg_2554[1]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln493_2_reg_2554[1]_i_4 
       (.I0(GaussianBlur_U0_n_87),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [31]),
        .O(\sub_ln493_2_reg_2554[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h111D)) 
    \sub_ln493_2_reg_2554[1]_i_5 
       (.I0(GaussianBlur_U0_n_88),
        .I1(GaussianBlur_U0_n_87),
        .I2(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [31]),
        .I3(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [30]),
        .O(\sub_ln493_2_reg_2554[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_2_reg_2554[1]_i_6 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [29]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [28]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_83),
        .I4(GaussianBlur_U0_n_89),
        .O(\sub_ln493_2_reg_2554[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_2_reg_2554[1]_i_8 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [27]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [26]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_85),
        .I4(GaussianBlur_U0_n_84),
        .O(\sub_ln493_2_reg_2554[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_2_reg_2554[1]_i_9 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [25]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_2_fu_778_p2 [24]),
        .I2(GaussianBlur_U0_n_87),
        .I3(GaussianBlur_U0_n_79),
        .I4(GaussianBlur_U0_n_86),
        .O(\sub_ln493_2_reg_2554[1]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_2_reg_2554[2]_i_10 
       (.I0(GaussianBlur_U0_n_83),
        .I1(GaussianBlur_U0_n_89),
        .O(\sub_ln493_2_reg_2554[2]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_2_reg_2554[2]_i_23 
       (.I0(GaussianBlur_U0_n_85),
        .I1(GaussianBlur_U0_n_84),
        .O(\sub_ln493_2_reg_2554[2]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_2_reg_2554[2]_i_24 
       (.I0(GaussianBlur_U0_n_79),
        .I1(GaussianBlur_U0_n_86),
        .O(\sub_ln493_2_reg_2554[2]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_2_reg_2554[2]_i_25 
       (.I0(GaussianBlur_U0_n_81),
        .I1(GaussianBlur_U0_n_80),
        .O(\sub_ln493_2_reg_2554[2]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_2_reg_2554[2]_i_26 
       (.I0(GaussianBlur_U0_n_75),
        .I1(GaussianBlur_U0_n_82),
        .O(\sub_ln493_2_reg_2554[2]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_2_reg_2554[2]_i_33 
       (.I0(GaussianBlur_U0_n_77),
        .I1(GaussianBlur_U0_n_76),
        .O(\sub_ln493_2_reg_2554[2]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_2_reg_2554[2]_i_34 
       (.I0(GaussianBlur_U0_n_71),
        .I1(GaussianBlur_U0_n_78),
        .O(\sub_ln493_2_reg_2554[2]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_2_reg_2554[2]_i_35 
       (.I0(GaussianBlur_U0_n_73),
        .I1(GaussianBlur_U0_n_72),
        .O(\sub_ln493_2_reg_2554[2]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_2_reg_2554[2]_i_36 
       (.I0(GaussianBlur_U0_n_67),
        .I1(GaussianBlur_U0_n_74),
        .O(\sub_ln493_2_reg_2554[2]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_2_reg_2554[2]_i_42 
       (.I0(GaussianBlur_U0_n_63),
        .I1(GaussianBlur_U0_n_70),
        .O(\sub_ln493_2_reg_2554[2]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sub_ln493_2_reg_2554[2]_i_43 
       (.I0(GaussianBlur_U0_n_64),
        .I1(GaussianBlur_U0_n_65),
        .O(\sub_ln493_2_reg_2554[2]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_2_reg_2554[2]_i_44 
       (.I0(GaussianBlur_U0_n_66),
        .O(\sub_ln493_2_reg_2554[2]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_2_reg_2554[2]_i_45 
       (.I0(GaussianBlur_U0_n_69),
        .I1(GaussianBlur_U0_n_68),
        .O(\sub_ln493_2_reg_2554[2]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln493_2_reg_2554[2]_i_46 
       (.I0(GaussianBlur_U0_n_63),
        .I1(GaussianBlur_U0_n_70),
        .O(\sub_ln493_2_reg_2554[2]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln493_2_reg_2554[2]_i_47 
       (.I0(GaussianBlur_U0_n_65),
        .I1(GaussianBlur_U0_n_64),
        .O(\sub_ln493_2_reg_2554[2]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln493_2_reg_2554[2]_i_48 
       (.I0(GaussianBlur_U0_n_66),
        .I1(GaussianBlur_U0_n_62),
        .O(\sub_ln493_2_reg_2554[2]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_2_reg_2554[2]_i_9 
       (.I0(GaussianBlur_U0_n_88),
        .I1(GaussianBlur_U0_n_87),
        .O(\sub_ln493_2_reg_2554[2]_i_9_n_0 ));
  CARRY4 \sub_ln493_2_reg_2554_reg[1]_i_14 
       (.CI(1'b0),
        .CO({\sub_ln493_2_reg_2554_reg[1]_i_14_n_0 ,\sub_ln493_2_reg_2554_reg[1]_i_14_n_1 ,\sub_ln493_2_reg_2554_reg[1]_i_14_n_2 ,\sub_ln493_2_reg_2554_reg[1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_ln493_2_reg_2554[1]_i_28_n_0 ,\sub_ln493_2_reg_2554[1]_i_29_n_0 ,\sub_ln493_2_reg_2554[1]_i_30_n_0 }),
        .O(\NLW_sub_ln493_2_reg_2554_reg[1]_i_14_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_2_reg_2554[1]_i_31_n_0 ,\sub_ln493_2_reg_2554[1]_i_32_n_0 ,\sub_ln493_2_reg_2554[1]_i_33_n_0 ,\sub_ln493_2_reg_2554[1]_i_34_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[1]_i_2 
       (.CI(\sub_ln493_2_reg_2554_reg[1]_i_3_n_0 ),
        .CO({\NLW_sub_ln493_2_reg_2554_reg[1]_i_2_CO_UNCONNECTED [3:2],\sub_ln493_2_reg_2554_reg[1]_i_2_n_2 ,\sub_ln493_2_reg_2554_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub_ln493_2_reg_2554[1]_i_4_n_0 ,1'b0}),
        .O(\NLW_sub_ln493_2_reg_2554_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sub_ln493_2_reg_2554[1]_i_5_n_0 ,\sub_ln493_2_reg_2554[1]_i_6_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[1]_i_3 
       (.CI(\sub_ln493_2_reg_2554_reg[1]_i_7_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[1]_i_3_n_0 ,\sub_ln493_2_reg_2554_reg[1]_i_3_n_1 ,\sub_ln493_2_reg_2554_reg[1]_i_3_n_2 ,\sub_ln493_2_reg_2554_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_2_reg_2554_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_2_reg_2554[1]_i_8_n_0 ,\sub_ln493_2_reg_2554[1]_i_9_n_0 ,\sub_ln493_2_reg_2554[1]_i_10_n_0 ,\sub_ln493_2_reg_2554[1]_i_11_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[1]_i_7 
       (.CI(\sub_ln493_2_reg_2554_reg[1]_i_14_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[1]_i_7_n_0 ,\sub_ln493_2_reg_2554_reg[1]_i_7_n_1 ,\sub_ln493_2_reg_2554_reg[1]_i_7_n_2 ,\sub_ln493_2_reg_2554_reg[1]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_2_reg_2554_reg[1]_i_7_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_2_reg_2554[1]_i_15_n_0 ,\sub_ln493_2_reg_2554[1]_i_16_n_0 ,\sub_ln493_2_reg_2554[1]_i_17_n_0 ,\sub_ln493_2_reg_2554[1]_i_18_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_22 
       (.CI(\sub_ln493_2_reg_2554_reg[2]_i_32_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[2]_i_22_n_0 ,\sub_ln493_2_reg_2554_reg[2]_i_22_n_1 ,\sub_ln493_2_reg_2554_reg[2]_i_22_n_2 ,\sub_ln493_2_reg_2554_reg[2]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_2_reg_2554_reg[2]_i_22_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_2_reg_2554[2]_i_33_n_0 ,\sub_ln493_2_reg_2554[2]_i_34_n_0 ,\sub_ln493_2_reg_2554[2]_i_35_n_0 ,\sub_ln493_2_reg_2554[2]_i_36_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_3 
       (.CI(\sub_ln493_2_reg_2554_reg[2]_i_8_n_0 ),
        .CO({\NLW_sub_ln493_2_reg_2554_reg[2]_i_3_CO_UNCONNECTED [3:2],\grp_Filter2D_fu_82/icmp_ln118_3_fu_759_p2 ,\sub_ln493_2_reg_2554_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,GaussianBlur_U0_n_87,1'b0}),
        .O(\NLW_sub_ln493_2_reg_2554_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sub_ln493_2_reg_2554[2]_i_9_n_0 ,\sub_ln493_2_reg_2554[2]_i_10_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_32 
       (.CI(1'b0),
        .CO({\sub_ln493_2_reg_2554_reg[2]_i_32_n_0 ,\sub_ln493_2_reg_2554_reg[2]_i_32_n_1 ,\sub_ln493_2_reg_2554_reg[2]_i_32_n_2 ,\sub_ln493_2_reg_2554_reg[2]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_ln493_2_reg_2554[2]_i_42_n_0 ,\sub_ln493_2_reg_2554[2]_i_43_n_0 ,\sub_ln493_2_reg_2554[2]_i_44_n_0 }),
        .O(\NLW_sub_ln493_2_reg_2554_reg[2]_i_32_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_2_reg_2554[2]_i_45_n_0 ,\sub_ln493_2_reg_2554[2]_i_46_n_0 ,\sub_ln493_2_reg_2554[2]_i_47_n_0 ,\sub_ln493_2_reg_2554[2]_i_48_n_0 }));
  CARRY4 \sub_ln493_2_reg_2554_reg[2]_i_8 
       (.CI(\sub_ln493_2_reg_2554_reg[2]_i_22_n_0 ),
        .CO({\sub_ln493_2_reg_2554_reg[2]_i_8_n_0 ,\sub_ln493_2_reg_2554_reg[2]_i_8_n_1 ,\sub_ln493_2_reg_2554_reg[2]_i_8_n_2 ,\sub_ln493_2_reg_2554_reg[2]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_2_reg_2554_reg[2]_i_8_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_2_reg_2554[2]_i_23_n_0 ,\sub_ln493_2_reg_2554[2]_i_24_n_0 ,\sub_ln493_2_reg_2554[2]_i_25_n_0 ,\sub_ln493_2_reg_2554[2]_i_26_n_0 }));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_3_reg_2559[1]_i_10 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [25]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [24]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_135),
        .I4(GaussianBlur_U0_n_142),
        .O(\sub_ln493_3_reg_2559[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_3_reg_2559[1]_i_11 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [23]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [22]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_137),
        .I4(GaussianBlur_U0_n_136),
        .O(\sub_ln493_3_reg_2559[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_3_reg_2559[1]_i_12 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [21]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [20]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_131),
        .I4(GaussianBlur_U0_n_138),
        .O(\sub_ln493_3_reg_2559[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_3_reg_2559[1]_i_16 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [19]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [18]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_133),
        .I4(GaussianBlur_U0_n_132),
        .O(\sub_ln493_3_reg_2559[1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_3_reg_2559[1]_i_17 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [17]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [16]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_127),
        .I4(GaussianBlur_U0_n_134),
        .O(\sub_ln493_3_reg_2559[1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_3_reg_2559[1]_i_18 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [15]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [14]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_129),
        .I4(GaussianBlur_U0_n_128),
        .O(\sub_ln493_3_reg_2559[1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_3_reg_2559[1]_i_19 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [13]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [12]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_123),
        .I4(GaussianBlur_U0_n_130),
        .O(\sub_ln493_3_reg_2559[1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_3_reg_2559[1]_i_29 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [9]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [8]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_119),
        .I4(GaussianBlur_U0_n_126),
        .O(\sub_ln493_3_reg_2559[1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F7F7)) 
    \sub_ln493_3_reg_2559[1]_i_30 
       (.I0(GaussianBlur_U0_n_120),
        .I1(GaussianBlur_U0_n_121),
        .I2(GaussianBlur_U0_n_143),
        .I3(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [6]),
        .I4(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [7]),
        .O(\sub_ln493_3_reg_2559[1]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln493_3_reg_2559[1]_i_31 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [5]),
        .I1(GaussianBlur_U0_n_143),
        .I2(GaussianBlur_U0_n_122),
        .O(\sub_ln493_3_reg_2559[1]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_3_reg_2559[1]_i_32 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [11]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [10]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_125),
        .I4(GaussianBlur_U0_n_124),
        .O(\sub_ln493_3_reg_2559[1]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \sub_ln493_3_reg_2559[1]_i_33 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [8]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [9]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_119),
        .I4(GaussianBlur_U0_n_126),
        .O(\sub_ln493_3_reg_2559[1]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \sub_ln493_3_reg_2559[1]_i_34 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [7]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [6]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_121),
        .I4(GaussianBlur_U0_n_120),
        .O(\sub_ln493_3_reg_2559[1]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \sub_ln493_3_reg_2559[1]_i_35 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [5]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [4]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_122),
        .I4(GaussianBlur_U0_n_118),
        .O(\sub_ln493_3_reg_2559[1]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln493_3_reg_2559[1]_i_5 
       (.I0(GaussianBlur_U0_n_143),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [31]),
        .O(\sub_ln493_3_reg_2559[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h111D)) 
    \sub_ln493_3_reg_2559[1]_i_6 
       (.I0(GaussianBlur_U0_n_144),
        .I1(GaussianBlur_U0_n_143),
        .I2(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [31]),
        .I3(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [30]),
        .O(\sub_ln493_3_reg_2559[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_3_reg_2559[1]_i_7 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [29]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [28]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_139),
        .I4(GaussianBlur_U0_n_145),
        .O(\sub_ln493_3_reg_2559[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_3_reg_2559[1]_i_9 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [27]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_3_fu_840_p2 [26]),
        .I2(GaussianBlur_U0_n_143),
        .I3(GaussianBlur_U0_n_141),
        .I4(GaussianBlur_U0_n_140),
        .O(\sub_ln493_3_reg_2559[1]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_3_reg_2559[2]_i_22 
       (.I0(GaussianBlur_U0_n_141),
        .I1(GaussianBlur_U0_n_140),
        .O(\sub_ln493_3_reg_2559[2]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_3_reg_2559[2]_i_23 
       (.I0(GaussianBlur_U0_n_135),
        .I1(GaussianBlur_U0_n_142),
        .O(\sub_ln493_3_reg_2559[2]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_3_reg_2559[2]_i_24 
       (.I0(GaussianBlur_U0_n_137),
        .I1(GaussianBlur_U0_n_136),
        .O(\sub_ln493_3_reg_2559[2]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_3_reg_2559[2]_i_25 
       (.I0(GaussianBlur_U0_n_131),
        .I1(GaussianBlur_U0_n_138),
        .O(\sub_ln493_3_reg_2559[2]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_3_reg_2559[2]_i_32 
       (.I0(GaussianBlur_U0_n_133),
        .I1(GaussianBlur_U0_n_132),
        .O(\sub_ln493_3_reg_2559[2]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_3_reg_2559[2]_i_33 
       (.I0(GaussianBlur_U0_n_127),
        .I1(GaussianBlur_U0_n_134),
        .O(\sub_ln493_3_reg_2559[2]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_3_reg_2559[2]_i_34 
       (.I0(GaussianBlur_U0_n_129),
        .I1(GaussianBlur_U0_n_128),
        .O(\sub_ln493_3_reg_2559[2]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_3_reg_2559[2]_i_35 
       (.I0(GaussianBlur_U0_n_123),
        .I1(GaussianBlur_U0_n_130),
        .O(\sub_ln493_3_reg_2559[2]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_3_reg_2559[2]_i_41 
       (.I0(GaussianBlur_U0_n_119),
        .I1(GaussianBlur_U0_n_126),
        .O(\sub_ln493_3_reg_2559[2]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sub_ln493_3_reg_2559[2]_i_42 
       (.I0(GaussianBlur_U0_n_120),
        .I1(GaussianBlur_U0_n_121),
        .O(\sub_ln493_3_reg_2559[2]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_3_reg_2559[2]_i_43 
       (.I0(GaussianBlur_U0_n_122),
        .O(\sub_ln493_3_reg_2559[2]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_3_reg_2559[2]_i_44 
       (.I0(GaussianBlur_U0_n_125),
        .I1(GaussianBlur_U0_n_124),
        .O(\sub_ln493_3_reg_2559[2]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln493_3_reg_2559[2]_i_45 
       (.I0(GaussianBlur_U0_n_119),
        .I1(GaussianBlur_U0_n_126),
        .O(\sub_ln493_3_reg_2559[2]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln493_3_reg_2559[2]_i_46 
       (.I0(GaussianBlur_U0_n_121),
        .I1(GaussianBlur_U0_n_120),
        .O(\sub_ln493_3_reg_2559[2]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln493_3_reg_2559[2]_i_47 
       (.I0(GaussianBlur_U0_n_122),
        .I1(GaussianBlur_U0_n_118),
        .O(\sub_ln493_3_reg_2559[2]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_3_reg_2559[2]_i_8 
       (.I0(GaussianBlur_U0_n_144),
        .I1(GaussianBlur_U0_n_143),
        .O(\sub_ln493_3_reg_2559[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_3_reg_2559[2]_i_9 
       (.I0(GaussianBlur_U0_n_139),
        .I1(GaussianBlur_U0_n_145),
        .O(\sub_ln493_3_reg_2559[2]_i_9_n_0 ));
  CARRY4 \sub_ln493_3_reg_2559_reg[1]_i_15 
       (.CI(1'b0),
        .CO({\sub_ln493_3_reg_2559_reg[1]_i_15_n_0 ,\sub_ln493_3_reg_2559_reg[1]_i_15_n_1 ,\sub_ln493_3_reg_2559_reg[1]_i_15_n_2 ,\sub_ln493_3_reg_2559_reg[1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_ln493_3_reg_2559[1]_i_29_n_0 ,\sub_ln493_3_reg_2559[1]_i_30_n_0 ,\sub_ln493_3_reg_2559[1]_i_31_n_0 }),
        .O(\NLW_sub_ln493_3_reg_2559_reg[1]_i_15_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_3_reg_2559[1]_i_32_n_0 ,\sub_ln493_3_reg_2559[1]_i_33_n_0 ,\sub_ln493_3_reg_2559[1]_i_34_n_0 ,\sub_ln493_3_reg_2559[1]_i_35_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[1]_i_2 
       (.CI(\sub_ln493_3_reg_2559_reg[1]_i_4_n_0 ),
        .CO({\NLW_sub_ln493_3_reg_2559_reg[1]_i_2_CO_UNCONNECTED [3:2],\sub_ln493_3_reg_2559_reg[1]_i_2_n_2 ,\sub_ln493_3_reg_2559_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub_ln493_3_reg_2559[1]_i_5_n_0 ,1'b0}),
        .O(\NLW_sub_ln493_3_reg_2559_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sub_ln493_3_reg_2559[1]_i_6_n_0 ,\sub_ln493_3_reg_2559[1]_i_7_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[1]_i_4 
       (.CI(\sub_ln493_3_reg_2559_reg[1]_i_8_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[1]_i_4_n_0 ,\sub_ln493_3_reg_2559_reg[1]_i_4_n_1 ,\sub_ln493_3_reg_2559_reg[1]_i_4_n_2 ,\sub_ln493_3_reg_2559_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_3_reg_2559_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_3_reg_2559[1]_i_9_n_0 ,\sub_ln493_3_reg_2559[1]_i_10_n_0 ,\sub_ln493_3_reg_2559[1]_i_11_n_0 ,\sub_ln493_3_reg_2559[1]_i_12_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[1]_i_8 
       (.CI(\sub_ln493_3_reg_2559_reg[1]_i_15_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[1]_i_8_n_0 ,\sub_ln493_3_reg_2559_reg[1]_i_8_n_1 ,\sub_ln493_3_reg_2559_reg[1]_i_8_n_2 ,\sub_ln493_3_reg_2559_reg[1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_3_reg_2559_reg[1]_i_8_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_3_reg_2559[1]_i_16_n_0 ,\sub_ln493_3_reg_2559[1]_i_17_n_0 ,\sub_ln493_3_reg_2559[1]_i_18_n_0 ,\sub_ln493_3_reg_2559[1]_i_19_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_2 
       (.CI(\sub_ln493_3_reg_2559_reg[2]_i_7_n_0 ),
        .CO({\NLW_sub_ln493_3_reg_2559_reg[2]_i_2_CO_UNCONNECTED [3:2],\grp_Filter2D_fu_82/icmp_ln118_4_fu_821_p2 ,\sub_ln493_3_reg_2559_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,GaussianBlur_U0_n_143,1'b0}),
        .O(\NLW_sub_ln493_3_reg_2559_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sub_ln493_3_reg_2559[2]_i_8_n_0 ,\sub_ln493_3_reg_2559[2]_i_9_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_21 
       (.CI(\sub_ln493_3_reg_2559_reg[2]_i_31_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[2]_i_21_n_0 ,\sub_ln493_3_reg_2559_reg[2]_i_21_n_1 ,\sub_ln493_3_reg_2559_reg[2]_i_21_n_2 ,\sub_ln493_3_reg_2559_reg[2]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_3_reg_2559_reg[2]_i_21_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_3_reg_2559[2]_i_32_n_0 ,\sub_ln493_3_reg_2559[2]_i_33_n_0 ,\sub_ln493_3_reg_2559[2]_i_34_n_0 ,\sub_ln493_3_reg_2559[2]_i_35_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_31 
       (.CI(1'b0),
        .CO({\sub_ln493_3_reg_2559_reg[2]_i_31_n_0 ,\sub_ln493_3_reg_2559_reg[2]_i_31_n_1 ,\sub_ln493_3_reg_2559_reg[2]_i_31_n_2 ,\sub_ln493_3_reg_2559_reg[2]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_ln493_3_reg_2559[2]_i_41_n_0 ,\sub_ln493_3_reg_2559[2]_i_42_n_0 ,\sub_ln493_3_reg_2559[2]_i_43_n_0 }),
        .O(\NLW_sub_ln493_3_reg_2559_reg[2]_i_31_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_3_reg_2559[2]_i_44_n_0 ,\sub_ln493_3_reg_2559[2]_i_45_n_0 ,\sub_ln493_3_reg_2559[2]_i_46_n_0 ,\sub_ln493_3_reg_2559[2]_i_47_n_0 }));
  CARRY4 \sub_ln493_3_reg_2559_reg[2]_i_7 
       (.CI(\sub_ln493_3_reg_2559_reg[2]_i_21_n_0 ),
        .CO({\sub_ln493_3_reg_2559_reg[2]_i_7_n_0 ,\sub_ln493_3_reg_2559_reg[2]_i_7_n_1 ,\sub_ln493_3_reg_2559_reg[2]_i_7_n_2 ,\sub_ln493_3_reg_2559_reg[2]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_3_reg_2559_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_3_reg_2559[2]_i_22_n_0 ,\sub_ln493_3_reg_2559[2]_i_23_n_0 ,\sub_ln493_3_reg_2559[2]_i_24_n_0 ,\sub_ln493_3_reg_2559[2]_i_25_n_0 }));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_4_reg_2564[1]_i_10 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [23]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [22]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_333),
        .I4(GaussianBlur_U0_n_332),
        .O(\sub_ln493_4_reg_2564[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_4_reg_2564[1]_i_11 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [21]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [20]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_327),
        .I4(GaussianBlur_U0_n_334),
        .O(\sub_ln493_4_reg_2564[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_4_reg_2564[1]_i_14 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [19]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [18]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_329),
        .I4(GaussianBlur_U0_n_328),
        .O(\sub_ln493_4_reg_2564[1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_4_reg_2564[1]_i_15 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [17]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [16]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_323),
        .I4(GaussianBlur_U0_n_330),
        .O(\sub_ln493_4_reg_2564[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_4_reg_2564[1]_i_16 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [15]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [14]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_325),
        .I4(GaussianBlur_U0_n_324),
        .O(\sub_ln493_4_reg_2564[1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_4_reg_2564[1]_i_17 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [13]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [12]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_319),
        .I4(GaussianBlur_U0_n_326),
        .O(\sub_ln493_4_reg_2564[1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_4_reg_2564[1]_i_24 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [9]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [8]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_315),
        .I4(GaussianBlur_U0_n_322),
        .O(\sub_ln493_4_reg_2564[1]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F7F7)) 
    \sub_ln493_4_reg_2564[1]_i_25 
       (.I0(GaussianBlur_U0_n_316),
        .I1(GaussianBlur_U0_n_317),
        .I2(GaussianBlur_U0_n_339),
        .I3(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [6]),
        .I4(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [7]),
        .O(\sub_ln493_4_reg_2564[1]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln493_4_reg_2564[1]_i_26 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [5]),
        .I1(GaussianBlur_U0_n_339),
        .I2(GaussianBlur_U0_n_318),
        .O(\sub_ln493_4_reg_2564[1]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_4_reg_2564[1]_i_27 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [11]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [10]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_321),
        .I4(GaussianBlur_U0_n_320),
        .O(\sub_ln493_4_reg_2564[1]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \sub_ln493_4_reg_2564[1]_i_28 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [8]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [9]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_315),
        .I4(GaussianBlur_U0_n_322),
        .O(\sub_ln493_4_reg_2564[1]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \sub_ln493_4_reg_2564[1]_i_29 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [7]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [6]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_317),
        .I4(GaussianBlur_U0_n_316),
        .O(\sub_ln493_4_reg_2564[1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \sub_ln493_4_reg_2564[1]_i_30 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [5]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [4]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_318),
        .I4(GaussianBlur_U0_n_314),
        .O(\sub_ln493_4_reg_2564[1]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln493_4_reg_2564[1]_i_4 
       (.I0(GaussianBlur_U0_n_339),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [31]),
        .O(\sub_ln493_4_reg_2564[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h111D)) 
    \sub_ln493_4_reg_2564[1]_i_5 
       (.I0(GaussianBlur_U0_n_340),
        .I1(GaussianBlur_U0_n_339),
        .I2(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [31]),
        .I3(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [30]),
        .O(\sub_ln493_4_reg_2564[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_4_reg_2564[1]_i_6 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [29]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [28]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_335),
        .I4(GaussianBlur_U0_n_341),
        .O(\sub_ln493_4_reg_2564[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_4_reg_2564[1]_i_8 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [27]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [26]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_337),
        .I4(GaussianBlur_U0_n_336),
        .O(\sub_ln493_4_reg_2564[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_4_reg_2564[1]_i_9 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [25]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_4_fu_902_p2 [24]),
        .I2(GaussianBlur_U0_n_339),
        .I3(GaussianBlur_U0_n_331),
        .I4(GaussianBlur_U0_n_338),
        .O(\sub_ln493_4_reg_2564[1]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_4_reg_2564[2]_i_22 
       (.I0(GaussianBlur_U0_n_337),
        .I1(GaussianBlur_U0_n_336),
        .O(\sub_ln493_4_reg_2564[2]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_4_reg_2564[2]_i_23 
       (.I0(GaussianBlur_U0_n_331),
        .I1(GaussianBlur_U0_n_338),
        .O(\sub_ln493_4_reg_2564[2]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_4_reg_2564[2]_i_24 
       (.I0(GaussianBlur_U0_n_333),
        .I1(GaussianBlur_U0_n_332),
        .O(\sub_ln493_4_reg_2564[2]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_4_reg_2564[2]_i_25 
       (.I0(GaussianBlur_U0_n_327),
        .I1(GaussianBlur_U0_n_334),
        .O(\sub_ln493_4_reg_2564[2]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_4_reg_2564[2]_i_32 
       (.I0(GaussianBlur_U0_n_329),
        .I1(GaussianBlur_U0_n_328),
        .O(\sub_ln493_4_reg_2564[2]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_4_reg_2564[2]_i_33 
       (.I0(GaussianBlur_U0_n_323),
        .I1(GaussianBlur_U0_n_330),
        .O(\sub_ln493_4_reg_2564[2]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_4_reg_2564[2]_i_34 
       (.I0(GaussianBlur_U0_n_325),
        .I1(GaussianBlur_U0_n_324),
        .O(\sub_ln493_4_reg_2564[2]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_4_reg_2564[2]_i_35 
       (.I0(GaussianBlur_U0_n_319),
        .I1(GaussianBlur_U0_n_326),
        .O(\sub_ln493_4_reg_2564[2]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_4_reg_2564[2]_i_41 
       (.I0(GaussianBlur_U0_n_315),
        .I1(GaussianBlur_U0_n_322),
        .O(\sub_ln493_4_reg_2564[2]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sub_ln493_4_reg_2564[2]_i_42 
       (.I0(GaussianBlur_U0_n_316),
        .I1(GaussianBlur_U0_n_317),
        .O(\sub_ln493_4_reg_2564[2]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_4_reg_2564[2]_i_43 
       (.I0(GaussianBlur_U0_n_318),
        .O(\sub_ln493_4_reg_2564[2]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_4_reg_2564[2]_i_44 
       (.I0(GaussianBlur_U0_n_321),
        .I1(GaussianBlur_U0_n_320),
        .O(\sub_ln493_4_reg_2564[2]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln493_4_reg_2564[2]_i_45 
       (.I0(GaussianBlur_U0_n_315),
        .I1(GaussianBlur_U0_n_322),
        .O(\sub_ln493_4_reg_2564[2]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln493_4_reg_2564[2]_i_46 
       (.I0(GaussianBlur_U0_n_317),
        .I1(GaussianBlur_U0_n_316),
        .O(\sub_ln493_4_reg_2564[2]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln493_4_reg_2564[2]_i_47 
       (.I0(GaussianBlur_U0_n_318),
        .I1(GaussianBlur_U0_n_314),
        .O(\sub_ln493_4_reg_2564[2]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_4_reg_2564[2]_i_8 
       (.I0(GaussianBlur_U0_n_340),
        .I1(GaussianBlur_U0_n_339),
        .O(\sub_ln493_4_reg_2564[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_4_reg_2564[2]_i_9 
       (.I0(GaussianBlur_U0_n_335),
        .I1(GaussianBlur_U0_n_341),
        .O(\sub_ln493_4_reg_2564[2]_i_9_n_0 ));
  CARRY4 \sub_ln493_4_reg_2564_reg[1]_i_13 
       (.CI(1'b0),
        .CO({\sub_ln493_4_reg_2564_reg[1]_i_13_n_0 ,\sub_ln493_4_reg_2564_reg[1]_i_13_n_1 ,\sub_ln493_4_reg_2564_reg[1]_i_13_n_2 ,\sub_ln493_4_reg_2564_reg[1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_ln493_4_reg_2564[1]_i_24_n_0 ,\sub_ln493_4_reg_2564[1]_i_25_n_0 ,\sub_ln493_4_reg_2564[1]_i_26_n_0 }),
        .O(\NLW_sub_ln493_4_reg_2564_reg[1]_i_13_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_4_reg_2564[1]_i_27_n_0 ,\sub_ln493_4_reg_2564[1]_i_28_n_0 ,\sub_ln493_4_reg_2564[1]_i_29_n_0 ,\sub_ln493_4_reg_2564[1]_i_30_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[1]_i_2 
       (.CI(\sub_ln493_4_reg_2564_reg[1]_i_3_n_0 ),
        .CO({\NLW_sub_ln493_4_reg_2564_reg[1]_i_2_CO_UNCONNECTED [3:2],\sub_ln493_4_reg_2564_reg[1]_i_2_n_2 ,\sub_ln493_4_reg_2564_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub_ln493_4_reg_2564[1]_i_4_n_0 ,1'b0}),
        .O(\NLW_sub_ln493_4_reg_2564_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sub_ln493_4_reg_2564[1]_i_5_n_0 ,\sub_ln493_4_reg_2564[1]_i_6_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[1]_i_3 
       (.CI(\sub_ln493_4_reg_2564_reg[1]_i_7_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[1]_i_3_n_0 ,\sub_ln493_4_reg_2564_reg[1]_i_3_n_1 ,\sub_ln493_4_reg_2564_reg[1]_i_3_n_2 ,\sub_ln493_4_reg_2564_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_4_reg_2564_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_4_reg_2564[1]_i_8_n_0 ,\sub_ln493_4_reg_2564[1]_i_9_n_0 ,\sub_ln493_4_reg_2564[1]_i_10_n_0 ,\sub_ln493_4_reg_2564[1]_i_11_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[1]_i_7 
       (.CI(\sub_ln493_4_reg_2564_reg[1]_i_13_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[1]_i_7_n_0 ,\sub_ln493_4_reg_2564_reg[1]_i_7_n_1 ,\sub_ln493_4_reg_2564_reg[1]_i_7_n_2 ,\sub_ln493_4_reg_2564_reg[1]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_4_reg_2564_reg[1]_i_7_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_4_reg_2564[1]_i_14_n_0 ,\sub_ln493_4_reg_2564[1]_i_15_n_0 ,\sub_ln493_4_reg_2564[1]_i_16_n_0 ,\sub_ln493_4_reg_2564[1]_i_17_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_2 
       (.CI(\sub_ln493_4_reg_2564_reg[2]_i_7_n_0 ),
        .CO({\NLW_sub_ln493_4_reg_2564_reg[2]_i_2_CO_UNCONNECTED [3:2],\grp_Filter2D_fu_82/icmp_ln118_5_fu_883_p2 ,\sub_ln493_4_reg_2564_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,GaussianBlur_U0_n_339,1'b0}),
        .O(\NLW_sub_ln493_4_reg_2564_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sub_ln493_4_reg_2564[2]_i_8_n_0 ,\sub_ln493_4_reg_2564[2]_i_9_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_21 
       (.CI(\sub_ln493_4_reg_2564_reg[2]_i_31_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[2]_i_21_n_0 ,\sub_ln493_4_reg_2564_reg[2]_i_21_n_1 ,\sub_ln493_4_reg_2564_reg[2]_i_21_n_2 ,\sub_ln493_4_reg_2564_reg[2]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_4_reg_2564_reg[2]_i_21_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_4_reg_2564[2]_i_32_n_0 ,\sub_ln493_4_reg_2564[2]_i_33_n_0 ,\sub_ln493_4_reg_2564[2]_i_34_n_0 ,\sub_ln493_4_reg_2564[2]_i_35_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_31 
       (.CI(1'b0),
        .CO({\sub_ln493_4_reg_2564_reg[2]_i_31_n_0 ,\sub_ln493_4_reg_2564_reg[2]_i_31_n_1 ,\sub_ln493_4_reg_2564_reg[2]_i_31_n_2 ,\sub_ln493_4_reg_2564_reg[2]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_ln493_4_reg_2564[2]_i_41_n_0 ,\sub_ln493_4_reg_2564[2]_i_42_n_0 ,\sub_ln493_4_reg_2564[2]_i_43_n_0 }),
        .O(\NLW_sub_ln493_4_reg_2564_reg[2]_i_31_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_4_reg_2564[2]_i_44_n_0 ,\sub_ln493_4_reg_2564[2]_i_45_n_0 ,\sub_ln493_4_reg_2564[2]_i_46_n_0 ,\sub_ln493_4_reg_2564[2]_i_47_n_0 }));
  CARRY4 \sub_ln493_4_reg_2564_reg[2]_i_7 
       (.CI(\sub_ln493_4_reg_2564_reg[2]_i_21_n_0 ),
        .CO({\sub_ln493_4_reg_2564_reg[2]_i_7_n_0 ,\sub_ln493_4_reg_2564_reg[2]_i_7_n_1 ,\sub_ln493_4_reg_2564_reg[2]_i_7_n_2 ,\sub_ln493_4_reg_2564_reg[2]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_4_reg_2564_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_4_reg_2564[2]_i_22_n_0 ,\sub_ln493_4_reg_2564[2]_i_23_n_0 ,\sub_ln493_4_reg_2564[2]_i_24_n_0 ,\sub_ln493_4_reg_2564[2]_i_25_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_reg_2544[2]_i_22 
       (.I0(GaussianBlur_U0_n_284),
        .I1(GaussianBlur_U0_n_283),
        .O(\sub_ln493_reg_2544[2]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_reg_2544[2]_i_23 
       (.I0(GaussianBlur_U0_n_279),
        .I1(GaussianBlur_U0_n_285),
        .O(\sub_ln493_reg_2544[2]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln493_reg_2544[2]_i_25 
       (.I0(GaussianBlur_U0_n_283),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [31]),
        .O(\sub_ln493_reg_2544[2]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h111D)) 
    \sub_ln493_reg_2544[2]_i_26 
       (.I0(GaussianBlur_U0_n_284),
        .I1(GaussianBlur_U0_n_283),
        .I2(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [31]),
        .I3(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [30]),
        .O(\sub_ln493_reg_2544[2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_reg_2544[2]_i_27 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [29]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [28]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_279),
        .I4(GaussianBlur_U0_n_285),
        .O(\sub_ln493_reg_2544[2]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_reg_2544[2]_i_34 
       (.I0(GaussianBlur_U0_n_281),
        .I1(GaussianBlur_U0_n_280),
        .O(\sub_ln493_reg_2544[2]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_reg_2544[2]_i_35 
       (.I0(GaussianBlur_U0_n_275),
        .I1(GaussianBlur_U0_n_282),
        .O(\sub_ln493_reg_2544[2]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_reg_2544[2]_i_36 
       (.I0(GaussianBlur_U0_n_277),
        .I1(GaussianBlur_U0_n_276),
        .O(\sub_ln493_reg_2544[2]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_reg_2544[2]_i_37 
       (.I0(GaussianBlur_U0_n_271),
        .I1(GaussianBlur_U0_n_278),
        .O(\sub_ln493_reg_2544[2]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_reg_2544[2]_i_39 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [27]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [26]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_281),
        .I4(GaussianBlur_U0_n_280),
        .O(\sub_ln493_reg_2544[2]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_reg_2544[2]_i_40 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [25]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [24]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_275),
        .I4(GaussianBlur_U0_n_282),
        .O(\sub_ln493_reg_2544[2]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_reg_2544[2]_i_41 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [23]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [22]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_277),
        .I4(GaussianBlur_U0_n_276),
        .O(\sub_ln493_reg_2544[2]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_reg_2544[2]_i_42 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [21]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [20]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_271),
        .I4(GaussianBlur_U0_n_278),
        .O(\sub_ln493_reg_2544[2]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_reg_2544[2]_i_50 
       (.I0(GaussianBlur_U0_n_273),
        .I1(GaussianBlur_U0_n_272),
        .O(\sub_ln493_reg_2544[2]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_reg_2544[2]_i_51 
       (.I0(GaussianBlur_U0_n_267),
        .I1(GaussianBlur_U0_n_274),
        .O(\sub_ln493_reg_2544[2]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_reg_2544[2]_i_52 
       (.I0(GaussianBlur_U0_n_269),
        .I1(GaussianBlur_U0_n_268),
        .O(\sub_ln493_reg_2544[2]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_reg_2544[2]_i_53 
       (.I0(GaussianBlur_U0_n_263),
        .I1(GaussianBlur_U0_n_270),
        .O(\sub_ln493_reg_2544[2]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_reg_2544[2]_i_55 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [19]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [18]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_273),
        .I4(GaussianBlur_U0_n_272),
        .O(\sub_ln493_reg_2544[2]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_reg_2544[2]_i_56 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [17]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [16]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_267),
        .I4(GaussianBlur_U0_n_274),
        .O(\sub_ln493_reg_2544[2]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_reg_2544[2]_i_57 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [15]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [14]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_269),
        .I4(GaussianBlur_U0_n_268),
        .O(\sub_ln493_reg_2544[2]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_reg_2544[2]_i_58 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [13]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [12]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_263),
        .I4(GaussianBlur_U0_n_270),
        .O(\sub_ln493_reg_2544[2]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_reg_2544[2]_i_70 
       (.I0(GaussianBlur_U0_n_259),
        .I1(GaussianBlur_U0_n_266),
        .O(\sub_ln493_reg_2544[2]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sub_ln493_reg_2544[2]_i_71 
       (.I0(GaussianBlur_U0_n_260),
        .I1(GaussianBlur_U0_n_261),
        .O(\sub_ln493_reg_2544[2]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln493_reg_2544[2]_i_72 
       (.I0(GaussianBlur_U0_n_262),
        .O(\sub_ln493_reg_2544[2]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln493_reg_2544[2]_i_73 
       (.I0(GaussianBlur_U0_n_265),
        .I1(GaussianBlur_U0_n_264),
        .O(\sub_ln493_reg_2544[2]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln493_reg_2544[2]_i_74 
       (.I0(GaussianBlur_U0_n_259),
        .I1(GaussianBlur_U0_n_266),
        .O(\sub_ln493_reg_2544[2]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln493_reg_2544[2]_i_75 
       (.I0(GaussianBlur_U0_n_261),
        .I1(GaussianBlur_U0_n_260),
        .O(\sub_ln493_reg_2544[2]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln493_reg_2544[2]_i_76 
       (.I0(GaussianBlur_U0_n_262),
        .I1(GaussianBlur_U0_n_258),
        .O(\sub_ln493_reg_2544[2]_i_76_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_reg_2544[2]_i_78 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [9]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [8]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_259),
        .I4(GaussianBlur_U0_n_266),
        .O(\sub_ln493_reg_2544[2]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F7F7)) 
    \sub_ln493_reg_2544[2]_i_79 
       (.I0(GaussianBlur_U0_n_260),
        .I1(GaussianBlur_U0_n_261),
        .I2(GaussianBlur_U0_n_283),
        .I3(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [6]),
        .I4(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [7]),
        .O(\sub_ln493_reg_2544[2]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln493_reg_2544[2]_i_80 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [5]),
        .I1(GaussianBlur_U0_n_283),
        .I2(GaussianBlur_U0_n_262),
        .O(\sub_ln493_reg_2544[2]_i_80_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \sub_ln493_reg_2544[2]_i_81 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [11]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [10]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_265),
        .I4(GaussianBlur_U0_n_264),
        .O(\sub_ln493_reg_2544[2]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \sub_ln493_reg_2544[2]_i_82 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [8]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [9]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_259),
        .I4(GaussianBlur_U0_n_266),
        .O(\sub_ln493_reg_2544[2]_i_82_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \sub_ln493_reg_2544[2]_i_83 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [7]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [6]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_261),
        .I4(GaussianBlur_U0_n_260),
        .O(\sub_ln493_reg_2544[2]_i_83_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \sub_ln493_reg_2544[2]_i_84 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [5]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_fu_654_p2 [4]),
        .I2(GaussianBlur_U0_n_283),
        .I3(GaussianBlur_U0_n_262),
        .I4(GaussianBlur_U0_n_258),
        .O(\sub_ln493_reg_2544[2]_i_84_n_0 ));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_21 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_33_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_21_n_0 ,\sub_ln493_reg_2544_reg[2]_i_21_n_1 ,\sub_ln493_reg_2544_reg[2]_i_21_n_2 ,\sub_ln493_reg_2544_reg[2]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_reg_2544_reg[2]_i_21_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_reg_2544[2]_i_34_n_0 ,\sub_ln493_reg_2544[2]_i_35_n_0 ,\sub_ln493_reg_2544[2]_i_36_n_0 ,\sub_ln493_reg_2544[2]_i_37_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_24 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_38_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_24_n_0 ,\sub_ln493_reg_2544_reg[2]_i_24_n_1 ,\sub_ln493_reg_2544_reg[2]_i_24_n_2 ,\sub_ln493_reg_2544_reg[2]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_reg_2544_reg[2]_i_24_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_reg_2544[2]_i_39_n_0 ,\sub_ln493_reg_2544[2]_i_40_n_0 ,\sub_ln493_reg_2544[2]_i_41_n_0 ,\sub_ln493_reg_2544[2]_i_42_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_33 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_49_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_33_n_0 ,\sub_ln493_reg_2544_reg[2]_i_33_n_1 ,\sub_ln493_reg_2544_reg[2]_i_33_n_2 ,\sub_ln493_reg_2544_reg[2]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_reg_2544_reg[2]_i_33_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_reg_2544[2]_i_50_n_0 ,\sub_ln493_reg_2544[2]_i_51_n_0 ,\sub_ln493_reg_2544[2]_i_52_n_0 ,\sub_ln493_reg_2544[2]_i_53_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_38 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_54_n_0 ),
        .CO({\sub_ln493_reg_2544_reg[2]_i_38_n_0 ,\sub_ln493_reg_2544_reg[2]_i_38_n_1 ,\sub_ln493_reg_2544_reg[2]_i_38_n_2 ,\sub_ln493_reg_2544_reg[2]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln493_reg_2544_reg[2]_i_38_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_reg_2544[2]_i_55_n_0 ,\sub_ln493_reg_2544[2]_i_56_n_0 ,\sub_ln493_reg_2544[2]_i_57_n_0 ,\sub_ln493_reg_2544[2]_i_58_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_49 
       (.CI(1'b0),
        .CO({\sub_ln493_reg_2544_reg[2]_i_49_n_0 ,\sub_ln493_reg_2544_reg[2]_i_49_n_1 ,\sub_ln493_reg_2544_reg[2]_i_49_n_2 ,\sub_ln493_reg_2544_reg[2]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_ln493_reg_2544[2]_i_70_n_0 ,\sub_ln493_reg_2544[2]_i_71_n_0 ,\sub_ln493_reg_2544[2]_i_72_n_0 }),
        .O(\NLW_sub_ln493_reg_2544_reg[2]_i_49_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_reg_2544[2]_i_73_n_0 ,\sub_ln493_reg_2544[2]_i_74_n_0 ,\sub_ln493_reg_2544[2]_i_75_n_0 ,\sub_ln493_reg_2544[2]_i_76_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_54 
       (.CI(1'b0),
        .CO({\sub_ln493_reg_2544_reg[2]_i_54_n_0 ,\sub_ln493_reg_2544_reg[2]_i_54_n_1 ,\sub_ln493_reg_2544_reg[2]_i_54_n_2 ,\sub_ln493_reg_2544_reg[2]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_ln493_reg_2544[2]_i_78_n_0 ,\sub_ln493_reg_2544[2]_i_79_n_0 ,\sub_ln493_reg_2544[2]_i_80_n_0 }),
        .O(\NLW_sub_ln493_reg_2544_reg[2]_i_54_O_UNCONNECTED [3:0]),
        .S({\sub_ln493_reg_2544[2]_i_81_n_0 ,\sub_ln493_reg_2544[2]_i_82_n_0 ,\sub_ln493_reg_2544[2]_i_83_n_0 ,\sub_ln493_reg_2544[2]_i_84_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_7 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_21_n_0 ),
        .CO({\NLW_sub_ln493_reg_2544_reg[2]_i_7_CO_UNCONNECTED [3:2],\grp_Filter2D_fu_82/icmp_ln118_fu_635_p2 ,\sub_ln493_reg_2544_reg[2]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,GaussianBlur_U0_n_283,1'b0}),
        .O(\NLW_sub_ln493_reg_2544_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sub_ln493_reg_2544[2]_i_22_n_0 ,\sub_ln493_reg_2544[2]_i_23_n_0 }));
  CARRY4 \sub_ln493_reg_2544_reg[2]_i_8 
       (.CI(\sub_ln493_reg_2544_reg[2]_i_24_n_0 ),
        .CO({\NLW_sub_ln493_reg_2544_reg[2]_i_8_CO_UNCONNECTED [3:2],\sub_ln493_reg_2544_reg[2]_i_8_n_2 ,\sub_ln493_reg_2544_reg[2]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub_ln493_reg_2544[2]_i_25_n_0 ,1'b0}),
        .O(\NLW_sub_ln493_reg_2544_reg[2]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sub_ln493_reg_2544[2]_i_26_n_0 ,\sub_ln493_reg_2544[2]_i_27_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_2582[4]_i_5 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [4]),
        .I1(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I2(GaussianBlur_U0_n_6),
        .O(\x_reg_2582[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_2582[4]_i_6 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [3]),
        .I1(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I2(GaussianBlur_U0_n_0),
        .O(\x_reg_2582[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_2582[4]_i_7 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [2]),
        .I1(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I2(GaussianBlur_U0_n_1),
        .O(\x_reg_2582[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_2582[4]_i_8 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [1]),
        .I1(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I2(GaussianBlur_U0_n_2),
        .O(\x_reg_2582[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \x_reg_2582[8]_i_4 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [8]),
        .I1(GaussianBlur_U0_n_10),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .O(\x_reg_2582[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \x_reg_2582[8]_i_5 
       (.I0(GaussianBlur_U0_n_3),
        .I1(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I2(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [7]),
        .O(\x_reg_2582[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_2582[8]_i_6 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [6]),
        .I1(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I2(GaussianBlur_U0_n_4),
        .O(\x_reg_2582[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_2582[8]_i_7 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [5]),
        .I1(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I2(GaussianBlur_U0_n_5),
        .O(\x_reg_2582[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \x_reg_2582[9]_i_12 
       (.I0(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [31]),
        .O(\x_reg_2582[9]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h111D)) 
    \x_reg_2582[9]_i_13 
       (.I0(GaussianBlur_U0_n_28),
        .I1(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I2(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [31]),
        .I3(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [30]),
        .O(\x_reg_2582[9]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \x_reg_2582[9]_i_19 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [29]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [28]),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I3(GaussianBlur_U0_n_30),
        .I4(GaussianBlur_U0_n_29),
        .O(\x_reg_2582[9]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \x_reg_2582[9]_i_20 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [27]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [26]),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I3(GaussianBlur_U0_n_24),
        .I4(GaussianBlur_U0_n_23),
        .O(\x_reg_2582[9]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \x_reg_2582[9]_i_21 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [25]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [24]),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I3(GaussianBlur_U0_n_26),
        .I4(GaussianBlur_U0_n_25),
        .O(\x_reg_2582[9]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \x_reg_2582[9]_i_22 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [23]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [22]),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I3(GaussianBlur_U0_n_20),
        .I4(GaussianBlur_U0_n_19),
        .O(\x_reg_2582[9]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \x_reg_2582[9]_i_25 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [21]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [20]),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I3(GaussianBlur_U0_n_22),
        .I4(GaussianBlur_U0_n_21),
        .O(\x_reg_2582[9]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \x_reg_2582[9]_i_26 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [19]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [18]),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I3(GaussianBlur_U0_n_16),
        .I4(GaussianBlur_U0_n_15),
        .O(\x_reg_2582[9]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \x_reg_2582[9]_i_27 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [17]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [16]),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I3(GaussianBlur_U0_n_18),
        .I4(GaussianBlur_U0_n_17),
        .O(\x_reg_2582[9]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \x_reg_2582[9]_i_28 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [15]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [14]),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I3(GaussianBlur_U0_n_12),
        .I4(GaussianBlur_U0_n_11),
        .O(\x_reg_2582[9]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \x_reg_2582[9]_i_34 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [9]),
        .I1(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I2(GaussianBlur_U0_n_9),
        .O(\x_reg_2582[9]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \x_reg_2582[9]_i_35 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [7]),
        .I1(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I2(GaussianBlur_U0_n_3),
        .O(\x_reg_2582[9]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \x_reg_2582[9]_i_36 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [13]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [12]),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I3(GaussianBlur_U0_n_14),
        .I4(GaussianBlur_U0_n_13),
        .O(\x_reg_2582[9]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \x_reg_2582[9]_i_37 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [11]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [10]),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I3(GaussianBlur_U0_n_8),
        .I4(GaussianBlur_U0_n_7),
        .O(\x_reg_2582[9]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \x_reg_2582[9]_i_38 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [9]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [8]),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I3(GaussianBlur_U0_n_9),
        .I4(GaussianBlur_U0_n_10),
        .O(\x_reg_2582[9]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \x_reg_2582[9]_i_39 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [7]),
        .I1(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [6]),
        .I2(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I3(GaussianBlur_U0_n_3),
        .I4(GaussianBlur_U0_n_4),
        .O(\x_reg_2582[9]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \x_reg_2582[9]_i_6 
       (.I0(\grp_Filter2D_fu_82/sub_ln142_5_fu_1151_p2 [9]),
        .I1(\grp_Filter2D_fu_82/p_0_in0_in ),
        .I2(GaussianBlur_U0_n_9),
        .O(\x_reg_2582[9]_i_6_n_0 ));
  CARRY4 \x_reg_2582_reg[9]_i_11 
       (.CI(\x_reg_2582_reg[9]_i_18_n_0 ),
        .CO({\x_reg_2582_reg[9]_i_11_n_0 ,\x_reg_2582_reg[9]_i_11_n_1 ,\x_reg_2582_reg[9]_i_11_n_2 ,\x_reg_2582_reg[9]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_x_reg_2582_reg[9]_i_11_O_UNCONNECTED [3:0]),
        .S({\x_reg_2582[9]_i_19_n_0 ,\x_reg_2582[9]_i_20_n_0 ,\x_reg_2582[9]_i_21_n_0 ,\x_reg_2582[9]_i_22_n_0 }));
  CARRY4 \x_reg_2582_reg[9]_i_18 
       (.CI(\x_reg_2582_reg[9]_i_24_n_0 ),
        .CO({\x_reg_2582_reg[9]_i_18_n_0 ,\x_reg_2582_reg[9]_i_18_n_1 ,\x_reg_2582_reg[9]_i_18_n_2 ,\x_reg_2582_reg[9]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_x_reg_2582_reg[9]_i_18_O_UNCONNECTED [3:0]),
        .S({\x_reg_2582[9]_i_25_n_0 ,\x_reg_2582[9]_i_26_n_0 ,\x_reg_2582[9]_i_27_n_0 ,\x_reg_2582[9]_i_28_n_0 }));
  CARRY4 \x_reg_2582_reg[9]_i_24 
       (.CI(1'b0),
        .CO({\x_reg_2582_reg[9]_i_24_n_0 ,\x_reg_2582_reg[9]_i_24_n_1 ,\x_reg_2582_reg[9]_i_24_n_2 ,\x_reg_2582_reg[9]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_reg_2582[9]_i_34_n_0 ,\x_reg_2582[9]_i_35_n_0 }),
        .O(\NLW_x_reg_2582_reg[9]_i_24_O_UNCONNECTED [3:0]),
        .S({\x_reg_2582[9]_i_36_n_0 ,\x_reg_2582[9]_i_37_n_0 ,\x_reg_2582[9]_i_38_n_0 ,\x_reg_2582[9]_i_39_n_0 }));
  CARRY4 \x_reg_2582_reg[9]_i_4 
       (.CI(\x_reg_2582_reg[9]_i_11_n_0 ),
        .CO({\NLW_x_reg_2582_reg[9]_i_4_CO_UNCONNECTED [3:1],\grp_Filter2D_fu_82/icmp_ln144_fu_1165_p2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_reg_2582[9]_i_12_n_0 }),
        .O(\NLW_x_reg_2582_reg[9]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\x_reg_2582[9]_i_13_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_ama_addmuludo
   (p_0_in,
    p,
    ap_block_pp0_stage0_subdone0_in,
    ap_clk,
    Q,
    p_0,
    PCOUT);
  output [17:0]p_0_in;
  input p;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_clk;
  input [7:0]Q;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [17:0]p_0_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_ama_addmuludo_DSP48_14 filter_ama_addmuludo_DSP48_14_U
       (.PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_0_in(p_0_in),
        .p_1(p_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_ama_addmuludo_DSP48_14
   (p_0_in,
    p_0,
    ap_block_pp0_stage0_subdone0_in,
    ap_clk,
    Q,
    p_1,
    PCOUT);
  output [17:0]p_0_in;
  input p_0;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_clk;
  input [7:0]Q;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire p_0;
  wire [17:0]p_0_in;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(ap_block_pp0_stage0_subdone0_in),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],p_0_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdg8j
   (P,
    ap_clk,
    p,
    and_ln512_reg_2601_pp0_iter1_reg,
    ap_block_pp0_stage0_subdone0_in,
    ap_enable_reg_pp0_iter2,
    Q,
    icmp_ln444_reg_2569_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    p_0);
  output [16:0]P;
  input ap_clk;
  input [16:0]p;
  input and_ln512_reg_2601_pp0_iter1_reg;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_enable_reg_pp0_iter2;
  input [7:0]Q;
  input icmp_ln444_reg_2569_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input [7:0]p_0;

  wire [16:0]P;
  wire [7:0]Q;
  wire and_ln512_reg_2601_pp0_iter1_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire icmp_ln444_reg_2569_pp0_iter2_reg;
  wire [16:0]p;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdg8j_DSP48_0_24 filter_mac_muladdg8j_DSP48_0_U
       (.P(P),
        .Q(Q),
        .and_ln512_reg_2601_pp0_iter1_reg(and_ln512_reg_2601_pp0_iter1_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .icmp_ln444_reg_2569_pp0_iter2_reg(icmp_ln444_reg_2569_pp0_iter2_reg),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "filter_mac_muladdg8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdg8j_11
   (add_ln703_3_reg_2691,
    add_ln703_2_reg_26860,
    ap_block_pp0_stage0_subdone0_in,
    ap_clk,
    D,
    P,
    and_ln512_reg_2601_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3);
  output [16:0]add_ln703_3_reg_2691;
  output add_ln703_2_reg_26860;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_clk;
  input [7:0]D;
  input [16:0]P;
  input and_ln512_reg_2601_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;

  wire [7:0]D;
  wire [16:0]P;
  wire add_ln703_2_reg_26860;
  wire [16:0]add_ln703_3_reg_2691;
  wire and_ln512_reg_2601_pp0_iter2_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdg8j_DSP48_0 filter_mac_muladdg8j_DSP48_0_U
       (.D(D),
        .P(P),
        .add_ln703_2_reg_26860(add_ln703_2_reg_26860),
        .add_ln703_3_reg_2691(add_ln703_3_reg_2691),
        .and_ln512_reg_2601_pp0_iter2_reg(and_ln512_reg_2601_pp0_iter2_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdg8j_DSP48_0
   (add_ln703_3_reg_2691,
    add_ln703_2_reg_26860,
    ap_block_pp0_stage0_subdone0_in,
    ap_clk,
    D,
    P,
    and_ln512_reg_2601_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3);
  output [16:0]add_ln703_3_reg_2691;
  output add_ln703_2_reg_26860;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_clk;
  input [7:0]D;
  input [16:0]P;
  input and_ln512_reg_2601_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;

  wire [7:0]D;
  wire [16:0]P;
  wire add_ln703_2_reg_26860;
  wire [16:0]add_ln703_3_reg_2691;
  wire and_ln512_reg_2601_pp0_iter2_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P[16],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone0_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln703_2_reg_26860),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],add_ln703_3_reg_2691}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h80)) 
    p_i_2
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(and_ln512_reg_2601_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .O(add_ln703_2_reg_26860));
endmodule

(* ORIG_REF_NAME = "filter_mac_muladdg8j_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdg8j_DSP48_0_24
   (P,
    ap_clk,
    p_0,
    and_ln512_reg_2601_pp0_iter1_reg,
    ap_block_pp0_stage0_subdone0_in,
    ap_enable_reg_pp0_iter2,
    Q,
    icmp_ln444_reg_2569_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    p_1);
  output [16:0]P;
  input ap_clk;
  input [16:0]p_0;
  input and_ln512_reg_2601_pp0_iter1_reg;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_enable_reg_pp0_iter2;
  input [7:0]Q;
  input icmp_ln444_reg_2569_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input [7:0]p_1;

  wire [16:0]P;
  wire [7:0]Q;
  wire add_ln703_reg_26810;
  wire and_ln512_reg_2601_pp0_iter1_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire [7:0]grp_fu_2057_p1;
  wire icmp_ln444_reg_2569_pp0_iter2_reg;
  wire [16:0]p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2057_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0[16],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln703_reg_26810),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h80)) 
    p_i_1
       (.I0(and_ln512_reg_2601_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter2),
        .O(add_ln703_reg_26810));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_2__2
       (.I0(Q[7]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_1[7]),
        .O(grp_fu_2057_p1[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_3__1
       (.I0(Q[6]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_1[6]),
        .O(grp_fu_2057_p1[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_4__1
       (.I0(Q[5]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_1[5]),
        .O(grp_fu_2057_p1[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_5__1
       (.I0(Q[4]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_1[4]),
        .O(grp_fu_2057_p1[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_6__1
       (.I0(Q[3]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_1[3]),
        .O(grp_fu_2057_p1[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_7__1
       (.I0(Q[2]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_1[2]),
        .O(grp_fu_2057_p1[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_8__1
       (.I0(Q[1]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_1[1]),
        .O(grp_fu_2057_p1[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_9
       (.I0(Q[0]),
        .I1(icmp_ln444_reg_2569_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_1[0]),
        .O(grp_fu_2057_p1[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdhbi
   (P,
    src_kernel_win_0_va_16_fu_2300,
    ap_clk,
    Q,
    p,
    ap_block_pp0_stage0_subdone0_in,
    ap_enable_reg_pp0_iter3,
    icmp_ln444_reg_2569_pp0_iter2_reg);
  output [17:0]P;
  output src_kernel_win_0_va_16_fu_2300;
  input ap_clk;
  input [7:0]Q;
  input [16:0]p;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln444_reg_2569_pp0_iter2_reg;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire icmp_ln444_reg_2569_pp0_iter2_reg;
  wire [16:0]p;
  wire src_kernel_win_0_va_16_fu_2300;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdhbi_DSP48_1 filter_mac_muladdhbi_DSP48_1_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .icmp_ln444_reg_2569_pp0_iter2_reg(icmp_ln444_reg_2569_pp0_iter2_reg),
        .p_0(p),
        .src_kernel_win_0_va_16_fu_2300(src_kernel_win_0_va_16_fu_2300));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdhbi_DSP48_1
   (P,
    src_kernel_win_0_va_16_fu_2300,
    ap_clk,
    Q,
    p_0,
    ap_block_pp0_stage0_subdone0_in,
    ap_enable_reg_pp0_iter3,
    icmp_ln444_reg_2569_pp0_iter2_reg);
  output [17:0]P;
  output src_kernel_win_0_va_16_fu_2300;
  input ap_clk;
  input [7:0]Q;
  input [16:0]p_0;
  input ap_block_pp0_stage0_subdone0_in;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln444_reg_2569_pp0_iter2_reg;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire icmp_ln444_reg_2569_pp0_iter2_reg;
  wire [16:0]p_0;
  wire src_kernel_win_0_va_16_fu_2300;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_16_fu_2300),
        .CEB2(src_kernel_win_0_va_16_fu_2300),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_1__1
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln444_reg_2569_pp0_iter2_reg),
        .O(src_kernel_win_0_va_16_fu_2300));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdibs
   (P,
    \right_border_buf_0_7_fu_274_reg[0] ,
    \right_border_buf_0_7_fu_274_reg[7] ,
    \right_border_buf_0_2_fu_254_reg[0] ,
    \right_border_buf_0_2_fu_254_reg[1] ,
    \right_border_buf_0_2_fu_254_reg[2] ,
    \right_border_buf_0_2_fu_254_reg[3] ,
    \right_border_buf_0_2_fu_254_reg[4] ,
    \right_border_buf_0_2_fu_254_reg[5] ,
    \right_border_buf_0_2_fu_254_reg[6] ,
    \right_border_buf_0_2_fu_254_reg[7] ,
    \right_border_buf_0_12_fu_294_reg[1] ,
    \right_border_buf_0_12_fu_294_reg[2] ,
    \right_border_buf_0_12_fu_294_reg[3] ,
    \right_border_buf_0_12_fu_294_reg[4] ,
    \right_border_buf_0_12_fu_294_reg[5] ,
    \right_border_buf_0_12_fu_294_reg[6] ,
    \right_border_buf_0_12_fu_294_reg[7] ,
    \right_border_buf_0_6_fu_270_reg[0] ,
    \right_border_buf_0_6_fu_270_reg[2] ,
    \right_border_buf_0_6_fu_270_reg[4] ,
    \right_border_buf_0_6_fu_270_reg[6] ,
    \right_border_buf_0_1_fu_250_reg[1] ,
    \right_border_buf_0_1_fu_250_reg[6] ,
    \right_border_buf_0_1_fu_250_reg[7] ,
    \right_border_buf_0_11_fu_290_reg[1] ,
    \right_border_buf_0_11_fu_290_reg[2] ,
    \right_border_buf_0_11_fu_290_reg[3] ,
    \right_border_buf_0_11_fu_290_reg[4] ,
    \right_border_buf_0_11_fu_290_reg[5] ,
    \right_border_buf_0_11_fu_290_reg[6] ,
    \right_border_buf_0_11_fu_290_reg[7] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ,
    \right_border_buf_0_5_fu_266_reg[0] ,
    \right_border_buf_0_5_fu_266_reg[1] ,
    \right_border_buf_0_5_fu_266_reg[3] ,
    \right_border_buf_0_5_fu_266_reg[5] ,
    \right_border_buf_0_5_fu_266_reg[7] ,
    \right_border_buf_0_s_fu_246_reg[0] ,
    \right_border_buf_0_s_fu_246_reg[2] ,
    \right_border_buf_0_s_fu_246_reg[3] ,
    \right_border_buf_0_s_fu_246_reg[4] ,
    \right_border_buf_0_s_fu_246_reg[5] ,
    \right_border_buf_0_s_fu_246_reg[7] ,
    \right_border_buf_0_10_fu_286_reg[0] ,
    \right_border_buf_0_10_fu_286_reg[1] ,
    \right_border_buf_0_10_fu_286_reg[2] ,
    \right_border_buf_0_10_fu_286_reg[3] ,
    \right_border_buf_0_10_fu_286_reg[4] ,
    \right_border_buf_0_10_fu_286_reg[5] ,
    \right_border_buf_0_10_fu_286_reg[6] ,
    \right_border_buf_0_10_fu_286_reg[7] ,
    \sub_ln493_2_reg_2554_reg[0] ,
    \sub_ln493_2_reg_2554_reg[0]_0 ,
    \icmp_ln899_1_reg_2535_reg[0] ,
    \icmp_ln899_1_reg_2535_reg[0]_0 ,
    ap_block_pp0_stage0_subdone0_in,
    E,
    add_ln703_2_reg_26860,
    ap_clk,
    D,
    p,
    Q,
    \right_border_buf_0_10_fu_286_reg[7]_0 ,
    \right_border_buf_0_10_fu_286_reg[7]_1 ,
    \right_border_buf_0_s_fu_246_reg[7]_0 ,
    or_ln457_reg_2592_pp0_iter1_reg,
    \right_border_buf_0_10_fu_286_reg[7]_2 ,
    \src_kernel_win_0_va_23_reg_2669[6]_i_6 ,
    \src_kernel_win_0_va_23_reg_2669[7]_i_2 ,
    p_i_14,
    \right_border_buf_0_5_fu_266_reg[7]_0 ,
    \right_border_buf_0_s_fu_246_reg[7]_1 ,
    \right_border_buf_0_10_fu_286_reg[7]_3 ,
    sub_ln493_2_reg_2554,
    icmp_ln899_1_reg_2535,
    p_0);
  output [18:0]P;
  output \right_border_buf_0_7_fu_274_reg[0] ;
  output \right_border_buf_0_7_fu_274_reg[7] ;
  output \right_border_buf_0_2_fu_254_reg[0] ;
  output \right_border_buf_0_2_fu_254_reg[1] ;
  output \right_border_buf_0_2_fu_254_reg[2] ;
  output \right_border_buf_0_2_fu_254_reg[3] ;
  output \right_border_buf_0_2_fu_254_reg[4] ;
  output \right_border_buf_0_2_fu_254_reg[5] ;
  output \right_border_buf_0_2_fu_254_reg[6] ;
  output \right_border_buf_0_2_fu_254_reg[7] ;
  output \right_border_buf_0_12_fu_294_reg[1] ;
  output \right_border_buf_0_12_fu_294_reg[2] ;
  output \right_border_buf_0_12_fu_294_reg[3] ;
  output \right_border_buf_0_12_fu_294_reg[4] ;
  output \right_border_buf_0_12_fu_294_reg[5] ;
  output \right_border_buf_0_12_fu_294_reg[6] ;
  output \right_border_buf_0_12_fu_294_reg[7] ;
  output \right_border_buf_0_6_fu_270_reg[0] ;
  output \right_border_buf_0_6_fu_270_reg[2] ;
  output \right_border_buf_0_6_fu_270_reg[4] ;
  output \right_border_buf_0_6_fu_270_reg[6] ;
  output \right_border_buf_0_1_fu_250_reg[1] ;
  output \right_border_buf_0_1_fu_250_reg[6] ;
  output \right_border_buf_0_1_fu_250_reg[7] ;
  output \right_border_buf_0_11_fu_290_reg[1] ;
  output \right_border_buf_0_11_fu_290_reg[2] ;
  output \right_border_buf_0_11_fu_290_reg[3] ;
  output \right_border_buf_0_11_fu_290_reg[4] ;
  output \right_border_buf_0_11_fu_290_reg[5] ;
  output \right_border_buf_0_11_fu_290_reg[6] ;
  output \right_border_buf_0_11_fu_290_reg[7] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  output \right_border_buf_0_5_fu_266_reg[0] ;
  output \right_border_buf_0_5_fu_266_reg[1] ;
  output \right_border_buf_0_5_fu_266_reg[3] ;
  output \right_border_buf_0_5_fu_266_reg[5] ;
  output \right_border_buf_0_5_fu_266_reg[7] ;
  output \right_border_buf_0_s_fu_246_reg[0] ;
  output \right_border_buf_0_s_fu_246_reg[2] ;
  output \right_border_buf_0_s_fu_246_reg[3] ;
  output \right_border_buf_0_s_fu_246_reg[4] ;
  output \right_border_buf_0_s_fu_246_reg[5] ;
  output \right_border_buf_0_s_fu_246_reg[7] ;
  output \right_border_buf_0_10_fu_286_reg[0] ;
  output \right_border_buf_0_10_fu_286_reg[1] ;
  output \right_border_buf_0_10_fu_286_reg[2] ;
  output \right_border_buf_0_10_fu_286_reg[3] ;
  output \right_border_buf_0_10_fu_286_reg[4] ;
  output \right_border_buf_0_10_fu_286_reg[5] ;
  output \right_border_buf_0_10_fu_286_reg[6] ;
  output \right_border_buf_0_10_fu_286_reg[7] ;
  output \sub_ln493_2_reg_2554_reg[0] ;
  output \sub_ln493_2_reg_2554_reg[0]_0 ;
  output \icmp_ln899_1_reg_2535_reg[0] ;
  output \icmp_ln899_1_reg_2535_reg[0]_0 ;
  input ap_block_pp0_stage0_subdone0_in;
  input [0:0]E;
  input add_ln703_2_reg_26860;
  input ap_clk;
  input [7:0]D;
  input [17:0]p;
  input [1:0]Q;
  input [2:0]\right_border_buf_0_10_fu_286_reg[7]_0 ;
  input \right_border_buf_0_10_fu_286_reg[7]_1 ;
  input [7:0]\right_border_buf_0_s_fu_246_reg[7]_0 ;
  input or_ln457_reg_2592_pp0_iter1_reg;
  input [6:0]\right_border_buf_0_10_fu_286_reg[7]_2 ;
  input [3:0]\src_kernel_win_0_va_23_reg_2669[6]_i_6 ;
  input [2:0]\src_kernel_win_0_va_23_reg_2669[7]_i_2 ;
  input [6:0]p_i_14;
  input [4:0]\right_border_buf_0_5_fu_266_reg[7]_0 ;
  input [5:0]\right_border_buf_0_s_fu_246_reg[7]_1 ;
  input [7:0]\right_border_buf_0_10_fu_286_reg[7]_3 ;
  input [0:0]sub_ln493_2_reg_2554;
  input icmp_ln899_1_reg_2535;
  input [1:0]p_0;

  wire [7:0]D;
  wire [0:0]E;
  wire [18:0]P;
  wire [1:0]Q;
  wire add_ln703_2_reg_26860;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire icmp_ln899_1_reg_2535;
  wire \icmp_ln899_1_reg_2535_reg[0] ;
  wire \icmp_ln899_1_reg_2535_reg[0]_0 ;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  wire [17:0]p;
  wire [1:0]p_0;
  wire [6:0]p_i_14;
  wire \right_border_buf_0_10_fu_286_reg[0] ;
  wire \right_border_buf_0_10_fu_286_reg[1] ;
  wire \right_border_buf_0_10_fu_286_reg[2] ;
  wire \right_border_buf_0_10_fu_286_reg[3] ;
  wire \right_border_buf_0_10_fu_286_reg[4] ;
  wire \right_border_buf_0_10_fu_286_reg[5] ;
  wire \right_border_buf_0_10_fu_286_reg[6] ;
  wire \right_border_buf_0_10_fu_286_reg[7] ;
  wire [2:0]\right_border_buf_0_10_fu_286_reg[7]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[7]_1 ;
  wire [6:0]\right_border_buf_0_10_fu_286_reg[7]_2 ;
  wire [7:0]\right_border_buf_0_10_fu_286_reg[7]_3 ;
  wire \right_border_buf_0_11_fu_290_reg[1] ;
  wire \right_border_buf_0_11_fu_290_reg[2] ;
  wire \right_border_buf_0_11_fu_290_reg[3] ;
  wire \right_border_buf_0_11_fu_290_reg[4] ;
  wire \right_border_buf_0_11_fu_290_reg[5] ;
  wire \right_border_buf_0_11_fu_290_reg[6] ;
  wire \right_border_buf_0_11_fu_290_reg[7] ;
  wire \right_border_buf_0_12_fu_294_reg[1] ;
  wire \right_border_buf_0_12_fu_294_reg[2] ;
  wire \right_border_buf_0_12_fu_294_reg[3] ;
  wire \right_border_buf_0_12_fu_294_reg[4] ;
  wire \right_border_buf_0_12_fu_294_reg[5] ;
  wire \right_border_buf_0_12_fu_294_reg[6] ;
  wire \right_border_buf_0_12_fu_294_reg[7] ;
  wire \right_border_buf_0_1_fu_250_reg[1] ;
  wire \right_border_buf_0_1_fu_250_reg[6] ;
  wire \right_border_buf_0_1_fu_250_reg[7] ;
  wire \right_border_buf_0_2_fu_254_reg[0] ;
  wire \right_border_buf_0_2_fu_254_reg[1] ;
  wire \right_border_buf_0_2_fu_254_reg[2] ;
  wire \right_border_buf_0_2_fu_254_reg[3] ;
  wire \right_border_buf_0_2_fu_254_reg[4] ;
  wire \right_border_buf_0_2_fu_254_reg[5] ;
  wire \right_border_buf_0_2_fu_254_reg[6] ;
  wire \right_border_buf_0_2_fu_254_reg[7] ;
  wire \right_border_buf_0_5_fu_266_reg[0] ;
  wire \right_border_buf_0_5_fu_266_reg[1] ;
  wire \right_border_buf_0_5_fu_266_reg[3] ;
  wire \right_border_buf_0_5_fu_266_reg[5] ;
  wire \right_border_buf_0_5_fu_266_reg[7] ;
  wire [4:0]\right_border_buf_0_5_fu_266_reg[7]_0 ;
  wire \right_border_buf_0_6_fu_270_reg[0] ;
  wire \right_border_buf_0_6_fu_270_reg[2] ;
  wire \right_border_buf_0_6_fu_270_reg[4] ;
  wire \right_border_buf_0_6_fu_270_reg[6] ;
  wire \right_border_buf_0_7_fu_274_reg[0] ;
  wire \right_border_buf_0_7_fu_274_reg[7] ;
  wire \right_border_buf_0_s_fu_246_reg[0] ;
  wire \right_border_buf_0_s_fu_246_reg[2] ;
  wire \right_border_buf_0_s_fu_246_reg[3] ;
  wire \right_border_buf_0_s_fu_246_reg[4] ;
  wire \right_border_buf_0_s_fu_246_reg[5] ;
  wire \right_border_buf_0_s_fu_246_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_246_reg[7]_0 ;
  wire [5:0]\right_border_buf_0_s_fu_246_reg[7]_1 ;
  wire [3:0]\src_kernel_win_0_va_23_reg_2669[6]_i_6 ;
  wire [2:0]\src_kernel_win_0_va_23_reg_2669[7]_i_2 ;
  wire [0:0]sub_ln493_2_reg_2554;
  wire \sub_ln493_2_reg_2554_reg[0] ;
  wire \sub_ln493_2_reg_2554_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdibs_DSP48_2_23 filter_mac_muladdibs_DSP48_2_U
       (.D(D),
        .E(E),
        .P(P),
        .Q(Q),
        .add_ln703_2_reg_26860(add_ln703_2_reg_26860),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .icmp_ln899_1_reg_2535(icmp_ln899_1_reg_2535),
        .\icmp_ln899_1_reg_2535_reg[0] (\icmp_ln899_1_reg_2535_reg[0] ),
        .\icmp_ln899_1_reg_2535_reg[0]_0 (\icmp_ln899_1_reg_2535_reg[0]_0 ),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep (\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ),
        .p_0(p),
        .p_1(p_0),
        .p_i_14(p_i_14),
        .\right_border_buf_0_10_fu_286_reg[0] (\right_border_buf_0_10_fu_286_reg[0] ),
        .\right_border_buf_0_10_fu_286_reg[1] (\right_border_buf_0_10_fu_286_reg[1] ),
        .\right_border_buf_0_10_fu_286_reg[2] (\right_border_buf_0_10_fu_286_reg[2] ),
        .\right_border_buf_0_10_fu_286_reg[3] (\right_border_buf_0_10_fu_286_reg[3] ),
        .\right_border_buf_0_10_fu_286_reg[4] (\right_border_buf_0_10_fu_286_reg[4] ),
        .\right_border_buf_0_10_fu_286_reg[5] (\right_border_buf_0_10_fu_286_reg[5] ),
        .\right_border_buf_0_10_fu_286_reg[6] (\right_border_buf_0_10_fu_286_reg[6] ),
        .\right_border_buf_0_10_fu_286_reg[7] (\right_border_buf_0_10_fu_286_reg[7] ),
        .\right_border_buf_0_10_fu_286_reg[7]_0 (\right_border_buf_0_10_fu_286_reg[7]_0 ),
        .\right_border_buf_0_10_fu_286_reg[7]_1 (\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .\right_border_buf_0_10_fu_286_reg[7]_2 (\right_border_buf_0_10_fu_286_reg[7]_2 ),
        .\right_border_buf_0_10_fu_286_reg[7]_3 (\right_border_buf_0_10_fu_286_reg[7]_3 ),
        .\right_border_buf_0_11_fu_290_reg[1] (\right_border_buf_0_11_fu_290_reg[1] ),
        .\right_border_buf_0_11_fu_290_reg[2] (\right_border_buf_0_11_fu_290_reg[2] ),
        .\right_border_buf_0_11_fu_290_reg[3] (\right_border_buf_0_11_fu_290_reg[3] ),
        .\right_border_buf_0_11_fu_290_reg[4] (\right_border_buf_0_11_fu_290_reg[4] ),
        .\right_border_buf_0_11_fu_290_reg[5] (\right_border_buf_0_11_fu_290_reg[5] ),
        .\right_border_buf_0_11_fu_290_reg[6] (\right_border_buf_0_11_fu_290_reg[6] ),
        .\right_border_buf_0_11_fu_290_reg[7] (\right_border_buf_0_11_fu_290_reg[7] ),
        .\right_border_buf_0_12_fu_294_reg[1] (\right_border_buf_0_12_fu_294_reg[1] ),
        .\right_border_buf_0_12_fu_294_reg[2] (\right_border_buf_0_12_fu_294_reg[2] ),
        .\right_border_buf_0_12_fu_294_reg[3] (\right_border_buf_0_12_fu_294_reg[3] ),
        .\right_border_buf_0_12_fu_294_reg[4] (\right_border_buf_0_12_fu_294_reg[4] ),
        .\right_border_buf_0_12_fu_294_reg[5] (\right_border_buf_0_12_fu_294_reg[5] ),
        .\right_border_buf_0_12_fu_294_reg[6] (\right_border_buf_0_12_fu_294_reg[6] ),
        .\right_border_buf_0_12_fu_294_reg[7] (\right_border_buf_0_12_fu_294_reg[7] ),
        .\right_border_buf_0_1_fu_250_reg[1] (\right_border_buf_0_1_fu_250_reg[1] ),
        .\right_border_buf_0_1_fu_250_reg[6] (\right_border_buf_0_1_fu_250_reg[6] ),
        .\right_border_buf_0_1_fu_250_reg[7] (\right_border_buf_0_1_fu_250_reg[7] ),
        .\right_border_buf_0_2_fu_254_reg[0] (\right_border_buf_0_2_fu_254_reg[0] ),
        .\right_border_buf_0_2_fu_254_reg[1] (\right_border_buf_0_2_fu_254_reg[1] ),
        .\right_border_buf_0_2_fu_254_reg[2] (\right_border_buf_0_2_fu_254_reg[2] ),
        .\right_border_buf_0_2_fu_254_reg[3] (\right_border_buf_0_2_fu_254_reg[3] ),
        .\right_border_buf_0_2_fu_254_reg[4] (\right_border_buf_0_2_fu_254_reg[4] ),
        .\right_border_buf_0_2_fu_254_reg[5] (\right_border_buf_0_2_fu_254_reg[5] ),
        .\right_border_buf_0_2_fu_254_reg[6] (\right_border_buf_0_2_fu_254_reg[6] ),
        .\right_border_buf_0_2_fu_254_reg[7] (\right_border_buf_0_2_fu_254_reg[7] ),
        .\right_border_buf_0_5_fu_266_reg[0] (\right_border_buf_0_5_fu_266_reg[0] ),
        .\right_border_buf_0_5_fu_266_reg[1] (\right_border_buf_0_5_fu_266_reg[1] ),
        .\right_border_buf_0_5_fu_266_reg[3] (\right_border_buf_0_5_fu_266_reg[3] ),
        .\right_border_buf_0_5_fu_266_reg[5] (\right_border_buf_0_5_fu_266_reg[5] ),
        .\right_border_buf_0_5_fu_266_reg[7] (\right_border_buf_0_5_fu_266_reg[7] ),
        .\right_border_buf_0_5_fu_266_reg[7]_0 (\right_border_buf_0_5_fu_266_reg[7]_0 ),
        .\right_border_buf_0_6_fu_270_reg[0] (\right_border_buf_0_6_fu_270_reg[0] ),
        .\right_border_buf_0_6_fu_270_reg[2] (\right_border_buf_0_6_fu_270_reg[2] ),
        .\right_border_buf_0_6_fu_270_reg[4] (\right_border_buf_0_6_fu_270_reg[4] ),
        .\right_border_buf_0_6_fu_270_reg[6] (\right_border_buf_0_6_fu_270_reg[6] ),
        .\right_border_buf_0_7_fu_274_reg[0] (\right_border_buf_0_7_fu_274_reg[0] ),
        .\right_border_buf_0_7_fu_274_reg[7] (\right_border_buf_0_7_fu_274_reg[7] ),
        .\right_border_buf_0_s_fu_246_reg[0] (\right_border_buf_0_s_fu_246_reg[0] ),
        .\right_border_buf_0_s_fu_246_reg[2] (\right_border_buf_0_s_fu_246_reg[2] ),
        .\right_border_buf_0_s_fu_246_reg[3] (\right_border_buf_0_s_fu_246_reg[3] ),
        .\right_border_buf_0_s_fu_246_reg[4] (\right_border_buf_0_s_fu_246_reg[4] ),
        .\right_border_buf_0_s_fu_246_reg[5] (\right_border_buf_0_s_fu_246_reg[5] ),
        .\right_border_buf_0_s_fu_246_reg[7] (\right_border_buf_0_s_fu_246_reg[7] ),
        .\right_border_buf_0_s_fu_246_reg[7]_0 (\right_border_buf_0_s_fu_246_reg[7]_0 ),
        .\right_border_buf_0_s_fu_246_reg[7]_1 (\right_border_buf_0_s_fu_246_reg[7]_1 ),
        .\src_kernel_win_0_va_23_reg_2669[6]_i_6 (\src_kernel_win_0_va_23_reg_2669[6]_i_6 ),
        .\src_kernel_win_0_va_23_reg_2669[7]_i_2 (\src_kernel_win_0_va_23_reg_2669[7]_i_2 ),
        .sub_ln493_2_reg_2554(sub_ln493_2_reg_2554),
        .\sub_ln493_2_reg_2554_reg[0] (\sub_ln493_2_reg_2554_reg[0] ),
        .\sub_ln493_2_reg_2554_reg[0]_0 (\sub_ln493_2_reg_2554_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "filter_mac_muladdibs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdibs_12
   (P,
    \icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] ,
    ap_clk,
    Q,
    p,
    p_0,
    ap_enable_reg_pp0_iter5,
    ap_block_pp0_stage0_subdone0_in);
  output [18:0]P;
  output \icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] ;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p;
  input p_0;
  input ap_enable_reg_pp0_iter5;
  input ap_block_pp0_stage0_subdone0_in;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire \icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] ;
  wire [17:0]p;
  wire p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdibs_DSP48_2 filter_mac_muladdibs_DSP48_2_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .\icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] (\icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] ),
        .p_0(p),
        .p_1(p_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdibs_DSP48_2
   (P,
    \icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] ,
    ap_clk,
    Q,
    p_0,
    p_1,
    ap_enable_reg_pp0_iter5,
    ap_block_pp0_stage0_subdone0_in);
  output [18:0]P;
  output \icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] ;
  input ap_clk;
  input [7:0]Q;
  input [17:0]p_0;
  input p_1;
  input ap_enable_reg_pp0_iter5;
  input ap_block_pp0_stage0_subdone0_in;

  wire [18:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire \icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] ;
  wire [17:0]p_0;
  wire p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] ),
        .CEB2(\icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    p_i_1__5
       (.I0(p_1),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .O(\icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "filter_mac_muladdibs_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdibs_DSP48_2_23
   (P,
    \right_border_buf_0_7_fu_274_reg[0] ,
    \right_border_buf_0_7_fu_274_reg[7] ,
    \right_border_buf_0_2_fu_254_reg[0] ,
    \right_border_buf_0_2_fu_254_reg[1] ,
    \right_border_buf_0_2_fu_254_reg[2] ,
    \right_border_buf_0_2_fu_254_reg[3] ,
    \right_border_buf_0_2_fu_254_reg[4] ,
    \right_border_buf_0_2_fu_254_reg[5] ,
    \right_border_buf_0_2_fu_254_reg[6] ,
    \right_border_buf_0_2_fu_254_reg[7] ,
    \right_border_buf_0_12_fu_294_reg[1] ,
    \right_border_buf_0_12_fu_294_reg[2] ,
    \right_border_buf_0_12_fu_294_reg[3] ,
    \right_border_buf_0_12_fu_294_reg[4] ,
    \right_border_buf_0_12_fu_294_reg[5] ,
    \right_border_buf_0_12_fu_294_reg[6] ,
    \right_border_buf_0_12_fu_294_reg[7] ,
    \right_border_buf_0_6_fu_270_reg[0] ,
    \right_border_buf_0_6_fu_270_reg[2] ,
    \right_border_buf_0_6_fu_270_reg[4] ,
    \right_border_buf_0_6_fu_270_reg[6] ,
    \right_border_buf_0_1_fu_250_reg[1] ,
    \right_border_buf_0_1_fu_250_reg[6] ,
    \right_border_buf_0_1_fu_250_reg[7] ,
    \right_border_buf_0_11_fu_290_reg[1] ,
    \right_border_buf_0_11_fu_290_reg[2] ,
    \right_border_buf_0_11_fu_290_reg[3] ,
    \right_border_buf_0_11_fu_290_reg[4] ,
    \right_border_buf_0_11_fu_290_reg[5] ,
    \right_border_buf_0_11_fu_290_reg[6] ,
    \right_border_buf_0_11_fu_290_reg[7] ,
    \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ,
    \right_border_buf_0_5_fu_266_reg[0] ,
    \right_border_buf_0_5_fu_266_reg[1] ,
    \right_border_buf_0_5_fu_266_reg[3] ,
    \right_border_buf_0_5_fu_266_reg[5] ,
    \right_border_buf_0_5_fu_266_reg[7] ,
    \right_border_buf_0_s_fu_246_reg[0] ,
    \right_border_buf_0_s_fu_246_reg[2] ,
    \right_border_buf_0_s_fu_246_reg[3] ,
    \right_border_buf_0_s_fu_246_reg[4] ,
    \right_border_buf_0_s_fu_246_reg[5] ,
    \right_border_buf_0_s_fu_246_reg[7] ,
    \right_border_buf_0_10_fu_286_reg[0] ,
    \right_border_buf_0_10_fu_286_reg[1] ,
    \right_border_buf_0_10_fu_286_reg[2] ,
    \right_border_buf_0_10_fu_286_reg[3] ,
    \right_border_buf_0_10_fu_286_reg[4] ,
    \right_border_buf_0_10_fu_286_reg[5] ,
    \right_border_buf_0_10_fu_286_reg[6] ,
    \right_border_buf_0_10_fu_286_reg[7] ,
    \sub_ln493_2_reg_2554_reg[0] ,
    \sub_ln493_2_reg_2554_reg[0]_0 ,
    \icmp_ln899_1_reg_2535_reg[0] ,
    \icmp_ln899_1_reg_2535_reg[0]_0 ,
    ap_block_pp0_stage0_subdone0_in,
    E,
    add_ln703_2_reg_26860,
    ap_clk,
    D,
    p_0,
    Q,
    \right_border_buf_0_10_fu_286_reg[7]_0 ,
    \right_border_buf_0_10_fu_286_reg[7]_1 ,
    \right_border_buf_0_s_fu_246_reg[7]_0 ,
    or_ln457_reg_2592_pp0_iter1_reg,
    \right_border_buf_0_10_fu_286_reg[7]_2 ,
    \src_kernel_win_0_va_23_reg_2669[6]_i_6 ,
    \src_kernel_win_0_va_23_reg_2669[7]_i_2 ,
    p_i_14,
    \right_border_buf_0_5_fu_266_reg[7]_0 ,
    \right_border_buf_0_s_fu_246_reg[7]_1 ,
    \right_border_buf_0_10_fu_286_reg[7]_3 ,
    sub_ln493_2_reg_2554,
    icmp_ln899_1_reg_2535,
    p_1);
  output [18:0]P;
  output \right_border_buf_0_7_fu_274_reg[0] ;
  output \right_border_buf_0_7_fu_274_reg[7] ;
  output \right_border_buf_0_2_fu_254_reg[0] ;
  output \right_border_buf_0_2_fu_254_reg[1] ;
  output \right_border_buf_0_2_fu_254_reg[2] ;
  output \right_border_buf_0_2_fu_254_reg[3] ;
  output \right_border_buf_0_2_fu_254_reg[4] ;
  output \right_border_buf_0_2_fu_254_reg[5] ;
  output \right_border_buf_0_2_fu_254_reg[6] ;
  output \right_border_buf_0_2_fu_254_reg[7] ;
  output \right_border_buf_0_12_fu_294_reg[1] ;
  output \right_border_buf_0_12_fu_294_reg[2] ;
  output \right_border_buf_0_12_fu_294_reg[3] ;
  output \right_border_buf_0_12_fu_294_reg[4] ;
  output \right_border_buf_0_12_fu_294_reg[5] ;
  output \right_border_buf_0_12_fu_294_reg[6] ;
  output \right_border_buf_0_12_fu_294_reg[7] ;
  output \right_border_buf_0_6_fu_270_reg[0] ;
  output \right_border_buf_0_6_fu_270_reg[2] ;
  output \right_border_buf_0_6_fu_270_reg[4] ;
  output \right_border_buf_0_6_fu_270_reg[6] ;
  output \right_border_buf_0_1_fu_250_reg[1] ;
  output \right_border_buf_0_1_fu_250_reg[6] ;
  output \right_border_buf_0_1_fu_250_reg[7] ;
  output \right_border_buf_0_11_fu_290_reg[1] ;
  output \right_border_buf_0_11_fu_290_reg[2] ;
  output \right_border_buf_0_11_fu_290_reg[3] ;
  output \right_border_buf_0_11_fu_290_reg[4] ;
  output \right_border_buf_0_11_fu_290_reg[5] ;
  output \right_border_buf_0_11_fu_290_reg[6] ;
  output \right_border_buf_0_11_fu_290_reg[7] ;
  output \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  output \right_border_buf_0_5_fu_266_reg[0] ;
  output \right_border_buf_0_5_fu_266_reg[1] ;
  output \right_border_buf_0_5_fu_266_reg[3] ;
  output \right_border_buf_0_5_fu_266_reg[5] ;
  output \right_border_buf_0_5_fu_266_reg[7] ;
  output \right_border_buf_0_s_fu_246_reg[0] ;
  output \right_border_buf_0_s_fu_246_reg[2] ;
  output \right_border_buf_0_s_fu_246_reg[3] ;
  output \right_border_buf_0_s_fu_246_reg[4] ;
  output \right_border_buf_0_s_fu_246_reg[5] ;
  output \right_border_buf_0_s_fu_246_reg[7] ;
  output \right_border_buf_0_10_fu_286_reg[0] ;
  output \right_border_buf_0_10_fu_286_reg[1] ;
  output \right_border_buf_0_10_fu_286_reg[2] ;
  output \right_border_buf_0_10_fu_286_reg[3] ;
  output \right_border_buf_0_10_fu_286_reg[4] ;
  output \right_border_buf_0_10_fu_286_reg[5] ;
  output \right_border_buf_0_10_fu_286_reg[6] ;
  output \right_border_buf_0_10_fu_286_reg[7] ;
  output \sub_ln493_2_reg_2554_reg[0] ;
  output \sub_ln493_2_reg_2554_reg[0]_0 ;
  output \icmp_ln899_1_reg_2535_reg[0] ;
  output \icmp_ln899_1_reg_2535_reg[0]_0 ;
  input ap_block_pp0_stage0_subdone0_in;
  input [0:0]E;
  input add_ln703_2_reg_26860;
  input ap_clk;
  input [7:0]D;
  input [17:0]p_0;
  input [1:0]Q;
  input [2:0]\right_border_buf_0_10_fu_286_reg[7]_0 ;
  input \right_border_buf_0_10_fu_286_reg[7]_1 ;
  input [7:0]\right_border_buf_0_s_fu_246_reg[7]_0 ;
  input or_ln457_reg_2592_pp0_iter1_reg;
  input [6:0]\right_border_buf_0_10_fu_286_reg[7]_2 ;
  input [3:0]\src_kernel_win_0_va_23_reg_2669[6]_i_6 ;
  input [2:0]\src_kernel_win_0_va_23_reg_2669[7]_i_2 ;
  input [6:0]p_i_14;
  input [4:0]\right_border_buf_0_5_fu_266_reg[7]_0 ;
  input [5:0]\right_border_buf_0_s_fu_246_reg[7]_1 ;
  input [7:0]\right_border_buf_0_10_fu_286_reg[7]_3 ;
  input [0:0]sub_ln493_2_reg_2554;
  input icmp_ln899_1_reg_2535;
  input [1:0]p_1;

  wire [7:0]D;
  wire [0:0]E;
  wire [18:0]P;
  wire [1:0]Q;
  wire add_ln703_2_reg_26860;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire icmp_ln899_1_reg_2535;
  wire \icmp_ln899_1_reg_2535_reg[0] ;
  wire \icmp_ln899_1_reg_2535_reg[0]_0 ;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire \or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ;
  wire [17:0]p_0;
  wire [1:0]p_1;
  wire [6:0]p_i_14;
  wire \right_border_buf_0_10_fu_286_reg[0] ;
  wire \right_border_buf_0_10_fu_286_reg[1] ;
  wire \right_border_buf_0_10_fu_286_reg[2] ;
  wire \right_border_buf_0_10_fu_286_reg[3] ;
  wire \right_border_buf_0_10_fu_286_reg[4] ;
  wire \right_border_buf_0_10_fu_286_reg[5] ;
  wire \right_border_buf_0_10_fu_286_reg[6] ;
  wire \right_border_buf_0_10_fu_286_reg[7] ;
  wire [2:0]\right_border_buf_0_10_fu_286_reg[7]_0 ;
  wire \right_border_buf_0_10_fu_286_reg[7]_1 ;
  wire [6:0]\right_border_buf_0_10_fu_286_reg[7]_2 ;
  wire [7:0]\right_border_buf_0_10_fu_286_reg[7]_3 ;
  wire \right_border_buf_0_11_fu_290_reg[1] ;
  wire \right_border_buf_0_11_fu_290_reg[2] ;
  wire \right_border_buf_0_11_fu_290_reg[3] ;
  wire \right_border_buf_0_11_fu_290_reg[4] ;
  wire \right_border_buf_0_11_fu_290_reg[5] ;
  wire \right_border_buf_0_11_fu_290_reg[6] ;
  wire \right_border_buf_0_11_fu_290_reg[7] ;
  wire \right_border_buf_0_12_fu_294_reg[1] ;
  wire \right_border_buf_0_12_fu_294_reg[2] ;
  wire \right_border_buf_0_12_fu_294_reg[3] ;
  wire \right_border_buf_0_12_fu_294_reg[4] ;
  wire \right_border_buf_0_12_fu_294_reg[5] ;
  wire \right_border_buf_0_12_fu_294_reg[6] ;
  wire \right_border_buf_0_12_fu_294_reg[7] ;
  wire \right_border_buf_0_1_fu_250_reg[1] ;
  wire \right_border_buf_0_1_fu_250_reg[6] ;
  wire \right_border_buf_0_1_fu_250_reg[7] ;
  wire \right_border_buf_0_2_fu_254_reg[0] ;
  wire \right_border_buf_0_2_fu_254_reg[1] ;
  wire \right_border_buf_0_2_fu_254_reg[2] ;
  wire \right_border_buf_0_2_fu_254_reg[3] ;
  wire \right_border_buf_0_2_fu_254_reg[4] ;
  wire \right_border_buf_0_2_fu_254_reg[5] ;
  wire \right_border_buf_0_2_fu_254_reg[6] ;
  wire \right_border_buf_0_2_fu_254_reg[7] ;
  wire \right_border_buf_0_5_fu_266_reg[0] ;
  wire \right_border_buf_0_5_fu_266_reg[1] ;
  wire \right_border_buf_0_5_fu_266_reg[3] ;
  wire \right_border_buf_0_5_fu_266_reg[5] ;
  wire \right_border_buf_0_5_fu_266_reg[7] ;
  wire [4:0]\right_border_buf_0_5_fu_266_reg[7]_0 ;
  wire \right_border_buf_0_6_fu_270_reg[0] ;
  wire \right_border_buf_0_6_fu_270_reg[2] ;
  wire \right_border_buf_0_6_fu_270_reg[4] ;
  wire \right_border_buf_0_6_fu_270_reg[6] ;
  wire \right_border_buf_0_7_fu_274_reg[0] ;
  wire \right_border_buf_0_7_fu_274_reg[7] ;
  wire \right_border_buf_0_s_fu_246_reg[0] ;
  wire \right_border_buf_0_s_fu_246_reg[2] ;
  wire \right_border_buf_0_s_fu_246_reg[3] ;
  wire \right_border_buf_0_s_fu_246_reg[4] ;
  wire \right_border_buf_0_s_fu_246_reg[5] ;
  wire \right_border_buf_0_s_fu_246_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_246_reg[7]_0 ;
  wire [5:0]\right_border_buf_0_s_fu_246_reg[7]_1 ;
  wire [3:0]\src_kernel_win_0_va_23_reg_2669[6]_i_6 ;
  wire [2:0]\src_kernel_win_0_va_23_reg_2669[7]_i_2 ;
  wire [0:0]sub_ln493_2_reg_2554;
  wire \sub_ln493_2_reg_2554_reg[0] ;
  wire \sub_ln493_2_reg_2554_reg[0]_0 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone0_in),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln703_2_reg_26860),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    p_i_14__0
       (.I0(icmp_ln899_1_reg_2535),
        .I1(p_1[1]),
        .I2(p_1[0]),
        .I3(sub_ln493_2_reg_2554),
        .O(\icmp_ln899_1_reg_2535_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    p_i_18__0
       (.I0(sub_ln493_2_reg_2554),
        .I1(icmp_ln899_1_reg_2535),
        .I2(p_1[1]),
        .I3(p_1[0]),
        .O(\sub_ln493_2_reg_2554_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_i_46__0
       (.I0(icmp_ln899_1_reg_2535),
        .I1(p_1[1]),
        .O(\icmp_ln899_1_reg_2535_reg[0] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_47__0
       (.I0(\src_kernel_win_0_va_23_reg_2669[7]_i_2 [2]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .O(\right_border_buf_0_1_fu_250_reg[7] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_48__0
       (.I0(p_i_14[6]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .O(\right_border_buf_0_11_fu_290_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    p_i_49__0
       (.I0(sub_ln493_2_reg_2554),
        .I1(icmp_ln899_1_reg_2535),
        .I2(p_1[1]),
        .I3(p_1[0]),
        .O(\sub_ln493_2_reg_2554_reg[0] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_50__0
       (.I0(p_i_14[5]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .O(\right_border_buf_0_11_fu_290_reg[6] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_51
       (.I0(\src_kernel_win_0_va_23_reg_2669[6]_i_6 [3]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .O(\right_border_buf_0_6_fu_270_reg[6] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_52__0
       (.I0(p_i_14[4]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .O(\right_border_buf_0_11_fu_290_reg[5] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    p_i_53
       (.I0(\right_border_buf_0_5_fu_266_reg[7]_0 [3]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_5_fu_266_reg[5] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    p_i_54
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_3 [4]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_10_fu_286_reg[4] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_55
       (.I0(\src_kernel_win_0_va_23_reg_2669[6]_i_6 [2]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .O(\right_border_buf_0_6_fu_270_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_56
       (.I0(p_i_14[2]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .O(\right_border_buf_0_11_fu_290_reg[3] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    p_i_57
       (.I0(\right_border_buf_0_5_fu_266_reg[7]_0 [2]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_5_fu_266_reg[3] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_58
       (.I0(p_i_14[1]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .O(\right_border_buf_0_11_fu_290_reg[2] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_59
       (.I0(\src_kernel_win_0_va_23_reg_2669[6]_i_6 [1]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .O(\right_border_buf_0_6_fu_270_reg[2] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    p_i_60
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_3 [1]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_10_fu_286_reg[1] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    p_i_61
       (.I0(\right_border_buf_0_5_fu_266_reg[7]_0 [1]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_5_fu_266_reg[1] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    p_i_62
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_3 [0]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_10_fu_286_reg[0] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_63
       (.I0(\src_kernel_win_0_va_23_reg_2669[6]_i_6 [0]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .O(\right_border_buf_0_6_fu_270_reg[0] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_10_fu_286[1]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_2 [0]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_294_reg[1] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \right_border_buf_0_10_fu_286[1]_i_3 
       (.I0(p_i_14[0]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .O(\right_border_buf_0_11_fu_290_reg[1] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_10_fu_286[2]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_2 [1]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_294_reg[2] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_10_fu_286[2]_i_3 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_3 [2]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_10_fu_286_reg[2] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_10_fu_286[3]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_2 [2]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_294_reg[3] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_10_fu_286[3]_i_3 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_3 [3]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_10_fu_286_reg[3] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_10_fu_286[4]_i_3 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_2 [3]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_294_reg[4] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \right_border_buf_0_10_fu_286[4]_i_4 
       (.I0(p_i_14[3]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .O(\right_border_buf_0_11_fu_290_reg[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_10_fu_286[5]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_2 [4]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_294_reg[5] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_10_fu_286[5]_i_3 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_3 [5]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_10_fu_286_reg[5] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_10_fu_286[6]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_2 [5]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_294_reg[6] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_10_fu_286[6]_i_3 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_3 [6]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_10_fu_286_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \right_border_buf_0_10_fu_286[7]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\or_ln457_reg_2592_pp0_iter1_reg_reg[0]_rep ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_10_fu_286[7]_i_3 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_2 [6]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_12_fu_294_reg[7] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_10_fu_286[7]_i_4 
       (.I0(\right_border_buf_0_10_fu_286_reg[7]_3 [7]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_10_fu_286_reg[7] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_5_fu_266[0]_i_2 
       (.I0(Q[0]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_7_fu_274_reg[0] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_5_fu_266[0]_i_3 
       (.I0(\right_border_buf_0_5_fu_266_reg[7]_0 [0]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_5_fu_266_reg[0] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_5_fu_266[7]_i_2 
       (.I0(Q[1]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_7_fu_274_reg[7] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_5_fu_266[7]_i_3 
       (.I0(\right_border_buf_0_5_fu_266_reg[7]_0 [4]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_5_fu_266_reg[7] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_s_fu_246[0]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_0 [0]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_2_fu_254_reg[0] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_s_fu_246[0]_i_3 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_1 [0]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_s_fu_246_reg[0] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_s_fu_246[1]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_0 [1]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_2_fu_254_reg[1] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \right_border_buf_0_s_fu_246[1]_i_3 
       (.I0(\src_kernel_win_0_va_23_reg_2669[7]_i_2 [0]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .O(\right_border_buf_0_1_fu_250_reg[1] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_s_fu_246[2]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_0 [2]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_2_fu_254_reg[2] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_s_fu_246[2]_i_3 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_1 [1]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_s_fu_246_reg[2] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_s_fu_246[3]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_0 [3]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_2_fu_254_reg[3] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_s_fu_246[3]_i_3 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_1 [2]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_s_fu_246_reg[3] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_s_fu_246[4]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_0 [4]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_2_fu_254_reg[4] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_s_fu_246[4]_i_3 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_1 [3]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_s_fu_246_reg[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_s_fu_246[5]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_0 [5]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_2_fu_254_reg[5] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_s_fu_246[5]_i_3 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_1 [4]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_s_fu_246_reg[5] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_s_fu_246[6]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_0 [6]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_2_fu_254_reg[6] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \right_border_buf_0_s_fu_246[6]_i_3 
       (.I0(\src_kernel_win_0_va_23_reg_2669[7]_i_2 [1]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .O(\right_border_buf_0_1_fu_250_reg[6] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_s_fu_246[7]_i_2 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_0 [7]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .O(\right_border_buf_0_2_fu_254_reg[7] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_s_fu_246[7]_i_3 
       (.I0(\right_border_buf_0_s_fu_246_reg[7]_1 [5]),
        .I1(\right_border_buf_0_10_fu_286_reg[7]_0 [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[7]_0 [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[7]_1 ),
        .I4(\right_border_buf_0_10_fu_286_reg[7]_0 [0]),
        .O(\right_border_buf_0_s_fu_246_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdjbC
   (PCOUT,
    D,
    p0,
    Q,
    ap_enable_reg_pp0_iter5,
    p,
    p_0);
  output [47:0]PCOUT;
  output [7:0]D;
  input [18:0]p0;
  input [7:0]Q;
  input ap_enable_reg_pp0_iter5;
  input p;
  input [7:0]p_0;

  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_enable_reg_pp0_iter5;
  wire p;
  wire [18:0]p0;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdjbC_DSP48_3 filter_mac_muladdjbC_DSP48_3_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .p0(p0),
        .p_0(p),
        .p_1(p_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdjbC_DSP48_3
   (PCOUT,
    D,
    p0,
    Q,
    ap_enable_reg_pp0_iter5,
    p_0,
    p_1);
  output [47:0]PCOUT;
  output [7:0]D;
  input [18:0]p0;
  input [7:0]Q;
  input ap_enable_reg_pp0_iter5;
  input p_0;
  input [7:0]p_1;

  wire [7:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_enable_reg_pp0_iter5;
  wire [18:0]p0;
  wire p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_1__4
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_2__1
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_3__0
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_4__0
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_5__0
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_6__0
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_7__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_8__0
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_0),
        .I3(p_1[0]),
        .O(D[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdkbM
   (D,
    ap_block_pp0_stage0_subdone0_in,
    E,
    ap_clk,
    Q,
    PCOUT,
    add_ln703_10_fu_1812_p2);
  output [21:0]D;
  input ap_block_pp0_stage0_subdone0_in;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input [47:0]PCOUT;
  input [20:0]add_ln703_10_fu_1812_p2;

  wire [21:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [20:0]add_ln703_10_fu_1812_p2;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdkbM_DSP48_4 filter_mac_muladdkbM_DSP48_4_U
       (.D(D),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .add_ln703_10_fu_1812_p2(add_ln703_10_fu_1812_p2),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdkbM_DSP48_4
   (D,
    ap_block_pp0_stage0_subdone0_in,
    E,
    ap_clk,
    Q,
    PCOUT,
    add_ln703_10_fu_1812_p2);
  output [21:0]D;
  input ap_block_pp0_stage0_subdone0_in;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input [47:0]PCOUT;
  input [20:0]add_ln703_10_fu_1812_p2;

  wire [21:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [20:0]add_ln703_10_fu_1812_p2;
  wire \add_ln703_12_reg_2731[11]_i_2_n_0 ;
  wire \add_ln703_12_reg_2731[11]_i_3_n_0 ;
  wire \add_ln703_12_reg_2731[11]_i_4_n_0 ;
  wire \add_ln703_12_reg_2731[11]_i_5_n_0 ;
  wire \add_ln703_12_reg_2731[15]_i_2_n_0 ;
  wire \add_ln703_12_reg_2731[15]_i_3_n_0 ;
  wire \add_ln703_12_reg_2731[15]_i_4_n_0 ;
  wire \add_ln703_12_reg_2731[15]_i_5_n_0 ;
  wire \add_ln703_12_reg_2731[19]_i_2_n_0 ;
  wire \add_ln703_12_reg_2731[19]_i_3_n_0 ;
  wire \add_ln703_12_reg_2731[19]_i_4_n_0 ;
  wire \add_ln703_12_reg_2731[19]_i_5_n_0 ;
  wire \add_ln703_12_reg_2731[3]_i_2_n_0 ;
  wire \add_ln703_12_reg_2731[3]_i_3_n_0 ;
  wire \add_ln703_12_reg_2731[3]_i_4_n_0 ;
  wire \add_ln703_12_reg_2731[3]_i_5_n_0 ;
  wire \add_ln703_12_reg_2731[7]_i_2_n_0 ;
  wire \add_ln703_12_reg_2731[7]_i_3_n_0 ;
  wire \add_ln703_12_reg_2731[7]_i_4_n_0 ;
  wire \add_ln703_12_reg_2731[7]_i_5_n_0 ;
  wire \add_ln703_12_reg_2731_reg[11]_i_1_n_0 ;
  wire \add_ln703_12_reg_2731_reg[11]_i_1_n_1 ;
  wire \add_ln703_12_reg_2731_reg[11]_i_1_n_2 ;
  wire \add_ln703_12_reg_2731_reg[11]_i_1_n_3 ;
  wire \add_ln703_12_reg_2731_reg[15]_i_1_n_0 ;
  wire \add_ln703_12_reg_2731_reg[15]_i_1_n_1 ;
  wire \add_ln703_12_reg_2731_reg[15]_i_1_n_2 ;
  wire \add_ln703_12_reg_2731_reg[15]_i_1_n_3 ;
  wire \add_ln703_12_reg_2731_reg[19]_i_1_n_0 ;
  wire \add_ln703_12_reg_2731_reg[19]_i_1_n_1 ;
  wire \add_ln703_12_reg_2731_reg[19]_i_1_n_2 ;
  wire \add_ln703_12_reg_2731_reg[19]_i_1_n_3 ;
  wire \add_ln703_12_reg_2731_reg[3]_i_1_n_0 ;
  wire \add_ln703_12_reg_2731_reg[3]_i_1_n_1 ;
  wire \add_ln703_12_reg_2731_reg[3]_i_1_n_2 ;
  wire \add_ln703_12_reg_2731_reg[3]_i_1_n_3 ;
  wire \add_ln703_12_reg_2731_reg[7]_i_1_n_0 ;
  wire \add_ln703_12_reg_2731_reg[7]_i_1_n_1 ;
  wire \add_ln703_12_reg_2731_reg[7]_i_1_n_2 ;
  wire \add_ln703_12_reg_2731_reg[7]_i_1_n_3 ;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [3:0]\NLW_add_ln703_12_reg_2731_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln703_12_reg_2731_reg[21]_i_2_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[11]_i_2 
       (.I0(p_n_94),
        .I1(add_ln703_10_fu_1812_p2[11]),
        .O(\add_ln703_12_reg_2731[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[11]_i_3 
       (.I0(p_n_95),
        .I1(add_ln703_10_fu_1812_p2[10]),
        .O(\add_ln703_12_reg_2731[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[11]_i_4 
       (.I0(p_n_96),
        .I1(add_ln703_10_fu_1812_p2[9]),
        .O(\add_ln703_12_reg_2731[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[11]_i_5 
       (.I0(p_n_97),
        .I1(add_ln703_10_fu_1812_p2[8]),
        .O(\add_ln703_12_reg_2731[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[15]_i_2 
       (.I0(p_n_90),
        .I1(add_ln703_10_fu_1812_p2[15]),
        .O(\add_ln703_12_reg_2731[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[15]_i_3 
       (.I0(p_n_91),
        .I1(add_ln703_10_fu_1812_p2[14]),
        .O(\add_ln703_12_reg_2731[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[15]_i_4 
       (.I0(p_n_92),
        .I1(add_ln703_10_fu_1812_p2[13]),
        .O(\add_ln703_12_reg_2731[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[15]_i_5 
       (.I0(p_n_93),
        .I1(add_ln703_10_fu_1812_p2[12]),
        .O(\add_ln703_12_reg_2731[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[19]_i_2 
       (.I0(p_n_86),
        .I1(add_ln703_10_fu_1812_p2[19]),
        .O(\add_ln703_12_reg_2731[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[19]_i_3 
       (.I0(p_n_87),
        .I1(add_ln703_10_fu_1812_p2[18]),
        .O(\add_ln703_12_reg_2731[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[19]_i_4 
       (.I0(p_n_88),
        .I1(add_ln703_10_fu_1812_p2[17]),
        .O(\add_ln703_12_reg_2731[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[19]_i_5 
       (.I0(p_n_89),
        .I1(add_ln703_10_fu_1812_p2[16]),
        .O(\add_ln703_12_reg_2731[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[3]_i_2 
       (.I0(p_n_102),
        .I1(add_ln703_10_fu_1812_p2[3]),
        .O(\add_ln703_12_reg_2731[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[3]_i_3 
       (.I0(p_n_103),
        .I1(add_ln703_10_fu_1812_p2[2]),
        .O(\add_ln703_12_reg_2731[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[3]_i_4 
       (.I0(p_n_104),
        .I1(add_ln703_10_fu_1812_p2[1]),
        .O(\add_ln703_12_reg_2731[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[3]_i_5 
       (.I0(p_n_105),
        .I1(add_ln703_10_fu_1812_p2[0]),
        .O(\add_ln703_12_reg_2731[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[7]_i_2 
       (.I0(p_n_98),
        .I1(add_ln703_10_fu_1812_p2[7]),
        .O(\add_ln703_12_reg_2731[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[7]_i_3 
       (.I0(p_n_99),
        .I1(add_ln703_10_fu_1812_p2[6]),
        .O(\add_ln703_12_reg_2731[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[7]_i_4 
       (.I0(p_n_100),
        .I1(add_ln703_10_fu_1812_p2[5]),
        .O(\add_ln703_12_reg_2731[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[7]_i_5 
       (.I0(p_n_101),
        .I1(add_ln703_10_fu_1812_p2[4]),
        .O(\add_ln703_12_reg_2731[7]_i_5_n_0 ));
  CARRY4 \add_ln703_12_reg_2731_reg[11]_i_1 
       (.CI(\add_ln703_12_reg_2731_reg[7]_i_1_n_0 ),
        .CO({\add_ln703_12_reg_2731_reg[11]_i_1_n_0 ,\add_ln703_12_reg_2731_reg[11]_i_1_n_1 ,\add_ln703_12_reg_2731_reg[11]_i_1_n_2 ,\add_ln703_12_reg_2731_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_94,p_n_95,p_n_96,p_n_97}),
        .O(D[11:8]),
        .S({\add_ln703_12_reg_2731[11]_i_2_n_0 ,\add_ln703_12_reg_2731[11]_i_3_n_0 ,\add_ln703_12_reg_2731[11]_i_4_n_0 ,\add_ln703_12_reg_2731[11]_i_5_n_0 }));
  CARRY4 \add_ln703_12_reg_2731_reg[15]_i_1 
       (.CI(\add_ln703_12_reg_2731_reg[11]_i_1_n_0 ),
        .CO({\add_ln703_12_reg_2731_reg[15]_i_1_n_0 ,\add_ln703_12_reg_2731_reg[15]_i_1_n_1 ,\add_ln703_12_reg_2731_reg[15]_i_1_n_2 ,\add_ln703_12_reg_2731_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_90,p_n_91,p_n_92,p_n_93}),
        .O(D[15:12]),
        .S({\add_ln703_12_reg_2731[15]_i_2_n_0 ,\add_ln703_12_reg_2731[15]_i_3_n_0 ,\add_ln703_12_reg_2731[15]_i_4_n_0 ,\add_ln703_12_reg_2731[15]_i_5_n_0 }));
  CARRY4 \add_ln703_12_reg_2731_reg[19]_i_1 
       (.CI(\add_ln703_12_reg_2731_reg[15]_i_1_n_0 ),
        .CO({\add_ln703_12_reg_2731_reg[19]_i_1_n_0 ,\add_ln703_12_reg_2731_reg[19]_i_1_n_1 ,\add_ln703_12_reg_2731_reg[19]_i_1_n_2 ,\add_ln703_12_reg_2731_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_86,p_n_87,p_n_88,p_n_89}),
        .O(D[19:16]),
        .S({\add_ln703_12_reg_2731[19]_i_2_n_0 ,\add_ln703_12_reg_2731[19]_i_3_n_0 ,\add_ln703_12_reg_2731[19]_i_4_n_0 ,\add_ln703_12_reg_2731[19]_i_5_n_0 }));
  CARRY4 \add_ln703_12_reg_2731_reg[21]_i_2 
       (.CI(\add_ln703_12_reg_2731_reg[19]_i_1_n_0 ),
        .CO({\NLW_add_ln703_12_reg_2731_reg[21]_i_2_CO_UNCONNECTED [3:2],D[21],\NLW_add_ln703_12_reg_2731_reg[21]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln703_12_reg_2731_reg[21]_i_2_O_UNCONNECTED [3:1],D[20]}),
        .S({1'b0,1'b0,1'b1,add_ln703_10_fu_1812_p2[20]}));
  CARRY4 \add_ln703_12_reg_2731_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln703_12_reg_2731_reg[3]_i_1_n_0 ,\add_ln703_12_reg_2731_reg[3]_i_1_n_1 ,\add_ln703_12_reg_2731_reg[3]_i_1_n_2 ,\add_ln703_12_reg_2731_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_102,p_n_103,p_n_104,p_n_105}),
        .O(D[3:0]),
        .S({\add_ln703_12_reg_2731[3]_i_2_n_0 ,\add_ln703_12_reg_2731[3]_i_3_n_0 ,\add_ln703_12_reg_2731[3]_i_4_n_0 ,\add_ln703_12_reg_2731[3]_i_5_n_0 }));
  CARRY4 \add_ln703_12_reg_2731_reg[7]_i_1 
       (.CI(\add_ln703_12_reg_2731_reg[3]_i_1_n_0 ),
        .CO({\add_ln703_12_reg_2731_reg[7]_i_1_n_0 ,\add_ln703_12_reg_2731_reg[7]_i_1_n_1 ,\add_ln703_12_reg_2731_reg[7]_i_1_n_2 ,\add_ln703_12_reg_2731_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_98,p_n_99,p_n_100,p_n_101}),
        .O(D[7:4]),
        .S({\add_ln703_12_reg_2731[7]_i_2_n_0 ,\add_ln703_12_reg_2731[7]_i_3_n_0 ,\add_ln703_12_reg_2731[7]_i_4_n_0 ,\add_ln703_12_reg_2731[7]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone0_in),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:20],p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW
   (P,
    p,
    Q,
    ap_enable_reg_pp0_iter5,
    p_0,
    p_1);
  output [17:0]P;
  input [16:0]p;
  input [7:0]Q;
  input ap_enable_reg_pp0_iter5;
  input p_0;
  input [7:0]p_1;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_enable_reg_pp0_iter5;
  wire [16:0]p;
  wire p_0;
  wire [7:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW_DSP48_5_22 filter_mac_muladdlbW_DSP48_5_U
       (.P(P),
        .Q(Q),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "filter_mac_muladdlbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW_13
   (p,
    ap_block_pp0_stage0_subdone0_in,
    add_ln703_17_reg_27210,
    \right_border_buf_0_7_fu_274_reg[1] ,
    \right_border_buf_0_7_fu_274_reg[2] ,
    \right_border_buf_0_7_fu_274_reg[3] ,
    \right_border_buf_0_7_fu_274_reg[4] ,
    \right_border_buf_0_7_fu_274_reg[5] ,
    \right_border_buf_0_7_fu_274_reg[6] ,
    \right_border_buf_0_12_fu_294_reg[0] ,
    \right_border_buf_0_6_fu_270_reg[1] ,
    \right_border_buf_0_6_fu_270_reg[3] ,
    \right_border_buf_0_6_fu_270_reg[5] ,
    \right_border_buf_0_1_fu_250_reg[0] ,
    \right_border_buf_0_1_fu_250_reg[2] ,
    \right_border_buf_0_1_fu_250_reg[3] ,
    \right_border_buf_0_1_fu_250_reg[4] ,
    \right_border_buf_0_1_fu_250_reg[5] ,
    \right_border_buf_0_11_fu_290_reg[0] ,
    \right_border_buf_0_5_fu_266_reg[2] ,
    \right_border_buf_0_5_fu_266_reg[4] ,
    \right_border_buf_0_5_fu_266_reg[6] ,
    \right_border_buf_0_s_fu_246_reg[1] ,
    \right_border_buf_0_s_fu_246_reg[6] ,
    \sub_ln493_5_reg_2610_reg[0] ,
    \sub_ln493_2_reg_2554_reg[1] ,
    \sub_ln493_2_reg_2554_reg[0] ,
    \sub_ln493_2_reg_2554_reg[0]_0 ,
    \icmp_ln899_1_reg_2535_reg[0] ,
    ap_clk,
    D,
    P,
    ap_enable_reg_pp0_iter4,
    and_ln512_reg_2601_pp0_iter3_reg,
    and_ln512_reg_2601_pp0_iter6_reg,
    p_0,
    img_2_data_stream_0_full_n,
    p_1,
    icmp_ln887_reg_2509,
    img_1_data_stream_0_empty_n,
    and_ln118_reg_2578,
    p_2,
    ap_enable_reg_pp0_iter1,
    Q,
    \right_border_buf_0_10_fu_286_reg[4] ,
    or_ln457_reg_2592_pp0_iter1_reg,
    \right_border_buf_0_5_fu_266_reg[2]_0 ,
    \right_border_buf_0_10_fu_286_reg[0] ,
    \right_border_buf_0_5_fu_266_reg[5] ,
    p_i_19__0,
    \right_border_buf_0_10_fu_286_reg[0]_0 ,
    \right_border_buf_0_5_fu_266_reg[6]_0 ,
    p_i_15,
    sub_ln493_2_reg_2554,
    icmp_ln899_1_reg_2535);
  output [17:0]p;
  output ap_block_pp0_stage0_subdone0_in;
  output add_ln703_17_reg_27210;
  output \right_border_buf_0_7_fu_274_reg[1] ;
  output \right_border_buf_0_7_fu_274_reg[2] ;
  output \right_border_buf_0_7_fu_274_reg[3] ;
  output \right_border_buf_0_7_fu_274_reg[4] ;
  output \right_border_buf_0_7_fu_274_reg[5] ;
  output \right_border_buf_0_7_fu_274_reg[6] ;
  output \right_border_buf_0_12_fu_294_reg[0] ;
  output \right_border_buf_0_6_fu_270_reg[1] ;
  output \right_border_buf_0_6_fu_270_reg[3] ;
  output \right_border_buf_0_6_fu_270_reg[5] ;
  output \right_border_buf_0_1_fu_250_reg[0] ;
  output \right_border_buf_0_1_fu_250_reg[2] ;
  output \right_border_buf_0_1_fu_250_reg[3] ;
  output \right_border_buf_0_1_fu_250_reg[4] ;
  output \right_border_buf_0_1_fu_250_reg[5] ;
  output \right_border_buf_0_11_fu_290_reg[0] ;
  output \right_border_buf_0_5_fu_266_reg[2] ;
  output \right_border_buf_0_5_fu_266_reg[4] ;
  output \right_border_buf_0_5_fu_266_reg[6] ;
  output \right_border_buf_0_s_fu_246_reg[1] ;
  output \right_border_buf_0_s_fu_246_reg[6] ;
  output \sub_ln493_5_reg_2610_reg[0] ;
  output \sub_ln493_2_reg_2554_reg[1] ;
  output \sub_ln493_2_reg_2554_reg[0] ;
  output \sub_ln493_2_reg_2554_reg[0]_0 ;
  output \icmp_ln899_1_reg_2535_reg[0] ;
  input ap_clk;
  input [7:0]D;
  input [16:0]P;
  input ap_enable_reg_pp0_iter4;
  input and_ln512_reg_2601_pp0_iter3_reg;
  input and_ln512_reg_2601_pp0_iter6_reg;
  input p_0;
  input img_2_data_stream_0_full_n;
  input p_1;
  input icmp_ln887_reg_2509;
  input img_1_data_stream_0_empty_n;
  input and_ln118_reg_2578;
  input p_2;
  input ap_enable_reg_pp0_iter1;
  input [5:0]Q;
  input [2:0]\right_border_buf_0_10_fu_286_reg[4] ;
  input or_ln457_reg_2592_pp0_iter1_reg;
  input \right_border_buf_0_5_fu_266_reg[2]_0 ;
  input [0:0]\right_border_buf_0_10_fu_286_reg[0] ;
  input [2:0]\right_border_buf_0_5_fu_266_reg[5] ;
  input [4:0]p_i_19__0;
  input [0:0]\right_border_buf_0_10_fu_286_reg[0]_0 ;
  input [2:0]\right_border_buf_0_5_fu_266_reg[6]_0 ;
  input [1:0]p_i_15;
  input [2:0]sub_ln493_2_reg_2554;
  input icmp_ln899_1_reg_2535;

  wire [7:0]D;
  wire [16:0]P;
  wire [5:0]Q;
  wire add_ln703_17_reg_27210;
  wire and_ln118_reg_2578;
  wire and_ln512_reg_2601_pp0_iter3_reg;
  wire and_ln512_reg_2601_pp0_iter6_reg;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire icmp_ln887_reg_2509;
  wire icmp_ln899_1_reg_2535;
  wire \icmp_ln899_1_reg_2535_reg[0] ;
  wire img_1_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire [17:0]p;
  wire p_0;
  wire p_1;
  wire p_2;
  wire [1:0]p_i_15;
  wire [4:0]p_i_19__0;
  wire [0:0]\right_border_buf_0_10_fu_286_reg[0] ;
  wire [0:0]\right_border_buf_0_10_fu_286_reg[0]_0 ;
  wire [2:0]\right_border_buf_0_10_fu_286_reg[4] ;
  wire \right_border_buf_0_11_fu_290_reg[0] ;
  wire \right_border_buf_0_12_fu_294_reg[0] ;
  wire \right_border_buf_0_1_fu_250_reg[0] ;
  wire \right_border_buf_0_1_fu_250_reg[2] ;
  wire \right_border_buf_0_1_fu_250_reg[3] ;
  wire \right_border_buf_0_1_fu_250_reg[4] ;
  wire \right_border_buf_0_1_fu_250_reg[5] ;
  wire \right_border_buf_0_5_fu_266_reg[2] ;
  wire \right_border_buf_0_5_fu_266_reg[2]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[4] ;
  wire [2:0]\right_border_buf_0_5_fu_266_reg[5] ;
  wire \right_border_buf_0_5_fu_266_reg[6] ;
  wire [2:0]\right_border_buf_0_5_fu_266_reg[6]_0 ;
  wire \right_border_buf_0_6_fu_270_reg[1] ;
  wire \right_border_buf_0_6_fu_270_reg[3] ;
  wire \right_border_buf_0_6_fu_270_reg[5] ;
  wire \right_border_buf_0_7_fu_274_reg[1] ;
  wire \right_border_buf_0_7_fu_274_reg[2] ;
  wire \right_border_buf_0_7_fu_274_reg[3] ;
  wire \right_border_buf_0_7_fu_274_reg[4] ;
  wire \right_border_buf_0_7_fu_274_reg[5] ;
  wire \right_border_buf_0_7_fu_274_reg[6] ;
  wire \right_border_buf_0_s_fu_246_reg[1] ;
  wire \right_border_buf_0_s_fu_246_reg[6] ;
  wire [2:0]sub_ln493_2_reg_2554;
  wire \sub_ln493_2_reg_2554_reg[0] ;
  wire \sub_ln493_2_reg_2554_reg[0]_0 ;
  wire \sub_ln493_2_reg_2554_reg[1] ;
  wire \sub_ln493_5_reg_2610_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW_DSP48_5 filter_mac_muladdlbW_DSP48_5_U
       (.D(D),
        .P(P),
        .Q(Q),
        .add_ln703_17_reg_27210(add_ln703_17_reg_27210),
        .and_ln118_reg_2578(and_ln118_reg_2578),
        .and_ln512_reg_2601_pp0_iter3_reg(and_ln512_reg_2601_pp0_iter3_reg),
        .and_ln512_reg_2601_pp0_iter6_reg(and_ln512_reg_2601_pp0_iter6_reg),
        .\and_ln512_reg_2601_pp0_iter6_reg_reg[0] (ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .icmp_ln887_reg_2509(icmp_ln887_reg_2509),
        .icmp_ln899_1_reg_2535(icmp_ln899_1_reg_2535),
        .\icmp_ln899_1_reg_2535_reg[0] (\icmp_ln899_1_reg_2535_reg[0] ),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .or_ln457_reg_2592_pp0_iter1_reg(or_ln457_reg_2592_pp0_iter1_reg),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_i_15(p_i_15),
        .p_i_19__0(p_i_19__0),
        .\right_border_buf_0_10_fu_286_reg[0] (\right_border_buf_0_10_fu_286_reg[0] ),
        .\right_border_buf_0_10_fu_286_reg[0]_0 (\right_border_buf_0_10_fu_286_reg[0]_0 ),
        .\right_border_buf_0_10_fu_286_reg[4] (\right_border_buf_0_10_fu_286_reg[4] ),
        .\right_border_buf_0_11_fu_290_reg[0] (\right_border_buf_0_11_fu_290_reg[0] ),
        .\right_border_buf_0_12_fu_294_reg[0] (\right_border_buf_0_12_fu_294_reg[0] ),
        .\right_border_buf_0_1_fu_250_reg[0] (\right_border_buf_0_1_fu_250_reg[0] ),
        .\right_border_buf_0_1_fu_250_reg[2] (\right_border_buf_0_1_fu_250_reg[2] ),
        .\right_border_buf_0_1_fu_250_reg[3] (\right_border_buf_0_1_fu_250_reg[3] ),
        .\right_border_buf_0_1_fu_250_reg[4] (\right_border_buf_0_1_fu_250_reg[4] ),
        .\right_border_buf_0_1_fu_250_reg[5] (\right_border_buf_0_1_fu_250_reg[5] ),
        .\right_border_buf_0_5_fu_266_reg[2] (\right_border_buf_0_5_fu_266_reg[2] ),
        .\right_border_buf_0_5_fu_266_reg[2]_0 (\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .\right_border_buf_0_5_fu_266_reg[4] (\right_border_buf_0_5_fu_266_reg[4] ),
        .\right_border_buf_0_5_fu_266_reg[5] (\right_border_buf_0_5_fu_266_reg[5] ),
        .\right_border_buf_0_5_fu_266_reg[6] (\right_border_buf_0_5_fu_266_reg[6] ),
        .\right_border_buf_0_5_fu_266_reg[6]_0 (\right_border_buf_0_5_fu_266_reg[6]_0 ),
        .\right_border_buf_0_6_fu_270_reg[1] (\right_border_buf_0_6_fu_270_reg[1] ),
        .\right_border_buf_0_6_fu_270_reg[3] (\right_border_buf_0_6_fu_270_reg[3] ),
        .\right_border_buf_0_6_fu_270_reg[5] (\right_border_buf_0_6_fu_270_reg[5] ),
        .\right_border_buf_0_7_fu_274_reg[1] (\right_border_buf_0_7_fu_274_reg[1] ),
        .\right_border_buf_0_7_fu_274_reg[2] (\right_border_buf_0_7_fu_274_reg[2] ),
        .\right_border_buf_0_7_fu_274_reg[3] (\right_border_buf_0_7_fu_274_reg[3] ),
        .\right_border_buf_0_7_fu_274_reg[4] (\right_border_buf_0_7_fu_274_reg[4] ),
        .\right_border_buf_0_7_fu_274_reg[5] (\right_border_buf_0_7_fu_274_reg[5] ),
        .\right_border_buf_0_7_fu_274_reg[6] (\right_border_buf_0_7_fu_274_reg[6] ),
        .\right_border_buf_0_s_fu_246_reg[1] (\right_border_buf_0_s_fu_246_reg[1] ),
        .\right_border_buf_0_s_fu_246_reg[6] (\right_border_buf_0_s_fu_246_reg[6] ),
        .sub_ln493_2_reg_2554(sub_ln493_2_reg_2554),
        .\sub_ln493_2_reg_2554_reg[0] (\sub_ln493_2_reg_2554_reg[0] ),
        .\sub_ln493_2_reg_2554_reg[0]_0 (\sub_ln493_2_reg_2554_reg[0]_0 ),
        .\sub_ln493_2_reg_2554_reg[1] (\sub_ln493_2_reg_2554_reg[1] ),
        .\sub_ln493_5_reg_2610_reg[0] (\sub_ln493_5_reg_2610_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW_DSP48_5
   (p_0,
    \and_ln512_reg_2601_pp0_iter6_reg_reg[0] ,
    add_ln703_17_reg_27210,
    \right_border_buf_0_7_fu_274_reg[1] ,
    \right_border_buf_0_7_fu_274_reg[2] ,
    \right_border_buf_0_7_fu_274_reg[3] ,
    \right_border_buf_0_7_fu_274_reg[4] ,
    \right_border_buf_0_7_fu_274_reg[5] ,
    \right_border_buf_0_7_fu_274_reg[6] ,
    \right_border_buf_0_12_fu_294_reg[0] ,
    \right_border_buf_0_6_fu_270_reg[1] ,
    \right_border_buf_0_6_fu_270_reg[3] ,
    \right_border_buf_0_6_fu_270_reg[5] ,
    \right_border_buf_0_1_fu_250_reg[0] ,
    \right_border_buf_0_1_fu_250_reg[2] ,
    \right_border_buf_0_1_fu_250_reg[3] ,
    \right_border_buf_0_1_fu_250_reg[4] ,
    \right_border_buf_0_1_fu_250_reg[5] ,
    \right_border_buf_0_11_fu_290_reg[0] ,
    \right_border_buf_0_5_fu_266_reg[2] ,
    \right_border_buf_0_5_fu_266_reg[4] ,
    \right_border_buf_0_5_fu_266_reg[6] ,
    \right_border_buf_0_s_fu_246_reg[1] ,
    \right_border_buf_0_s_fu_246_reg[6] ,
    \sub_ln493_5_reg_2610_reg[0] ,
    \sub_ln493_2_reg_2554_reg[1] ,
    \sub_ln493_2_reg_2554_reg[0] ,
    \sub_ln493_2_reg_2554_reg[0]_0 ,
    \icmp_ln899_1_reg_2535_reg[0] ,
    ap_clk,
    D,
    P,
    ap_enable_reg_pp0_iter4,
    and_ln512_reg_2601_pp0_iter3_reg,
    and_ln512_reg_2601_pp0_iter6_reg,
    p_1,
    img_2_data_stream_0_full_n,
    p_2,
    icmp_ln887_reg_2509,
    img_1_data_stream_0_empty_n,
    and_ln118_reg_2578,
    p_3,
    ap_enable_reg_pp0_iter1,
    Q,
    \right_border_buf_0_10_fu_286_reg[4] ,
    or_ln457_reg_2592_pp0_iter1_reg,
    \right_border_buf_0_5_fu_266_reg[2]_0 ,
    \right_border_buf_0_10_fu_286_reg[0] ,
    \right_border_buf_0_5_fu_266_reg[5] ,
    p_i_19__0,
    \right_border_buf_0_10_fu_286_reg[0]_0 ,
    \right_border_buf_0_5_fu_266_reg[6]_0 ,
    p_i_15,
    sub_ln493_2_reg_2554,
    icmp_ln899_1_reg_2535);
  output [17:0]p_0;
  output \and_ln512_reg_2601_pp0_iter6_reg_reg[0] ;
  output add_ln703_17_reg_27210;
  output \right_border_buf_0_7_fu_274_reg[1] ;
  output \right_border_buf_0_7_fu_274_reg[2] ;
  output \right_border_buf_0_7_fu_274_reg[3] ;
  output \right_border_buf_0_7_fu_274_reg[4] ;
  output \right_border_buf_0_7_fu_274_reg[5] ;
  output \right_border_buf_0_7_fu_274_reg[6] ;
  output \right_border_buf_0_12_fu_294_reg[0] ;
  output \right_border_buf_0_6_fu_270_reg[1] ;
  output \right_border_buf_0_6_fu_270_reg[3] ;
  output \right_border_buf_0_6_fu_270_reg[5] ;
  output \right_border_buf_0_1_fu_250_reg[0] ;
  output \right_border_buf_0_1_fu_250_reg[2] ;
  output \right_border_buf_0_1_fu_250_reg[3] ;
  output \right_border_buf_0_1_fu_250_reg[4] ;
  output \right_border_buf_0_1_fu_250_reg[5] ;
  output \right_border_buf_0_11_fu_290_reg[0] ;
  output \right_border_buf_0_5_fu_266_reg[2] ;
  output \right_border_buf_0_5_fu_266_reg[4] ;
  output \right_border_buf_0_5_fu_266_reg[6] ;
  output \right_border_buf_0_s_fu_246_reg[1] ;
  output \right_border_buf_0_s_fu_246_reg[6] ;
  output \sub_ln493_5_reg_2610_reg[0] ;
  output \sub_ln493_2_reg_2554_reg[1] ;
  output \sub_ln493_2_reg_2554_reg[0] ;
  output \sub_ln493_2_reg_2554_reg[0]_0 ;
  output \icmp_ln899_1_reg_2535_reg[0] ;
  input ap_clk;
  input [7:0]D;
  input [16:0]P;
  input ap_enable_reg_pp0_iter4;
  input and_ln512_reg_2601_pp0_iter3_reg;
  input and_ln512_reg_2601_pp0_iter6_reg;
  input p_1;
  input img_2_data_stream_0_full_n;
  input p_2;
  input icmp_ln887_reg_2509;
  input img_1_data_stream_0_empty_n;
  input and_ln118_reg_2578;
  input p_3;
  input ap_enable_reg_pp0_iter1;
  input [5:0]Q;
  input [2:0]\right_border_buf_0_10_fu_286_reg[4] ;
  input or_ln457_reg_2592_pp0_iter1_reg;
  input \right_border_buf_0_5_fu_266_reg[2]_0 ;
  input [0:0]\right_border_buf_0_10_fu_286_reg[0] ;
  input [2:0]\right_border_buf_0_5_fu_266_reg[5] ;
  input [4:0]p_i_19__0;
  input [0:0]\right_border_buf_0_10_fu_286_reg[0]_0 ;
  input [2:0]\right_border_buf_0_5_fu_266_reg[6]_0 ;
  input [1:0]p_i_15;
  input [2:0]sub_ln493_2_reg_2554;
  input icmp_ln899_1_reg_2535;

  wire [7:0]D;
  wire [16:0]P;
  wire [5:0]Q;
  wire add_ln703_17_reg_27210;
  wire and_ln118_reg_2578;
  wire and_ln512_reg_2601_pp0_iter3_reg;
  wire and_ln512_reg_2601_pp0_iter6_reg;
  wire \and_ln512_reg_2601_pp0_iter6_reg_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire icmp_ln887_reg_2509;
  wire icmp_ln899_1_reg_2535;
  wire \icmp_ln899_1_reg_2535_reg[0] ;
  wire img_1_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire or_ln457_reg_2592_pp0_iter1_reg;
  wire [17:0]p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire p_i_11_n_0;
  wire [1:0]p_i_15;
  wire [4:0]p_i_19__0;
  wire [0:0]\right_border_buf_0_10_fu_286_reg[0] ;
  wire [0:0]\right_border_buf_0_10_fu_286_reg[0]_0 ;
  wire [2:0]\right_border_buf_0_10_fu_286_reg[4] ;
  wire \right_border_buf_0_11_fu_290_reg[0] ;
  wire \right_border_buf_0_12_fu_294_reg[0] ;
  wire \right_border_buf_0_1_fu_250_reg[0] ;
  wire \right_border_buf_0_1_fu_250_reg[2] ;
  wire \right_border_buf_0_1_fu_250_reg[3] ;
  wire \right_border_buf_0_1_fu_250_reg[4] ;
  wire \right_border_buf_0_1_fu_250_reg[5] ;
  wire \right_border_buf_0_5_fu_266_reg[2] ;
  wire \right_border_buf_0_5_fu_266_reg[2]_0 ;
  wire \right_border_buf_0_5_fu_266_reg[4] ;
  wire [2:0]\right_border_buf_0_5_fu_266_reg[5] ;
  wire \right_border_buf_0_5_fu_266_reg[6] ;
  wire [2:0]\right_border_buf_0_5_fu_266_reg[6]_0 ;
  wire \right_border_buf_0_6_fu_270_reg[1] ;
  wire \right_border_buf_0_6_fu_270_reg[3] ;
  wire \right_border_buf_0_6_fu_270_reg[5] ;
  wire \right_border_buf_0_7_fu_274_reg[1] ;
  wire \right_border_buf_0_7_fu_274_reg[2] ;
  wire \right_border_buf_0_7_fu_274_reg[3] ;
  wire \right_border_buf_0_7_fu_274_reg[4] ;
  wire \right_border_buf_0_7_fu_274_reg[5] ;
  wire \right_border_buf_0_7_fu_274_reg[6] ;
  wire \right_border_buf_0_s_fu_246_reg[1] ;
  wire \right_border_buf_0_s_fu_246_reg[6] ;
  wire [2:0]sub_ln493_2_reg_2554;
  wire \sub_ln493_2_reg_2554_reg[0] ;
  wire \sub_ln493_2_reg_2554_reg[0]_0 ;
  wire \sub_ln493_2_reg_2554_reg[1] ;
  wire \sub_ln493_5_reg_2610_reg[0] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\and_ln512_reg_2601_pp0_iter6_reg_reg[0] ),
        .CEB2(\and_ln512_reg_2601_pp0_iter6_reg_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln703_17_reg_27210),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],p_0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000D0000000000)) 
    p_i_11
       (.I0(p_2),
        .I1(icmp_ln887_reg_2509),
        .I2(img_1_data_stream_0_empty_n),
        .I3(and_ln118_reg_2578),
        .I4(p_3),
        .I5(ap_enable_reg_pp0_iter1),
        .O(p_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    p_i_11__0
       (.I0(sub_ln493_2_reg_2554[1]),
        .I1(sub_ln493_2_reg_2554[0]),
        .I2(sub_ln493_2_reg_2554[2]),
        .I3(icmp_ln899_1_reg_2535),
        .O(\sub_ln493_2_reg_2554_reg[1] ));
  LUT3 #(
    .INIT(8'h80)) 
    p_i_1__0
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\and_ln512_reg_2601_pp0_iter6_reg_reg[0] ),
        .I2(and_ln512_reg_2601_pp0_iter3_reg),
        .O(add_ln703_17_reg_27210));
  LUT4 #(
    .INIT(16'h00F7)) 
    p_i_1__2
       (.I0(and_ln512_reg_2601_pp0_iter6_reg),
        .I1(p_1),
        .I2(img_2_data_stream_0_full_n),
        .I3(p_i_11_n_0),
        .O(\and_ln512_reg_2601_pp0_iter6_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    p_i_40__0
       (.I0(icmp_ln899_1_reg_2535),
        .I1(sub_ln493_2_reg_2554[2]),
        .I2(sub_ln493_2_reg_2554[0]),
        .I3(sub_ln493_2_reg_2554[1]),
        .O(\icmp_ln899_1_reg_2535_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    p_i_44__0
       (.I0(sub_ln493_2_reg_2554[0]),
        .I1(sub_ln493_2_reg_2554[2]),
        .I2(icmp_ln899_1_reg_2535),
        .I3(sub_ln493_2_reg_2554[1]),
        .O(\sub_ln493_2_reg_2554_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    p_i_45__0
       (.I0(sub_ln493_2_reg_2554[0]),
        .I1(sub_ln493_2_reg_2554[2]),
        .I2(icmp_ln899_1_reg_2535),
        .I3(sub_ln493_2_reg_2554[1]),
        .O(\sub_ln493_2_reg_2554_reg[0] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    p_i_46
       (.I0(p_i_15[1]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .O(\right_border_buf_0_s_fu_246_reg[6] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_47
       (.I0(p_i_19__0[4]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I4(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .O(\right_border_buf_0_1_fu_250_reg[5] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_48
       (.I0(p_i_19__0[3]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I4(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .O(\right_border_buf_0_1_fu_250_reg[4] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_49
       (.I0(p_i_19__0[2]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I4(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .O(\right_border_buf_0_1_fu_250_reg[3] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_50
       (.I0(p_i_19__0[1]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I4(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .O(\right_border_buf_0_1_fu_250_reg[2] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    p_i_51__0
       (.I0(p_i_15[0]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .O(\right_border_buf_0_s_fu_246_reg[1] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    p_i_52
       (.I0(p_i_19__0[0]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I4(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .O(\right_border_buf_0_1_fu_250_reg[0] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_10_fu_286[0]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[0] ),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .O(\right_border_buf_0_12_fu_294_reg[0] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \right_border_buf_0_10_fu_286[0]_i_3 
       (.I0(\right_border_buf_0_10_fu_286_reg[0]_0 ),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .O(\right_border_buf_0_11_fu_290_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \right_border_buf_0_10_fu_286[4]_i_2 
       (.I0(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I1(or_ln457_reg_2592_pp0_iter1_reg),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I3(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .O(\sub_ln493_5_reg_2610_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_5_fu_266[1]_i_2 
       (.I0(Q[0]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .O(\right_border_buf_0_7_fu_274_reg[1] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \right_border_buf_0_5_fu_266[1]_i_3 
       (.I0(\right_border_buf_0_5_fu_266_reg[5] [0]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .O(\right_border_buf_0_6_fu_270_reg[1] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_5_fu_266[2]_i_2 
       (.I0(Q[1]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .I4(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .O(\right_border_buf_0_7_fu_274_reg[2] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_5_fu_266[2]_i_3 
       (.I0(\right_border_buf_0_5_fu_266_reg[6]_0 [0]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I3(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .I4(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .O(\right_border_buf_0_5_fu_266_reg[2] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_5_fu_266[3]_i_2 
       (.I0(Q[2]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .O(\right_border_buf_0_7_fu_274_reg[3] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \right_border_buf_0_5_fu_266[3]_i_3 
       (.I0(\right_border_buf_0_5_fu_266_reg[5] [1]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .O(\right_border_buf_0_6_fu_270_reg[3] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_5_fu_266[4]_i_2 
       (.I0(Q[3]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .I4(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .O(\right_border_buf_0_7_fu_274_reg[4] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_5_fu_266[4]_i_3 
       (.I0(\right_border_buf_0_5_fu_266_reg[6]_0 [1]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I3(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .I4(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .O(\right_border_buf_0_5_fu_266_reg[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_5_fu_266[5]_i_2 
       (.I0(Q[4]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(or_ln457_reg_2592_pp0_iter1_reg),
        .I4(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .O(\right_border_buf_0_7_fu_274_reg[5] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \right_border_buf_0_5_fu_266[5]_i_3 
       (.I0(\right_border_buf_0_5_fu_266_reg[5] [2]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I4(or_ln457_reg_2592_pp0_iter1_reg),
        .O(\right_border_buf_0_6_fu_270_reg[5] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \right_border_buf_0_5_fu_266[6]_i_2 
       (.I0(Q[5]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I3(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .I4(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .O(\right_border_buf_0_7_fu_274_reg[6] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \right_border_buf_0_5_fu_266[6]_i_3 
       (.I0(\right_border_buf_0_5_fu_266_reg[6]_0 [2]),
        .I1(\right_border_buf_0_10_fu_286_reg[4] [1]),
        .I2(\right_border_buf_0_10_fu_286_reg[4] [2]),
        .I3(\right_border_buf_0_5_fu_266_reg[2]_0 ),
        .I4(\right_border_buf_0_10_fu_286_reg[4] [0]),
        .O(\right_border_buf_0_5_fu_266_reg[6] ));
endmodule

(* ORIG_REF_NAME = "filter_mac_muladdlbW_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdlbW_DSP48_5_22
   (P,
    p_0,
    Q,
    ap_enable_reg_pp0_iter5,
    p_1,
    p_2);
  output [17:0]P;
  input [16:0]p_0;
  input [7:0]Q;
  input ap_enable_reg_pp0_iter5;
  input p_1;
  input [7:0]p_2;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_enable_reg_pp0_iter5;
  wire [7:0]grp_fu_2106_p1;
  wire [16:0]p_0;
  wire p_1;
  wire [7:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2106_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_1__3
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[7]),
        .O(grp_fu_2106_p1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_2__0
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[6]),
        .O(grp_fu_2106_p1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_3
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[5]),
        .O(grp_fu_2106_p1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_4
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[4]),
        .O(grp_fu_2106_p1[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_5
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[3]),
        .O(grp_fu_2106_p1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_6
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[2]),
        .O(grp_fu_2106_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_7
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[1]),
        .O(grp_fu_2106_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_8
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_1),
        .I3(p_2[0]),
        .O(grp_fu_2106_p1[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdqcK
   (add_ln703_10_fu_1812_p2,
    ap_block_pp0_stage0_subdone0_in,
    p,
    add_ln703_17_reg_27210,
    ap_clk,
    Q,
    P,
    \add_ln703_12_reg_2731_reg[21] );
  output [20:0]add_ln703_10_fu_1812_p2;
  input ap_block_pp0_stage0_subdone0_in;
  input p;
  input add_ln703_17_reg_27210;
  input ap_clk;
  input [7:0]Q;
  input [17:0]P;
  input [20:0]\add_ln703_12_reg_2731_reg[21] ;

  wire [17:0]P;
  wire [7:0]Q;
  wire [20:0]add_ln703_10_fu_1812_p2;
  wire [20:0]\add_ln703_12_reg_2731_reg[21] ;
  wire add_ln703_17_reg_27210;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdqcK_DSP48_10 filter_mac_muladdqcK_DSP48_10_U
       (.P(P),
        .Q(Q),
        .add_ln703_10_fu_1812_p2(add_ln703_10_fu_1812_p2),
        .\add_ln703_12_reg_2731_reg[21] (\add_ln703_12_reg_2731_reg[21] ),
        .add_ln703_17_reg_27210(add_ln703_17_reg_27210),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdqcK_DSP48_10
   (add_ln703_10_fu_1812_p2,
    ap_block_pp0_stage0_subdone0_in,
    p_0,
    add_ln703_17_reg_27210,
    ap_clk,
    Q,
    P,
    \add_ln703_12_reg_2731_reg[21] );
  output [20:0]add_ln703_10_fu_1812_p2;
  input ap_block_pp0_stage0_subdone0_in;
  input p_0;
  input add_ln703_17_reg_27210;
  input ap_clk;
  input [7:0]Q;
  input [17:0]P;
  input [20:0]\add_ln703_12_reg_2731_reg[21] ;

  wire [17:0]P;
  wire [7:0]Q;
  wire [20:0]add_ln703_10_fu_1812_p2;
  wire \add_ln703_12_reg_2731[11]_i_10_n_0 ;
  wire \add_ln703_12_reg_2731[11]_i_7_n_0 ;
  wire \add_ln703_12_reg_2731[11]_i_8_n_0 ;
  wire \add_ln703_12_reg_2731[11]_i_9_n_0 ;
  wire \add_ln703_12_reg_2731[15]_i_10_n_0 ;
  wire \add_ln703_12_reg_2731[15]_i_7_n_0 ;
  wire \add_ln703_12_reg_2731[15]_i_8_n_0 ;
  wire \add_ln703_12_reg_2731[15]_i_9_n_0 ;
  wire \add_ln703_12_reg_2731[21]_i_5_n_0 ;
  wire \add_ln703_12_reg_2731[21]_i_6_n_0 ;
  wire \add_ln703_12_reg_2731[21]_i_7_n_0 ;
  wire \add_ln703_12_reg_2731[3]_i_10_n_0 ;
  wire \add_ln703_12_reg_2731[3]_i_7_n_0 ;
  wire \add_ln703_12_reg_2731[3]_i_8_n_0 ;
  wire \add_ln703_12_reg_2731[3]_i_9_n_0 ;
  wire \add_ln703_12_reg_2731[7]_i_10_n_0 ;
  wire \add_ln703_12_reg_2731[7]_i_7_n_0 ;
  wire \add_ln703_12_reg_2731[7]_i_8_n_0 ;
  wire \add_ln703_12_reg_2731[7]_i_9_n_0 ;
  wire \add_ln703_12_reg_2731_reg[11]_i_6_n_0 ;
  wire \add_ln703_12_reg_2731_reg[11]_i_6_n_1 ;
  wire \add_ln703_12_reg_2731_reg[11]_i_6_n_2 ;
  wire \add_ln703_12_reg_2731_reg[11]_i_6_n_3 ;
  wire \add_ln703_12_reg_2731_reg[15]_i_6_n_0 ;
  wire \add_ln703_12_reg_2731_reg[15]_i_6_n_1 ;
  wire \add_ln703_12_reg_2731_reg[15]_i_6_n_2 ;
  wire \add_ln703_12_reg_2731_reg[15]_i_6_n_3 ;
  wire [20:0]\add_ln703_12_reg_2731_reg[21] ;
  wire \add_ln703_12_reg_2731_reg[21]_i_4_n_0 ;
  wire \add_ln703_12_reg_2731_reg[21]_i_4_n_1 ;
  wire \add_ln703_12_reg_2731_reg[21]_i_4_n_2 ;
  wire \add_ln703_12_reg_2731_reg[21]_i_4_n_3 ;
  wire \add_ln703_12_reg_2731_reg[3]_i_6_n_0 ;
  wire \add_ln703_12_reg_2731_reg[3]_i_6_n_1 ;
  wire \add_ln703_12_reg_2731_reg[3]_i_6_n_2 ;
  wire \add_ln703_12_reg_2731_reg[3]_i_6_n_3 ;
  wire \add_ln703_12_reg_2731_reg[7]_i_6_n_0 ;
  wire \add_ln703_12_reg_2731_reg[7]_i_6_n_1 ;
  wire \add_ln703_12_reg_2731_reg[7]_i_6_n_2 ;
  wire \add_ln703_12_reg_2731_reg[7]_i_6_n_3 ;
  wire add_ln703_17_reg_27210;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire p_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [3:0]\NLW_add_ln703_12_reg_2731_reg[21]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln703_12_reg_2731_reg[21]_i_3_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[11]_i_10 
       (.I0(p_n_97),
        .I1(\add_ln703_12_reg_2731_reg[21] [8]),
        .O(\add_ln703_12_reg_2731[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[11]_i_7 
       (.I0(p_n_94),
        .I1(\add_ln703_12_reg_2731_reg[21] [11]),
        .O(\add_ln703_12_reg_2731[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[11]_i_8 
       (.I0(p_n_95),
        .I1(\add_ln703_12_reg_2731_reg[21] [10]),
        .O(\add_ln703_12_reg_2731[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[11]_i_9 
       (.I0(p_n_96),
        .I1(\add_ln703_12_reg_2731_reg[21] [9]),
        .O(\add_ln703_12_reg_2731[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[15]_i_10 
       (.I0(p_n_93),
        .I1(\add_ln703_12_reg_2731_reg[21] [12]),
        .O(\add_ln703_12_reg_2731[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[15]_i_7 
       (.I0(p_n_90),
        .I1(\add_ln703_12_reg_2731_reg[21] [15]),
        .O(\add_ln703_12_reg_2731[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[15]_i_8 
       (.I0(p_n_91),
        .I1(\add_ln703_12_reg_2731_reg[21] [14]),
        .O(\add_ln703_12_reg_2731[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[15]_i_9 
       (.I0(p_n_92),
        .I1(\add_ln703_12_reg_2731_reg[21] [13]),
        .O(\add_ln703_12_reg_2731[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[21]_i_5 
       (.I0(p_n_87),
        .I1(\add_ln703_12_reg_2731_reg[21] [18]),
        .O(\add_ln703_12_reg_2731[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[21]_i_6 
       (.I0(p_n_88),
        .I1(\add_ln703_12_reg_2731_reg[21] [17]),
        .O(\add_ln703_12_reg_2731[21]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[21]_i_7 
       (.I0(p_n_89),
        .I1(\add_ln703_12_reg_2731_reg[21] [16]),
        .O(\add_ln703_12_reg_2731[21]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[3]_i_10 
       (.I0(p_n_105),
        .I1(\add_ln703_12_reg_2731_reg[21] [0]),
        .O(\add_ln703_12_reg_2731[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[3]_i_7 
       (.I0(p_n_102),
        .I1(\add_ln703_12_reg_2731_reg[21] [3]),
        .O(\add_ln703_12_reg_2731[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[3]_i_8 
       (.I0(p_n_103),
        .I1(\add_ln703_12_reg_2731_reg[21] [2]),
        .O(\add_ln703_12_reg_2731[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[3]_i_9 
       (.I0(p_n_104),
        .I1(\add_ln703_12_reg_2731_reg[21] [1]),
        .O(\add_ln703_12_reg_2731[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[7]_i_10 
       (.I0(p_n_101),
        .I1(\add_ln703_12_reg_2731_reg[21] [4]),
        .O(\add_ln703_12_reg_2731[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[7]_i_7 
       (.I0(p_n_98),
        .I1(\add_ln703_12_reg_2731_reg[21] [7]),
        .O(\add_ln703_12_reg_2731[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[7]_i_8 
       (.I0(p_n_99),
        .I1(\add_ln703_12_reg_2731_reg[21] [6]),
        .O(\add_ln703_12_reg_2731[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_12_reg_2731[7]_i_9 
       (.I0(p_n_100),
        .I1(\add_ln703_12_reg_2731_reg[21] [5]),
        .O(\add_ln703_12_reg_2731[7]_i_9_n_0 ));
  CARRY4 \add_ln703_12_reg_2731_reg[11]_i_6 
       (.CI(\add_ln703_12_reg_2731_reg[7]_i_6_n_0 ),
        .CO({\add_ln703_12_reg_2731_reg[11]_i_6_n_0 ,\add_ln703_12_reg_2731_reg[11]_i_6_n_1 ,\add_ln703_12_reg_2731_reg[11]_i_6_n_2 ,\add_ln703_12_reg_2731_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_94,p_n_95,p_n_96,p_n_97}),
        .O(add_ln703_10_fu_1812_p2[11:8]),
        .S({\add_ln703_12_reg_2731[11]_i_7_n_0 ,\add_ln703_12_reg_2731[11]_i_8_n_0 ,\add_ln703_12_reg_2731[11]_i_9_n_0 ,\add_ln703_12_reg_2731[11]_i_10_n_0 }));
  CARRY4 \add_ln703_12_reg_2731_reg[15]_i_6 
       (.CI(\add_ln703_12_reg_2731_reg[11]_i_6_n_0 ),
        .CO({\add_ln703_12_reg_2731_reg[15]_i_6_n_0 ,\add_ln703_12_reg_2731_reg[15]_i_6_n_1 ,\add_ln703_12_reg_2731_reg[15]_i_6_n_2 ,\add_ln703_12_reg_2731_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_90,p_n_91,p_n_92,p_n_93}),
        .O(add_ln703_10_fu_1812_p2[15:12]),
        .S({\add_ln703_12_reg_2731[15]_i_7_n_0 ,\add_ln703_12_reg_2731[15]_i_8_n_0 ,\add_ln703_12_reg_2731[15]_i_9_n_0 ,\add_ln703_12_reg_2731[15]_i_10_n_0 }));
  CARRY4 \add_ln703_12_reg_2731_reg[21]_i_3 
       (.CI(\add_ln703_12_reg_2731_reg[21]_i_4_n_0 ),
        .CO(\NLW_add_ln703_12_reg_2731_reg[21]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln703_12_reg_2731_reg[21]_i_3_O_UNCONNECTED [3:1],add_ln703_10_fu_1812_p2[20]}),
        .S({1'b0,1'b0,1'b0,\add_ln703_12_reg_2731_reg[21] [20]}));
  CARRY4 \add_ln703_12_reg_2731_reg[21]_i_4 
       (.CI(\add_ln703_12_reg_2731_reg[15]_i_6_n_0 ),
        .CO({\add_ln703_12_reg_2731_reg[21]_i_4_n_0 ,\add_ln703_12_reg_2731_reg[21]_i_4_n_1 ,\add_ln703_12_reg_2731_reg[21]_i_4_n_2 ,\add_ln703_12_reg_2731_reg[21]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_87,p_n_88,p_n_89}),
        .O(add_ln703_10_fu_1812_p2[19:16]),
        .S({\add_ln703_12_reg_2731_reg[21] [19],\add_ln703_12_reg_2731[21]_i_5_n_0 ,\add_ln703_12_reg_2731[21]_i_6_n_0 ,\add_ln703_12_reg_2731[21]_i_7_n_0 }));
  CARRY4 \add_ln703_12_reg_2731_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\add_ln703_12_reg_2731_reg[3]_i_6_n_0 ,\add_ln703_12_reg_2731_reg[3]_i_6_n_1 ,\add_ln703_12_reg_2731_reg[3]_i_6_n_2 ,\add_ln703_12_reg_2731_reg[3]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_102,p_n_103,p_n_104,p_n_105}),
        .O(add_ln703_10_fu_1812_p2[3:0]),
        .S({\add_ln703_12_reg_2731[3]_i_7_n_0 ,\add_ln703_12_reg_2731[3]_i_8_n_0 ,\add_ln703_12_reg_2731[3]_i_9_n_0 ,\add_ln703_12_reg_2731[3]_i_10_n_0 }));
  CARRY4 \add_ln703_12_reg_2731_reg[7]_i_6 
       (.CI(\add_ln703_12_reg_2731_reg[3]_i_6_n_0 ),
        .CO({\add_ln703_12_reg_2731_reg[7]_i_6_n_0 ,\add_ln703_12_reg_2731_reg[7]_i_6_n_1 ,\add_ln703_12_reg_2731_reg[7]_i_6_n_2 ,\add_ln703_12_reg_2731_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_98,p_n_99,p_n_100,p_n_101}),
        .O(add_ln703_10_fu_1812_p2[7:4]),
        .S({\add_ln703_12_reg_2731[7]_i_7_n_0 ,\add_ln703_12_reg_2731[7]_i_8_n_0 ,\add_ln703_12_reg_2731[7]_i_9_n_0 ,\add_ln703_12_reg_2731[7]_i_10_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone0_in),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(add_ln703_17_reg_27210),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdrcU
   (p,
    p_0,
    ap_clk,
    Q,
    P);
  output [20:0]p;
  input p_0;
  input ap_clk;
  input [7:0]Q;
  input [19:0]P;

  wire [19:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [20:0]p;
  wire p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdrcU_DSP48_11 filter_mac_muladdrcU_DSP48_11_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdrcU_DSP48_11
   (p_0,
    p_1,
    ap_clk,
    Q,
    P);
  output [20:0]p_0;
  input p_1;
  input ap_clk;
  input [7:0]Q;
  input [19:0]P;

  wire [19:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [20:0]p_0;
  wire p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_1),
        .CEA2(p_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:21],p_0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdsc4
   (P,
    ap_block_pp0_stage0_subdone0_in,
    p,
    ap_clk,
    Q,
    p_0);
  output [19:0]P;
  input ap_block_pp0_stage0_subdone0_in;
  input p;
  input ap_clk;
  input [7:0]Q;
  input [18:0]p_0;

  wire [19:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire p;
  wire [18:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdsc4_DSP48_12 filter_mac_muladdsc4_DSP48_12_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdsc4_DSP48_12
   (P,
    ap_block_pp0_stage0_subdone0_in,
    p_0,
    ap_clk,
    Q,
    p_1);
  output [19:0]P;
  input ap_block_pp0_stage0_subdone0_in;
  input p_0;
  input ap_clk;
  input [7:0]Q;
  input [18:0]p_1;

  wire [19:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire p_0;
  wire [18:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone0_in),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:20],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdtde
   (dout,
    ap_block_pp0_stage0_subdone0_in,
    p,
    ap_clk,
    Q,
    P);
  output [18:0]dout;
  input ap_block_pp0_stage0_subdone0_in;
  input p;
  input ap_clk;
  input [7:0]Q;
  input [17:0]P;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire [18:0]dout;
  wire p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdtde_DSP48_13 filter_mac_muladdtde_DSP48_13_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .dout(dout),
        .p_0(p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_mac_muladdtde_DSP48_13
   (dout,
    ap_block_pp0_stage0_subdone0_in,
    p_0,
    ap_clk,
    Q,
    P);
  output [18:0]dout;
  input ap_block_pp0_stage0_subdone0_in;
  input p_0;
  input ap_clk;
  input [7:0]Q;
  input [17:0]P;

  wire [17:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire [18:0]dout;
  wire p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone0_in),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],dout}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (ap_rst_n_0,
    internal_empty_n_reg,
    \ireg_reg[8] ,
    \odata_int_reg[8] ,
    D,
    \icmp_ln54_reg_288_reg[0] ,
    internal_empty_n_reg_0,
    t_V_2_reg_170,
    E,
    ap_rst_n_1,
    \ap_CS_fsm_reg[1] ,
    t_V_2_reg_1700,
    \icmp_ln879_reg_283_reg[0] ,
    \icmp_ln879_reg_283_reg[0]_0 ,
    \icmp_ln54_reg_288_reg[0]_0 ,
    \icmp_ln54_reg_288_reg[0]_1 ,
    video_out_TDATA,
    ap_rst,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter2_reg,
    img_3_data_stream_0_empty_n,
    video_out_TREADY,
    \ap_CS_fsm_reg[1]_0 ,
    Q,
    CO,
    \t_V_2_reg_170_reg[0] ,
    start_for_Mat2AXIvideo_DMA_U0_empty_n,
    \t_V_2_reg_170_reg[0]_0 ,
    \t_V_2_reg_170_reg[0]_1 ,
    \icmp_ln54_reg_288_reg[0]_2 ,
    \t_V_2_reg_170_reg[0]_2 ,
    \ap_CS_fsm_reg[3]_0 ,
    icmp_ln54_reg_288_pp0_iter1_reg,
    \ap_CS_fsm_reg[3]_1 ,
    \tmp_last_V_reg_297_reg[0] ,
    icmp_ln879_reg_283,
    tmp_last_V_reg_297,
    \icmp_ln879_reg_283_reg[0]_1 ,
    \odata_int_reg[7] ,
    \odata_int_reg[8]_0 );
  output ap_rst_n_0;
  output internal_empty_n_reg;
  output \ireg_reg[8] ;
  output \odata_int_reg[8] ;
  output [2:0]D;
  output \icmp_ln54_reg_288_reg[0] ;
  output internal_empty_n_reg_0;
  output t_V_2_reg_170;
  output [0:0]E;
  output ap_rst_n_1;
  output \ap_CS_fsm_reg[1] ;
  output t_V_2_reg_1700;
  output \icmp_ln879_reg_283_reg[0] ;
  output \icmp_ln879_reg_283_reg[0]_0 ;
  output \icmp_ln54_reg_288_reg[0]_0 ;
  output \icmp_ln54_reg_288_reg[0]_1 ;
  output [0:0]video_out_TDATA;
  input ap_rst;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input \ap_CS_fsm_reg[3] ;
  input ap_enable_reg_pp0_iter2_reg;
  input img_3_data_stream_0_empty_n;
  input video_out_TREADY;
  input \ap_CS_fsm_reg[1]_0 ;
  input [2:0]Q;
  input [0:0]CO;
  input \t_V_2_reg_170_reg[0] ;
  input start_for_Mat2AXIvideo_DMA_U0_empty_n;
  input \t_V_2_reg_170_reg[0]_0 ;
  input \t_V_2_reg_170_reg[0]_1 ;
  input \icmp_ln54_reg_288_reg[0]_2 ;
  input [0:0]\t_V_2_reg_170_reg[0]_2 ;
  input \ap_CS_fsm_reg[3]_0 ;
  input icmp_ln54_reg_288_pp0_iter1_reg;
  input \ap_CS_fsm_reg[3]_1 ;
  input [0:0]\tmp_last_V_reg_297_reg[0] ;
  input icmp_ln879_reg_283;
  input tmp_last_V_reg_297;
  input [0:0]\icmp_ln879_reg_283_reg[0]_1 ;
  input \odata_int_reg[7] ;
  input \odata_int_reg[8]_0 ;

  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter2_i_2_n_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire [1:1]count;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire ibuf_inst_n_14;
  wire ibuf_inst_n_3;
  wire icmp_ln54_reg_288_pp0_iter1_reg;
  wire \icmp_ln54_reg_288_reg[0] ;
  wire \icmp_ln54_reg_288_reg[0]_0 ;
  wire \icmp_ln54_reg_288_reg[0]_1 ;
  wire \icmp_ln54_reg_288_reg[0]_2 ;
  wire icmp_ln879_reg_283;
  wire \icmp_ln879_reg_283_reg[0] ;
  wire \icmp_ln879_reg_283_reg[0]_0 ;
  wire [0:0]\icmp_ln879_reg_283_reg[0]_1 ;
  wire img_3_data_stream_0_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire \ireg_reg[8] ;
  wire \odata_int_reg[7] ;
  wire \odata_int_reg[8] ;
  wire \odata_int_reg[8]_0 ;
  wire start_for_Mat2AXIvideo_DMA_U0_empty_n;
  wire t_V_2_reg_170;
  wire t_V_2_reg_1700;
  wire \t_V_2_reg_170_reg[0] ;
  wire \t_V_2_reg_170_reg[0]_0 ;
  wire \t_V_2_reg_170_reg[0]_1 ;
  wire [0:0]\t_V_2_reg_170_reg[0]_2 ;
  wire tmp_last_V_reg_297;
  wire [0:0]\tmp_last_V_reg_297_reg[0] ;
  wire [0:0]video_out_TDATA;
  wire video_out_TREADY;

  LUT6 #(
    .INIT(64'hDFFFDDDDDDDDDDDD)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(video_out_TREADY),
        .I4(\count_reg_n_0_[0] ),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBFAAFFFFFFFFFFFF)) 
    ap_enable_reg_pp0_iter2_i_2
       (.I0(CO),
        .I1(video_out_TREADY),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(\t_V_2_reg_170_reg[0] ),
        .O(ap_enable_reg_pp0_iter2_i_2_n_0));
  FDRE \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ibuf_inst_n_3),
        .Q(\count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(count),
        .Q(\count_reg_n_0_[1] ),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \i_V_reg_278[31]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(video_out_TREADY),
        .I3(Q[0]),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf ibuf_inst
       (.CO(CO),
        .D(D[2:1]),
        .Q(Q[1]),
        .\ap_CS_fsm_reg[2] (E),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_1 ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_i_2_n_0),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .count(count),
        .\count_reg[0] (\count_reg_n_0_[0] ),
        .\count_reg[0]_0 (\count_reg_n_0_[1] ),
        .icmp_ln54_reg_288_pp0_iter1_reg(icmp_ln54_reg_288_pp0_iter1_reg),
        .\icmp_ln54_reg_288_reg[0] (\icmp_ln54_reg_288_reg[0] ),
        .\icmp_ln54_reg_288_reg[0]_0 (\icmp_ln54_reg_288_reg[0]_0 ),
        .\icmp_ln54_reg_288_reg[0]_1 (\icmp_ln54_reg_288_reg[0]_1 ),
        .\icmp_ln54_reg_288_reg[0]_2 (\icmp_ln54_reg_288_reg[0]_2 ),
        .icmp_ln879_reg_283(icmp_ln879_reg_283),
        .\icmp_ln879_reg_283_reg[0] (\icmp_ln879_reg_283_reg[0] ),
        .img_3_data_stream_0_empty_n(img_3_data_stream_0_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .\ireg_reg[7]_0 (ibuf_inst_n_14),
        .\ireg_reg[7]_1 (\odata_int_reg[7] ),
        .\ireg_reg[8]_0 (\ireg_reg[8] ),
        .\ireg_reg[8]_1 (\odata_int_reg[8] ),
        .t_V_2_reg_170(t_V_2_reg_170),
        .t_V_2_reg_1700(t_V_2_reg_1700),
        .\t_V_2_reg_170_reg[0] (\t_V_2_reg_170_reg[0]_0 ),
        .\t_V_2_reg_170_reg[0]_0 (\t_V_2_reg_170_reg[0]_1 ),
        .\t_V_2_reg_170_reg[0]_1 (\t_V_2_reg_170_reg[0] ),
        .\t_V_2_reg_170_reg[0]_2 (\t_V_2_reg_170_reg[0]_2 ),
        .tmp_last_V_reg_297(tmp_last_V_reg_297),
        .\tmp_last_V_reg_297_reg[0] (\tmp_last_V_reg_297_reg[0] ),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TREADY_0(ibuf_inst_n_3));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln879_reg_283[0]_i_1 
       (.I0(\icmp_ln879_reg_283_reg[0]_1 ),
        .I1(E),
        .I2(CO),
        .I3(icmp_ln879_reg_283),
        .O(\icmp_ln879_reg_283_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h7F7FFF7FFF7FFF7F)) 
    \mOutPtr[1]_i_2__5 
       (.I0(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .I1(CO),
        .I2(Q[0]),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[1] ),
        .I5(video_out_TREADY),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h80AA000000000000)) 
    \mOutPtr[1]_i_4__1 
       (.I0(Q[0]),
        .I1(video_out_TREADY),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .I5(CO),
        .O(\ap_CS_fsm_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf obuf_inst
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\odata_int_reg[7]_0 (ibuf_inst_n_14),
        .\odata_int_reg[7]_1 (\odata_int_reg[7] ),
        .\odata_int_reg[8]_0 (\odata_int_reg[8] ),
        .\odata_int_reg[8]_1 (\odata_int_reg[8]_0 ),
        .\odata_int_reg[8]_2 (\ireg_reg[8] ),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TREADY(video_out_TREADY));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h000080AA)) 
    \t_V_2_reg_170[0]_i_6 
       (.I0(Q[0]),
        .I1(video_out_TREADY),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(CO),
        .O(ap_NS_fsm1));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_25
   (ap_rst_n_0,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[2] ,
    internal_full_n_reg,
    E,
    ack_out,
    t_V_4_reg_196,
    SR,
    video_in_TREADY,
    S,
    \ap_CS_fsm_reg[2]_0 ,
    \odata_int_reg[7] ,
    \t_V_4_reg_196_reg[0] ,
    ap_rst_n,
    CO,
    Q,
    \SRL_SIG_reg[1][0] ,
    icmp_ln25_reg_260,
    img_1_data_stream_0_full_n,
    ap_enable_reg_pp0_iter0,
    D,
    out,
    ap_clk);
  output ap_rst_n_0;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output internal_full_n_reg;
  output [0:0]E;
  output ack_out;
  output t_V_4_reg_196;
  output [0:0]SR;
  output video_in_TREADY;
  output [2:0]S;
  output \ap_CS_fsm_reg[2]_0 ;
  output [7:0]\odata_int_reg[7] ;
  input \t_V_4_reg_196_reg[0] ;
  input ap_rst_n;
  input [0:0]CO;
  input [0:0]Q;
  input \SRL_SIG_reg[1][0] ;
  input icmp_ln25_reg_260;
  input img_1_data_stream_0_full_n;
  input ap_enable_reg_pp0_iter0;
  input [8:0]D;
  input [7:0]out;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \SRL_SIG_reg[1][0] ;
  wire ack_out;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ibuf_inst_n_1;
  wire ibuf_inst_n_10;
  wire ibuf_inst_n_11;
  wire ibuf_inst_n_12;
  wire ibuf_inst_n_13;
  wire ibuf_inst_n_14;
  wire ibuf_inst_n_6;
  wire ibuf_inst_n_7;
  wire ibuf_inst_n_8;
  wire ibuf_inst_n_9;
  wire icmp_ln25_reg_260;
  wire img_1_data_stream_0_full_n;
  wire internal_full_n_reg;
  wire ireg01_out;
  wire [7:0]\odata_int_reg[7] ;
  wire [7:0]out;
  wire p_0_in;
  wire t_V_4_reg_196;
  wire \t_V_4_reg_196_reg[0] ;
  wire video_in_TREADY;
  wire vld_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf_26 ibuf_inst
       (.CO(CO),
        .D(D),
        .E(ireg01_out),
        .Q(p_0_in),
        .S(S),
        .\ap_CS_fsm_reg[2] (ibuf_inst_n_1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .icmp_ln25_reg_260(icmp_ln25_reg_260),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .\ireg_reg[0]_0 (vld_out),
        .\ireg_reg[0]_1 (Q),
        .\ireg_reg[0]_2 (\SRL_SIG_reg[1][0] ),
        .out(out),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TVALID({ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8,ibuf_inst_n_9,ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf_27 obuf_inst
       (.CO(CO),
        .D({ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8,ibuf_inst_n_9,ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14}),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .ack_out(ack_out),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .icmp_ln25_reg_260(icmp_ln25_reg_260),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .internal_full_n_reg(internal_full_n_reg),
        .\ireg_reg[8] (ibuf_inst_n_1),
        .\ireg_reg[8]_0 (p_0_in),
        .\odata_int_reg[8]_0 ({vld_out,\odata_int_reg[7] }),
        .\odata_int_reg[8]_1 (ireg01_out),
        .t_V_4_reg_196(t_V_4_reg_196),
        .\t_V_4_reg_196_reg[0] (\t_V_4_reg_196_reg[0] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1
   (video_out_TSTRB,
    \odata_int_reg[1] ,
    ap_rst_n,
    video_out_TREADY,
    ap_clk,
    ap_rst);
  output [0:0]video_out_TSTRB;
  input \odata_int_reg[1] ;
  input ap_rst_n;
  input video_out_TREADY;
  input ap_clk;
  input ap_rst;

  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ibuf_inst_n_1;
  wire obuf_inst_n_0;
  wire \odata_int_reg[1] ;
  wire p_0_in;
  wire video_out_TREADY;
  wire [0:0]video_out_TSTRB;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_9 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[0]_0 (ibuf_inst_n_1),
        .\ireg_reg[1]_0 (\odata_int_reg[1] ),
        .\ireg_reg[1]_1 (obuf_inst_n_0),
        .p_0_in(p_0_in),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_10 obuf_inst
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\odata_int_reg[0]_0 (ibuf_inst_n_1),
        .\odata_int_reg[1]_0 (obuf_inst_n_0),
        .\odata_int_reg[1]_1 (\odata_int_reg[1] ),
        .p_0_in(p_0_in),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_8
   (video_out_TLAST,
    video_out_TREADY,
    ap_rst_n,
    \odata_int_reg[1] ,
    tmp_last_V_reg_297,
    ap_clk,
    ap_rst);
  output [0:0]video_out_TLAST;
  input video_out_TREADY;
  input ap_rst_n;
  input \odata_int_reg[1] ;
  input tmp_last_V_reg_297;
  input ap_clk;
  input ap_rst;

  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ibuf_inst_n_1;
  wire obuf_inst_n_0;
  wire \odata_int_reg[1] ;
  wire p_0_in;
  wire tmp_last_V_reg_297;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[0]_0 (ibuf_inst_n_1),
        .\ireg_reg[1]_0 (\odata_int_reg[1] ),
        .\ireg_reg[1]_1 (obuf_inst_n_0),
        .p_0_in(p_0_in),
        .tmp_last_V_reg_297(tmp_last_V_reg_297),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0 obuf_inst
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\odata_int_reg[0]_0 (ibuf_inst_n_1),
        .\odata_int_reg[1]_0 (obuf_inst_n_0),
        .\odata_int_reg[1]_1 (\odata_int_reg[1] ),
        .p_0_in(p_0_in),
        .tmp_last_V_reg_297(tmp_last_V_reg_297),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_GaussiawdI
   (start_for_GaussianBlur_U0_full_n,
    start_for_GaussianBlur_U0_empty_n,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    internal_empty_n_reg_1,
    \mOutPtr_reg[0]_1 ,
    img_1_rows_V_c10_empty_n,
    img_1_cols_V_c11_empty_n,
    Q,
    ap_rst);
  output start_for_GaussianBlur_U0_full_n;
  output start_for_GaussianBlur_U0_empty_n;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input internal_empty_n_reg_1;
  input \mOutPtr_reg[0]_1 ;
  input img_1_rows_V_c10_empty_n;
  input img_1_cols_V_c11_empty_n;
  input [0:0]Q;
  input ap_rst;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire img_1_cols_V_c11_empty_n;
  wire img_1_rows_V_c10_empty_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_GaussianBlur_U0_empty_n;
  wire start_for_GaussianBlur_U0_full_n;

  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(start_for_GaussianBlur_U0_full_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    grp_Filter2D_fu_82_ap_start_reg_i_2
       (.I0(start_for_GaussianBlur_U0_empty_n),
        .I1(img_1_rows_V_c10_empty_n),
        .I2(img_1_cols_V_c11_empty_n),
        .I3(Q),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(start_for_GaussianBlur_U0_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(internal_empty_n_reg_1),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(start_for_GaussianBlur_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF5F5F5D5FFFFFFFF)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(start_for_GaussianBlur_U0_full_n),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(start_for_GaussianBlur_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_for_GaussianBlur_U0_full_n),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hDFBA2045)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(start_for_GaussianBlur_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIxdS
   (start_for_Mat2AXIvideo_DMA_U0_full_n,
    start_for_Mat2AXIvideo_DMA_U0_empty_n,
    internal_empty_n_reg_0,
    ap_clk,
    img_3_rows_V_c12_empty_n,
    img_3_cols_V_c13_empty_n,
    Q,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    internal_full_n_reg_0,
    start_for_Threshold_U0_empty_n,
    CO,
    i_V_reg_2780,
    ap_rst);
  output start_for_Mat2AXIvideo_DMA_U0_full_n;
  output start_for_Mat2AXIvideo_DMA_U0_empty_n;
  output internal_empty_n_reg_0;
  input ap_clk;
  input img_3_rows_V_c12_empty_n;
  input img_3_cols_V_c13_empty_n;
  input [0:0]Q;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input internal_full_n_reg_0;
  input start_for_Threshold_U0_empty_n;
  input [0:0]CO;
  input i_V_reg_2780;
  input ap_rst;

  wire [1:0]A;
  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire i_V_reg_2780;
  wire img_3_cols_V_c13_empty_n;
  wire img_3_rows_V_c12_empty_n;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__11_n_0;
  wire internal_full_n_i_2__4_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[1]_i_3__5_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire start_for_Mat2AXIvideo_DMA_U0_empty_n;
  wire start_for_Mat2AXIvideo_DMA_U0_full_n;
  wire start_for_Threshold_U0_empty_n;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .I1(img_3_rows_V_c12_empty_n),
        .I2(img_3_cols_V_c13_empty_n),
        .I3(Q),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr[1]_i_3__5_n_0 ),
        .I4(A[0]),
        .I5(A[1]),
        .O(internal_empty_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFDD5DDDDDDD5D)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(start_for_Mat2AXIvideo_DMA_U0_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(internal_full_n_i_2__4_n_0),
        .I4(\mOutPtr[1]_i_3__5_n_0 ),
        .I5(\mOutPtr_reg[1]_1 ),
        .O(internal_full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__4
       (.I0(A[0]),
        .I1(A[1]),
        .O(internal_full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(start_for_Mat2AXIvideo_DMA_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F007FFF80FF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(CO),
        .I1(start_for_Mat2AXIvideo_DMA_U0_empty_n),
        .I2(i_V_reg_2780),
        .I3(\mOutPtr[1]_i_3__5_n_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(A[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hE7F7D808)) 
    \mOutPtr[1]_i_1 
       (.I0(A[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr[1]_i_3__5_n_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(A[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_3__5 
       (.I0(start_for_Mat2AXIvideo_DMA_U0_full_n),
        .I1(internal_full_n_reg_0),
        .I2(start_for_Threshold_U0_empty_n),
        .O(\mOutPtr[1]_i_3__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(A[0]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(A[1]),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Threshovdy
   (start_for_Threshold_U0_full_n,
    start_for_Threshold_U0_empty_n,
    sel,
    internal_empty_n_reg_0,
    ap_clk,
    start_once_reg,
    img_1_cols_V_c_full_n,
    img_1_rows_V_c_full_n,
    img_3_cols_V_c_full_n,
    img_3_rows_V_c_full_n,
    ap_rst_n,
    internal_empty_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    img_3_cols_V_c_empty_n,
    img_3_rows_V_c12_full_n,
    img_3_rows_V_c_empty_n,
    img_3_cols_V_c13_full_n,
    \mOutPtr_reg[2]_0 ,
    CO,
    Q,
    ap_rst);
  output start_for_Threshold_U0_full_n;
  output start_for_Threshold_U0_empty_n;
  output sel;
  output internal_empty_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input img_1_cols_V_c_full_n;
  input img_1_rows_V_c_full_n;
  input img_3_cols_V_c_full_n;
  input img_3_rows_V_c_full_n;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input \mOutPtr_reg[1]_0 ;
  input img_3_cols_V_c_empty_n;
  input img_3_rows_V_c12_full_n;
  input img_3_rows_V_c_empty_n;
  input img_3_cols_V_c13_full_n;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input ap_rst;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire img_1_cols_V_c_full_n;
  wire img_1_rows_V_c_full_n;
  wire img_3_cols_V_c13_full_n;
  wire img_3_cols_V_c_empty_n;
  wire img_3_cols_V_c_full_n;
  wire img_3_rows_V_c12_full_n;
  wire img_3_rows_V_c_empty_n;
  wire img_3_rows_V_c_full_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__12_n_0;
  wire internal_full_n_i_2__3_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire sel;
  wire start_for_Threshold_U0_empty_n;
  wire start_for_Threshold_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \SRL_SIG_reg[3][5]_srl4_i_1 
       (.I0(start_for_Threshold_U0_full_n),
        .I1(start_once_reg),
        .I2(img_1_cols_V_c_full_n),
        .I3(img_1_rows_V_c_full_n),
        .I4(img_3_cols_V_c_full_n),
        .I5(img_3_rows_V_c_full_n),
        .O(sel));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(start_for_Threshold_U0_empty_n),
        .I1(img_3_cols_V_c_empty_n),
        .I2(img_3_rows_V_c12_full_n),
        .I3(img_3_rows_V_c_empty_n),
        .I4(img_3_cols_V_c13_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hAAAAA8AA00AA00AA)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n_i_2__0_n_0),
        .I3(internal_empty_n_reg_1),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(start_for_Threshold_U0_empty_n),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(start_for_Threshold_U0_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77F755F5)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__3_n_0),
        .I2(start_for_Threshold_U0_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(start_for_Threshold_U0_full_n),
        .O(internal_full_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(start_for_Threshold_U0_full_n),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(start_for_Threshold_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F807F80807F80)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_Threshold_U0_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(start_for_Threshold_U0_full_n),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFBADFDF20452020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(start_for_Threshold_U0_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(start_for_Threshold_U0_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFEFEE08001011)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(start_once_reg),
        .I3(start_for_Threshold_U0_full_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf
   (ap_rst_n_0,
    internal_empty_n_reg,
    \ireg_reg[8]_0 ,
    video_out_TREADY_0,
    \icmp_ln54_reg_288_reg[0] ,
    t_V_2_reg_170,
    D,
    ap_rst_n_1,
    count,
    t_V_2_reg_1700,
    \icmp_ln879_reg_283_reg[0] ,
    \icmp_ln54_reg_288_reg[0]_0 ,
    \icmp_ln54_reg_288_reg[0]_1 ,
    \ireg_reg[7]_0 ,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    img_3_data_stream_0_empty_n,
    video_out_TREADY,
    \count_reg[0] ,
    \count_reg[0]_0 ,
    \t_V_2_reg_170_reg[0] ,
    \t_V_2_reg_170_reg[0]_0 ,
    ap_NS_fsm1,
    Q,
    \t_V_2_reg_170_reg[0]_1 ,
    CO,
    \ap_CS_fsm_reg[2] ,
    \icmp_ln54_reg_288_reg[0]_2 ,
    \t_V_2_reg_170_reg[0]_2 ,
    \ap_CS_fsm_reg[3]_0 ,
    icmp_ln54_reg_288_pp0_iter1_reg,
    \ap_CS_fsm_reg[3]_1 ,
    \tmp_last_V_reg_297_reg[0] ,
    icmp_ln879_reg_283,
    tmp_last_V_reg_297,
    \ireg_reg[8]_1 ,
    \ireg_reg[7]_1 ,
    ap_clk);
  output ap_rst_n_0;
  output internal_empty_n_reg;
  output \ireg_reg[8]_0 ;
  output video_out_TREADY_0;
  output \icmp_ln54_reg_288_reg[0] ;
  output t_V_2_reg_170;
  output [1:0]D;
  output ap_rst_n_1;
  output [0:0]count;
  output t_V_2_reg_1700;
  output \icmp_ln879_reg_283_reg[0] ;
  output \icmp_ln54_reg_288_reg[0]_0 ;
  output \icmp_ln54_reg_288_reg[0]_1 ;
  output \ireg_reg[7]_0 ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input \ap_CS_fsm_reg[3] ;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter2_reg_0;
  input img_3_data_stream_0_empty_n;
  input video_out_TREADY;
  input \count_reg[0] ;
  input \count_reg[0]_0 ;
  input \t_V_2_reg_170_reg[0] ;
  input \t_V_2_reg_170_reg[0]_0 ;
  input ap_NS_fsm1;
  input [0:0]Q;
  input \t_V_2_reg_170_reg[0]_1 ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2] ;
  input \icmp_ln54_reg_288_reg[0]_2 ;
  input [0:0]\t_V_2_reg_170_reg[0]_2 ;
  input \ap_CS_fsm_reg[3]_0 ;
  input icmp_ln54_reg_288_pp0_iter1_reg;
  input \ap_CS_fsm_reg[3]_1 ;
  input [0:0]\tmp_last_V_reg_297_reg[0] ;
  input icmp_ln879_reg_283;
  input tmp_last_V_reg_297;
  input \ireg_reg[8]_1 ;
  input \ireg_reg[7]_1 ;
  input ap_clk;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm[2]_i_2__0_n_0 ;
  wire \ap_CS_fsm[3]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter2_i_4_n_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire [0:0]count;
  wire \count_reg[0] ;
  wire \count_reg[0]_0 ;
  wire icmp_ln54_reg_2880;
  wire icmp_ln54_reg_288_pp0_iter1_reg;
  wire \icmp_ln54_reg_288_reg[0] ;
  wire \icmp_ln54_reg_288_reg[0]_0 ;
  wire \icmp_ln54_reg_288_reg[0]_1 ;
  wire \icmp_ln54_reg_288_reg[0]_2 ;
  wire icmp_ln879_reg_283;
  wire \icmp_ln879_reg_283_reg[0] ;
  wire img_3_data_stream_0_empty_n;
  wire internal_empty_n_reg;
  wire \ireg[7]_i_1_n_0 ;
  wire \ireg[8]_i_1_n_0 ;
  wire \ireg_reg[7]_0 ;
  wire \ireg_reg[7]_1 ;
  wire \ireg_reg[8]_0 ;
  wire \ireg_reg[8]_1 ;
  wire t_V_2_reg_170;
  wire t_V_2_reg_1700;
  wire \t_V_2_reg_170_reg[0] ;
  wire \t_V_2_reg_170_reg[0]_0 ;
  wire \t_V_2_reg_170_reg[0]_1 ;
  wire [0:0]\t_V_2_reg_170_reg[0]_2 ;
  wire tmp_last_V_reg_297;
  wire [0:0]\tmp_last_V_reg_297_reg[0] ;
  wire video_out_TREADY;
  wire video_out_TREADY_0;

  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(Q),
        .I2(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[2] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00007700F0007700)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\t_V_2_reg_170_reg[0]_2 ),
        .I2(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(icmp_ln54_reg_288_pp0_iter1_reg),
        .O(\ap_CS_fsm[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4404440400044404)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[3]_1 ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .I5(icmp_ln54_reg_288_pp0_iter1_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(\ireg_reg[8]_0 ),
        .I1(ap_rst_n),
        .O(\ap_CS_fsm[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA200000AA20)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter0_i_2__0_n_0),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h888888F8FFFFFFFF)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(\t_V_2_reg_170_reg[0]_1 ),
        .I1(\ireg_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\icmp_ln54_reg_288_reg[0]_2 ),
        .I4(img_3_data_stream_0_empty_n),
        .I5(\t_V_2_reg_170_reg[0]_2 ),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h8A800000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(ap_enable_reg_pp0_iter0_i_2__0_n_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hF3F300F3FFFFAAFF)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(img_3_data_stream_0_empty_n),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(icmp_ln54_reg_288_pp0_iter1_reg),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\icmp_ln54_reg_288_reg[0]_2 ),
        .I5(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .O(ap_block_pp0_stage0_11001));
  LUT6 #(
    .INIT(64'hAA000000FE000000)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(img_3_data_stream_0_empty_n),
        .I3(ap_enable_reg_pp0_iter2_i_4_n_0),
        .I4(ap_rst_n),
        .I5(\ireg_reg[8]_0 ),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hFF0CCC0CFF00EE00)) 
    ap_enable_reg_pp0_iter2_i_4
       (.I0(img_3_data_stream_0_empty_n),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(icmp_ln54_reg_288_pp0_iter1_reg),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\icmp_ln54_reg_288_reg[0]_2 ),
        .I5(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .O(ap_enable_reg_pp0_iter2_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h40FFC0C0)) 
    \count[0]_i_1 
       (.I0(video_out_TREADY),
        .I1(\count_reg[0] ),
        .I2(ap_rst_n),
        .I3(\icmp_ln54_reg_288_reg[0] ),
        .I4(\count_reg[0]_0 ),
        .O(video_out_TREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    \count[1]_i_1 
       (.I0(\count_reg[0] ),
        .I1(video_out_TREADY),
        .I2(\count_reg[0]_0 ),
        .I3(\icmp_ln54_reg_288_reg[0] ),
        .O(count));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln54_reg_288[0]_i_1 
       (.I0(\t_V_2_reg_170_reg[0]_2 ),
        .I1(icmp_ln54_reg_2880),
        .I2(\icmp_ln54_reg_288_reg[0]_2 ),
        .O(\icmp_ln54_reg_288_reg[0]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln54_reg_288_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln54_reg_288_reg[0]_2 ),
        .I1(icmp_ln54_reg_2880),
        .I2(icmp_ln54_reg_288_pp0_iter1_reg),
        .O(\icmp_ln54_reg_288_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000A000A0A0C0A0)) 
    \ireg[7]_i_1 
       (.I0(\ireg_reg[7]_0 ),
        .I1(\ireg_reg[7]_1 ),
        .I2(ap_rst_n),
        .I3(\ireg_reg[8]_1 ),
        .I4(video_out_TREADY),
        .I5(\ireg_reg[8]_0 ),
        .O(\ireg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00C00040)) 
    \ireg[8]_i_1 
       (.I0(\icmp_ln54_reg_288_reg[0] ),
        .I1(ap_rst_n),
        .I2(\ireg_reg[8]_1 ),
        .I3(video_out_TREADY),
        .I4(\ireg_reg[8]_0 ),
        .O(\ireg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[7]_i_1_n_0 ),
        .Q(\ireg_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[8]_i_1_n_0 ),
        .Q(\ireg_reg[8]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \mOutPtr[1]_i_2__6 
       (.I0(\icmp_ln54_reg_288_reg[0]_2 ),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(img_3_data_stream_0_empty_n),
        .I3(Q),
        .I4(ap_rst_n),
        .I5(\ireg_reg[8]_0 ),
        .O(\icmp_ln54_reg_288_reg[0] ));
  LUT6 #(
    .INIT(64'hF0F0E0F0E0F0E0F0)) 
    \t_V_2_reg_170[0]_i_1 
       (.I0(\t_V_2_reg_170_reg[0] ),
        .I1(\t_V_2_reg_170_reg[0]_0 ),
        .I2(ap_NS_fsm1),
        .I3(Q),
        .I4(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .I5(\t_V_2_reg_170_reg[0]_1 ),
        .O(t_V_2_reg_170));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_2_reg_170[0]_i_2 
       (.I0(icmp_ln54_reg_2880),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\t_V_2_reg_170_reg[0]_2 ),
        .O(t_V_2_reg_1700));
  LUT6 #(
    .INIT(64'h0C080C0CCCCCCCCC)) 
    \t_V_2_reg_170[0]_i_8 
       (.I0(img_3_data_stream_0_empty_n),
        .I1(Q),
        .I2(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .I3(\icmp_ln54_reg_288_reg[0]_2 ),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(\t_V_2_reg_170_reg[0]_1 ),
        .O(icmp_ln54_reg_2880));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \tmp_last_V_reg_297[0]_i_1 
       (.I0(\tmp_last_V_reg_297_reg[0] ),
        .I1(icmp_ln879_reg_283),
        .I2(icmp_ln54_reg_2880),
        .I3(\t_V_2_reg_170_reg[0]_2 ),
        .I4(tmp_last_V_reg_297),
        .O(\icmp_ln879_reg_283_reg[0] ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf_26
   (Q,
    \ap_CS_fsm_reg[2] ,
    video_in_TREADY,
    S,
    video_in_TVALID,
    CO,
    \ireg_reg[0]_0 ,
    ap_rst_n,
    \ireg_reg[0]_1 ,
    \ireg_reg[0]_2 ,
    icmp_ln25_reg_260,
    img_1_data_stream_0_full_n,
    ap_enable_reg_pp0_iter0,
    D,
    out,
    E,
    ap_clk);
  output [0:0]Q;
  output \ap_CS_fsm_reg[2] ;
  output video_in_TREADY;
  output [2:0]S;
  output [8:0]video_in_TVALID;
  input [0:0]CO;
  input [0:0]\ireg_reg[0]_0 ;
  input ap_rst_n;
  input [0:0]\ireg_reg[0]_1 ;
  input \ireg_reg[0]_2 ;
  input icmp_ln25_reg_260;
  input img_1_data_stream_0_full_n;
  input ap_enable_reg_pp0_iter0;
  input [8:0]D;
  input [7:0]out;
  input [0:0]E;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire icmp_ln25_reg_260;
  wire img_1_data_stream_0_full_n;
  wire \ireg[8]_i_1_n_0 ;
  wire [0:0]\ireg_reg[0]_0 ;
  wire [0:0]\ireg_reg[0]_1 ;
  wire \ireg_reg[0]_2 ;
  wire \ireg_reg_n_0_[0] ;
  wire \ireg_reg_n_0_[1] ;
  wire \ireg_reg_n_0_[2] ;
  wire \ireg_reg_n_0_[3] ;
  wire \ireg_reg_n_0_[4] ;
  wire \ireg_reg_n_0_[5] ;
  wire \ireg_reg_n_0_[6] ;
  wire \ireg_reg_n_0_[7] ;
  wire [7:0]out;
  wire video_in_TREADY;
  wire [8:0]video_in_TVALID;

  LUT2 #(
    .INIT(4'h1)) 
    ap_NS_fsm3_carry__1_i_1
       (.I0(out[6]),
        .I1(out[7]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm3_carry__1_i_2
       (.I0(out[5]),
        .I1(out[4]),
        .I2(out[3]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm3_carry__1_i_3
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h02AAFFFF)) 
    \ireg[8]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(\ireg_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\ireg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h555DFFFF)) 
    \ireg[8]_i_3 
       (.I0(\ireg_reg[0]_1 ),
        .I1(\ireg_reg[0]_2 ),
        .I2(icmp_ln25_reg_260),
        .I3(img_1_data_stream_0_full_n),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\ireg_reg_n_0_[0] ),
        .R(\ireg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\ireg_reg_n_0_[1] ),
        .R(\ireg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\ireg_reg_n_0_[2] ),
        .R(\ireg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\ireg_reg_n_0_[3] ),
        .R(\ireg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\ireg_reg_n_0_[4] ),
        .R(\ireg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\ireg_reg_n_0_[5] ),
        .R(\ireg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\ireg_reg_n_0_[6] ),
        .R(\ireg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\ireg_reg_n_0_[7] ),
        .R(\ireg[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(Q),
        .R(\ireg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata_int[0]_i_1 
       (.I0(\ireg_reg_n_0_[0] ),
        .I1(Q),
        .I2(D[0]),
        .O(video_in_TVALID[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata_int[1]_i_1 
       (.I0(\ireg_reg_n_0_[1] ),
        .I1(Q),
        .I2(D[1]),
        .O(video_in_TVALID[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata_int[2]_i_1 
       (.I0(\ireg_reg_n_0_[2] ),
        .I1(Q),
        .I2(D[2]),
        .O(video_in_TVALID[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata_int[3]_i_1 
       (.I0(\ireg_reg_n_0_[3] ),
        .I1(Q),
        .I2(D[3]),
        .O(video_in_TVALID[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata_int[4]_i_1 
       (.I0(\ireg_reg_n_0_[4] ),
        .I1(Q),
        .I2(D[4]),
        .O(video_in_TVALID[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata_int[5]_i_1 
       (.I0(\ireg_reg_n_0_[5] ),
        .I1(Q),
        .I2(D[5]),
        .O(video_in_TVALID[5]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata_int[6]_i_1 
       (.I0(\ireg_reg_n_0_[6] ),
        .I1(Q),
        .I2(D[6]),
        .O(video_in_TVALID[6]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata_int[7]_i_1__0 
       (.I0(\ireg_reg_n_0_[7] ),
        .I1(Q),
        .I2(D[7]),
        .O(video_in_TVALID[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata_int[8]_i_2__0 
       (.I0(D[8]),
        .I1(Q),
        .O(video_in_TVALID[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h08)) 
    video_in_TREADY_INST_0
       (.I0(D[8]),
        .I1(ap_rst_n),
        .I2(Q),
        .O(video_in_TREADY));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0
   (p_0_in,
    \ireg_reg[0]_0 ,
    \ireg_reg[1]_0 ,
    ap_rst_n,
    \ireg_reg[1]_1 ,
    video_out_TREADY,
    tmp_last_V_reg_297,
    ap_clk);
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input \ireg_reg[1]_0 ;
  input ap_rst_n;
  input \ireg_reg[1]_1 ;
  input video_out_TREADY;
  input tmp_last_V_reg_297;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n;
  wire \ireg[0]_i_1_n_0 ;
  wire \ireg[1]_i_1_n_0 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire \ireg_reg[1]_1 ;
  wire p_0_in;
  wire tmp_last_V_reg_297;
  wire video_out_TREADY;

  LUT6 #(
    .INIT(64'h0000A000A0A0C0A0)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(tmp_last_V_reg_297),
        .I2(ap_rst_n),
        .I3(\ireg_reg[1]_1 ),
        .I4(video_out_TREADY),
        .I5(p_0_in),
        .O(\ireg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00C00040)) 
    \ireg[1]_i_1 
       (.I0(\ireg_reg[1]_0 ),
        .I1(ap_rst_n),
        .I2(\ireg_reg[1]_1 ),
        .I3(video_out_TREADY),
        .I4(p_0_in),
        .O(\ireg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_0 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_ibuf__parameterized0_9
   (p_0_in,
    \ireg_reg[0]_0 ,
    \ireg_reg[1]_0 ,
    ap_rst_n,
    \ireg_reg[1]_1 ,
    video_out_TREADY,
    ap_clk);
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input \ireg_reg[1]_0 ;
  input ap_rst_n;
  input \ireg_reg[1]_1 ;
  input video_out_TREADY;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n;
  wire \ireg[0]_i_1_n_0 ;
  wire \ireg[1]_i_1_n_0 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire \ireg_reg[1]_1 ;
  wire p_0_in;
  wire video_out_TREADY;

  LUT5 #(
    .INIT(32'h008088C8)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(ap_rst_n),
        .I2(\ireg_reg[1]_1 ),
        .I3(video_out_TREADY),
        .I4(p_0_in),
        .O(\ireg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00C00040)) 
    \ireg[1]_i_1 
       (.I0(\ireg_reg[1]_0 ),
        .I1(ap_rst_n),
        .I2(\ireg_reg[1]_1 ),
        .I3(video_out_TREADY),
        .I4(p_0_in),
        .O(\ireg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_0 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf
   (\odata_int_reg[8]_0 ,
    video_out_TDATA,
    video_out_TREADY,
    ap_rst_n,
    \odata_int_reg[8]_1 ,
    \odata_int_reg[8]_2 ,
    \odata_int_reg[7]_0 ,
    \odata_int_reg[7]_1 ,
    ap_rst,
    ap_clk);
  output \odata_int_reg[8]_0 ;
  output [0:0]video_out_TDATA;
  input video_out_TREADY;
  input ap_rst_n;
  input \odata_int_reg[8]_1 ;
  input \odata_int_reg[8]_2 ;
  input \odata_int_reg[7]_0 ;
  input \odata_int_reg[7]_1 ;
  input ap_rst;
  input ap_clk;

  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire \odata_int[7]_i_2_n_0 ;
  wire \odata_int[7]_i_4_n_0 ;
  wire \odata_int[8]_i_1_n_0 ;
  wire \odata_int_reg[7]_0 ;
  wire \odata_int_reg[7]_1 ;
  wire \odata_int_reg[8]_0 ;
  wire \odata_int_reg[8]_1 ;
  wire \odata_int_reg[8]_2 ;
  wire [0:0]video_out_TDATA;
  wire video_out_TREADY;

  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \odata_int[7]_i_2 
       (.I0(\odata_int_reg[7]_0 ),
        .I1(\odata_int_reg[8]_2 ),
        .I2(\odata_int_reg[7]_1 ),
        .I3(\odata_int[7]_i_4_n_0 ),
        .I4(video_out_TDATA),
        .O(\odata_int[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \odata_int[7]_i_4 
       (.I0(\odata_int_reg[8]_0 ),
        .I1(video_out_TREADY),
        .I2(ap_rst_n),
        .O(\odata_int[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \odata_int[8]_i_1 
       (.I0(\odata_int_reg[8]_1 ),
        .I1(\odata_int_reg[8]_2 ),
        .I2(video_out_TREADY),
        .I3(\odata_int_reg[8]_0 ),
        .O(\odata_int[8]_i_1_n_0 ));
  FDRE \odata_int_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[7]_i_2_n_0 ),
        .Q(video_out_TDATA),
        .R(ap_rst));
  FDRE \odata_int_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[8]_i_1_n_0 ),
        .Q(\odata_int_reg[8]_0 ),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf_27
   (ap_rst_n_0,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[2] ,
    internal_full_n_reg,
    E,
    \odata_int_reg[8]_0 ,
    ack_out,
    t_V_4_reg_196,
    SR,
    \odata_int_reg[8]_1 ,
    \ap_CS_fsm_reg[2]_0 ,
    \t_V_4_reg_196_reg[0] ,
    ap_rst_n,
    CO,
    Q,
    \SRL_SIG_reg[1][0] ,
    icmp_ln25_reg_260,
    img_1_data_stream_0_full_n,
    ap_enable_reg_pp0_iter0,
    \ireg_reg[8] ,
    \ireg_reg[8]_0 ,
    D,
    ap_clk);
  output ap_rst_n_0;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output internal_full_n_reg;
  output [0:0]E;
  output [8:0]\odata_int_reg[8]_0 ;
  output ack_out;
  output t_V_4_reg_196;
  output [0:0]SR;
  output [0:0]\odata_int_reg[8]_1 ;
  output \ap_CS_fsm_reg[2]_0 ;
  input \t_V_4_reg_196_reg[0] ;
  input ap_rst_n;
  input [0:0]CO;
  input [0:0]Q;
  input \SRL_SIG_reg[1][0] ;
  input icmp_ln25_reg_260;
  input img_1_data_stream_0_full_n;
  input ap_enable_reg_pp0_iter0;
  input \ireg_reg[8] ;
  input [0:0]\ireg_reg[8]_0 ;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[0][7]_i_2_n_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire ack_out;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire icmp_ln25_reg_260;
  wire img_1_data_stream_0_full_n;
  wire internal_full_n_reg;
  wire \ireg_reg[8] ;
  wire [0:0]\ireg_reg[8]_0 ;
  wire [8:0]\odata_int_reg[8]_0 ;
  wire [0:0]\odata_int_reg[8]_1 ;
  wire p_0_in;
  wire t_V_4_reg_196;
  wire \t_V_4_reg_196_reg[0] ;

  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(CO),
        .I1(\SRL_SIG[0][7]_i_2_n_0 ),
        .I2(Q),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(icmp_ln25_reg_260),
        .I5(img_1_data_stream_0_full_n),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(\odata_int_reg[8]_0 [8]),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\SRL_SIG[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000E0002000A000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(\t_V_4_reg_196_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_i_2__0_n_0),
        .I3(ap_rst_n),
        .I4(CO),
        .I5(\SRL_SIG[0][7]_i_2_n_0 ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF010101010)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(img_1_data_stream_0_full_n),
        .I1(icmp_ln25_reg_260),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(CO),
        .I4(\odata_int_reg[8]_0 [8]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF77F788880000)) 
    \icmp_ln25_reg_260[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\odata_int_reg[8]_0 [8]),
        .I4(CO),
        .I5(icmp_ln25_reg_260),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \ireg[8]_i_2 
       (.I0(CO),
        .I1(\ireg_reg[8] ),
        .I2(\odata_int_reg[8]_0 [8]),
        .I3(\ireg_reg[8]_0 ),
        .O(\odata_int_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(img_1_data_stream_0_full_n),
        .I1(icmp_ln25_reg_260),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(Q),
        .I4(\SRL_SIG[0][7]_i_2_n_0 ),
        .I5(CO),
        .O(internal_full_n_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \odata_int[7]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \odata_int[8]_i_1 
       (.I0(CO),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\odata_int_reg[8]_0 [8]),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hFD)) 
    \odata_int[8]_i_3 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(icmp_ln25_reg_260),
        .I2(img_1_data_stream_0_full_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  FDRE \odata_int_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[0]),
        .Q(\odata_int_reg[8]_0 [0]),
        .R(SR));
  FDRE \odata_int_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[1]),
        .Q(\odata_int_reg[8]_0 [1]),
        .R(SR));
  FDRE \odata_int_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[2]),
        .Q(\odata_int_reg[8]_0 [2]),
        .R(SR));
  FDRE \odata_int_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[3]),
        .Q(\odata_int_reg[8]_0 [3]),
        .R(SR));
  FDRE \odata_int_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[4]),
        .Q(\odata_int_reg[8]_0 [4]),
        .R(SR));
  FDRE \odata_int_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[5]),
        .Q(\odata_int_reg[8]_0 [5]),
        .R(SR));
  FDRE \odata_int_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[6]),
        .Q(\odata_int_reg[8]_0 [6]),
        .R(SR));
  FDRE \odata_int_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[7]),
        .Q(\odata_int_reg[8]_0 [7]),
        .R(SR));
  FDRE \odata_int_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[8]),
        .Q(\odata_int_reg[8]_0 [8]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FFFF7FFF)) 
    \t_V_4_reg_196[0]_i_1 
       (.I0(\odata_int_reg[8]_0 [8]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(Q),
        .I4(CO),
        .I5(\t_V_4_reg_196_reg[0] ),
        .O(t_V_4_reg_196));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_4_reg_196[0]_i_2 
       (.I0(\odata_int_reg[8]_0 [8]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(Q),
        .I4(CO),
        .O(ack_out));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00B00000)) 
    \tmp_data_V_reg_269[7]_i_1 
       (.I0(\odata_int_reg[8]_0 [8]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0
   (\odata_int_reg[1]_0 ,
    video_out_TLAST,
    video_out_TREADY,
    ap_rst_n,
    p_0_in,
    \odata_int_reg[1]_1 ,
    \odata_int_reg[0]_0 ,
    tmp_last_V_reg_297,
    ap_rst,
    ap_clk);
  output \odata_int_reg[1]_0 ;
  output [0:0]video_out_TLAST;
  input video_out_TREADY;
  input ap_rst_n;
  input p_0_in;
  input \odata_int_reg[1]_1 ;
  input \odata_int_reg[0]_0 ;
  input tmp_last_V_reg_297;
  input ap_rst;
  input ap_clk;

  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire \odata_int[0]_i_1_n_0 ;
  wire \odata_int[0]_i_2_n_0 ;
  wire \odata_int[1]_i_1_n_0 ;
  wire \odata_int_reg[0]_0 ;
  wire \odata_int_reg[1]_0 ;
  wire \odata_int_reg[1]_1 ;
  wire p_0_in;
  wire tmp_last_V_reg_297;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;

  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \odata_int[0]_i_1 
       (.I0(\odata_int_reg[0]_0 ),
        .I1(p_0_in),
        .I2(tmp_last_V_reg_297),
        .I3(\odata_int[0]_i_2_n_0 ),
        .I4(video_out_TLAST),
        .O(\odata_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \odata_int[0]_i_2 
       (.I0(\odata_int_reg[1]_0 ),
        .I1(video_out_TREADY),
        .I2(ap_rst_n),
        .O(\odata_int[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hBFBB)) 
    \odata_int[1]_i_1 
       (.I0(p_0_in),
        .I1(\odata_int_reg[1]_1 ),
        .I2(video_out_TREADY),
        .I3(\odata_int_reg[1]_0 ),
        .O(\odata_int[1]_i_1_n_0 ));
  FDRE \odata_int_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[0]_i_1_n_0 ),
        .Q(video_out_TLAST),
        .R(ap_rst));
  FDRE \odata_int_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[1]_i_1_n_0 ),
        .Q(\odata_int_reg[1]_0 ),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_obuf__parameterized0_10
   (\odata_int_reg[1]_0 ,
    video_out_TSTRB,
    p_0_in,
    \odata_int_reg[1]_1 ,
    video_out_TREADY,
    \odata_int_reg[0]_0 ,
    ap_rst,
    ap_clk);
  output \odata_int_reg[1]_0 ;
  output [0:0]video_out_TSTRB;
  input p_0_in;
  input \odata_int_reg[1]_1 ;
  input video_out_TREADY;
  input \odata_int_reg[0]_0 ;
  input ap_rst;
  input ap_clk;

  wire ap_clk;
  wire ap_rst;
  wire \odata_int[0]_i_1_n_0 ;
  wire \odata_int[1]_i_1_n_0 ;
  wire \odata_int_reg[0]_0 ;
  wire \odata_int_reg[1]_0 ;
  wire \odata_int_reg[1]_1 ;
  wire p_0_in;
  wire video_out_TREADY;
  wire [0:0]video_out_TSTRB;

  LUT5 #(
    .INIT(32'hDFDDD0DD)) 
    \odata_int[0]_i_1 
       (.I0(p_0_in),
        .I1(\odata_int_reg[0]_0 ),
        .I2(video_out_TREADY),
        .I3(\odata_int_reg[1]_0 ),
        .I4(video_out_TSTRB),
        .O(\odata_int[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \odata_int[1]_i_1 
       (.I0(p_0_in),
        .I1(\odata_int_reg[1]_1 ),
        .I2(video_out_TREADY),
        .I3(\odata_int_reg[1]_0 ),
        .O(\odata_int[1]_i_1_n_0 ));
  FDRE \odata_int_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[0]_i_1_n_0 ),
        .Q(video_out_TSTRB),
        .R(ap_rst));
  FDRE \odata_int_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata_int[1]_i_1_n_0 ),
        .Q(\odata_int_reg[1]_0 ),
        .R(ap_rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
