# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/clockGen/ipshared/d0f7" \
"../../../../project_1.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" \
"../../../../project_1.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" \
"../../../../project_1.ip_user_files/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0_clk_wiz.v" \
"../../../../project_1.ip_user_files/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0.v" \
"../../../../project_1.ip_user_files/bd/clockGen/sim/clockGen.v" \
"../../../../project_1.srcs/sources_1/new/HDMI_FrameGen_top.v" \
"../../../../project_1.srcs/sources_1/new/HDMI_FrameRead.v" \
"../../../../project_1.srcs/sources_1/new/HDMI_Out.v" \
"../../../../project_1.srcs/sources_1/new/HDMI_PixelROM.v" \
"../../../../project_1.srcs/sources_1/new/HDMI_TX.v" \
"../../../../project_1.srcs/sources_1/new/HDMI_Timing.v" \
"../../../../project_1.srcs/sources_1/new/InputRead.v" \
"../../../../project_1.srcs/sources_1/new/Mem_Timing.v" \
"../../../../project_1.srcs/sources_1/new/Mem_Writer.v" \
"../../../../project_1.srcs/sources_1/new/TMDS-rev2.v" \
"../../../../project_1.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" \
"../../../../project_1.gen/sources_1/bd/clockGen/hdl/clockGen_wrapper.v" \
"../../../../project_1.srcs/sources_1/new/test_top.v" \
"../../../../project_1.srcs/sim_1/new/test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
