<profile>

<section name = "Vitis HLS Report for 'fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_s'" level="0">
<item name = "Date">Thu Jan 27 12:47:31 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">fft2DKernel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.983 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s_fu_158">twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s, 4, 4, 16.000 ns, 16.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L_BFLYs_LOOP">?, ?, 7, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1273, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 28, 3475, 1962, -</column>
<column name="Memory">0, -, 32, 33, -</column>
<column name="Multiplexer">-, -, -, 96, -</column>
<column name="Register">-, -, 660, 64, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s_fu_158">twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s, 0, 28, 3475, 1962, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="twiddleObj_twiddleTable_M_imag_V_1_U">fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_bxn, 0, 32, 33, 0, 16, 18, 1, 288</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln712_24_fu_309_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_25_fu_321_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_26_fu_333_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_29_fu_481_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_30_fu_487_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_31_fu_493_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_32_fu_499_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_35_fu_570_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_36_fu_576_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_37_fu_582_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_38_fu_588_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_41_fu_622_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_42_fu_628_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_43_fu_634_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_44_fu_640_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln712_fu_303_p2">+, 0, 0, 35, 28, 28</column>
<column name="bflyOutData_M_imag_V_0_fu_361_p2">+, 0, 0, 36, 29, 29</column>
<column name="bflyOutData_M_imag_V_1_fu_527_p2">+, 0, 0, 36, 29, 29</column>
<column name="bflyOutData_M_imag_V_2_fu_616_p2">+, 0, 0, 36, 29, 29</column>
<column name="bflyOutData_M_imag_V_3_fu_668_p2">+, 0, 0, 36, 29, 29</column>
<column name="bflyOutData_M_real_V_0_fu_347_p2">+, 0, 0, 36, 29, 29</column>
<column name="bflyOutData_M_real_V_1_fu_513_p2">+, 0, 0, 36, 29, 29</column>
<column name="bflyOutData_M_real_V_2_fu_602_p2">+, 0, 0, 36, 29, 29</column>
<column name="bflyOutData_M_real_V_3_fu_654_p2">+, 0, 0, 36, 29, 29</column>
<column name="k_3_fu_173_p2">+, 0, 0, 39, 32, 2</column>
<column name="k_fu_258_p2">+, 0, 0, 39, 32, 1</column>
<column name="r_V_45_fu_411_p2">-, 0, 0, 51, 1, 44</column>
<column name="r_V_46_fu_438_p2">-, 0, 0, 51, 1, 44</column>
<column name="r_V_48_fu_554_p2">-, 0, 0, 51, 1, 44</column>
<column name="r_V_51_fu_367_p2">-, 0, 0, 51, 1, 44</column>
<column name="r_V_fu_384_p2">-, 0, 0, 51, 1, 44</column>
<column name="ret_V_fu_465_p2">-, 0, 0, 51, 1, 44</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage0_iter6">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_271">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="tmp_nbreadreq_fu_98_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln151_fu_274_p2">icmp, 0, 0, 19, 30, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="ap_phi_mux_k1_phi_fu_138_p6">14, 3, 32, 96</column>
<column name="ap_phi_mux_k_1_phi_fu_151_p4">14, 3, 32, 96</column>
<column name="fftOutData_local_blk_n">9, 2, 1, 2</column>
<column name="k1_reg_134">9, 2, 32, 64</column>
<column name="p_fftInData_reOrdered_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="X_of_ns_M_imag_V_0_reg_756">27, 0, 27, 0</column>
<column name="X_of_ns_M_imag_V_1_reg_767">27, 0, 27, 0</column>
<column name="X_of_ns_M_imag_V_2_reg_779">27, 0, 27, 0</column>
<column name="X_of_ns_M_imag_V_3_reg_791">27, 0, 27, 0</column>
<column name="X_of_ns_M_real_V_0_reg_751">27, 0, 27, 0</column>
<column name="X_of_ns_M_real_V_1_reg_761">27, 0, 27, 0</column>
<column name="X_of_ns_M_real_V_2_reg_773">27, 0, 27, 0</column>
<column name="X_of_ns_M_real_V_3_reg_785">27, 0, 27, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="bflyOutData_M_imag_V_0_reg_816">29, 0, 29, 0</column>
<column name="bflyOutData_M_imag_V_1_reg_826">29, 0, 29, 0</column>
<column name="bflyOutData_M_imag_V_2_reg_836">29, 0, 29, 0</column>
<column name="bflyOutData_M_imag_V_3_reg_846">29, 0, 29, 0</column>
<column name="bflyOutData_M_real_V_0_reg_811">29, 0, 29, 0</column>
<column name="bflyOutData_M_real_V_1_reg_821">29, 0, 29, 0</column>
<column name="bflyOutData_M_real_V_2_reg_831">29, 0, 29, 0</column>
<column name="bflyOutData_M_real_V_3_reg_841">29, 0, 29, 0</column>
<column name="grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s_fu_158_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln151_reg_807">1, 0, 1, 0</column>
<column name="k1_reg_134">32, 0, 32, 0</column>
<column name="k_reg_802">32, 0, 32, 0</column>
<column name="tmp_reg_747">1, 0, 1, 0</column>
<column name="trunc_ln151_reg_797">4, 0, 4, 0</column>
<column name="trunc_ln151_reg_797_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="icmp_ln151_reg_807">64, 32, 1, 0</column>
<column name="tmp_reg_747">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="p_fftInData_reOrdered_dout">in, 256, ap_fifo, p_fftInData_reOrdered, pointer</column>
<column name="p_fftInData_reOrdered_empty_n">in, 1, ap_fifo, p_fftInData_reOrdered, pointer</column>
<column name="p_fftInData_reOrdered_read">out, 1, ap_fifo, p_fftInData_reOrdered, pointer</column>
<column name="fftOutData_local_din">out, 256, ap_fifo, fftOutData_local, pointer</column>
<column name="fftOutData_local_full_n">in, 1, ap_fifo, fftOutData_local, pointer</column>
<column name="fftOutData_local_write">out, 1, ap_fifo, fftOutData_local, pointer</column>
</table>
</item>
</section>
</profile>
