{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688145166883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688145166883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:12:46 2023 " "Processing started: Fri Jun 30 14:12:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688145166883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145166883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc_v32i -c risc_v32i " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc_v32i -c risc_v32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145166883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688145167050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688145167050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/slt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/slt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "fontes/slt.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/slt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/comparator_1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/comparator_1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_1b " "Found entity 1: comparator_1b" {  } { { "fontes/comparator_1b.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/comparator_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_left_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_logic-arch_SLL " "Found design unit 1: shift_left_logic-arch_SLL" {  } { { "shift_left_logic.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/shift_left_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172867 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left_logic " "Found entity 1: shift_left_logic" {  } { { "shift_left_logic.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/shift_left_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_right_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_right_logic-arch_SRL " "Found design unit 1: shift_right_logic-arch_SRL" {  } { { "shift_right_logic.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/shift_right_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172868 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_right_logic " "Found entity 1: shift_right_logic" {  } { { "shift_right_logic.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/shift_right_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_arithmetic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_right_arithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_right_arithmetic-arch_SRA " "Found design unit 1: shift_right_arithmetic-arch_SRA" {  } { { "shift_right_arithmetic.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/shift_right_arithmetic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172868 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_right_arithmetic " "Found entity 1: shift_right_arithmetic" {  } { { "shift_right_arithmetic.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/shift_right_arithmetic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/xor32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/xor32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "fontes/xor32.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/xor32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/signal_ext12_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/signal_ext12_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signal_ext12_32 " "Found entity 1: signal_ext12_32" {  } { { "fontes/signal_ext12_32.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/signal_ext12_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/risc_v32i.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/risc_v32i.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v32i " "Found entity 1: risc_v32i" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fontes/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch_PC " "Found design unit 1: PC-arch_PC" {  } { { "fontes/PC.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172869 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "fontes/PC.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/or32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/or32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "fontes/or32.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/or32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/memoria_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fontes/memoria_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_instrucao-arch_memoria_instrucao " "Found design unit 1: memoria_instrucao-arch_memoria_instrucao" {  } { { "fontes/memoria_instrucao.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/memoria_instrucao.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172870 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_instrucao " "Found entity 1: memoria_instrucao" {  } { { "fontes/memoria_instrucao.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/memoria_instrucao.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/full_adder32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/full_adder32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder32 " "Found entity 1: full_adder32" {  } { { "fontes/full_adder32.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/full_adder32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "fontes/full_adder.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fontes/banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-arch_banco_registradores " "Found design unit 1: banco_registradores-arch_banco_registradores" {  } { { "fontes/banco_registradores.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/banco_registradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172871 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "fontes/banco_registradores.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/banco_registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/and32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/and32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "fontes/and32.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/and32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/add_sub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/add_sub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "fontes/add_sub.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/add_sub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/mux21_1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/mux21_1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_1b " "Found entity 1: mux21_1b" {  } { { "fontes/mux21_1b.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/mux21_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/mux21_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/mux21_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_32b " "Found entity 1: mux21_32b" {  } { { "fontes/mux21_32b.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/mux21_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/mux81_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/mux81_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux81_32b " "Found entity 1: mux81_32b" {  } { { "fontes/mux81_32b.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/mux81_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_v09-RTL " "Found design unit 1: lpm_constant0_lpm_constant_v09-RTL" {  } { { "lpm_constant0.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172873 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172873 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_v09 " "Found entity 1: lpm_constant0_lpm_constant_v09" {  } { { "lpm_constant0.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172873 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/add4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/add4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "fontes/add4.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/add4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/controle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/controle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "fontes/controle.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/controle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/DivisorFrequencia.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/DivisorFrequencia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrequencia " "Found entity 1: DivisorFrequencia" {  } { { "fontes/DivisorFrequencia.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/DivisorFrequencia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "fontes/alu.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/srl_sra.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/srl_sra.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 srl_sra " "Found entity 1: srl_sra" {  } { { "fontes/srl_sra.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/srl_sra.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/set_if_less_than.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/set_if_less_than.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 set_if_less_than " "Found entity 1: set_if_less_than" {  } { { "fontes/set_if_less_than.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/set_if_less_than.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/comparator_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/comparator_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32b " "Found entity 1: comparator_32b" {  } { { "fontes/comparator_32b.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/comparator_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/and_5b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/and_5b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_5b " "Found entity 1: and_5b" {  } { { "fontes/and_5b.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/and_5b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/or_5b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/or_5b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_5b " "Found entity 1: or_5b" {  } { { "fontes/or_5b.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/or_5b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/mux81_1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/mux81_1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux81_1b " "Found entity 1: mux81_1b" {  } { { "fontes/mux81_1b.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/mux81_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688145172875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145172875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_v32i " "Elaborating entity \"risc_v32i\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688145172905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst1 " "Elaborating entity \"alu\" for hierarchy \"alu:inst1\"" {  } { { "fontes/risc_v32i.bdf" "inst1" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { 64 1656 1848 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145172907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81_1b alu:inst1\|mux81_1b:inst29 " "Elaborating entity \"mux81_1b\" for hierarchy \"alu:inst1\|mux81_1b:inst29\"" {  } { { "fontes/alu.bdf" "inst29" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/alu.bdf" { { -232 1232 1368 -40 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145172908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_1b alu:inst1\|mux81_1b:inst29\|mux21_1b:inst6 " "Elaborating entity \"mux21_1b\" for hierarchy \"alu:inst1\|mux81_1b:inst29\|mux21_1b:inst6\"" {  } { { "fontes/mux81_1b.bdf" "inst6" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/mux81_1b.bdf" { { 344 952 1048 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145172909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_32b alu:inst1\|comparator_32b:inst25 " "Elaborating entity \"comparator_32b\" for hierarchy \"alu:inst1\|comparator_32b:inst25\"" {  } { { "fontes/alu.bdf" "inst25" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/alu.bdf" { { -232 800 1080 -104 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145172910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_1b alu:inst1\|comparator_32b:inst25\|comparator_1b:inst31 " "Elaborating entity \"comparator_1b\" for hierarchy \"alu:inst1\|comparator_32b:inst25\|comparator_1b:inst31\"" {  } { { "fontes/comparator_32b.bdf" "inst31" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/comparator_32b.bdf" { { 1344 2112 2392 1472 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145172911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81_32b alu:inst1\|mux81_32b:inst1 " "Elaborating entity \"mux81_32b\" for hierarchy \"alu:inst1\|mux81_32b:inst1\"" {  } { { "fontes/alu.bdf" "inst1" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/alu.bdf" { { -232 312 480 -40 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145172941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_32b alu:inst1\|mux81_32b:inst1\|mux21_32b:inst12 " "Elaborating entity \"mux21_32b\" for hierarchy \"alu:inst1\|mux81_32b:inst1\|mux21_32b:inst12\"" {  } { { "fontes/mux81_32b.bdf" "inst12" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/mux81_32b.bdf" { { 288 856 1024 384 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145172943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub alu:inst1\|add_sub:inst " "Elaborating entity \"add_sub\" for hierarchy \"alu:inst1\|add_sub:inst\"" {  } { { "fontes/alu.bdf" "inst" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/alu.bdf" { { -216 -136 56 -120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145172993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:inst1\|add_sub:inst\|full_adder:inst29 " "Elaborating entity \"full_adder\" for hierarchy \"alu:inst1\|add_sub:inst\|full_adder:inst29\"" {  } { { "fontes/add_sub.bdf" "inst29" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/add_sub.bdf" { { 3496 744 896 3592 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145172993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_logic alu:inst1\|shift_left_logic:inst3 " "Elaborating entity \"shift_left_logic\" for hierarchy \"alu:inst1\|shift_left_logic:inst3\"" {  } { { "fontes/alu.bdf" "inst3" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/alu.bdf" { { -104 -136 96 -24 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145172999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_if_less_than alu:inst1\|set_if_less_than:inst4 " "Elaborating entity \"set_if_less_than\" for hierarchy \"alu:inst1\|set_if_less_than:inst4\"" {  } { { "fontes/alu.bdf" "inst4" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/alu.bdf" { { -8 -136 56 88 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32 alu:inst1\|xor32:inst6 " "Elaborating entity \"xor32\" for hierarchy \"alu:inst1\|xor32:inst6\"" {  } { { "fontes/alu.bdf" "inst6" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/alu.bdf" { { 104 -136 64 200 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_sra alu:inst1\|srl_sra:inst7 " "Elaborating entity \"srl_sra\" for hierarchy \"alu:inst1\|srl_sra:inst7\"" {  } { { "fontes/alu.bdf" "inst7" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/alu.bdf" { { 216 -136 72 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_arithmetic alu:inst1\|srl_sra:inst7\|shift_right_arithmetic:inst " "Elaborating entity \"shift_right_arithmetic\" for hierarchy \"alu:inst1\|srl_sra:inst7\|shift_right_arithmetic:inst\"" {  } { { "fontes/srl_sra.bdf" "inst" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/srl_sra.bdf" { { 192 488 720 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_logic alu:inst1\|srl_sra:inst7\|shift_right_logic:inst1 " "Elaborating entity \"shift_right_logic\" for hierarchy \"alu:inst1\|srl_sra:inst7\|shift_right_logic:inst1\"" {  } { { "fontes/srl_sra.bdf" "inst1" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/srl_sra.bdf" { { 312 488 720 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 alu:inst1\|or32:inst8 " "Elaborating entity \"or32\" for hierarchy \"alu:inst1\|or32:inst8\"" {  } { { "fontes/alu.bdf" "inst8" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/alu.bdf" { { 328 -136 64 424 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173015 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst39 " "Primitive \"OR2\" of instance \"inst39\" not used" {  } { { "fontes/or32.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/or32.bdf" { { 232 1304 1368 280 "inst39" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1688145173016 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst40 " "Primitive \"OR2\" of instance \"inst40\" not used" {  } { { "fontes/or32.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/or32.bdf" { { 280 1304 1368 328 "inst40" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1688145173016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 alu:inst1\|and32:inst9 " "Elaborating entity \"and32\" for hierarchy \"alu:inst1\|and32:inst9\"" {  } { { "fontes/alu.bdf" "inst9" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/alu.bdf" { { 440 -136 64 536 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_instrucao memoria_instrucao:inst5 " "Elaborating entity \"memoria_instrucao\" for hierarchy \"memoria_instrucao:inst5\"" {  } { { "fontes/risc_v32i.bdf" "inst5" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { 136 416 632 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst " "Elaborating entity \"PC\" for hierarchy \"PC:inst\"" {  } { { "fontes/risc_v32i.bdf" "inst" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { 136 40 232 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:inst10 " "Elaborating entity \"controle\" for hierarchy \"controle:inst10\"" {  } { { "fontes/risc_v32i.bdf" "inst10" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -424 880 1112 -328 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173304 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "fontes/controle.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/controle.bdf" { { 192 336 384 224 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1688145173305 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "fontes/controle.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/controle.bdf" { { 312 336 384 344 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1688145173305 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "fontes/controle.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/controle.bdf" { { 360 336 384 392 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1688145173305 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst11 " "Block or symbol \"NOT\" of instance \"inst11\" overlaps another block or symbol" {  } { { "fontes/controle.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/controle.bdf" { { 512 336 384 544 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1688145173305 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "fontes/controle.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/controle.bdf" { { 544 336 384 576 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1688145173305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 add4:inst40 " "Elaborating entity \"add4\" for hierarchy \"add4:inst40\"" {  } { { "fontes/risc_v32i.bdf" "inst40" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -264 264 472 -168 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 add4:inst40\|lpm_constant0:inst " "Elaborating entity \"lpm_constant0\" for hierarchy \"add4:inst40\|lpm_constant0:inst\"" {  } { { "fontes/add4.bdf" "inst" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/add4.bdf" { { 144 360 472 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0_lpm_constant_v09 add4:inst40\|lpm_constant0:inst\|lpm_constant0_lpm_constant_v09:lpm_constant0_lpm_constant_v09_component " "Elaborating entity \"lpm_constant0_lpm_constant_v09\" for hierarchy \"add4:inst40\|lpm_constant0:inst\|lpm_constant0_lpm_constant_v09:lpm_constant0_lpm_constant_v09_component\"" {  } { { "lpm_constant0.vhd" "lpm_constant0_lpm_constant_v09_component" { Text "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/lpm_constant0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_ext12_32 signal_ext12_32:inst2 " "Elaborating entity \"signal_ext12_32\" for hierarchy \"signal_ext12_32:inst2\"" {  } { { "fontes/risc_v32i.bdf" "inst2" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { 288 848 1072 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173325 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst32 " "Primitive \"WIRE\" of instance \"inst32\" not used" {  } { { "fontes/signal_ext12_32.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/signal_ext12_32.bdf" { { 344 1528 1576 376 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1688145173326 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst75 " "Primitive \"WIRE\" of instance \"inst75\" not used" {  } { { "fontes/signal_ext12_32.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/signal_ext12_32.bdf" { { 816 440 488 848 "inst75" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1688145173326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst28 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst28\"" {  } { { "fontes/risc_v32i.bdf" "inst28" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -8 1232 1344 40 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst28 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst28\"" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -8 1232 1344 40 "inst28" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst28 " "Instantiated megafunction \"LPM_CONSTANT:inst28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 00001 " "Parameter \"LPM_CVALUE\" = \"00001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688145173334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688145173334 ""}  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -8 1232 1344 40 "inst28" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688145173334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores banco_registradores:inst6 " "Elaborating entity \"banco_registradores\" for hierarchy \"banco_registradores:inst6\"" {  } { { "fontes/risc_v32i.bdf" "inst6" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { 80 880 1096 256 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145173334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[31\] GND " "Pin \"INSTRUCTION1\[31\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -544 1440 1649 -528 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|INSTRUCTION1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[29\] GND " "Pin \"INSTRUCTION1\[29\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -544 1440 1649 -528 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|INSTRUCTION1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[28\] GND " "Pin \"INSTRUCTION1\[28\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -544 1440 1649 -528 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|INSTRUCTION1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[25\] GND " "Pin \"INSTRUCTION1\[25\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -544 1440 1649 -528 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|INSTRUCTION1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[19\] GND " "Pin \"INSTRUCTION1\[19\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -544 1440 1649 -528 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|INSTRUCTION1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[18\] GND " "Pin \"INSTRUCTION1\[18\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -544 1440 1649 -528 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|INSTRUCTION1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[13\] GND " "Pin \"INSTRUCTION1\[13\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -544 1440 1649 -528 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|INSTRUCTION1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[3\] GND " "Pin \"INSTRUCTION1\[3\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -544 1440 1649 -528 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|INSTRUCTION1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[2\] GND " "Pin \"INSTRUCTION1\[2\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -544 1440 1649 -528 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|INSTRUCTION1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -576 1440 1616 -560 "PC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -576 1440 1616 -560 "PC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[31\] GND " "Pin \"SIG_EXT12_32\[31\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[30\] GND " "Pin \"SIG_EXT12_32\[30\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[29\] GND " "Pin \"SIG_EXT12_32\[29\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[28\] GND " "Pin \"SIG_EXT12_32\[28\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[27\] GND " "Pin \"SIG_EXT12_32\[27\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[26\] GND " "Pin \"SIG_EXT12_32\[26\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[25\] GND " "Pin \"SIG_EXT12_32\[25\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[24\] GND " "Pin \"SIG_EXT12_32\[24\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[23\] GND " "Pin \"SIG_EXT12_32\[23\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[22\] GND " "Pin \"SIG_EXT12_32\[22\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[21\] GND " "Pin \"SIG_EXT12_32\[21\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[20\] GND " "Pin \"SIG_EXT12_32\[20\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[19\] GND " "Pin \"SIG_EXT12_32\[19\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[18\] GND " "Pin \"SIG_EXT12_32\[18\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[17\] GND " "Pin \"SIG_EXT12_32\[17\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[16\] GND " "Pin \"SIG_EXT12_32\[16\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[15\] GND " "Pin \"SIG_EXT12_32\[15\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[14\] GND " "Pin \"SIG_EXT12_32\[14\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[13\] GND " "Pin \"SIG_EXT12_32\[13\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[12\] GND " "Pin \"SIG_EXT12_32\[12\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[9\] GND " "Pin \"SIG_EXT12_32\[9\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[8\] GND " "Pin \"SIG_EXT12_32\[8\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[5\] GND " "Pin \"SIG_EXT12_32\[5\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -448 1440 1641 -432 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688145224188 "|risc_v32i|SIG_EXT12_32[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688145224188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688145224294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688145225708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688145225708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2214 " "Implemented 2214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688145225813 ""} { "Info" "ICUT_CUT_TM_OPINS" "201 " "Implemented 201 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688145225813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2011 " "Implemented 2011 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688145225813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688145225813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688145225823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:13:45 2023 " "Processing ended: Fri Jun 30 14:13:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688145225823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688145225823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688145225823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688145225823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1688145226382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688145226382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:13:46 2023 " "Processing started: Fri Jun 30 14:13:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688145226382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1688145226382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i " "Command: quartus_fit --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1688145226382 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1688145226404 ""}
{ "Info" "0" "" "Project  = risc_v32i" {  } {  } 0 0 "Project  = risc_v32i" 0 0 "Fitter" 0 0 1688145226405 ""}
{ "Info" "0" "" "Revision = risc_v32i" {  } {  } 0 0 "Revision = risc_v32i" 0 0 "Fitter" 0 0 1688145226405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1688145226480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1688145226480 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "risc_v32i EP2AGX45DF25I3 " "Automatically selected device EP2AGX45DF25I3 for design risc_v32i" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1688145226640 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1688145226641 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1688145226689 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1688145226689 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688145226881 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1688145226885 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF25I3 " "Device EP2AGX65DF25I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688145226932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95DF25I3 " "Device EP2AGX95DF25I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688145226932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125DF25I3 " "Device EP2AGX125DF25I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688145226932 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688145226932 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ AA19 " "Pin ~ALTERA_nCEO~ is reserved at location AA19" {  } { { "/home/mateusbarbosa/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mateusbarbosa/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/" { { 0 { 0 ""} 0 3463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688145226940 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1688145226940 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688145226942 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "203 203 " "No exact pin location assignment(s) for 203 pins of 203 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1688145227515 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "risc_v32i.sdc " "Synopsys Design Constraints File file not found: 'risc_v32i.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1688145228162 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1688145228162 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1688145228178 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1688145228178 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1688145228179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CLK~input (placed in PIN Y13 (CLK6, DIFFCLK_0p)) " "Automatically promoted node i_CLK~input (placed in PIN Y13 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688145228412 ""}  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -432 176 344 -416 "i_CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/" { { 0 { 0 ""} 0 3457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688145228412 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_RST~input (placed in PIN AA13 (CLK4, DIFFCLK_0n)) " "Automatically promoted node i_RST~input (placed in PIN AA13 (CLK4, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688145228412 ""}  } { { "fontes/risc_v32i.bdf" "" { Schematic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/fontes/risc_v32i.bdf" { { -400 176 344 -384 "i_RST" "" } } } } { "temporary_test_loc" "" { Generic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/" { { 0 { 0 ""} 0 3458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688145228412 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688145228830 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688145228834 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688145228834 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688145228838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688145228845 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688145228852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688145228852 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688145228856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688145228912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1688145228916 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688145228916 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "201 unused 2.5V 0 201 0 " "Number of I/O pins in group: 201 (unused VREF, 2.5V VCCIO, 0 input, 201 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1688145228919 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1688145228919 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1688145228919 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688145228920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688145228920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688145228920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 3 35 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688145228920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 36 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688145228920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 48 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688145228920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 48 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688145228920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 36 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688145228920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 36 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688145228920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688145228920 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1688145228920 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1688145228920 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688145229014 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1688145229018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688145230442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688145230725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688145230749 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688145236208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688145236208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688145236875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X36_Y22 X47_Y33 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X36_Y22 to location X47_Y33" {  } { { "loc" "" { Generic "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X36_Y22 to location X47_Y33"} { { 12 { 0 ""} 36 22 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1688145239862 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688145239862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1688145246122 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688145246122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688145246126 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1688145247286 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688145247301 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688145247789 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688145247824 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688145248282 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688145249213 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/output_files/risc_v32i.fit.smsg " "Generated suppressed messages file /home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/output_files/risc_v32i.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688145249840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1324 " "Peak virtual memory: 1324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688145250234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:14:10 2023 " "Processing ended: Fri Jun 30 14:14:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688145250234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688145250234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688145250234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688145250234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1688145250809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688145250810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:14:10 2023 " "Processing started: Fri Jun 30 14:14:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688145250810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1688145250810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i " "Command: quartus_asm --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1688145250810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1688145251006 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1688145252310 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1688145252387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688145252747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:14:12 2023 " "Processing ended: Fri Jun 30 14:14:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688145252747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688145252747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688145252747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1688145252747 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1688145252913 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1688145253364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688145253364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:14:13 2023 " "Processing started: Fri Jun 30 14:14:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688145253364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1688145253364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta risc_v32i -c risc_v32i " "Command: quartus_sta risc_v32i -c risc_v32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1688145253364 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1688145253389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1688145253474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1688145253474 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1688145253533 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1688145253534 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "risc_v32i.sdc " "Synopsys Design Constraints File file not found: 'risc_v32i.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1688145253925 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1688145253925 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_CLK i_CLK " "create_clock -period 1.000 -name i_CLK i_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688145253931 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688145253931 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1688145253939 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688145253939 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1688145253940 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1688145253946 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1688145254088 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688145254088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.557 " "Worst-case setup slack is -10.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.557           -8697.783 i_CLK  " "  -10.557           -8697.783 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688145254088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 i_CLK  " "    0.303               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688145254095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688145254095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688145254096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -1640.085 i_CLK  " "   -2.846           -1640.085 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688145254097 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1688145254103 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1688145254140 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1688145254689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688145254818 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1688145254829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688145254829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.943 " "Worst-case setup slack is -9.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.943           -8172.337 i_CLK  " "   -9.943           -8172.337 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688145254830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 i_CLK  " "    0.297               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688145254834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688145254835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688145254835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -1640.383 i_CLK  " "   -2.846           -1640.383 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688145254836 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1688145254840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688145254931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1688145254936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688145254936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.767 " "Worst-case setup slack is -4.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.767           -3870.874 i_CLK  " "   -4.767           -3870.874 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688145254936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 i_CLK  " "    0.150               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688145254941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688145254941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688145254942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -676.998 i_CLK  " "   -2.846            -676.998 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688145254943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688145254943 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1688145255812 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1688145255813 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688145255872 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688145255915 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688145255967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688145256023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:14:16 2023 " "Processing ended: Fri Jun 30 14:14:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688145256023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688145256023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688145256023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1688145256023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1688145256616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688145256616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:14:16 2023 " "Processing started: Fri Jun 30 14:14:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688145256616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1688145256616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i " "Command: quartus_eda --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1688145256617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1688145256862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "risc_v32i.vo /home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/simulation/qsim// simulation " "Generated file risc_v32i.vo in folder \"/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1688145257146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688145257168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:14:17 2023 " "Processing ended: Fri Jun 30 14:14:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688145257168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688145257168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688145257168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1688145257168 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1688145257263 ""}
