INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/PoolingAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PoolingAdder_tb
