#[allow(dead_code)]
pub mod bgt60tr13c_const {
    pub const RET_VAL_OK: i32 = 0;
    pub const RET_VAL_ERR: i32 = -1;

    pub const BGT60TRXX_SPI_WR_OP_MSK: u32 = 0x01000000;
    pub const BGT60TRXX_SPI_WR_OP_POS: u32 = 24;
    pub const BGT60TRXX_SPI_REGADR_MSK: u32 = 0xFE000000;
    pub const BGT60TRXX_SPI_REGADR_POS: u32 = 25;
    pub const BGT60TRXX_SPI_DATA_MSK: u32 = 0x00FFFFFF;
    pub const BGT60TRXX_SPI_DATA_POS: u32 = 0;
    pub const BGT60TRXX_SPI_BURST_MODE_REG: u32 = 0x7F;
    pub const BGT60TRXX_SPI_BURST_MODE_CMD: u32 = 0xFF000000;
    pub const BGT60TRXX_SPI_BURST_MODE_SADR_MSK: u32 = 0x00FE0000;
    pub const BGT60TRXX_SPI_BURST_MODE_SADR_POS: u32 = 17;
    pub const BGT60TRXX_SPI_BURST_MODE_RWB_MSK: u32 = 0x00010000;
    pub const BGT60TRXX_SPI_BURST_MODE_RWB_POS: u32 = 16;
    pub const BGT60TRXX_SPI_BURST_MODE_LEN_MSK: u32 = 0x0000FE00;
    pub const BGT60TRXX_SPI_BURST_MODE_LEN_POS: u32 = 9;

    pub const BGT60TRXX_REG_MAIN: u32 = 0x00;
    pub const BGT60TRXX_REG_ADC0: u32 = 0x01;
    pub const BGT60TRXX_REG_CHIP_ID: u32 = 0x02;
    pub const BGT60TRXX_REG_STAT1: u32 = 0x03;
    pub const BGT60TRXX_REG_PACR1: u32 = 0x04;
    pub const BGT60TRXX_REG_PACR2: u32 = 0x05;
    pub const BGT60TRXX_REG_SFCTL: u32 = 0x06;
    pub const BGT60TRXX_REG_SADC_CTRL: u32 = 0x07;
    pub const BGT60TRXX_REG_CSI_0: u32 = 0x08;
    pub const BGT60TRXX_REG_CSI_1: u32 = 0x09;
    pub const BGT60TRXX_REG_CSI_2: u32 = 0x0a;
    pub const BGT60TRXX_REG_CSCI: u32 = 0x0b;
    pub const BGT60TRXX_REG_CSDS_0: u32 = 0x0c;
    pub const BGT60TRXX_REG_CSDS_1: u32 = 0x0d;
    pub const BGT60TRXX_REG_CSDS_2: u32 = 0x0e;
    pub const BGT60TRXX_REG_CSDS: u32 = 0x0f;
    pub const BGT60TRXX_REG_CSU1_0: u32 = 0x10;
    pub const BGT60TRXX_REG_CSU1_1: u32 = 0x11;
    pub const BGT60TRXX_REG_CSU1_2: u32 = 0x12;
    pub const BGT60TRXX_REG_CSD1_0: u32 = 0x13;
    pub const BGT60TRXX_REG_CSD1_1: u32 = 0x14;
    pub const BGT60TRXX_REG_CSD1_2: u32 = 0x15;
    pub const BGT60TRXX_REG_CSC1: u32 = 0x16;
    pub const BGT60TRXX_REG_CSU2_0: u32 = 0x17;
    pub const BGT60TRXX_REG_CSU2_1: u32 = 0x18;
    pub const BGT60TRXX_REG_CSU2_2: u32 = 0x19;
    pub const BGT60TRXX_REG_CSD2_0: u32 = 0x1a;
    pub const BGT60TRXX_REG_CSD2_1: u32 = 0x1b;
    pub const BGT60TRXX_REG_CSD2_2: u32 = 0x1c;
    pub const BGT60TRXX_REG_CSC2: u32 = 0x1d;
    pub const BGT60TRXX_REG_CSU3_0: u32 = 0x1e;
    pub const BGT60TRXX_REG_CSU3_1: u32 = 0x1f;
    pub const BGT60TRXX_REG_CSU3_2: u32 = 0x20;
    pub const BGT60TRXX_REG_CSD3_0: u32 = 0x21;
    pub const BGT60TRXX_REG_CSD3_1: u32 = 0x22;
    pub const BGT60TRXX_REG_CSD3_2: u32 = 0x23;
    pub const BGT60TRXX_REG_CSC3: u32 = 0x24;
    pub const BGT60TRXX_REG_CSU4_0: u32 = 0x25;
    pub const BGT60TRXX_REG_CSU4_1: u32 = 0x26;
    pub const BGT60TRXX_REG_CSU4_2: u32 = 0x27;
    pub const BGT60TRXX_REG_CSD4_0: u32 = 0x28;
    pub const BGT60TRXX_REG_CSD4_1: u32 = 0x29;
    pub const BGT60TRXX_REG_CSD4_2: u32 = 0x2a;
    pub const BGT60TRXX_REG_CSC4: u32 = 0x2b;
    pub const BGT60TRXX_REG_CCR0: u32 = 0x2c;
    pub const BGT60TRXX_REG_CCR1: u32 = 0x2d;
    pub const BGT60TRXX_REG_CCR2: u32 = 0x2e;
    pub const BGT60TRXX_REG_CCR3: u32 = 0x2f;
    pub const BGT60TRXX_REG_PLL1_0: u32 = 0x30;
    pub const BGT60TRXX_REG_PLL1_1: u32 = 0x31;
    pub const BGT60TRXX_REG_PLL1_2: u32 = 0x32;
    pub const BGT60TRXX_REG_PLL1_3: u32 = 0x33;
    pub const BGT60TRXX_REG_PLL1_4: u32 = 0x34;
    pub const BGT60TRXX_REG_PLL1_5: u32 = 0x35;
    pub const BGT60TRXX_REG_PLL1_6: u32 = 0x36;
    pub const BGT60TRXX_REG_PLL1_7: u32 = 0x37;
    pub const BGT60TRXX_REG_PLL2_0: u32 = 0x38;
    pub const BGT60TRXX_REG_PLL2_1: u32 = 0x39;
    pub const BGT60TRXX_REG_PLL2_2: u32 = 0x3a;
    pub const BGT60TRXX_REG_PLL2_3: u32 = 0x3b;
    pub const BGT60TRXX_REG_PLL2_4: u32 = 0x3c;
    pub const BGT60TRXX_REG_PLL2_5: u32 = 0x3d;
    pub const BGT60TRXX_REG_PLL2_6: u32 = 0x3e;
    pub const BGT60TRXX_REG_PLL2_7: u32 = 0x3f;
    pub const BGT60TRXX_REG_PLL3_0: u32 = 0x40;
    pub const BGT60TRXX_REG_PLL3_1: u32 = 0x41;
    pub const BGT60TRXX_REG_PLL3_2: u32 = 0x42;
    pub const BGT60TRXX_REG_PLL3_3: u32 = 0x43;
    pub const BGT60TRXX_REG_PLL3_4: u32 = 0x44;
    pub const BGT60TRXX_REG_PLL3_5: u32 = 0x45;
    pub const BGT60TRXX_REG_PLL3_6: u32 = 0x46;
    pub const BGT60TRXX_REG_PLL3_7: u32 = 0x47;
    pub const BGT60TRXX_REG_PLL4_0: u32 = 0x48;
    pub const BGT60TRXX_REG_PLL4_1: u32 = 0x49;
    pub const BGT60TRXX_REG_PLL4_2: u32 = 0x4a;
    pub const BGT60TRXX_REG_PLL4_3: u32 = 0x4b;
    pub const BGT60TRXX_REG_PLL4_4: u32 = 0x4c;
    pub const BGT60TRXX_REG_PLL4_5: u32 = 0x4d;
    pub const BGT60TRXX_REG_PLL4_6: u32 = 0x4e;
    pub const BGT60TRXX_REG_PLL4_7: u32 = 0x4f;
    pub const BGT60TRXX_REG_RFT0: u32 = 0x55;
    pub const BGT60TRXX_REG_RFT1: u32 = 0x56;
    pub const BGT60TRXX_REG_PLL_DFT0: u32 = 0x59;
    pub const BGT60TRXX_REG_STAT0: u32 = 0x5d;
    pub const BGT60TRXX_REG_SDAC_RESULT: u32 = 0x5e;
    pub const BGT60TRXX_REG_FSTAT_TR13C: u32 = 0x5f;
    pub const BGT60TRXX_REG_FIFO_TR13C: u32 = 0x60;
    pub const BGT60TRXX_REG_FSTAT_UTR13D: u32 = 0x5f;
    pub const BGT60TRXX_REG_FIFO_UTR13D: u32 = 0x60;
    pub const BGT60TRXX_REG_FSTAT_UTR11: u32 = 0x63;
    pub const BGT60TRXX_REG_FIFO_UTR11: u32 = 0x64;
    pub const BGT60TRXX_REG_MAIN_FRAME_START_POS: u32 = 0;
    pub const BGT60TRXX_REG_MAIN_FRAME_START_MSK: u32 = 0x000001;
    pub const BGT60TRXX_REG_MAIN_RESET_POS: u32 = 1;
    pub const BGT60TRXX_REG_MAIN_RESET_MSK: u32 = 0x00000e;
    pub const BGT60TRXX_REG_CHIP_ID_RF_ID_POS: u32 = 0;
    pub const BGT60TRXX_REG_CHIP_ID_RF_ID_MSK: u32 = 0x0000ff;
    pub const BGT60TRXX_REG_CHIP_ID_DIGITAL_ID_POS: u32 = 8;
    pub const BGT60TRXX_REG_CHIP_ID_DIGITAL_ID_MSK: u32 = 0xffff00;
    pub const BGT60TRXX_REG_STAT1_SHAPE_GRP_CNT_POS: u32 = 0;
    pub const BGT60TRXX_REG_STAT1_SHAPE_GRP_CNT_MSK: u32 = 0x000fff;
    pub const BGT60TRXX_REG_STAT1_FRAME_CNT_POS: u32 = 12;
    pub const BGT60TRXX_REG_STAT1_FRAME_CNT_MSK: u32 = 0xfff000;
    pub const BGT60TRXX_REG_SFCTL_FIFO_CREF_POS: u32 = 0;
    pub const BGT60TRXX_REG_SFCTL_FIFO_CREF_MSK: u32 = 0x001fff;
    pub const BGT60TRXX_REG_SFCTL_FIFO_LP_MODE_POS: u32 = 13;
    pub const BGT60TRXX_REG_SFCTL_FIFO_LP_MODE_MSK: u32 = 0x002000;
    pub const BGT60TRXX_REG_SFCTL_MISO_HS_READ_POS: u32 = 16;
    pub const BGT60TRXX_REG_SFCTL_MISO_HS_READ_MSK: u32 = 0x010000;
    pub const BGT60TRXX_REG_SFCTL_LFSR_EN_POS: u32 = 17;
    pub const BGT60TRXX_REG_SFCTL_LFSR_EN_MSK: u32 = 0x020000;
    pub const BGT60TRXX_REG_SFCTL_PREFIX_EN_POS: u32 = 18;
    pub const BGT60TRXX_REG_SFCTL_PREFIX_EN_MSK: u32 = 0x040000;
    pub const BGT60TRXX_REG_STAT0_SADC_RDY_POS: u32 = 0;
    pub const BGT60TRXX_REG_STAT0_SADC_RDY_MSK: u32 = 0x000001;
    pub const BGT60TRXX_REG_STAT0_MADC_RDY_POS: u32 = 1;
    pub const BGT60TRXX_REG_STAT0_MADC_RDY_MSK: u32 = 0x000002;
    pub const BGT60TRXX_REG_STAT0_MADC_BGUP_POS: u32 = 2;
    pub const BGT60TRXX_REG_STAT0_MADC_BGUP_MSK: u32 = 0x000004;
    pub const BGT60TRXX_REG_STAT0_LDO_RDY_POS: u32 = 3;
    pub const BGT60TRXX_REG_STAT0_LDO_RDY_MSK: u32 = 0x000008;
    pub const BGT60TRXX_REG_STAT0_PM_POS: u32 = 5;
    pub const BGT60TRXX_REG_STAT0_PM_MSK: u32 = 0x0000e0;
    pub const BGT60TRXX_REG_STAT0_CH_IDX_POS: u32 = 8;
    pub const BGT60TRXX_REG_STAT0_CH_IDX_MSK: u32 = 0x000700;
    pub const BGT60TRXX_REG_STAT0_SH_IDX_POS: u32 = 11;
    pub const BGT60TRXX_REG_STAT0_SH_IDX_MSK: u32 = 0x003800;
    pub const BGT60TRXX_REG_FSTAT_FILL_STATUS_POS: u32 = 0;
    pub const BGT60TRXX_REG_FSTAT_FILL_STATUS_MSK: u32 = 0x003fff;
    pub const BGT60TRXX_REG_FSTAT_CLK_NUM_ERR_POS: u32 = 17;
    pub const BGT60TRXX_REG_FSTAT_CLK_NUM_ERR_MSK: u32 = 0x020000;
    pub const BGT60TRXX_REG_FSTAT_SPI_BURST_ERR_POS: u32 = 18;
    pub const BGT60TRXX_REG_FSTAT_SPI_BURST_ERR_MSK: u32 = 0x040000;
    pub const BGT60TRXX_REG_FSTAT_FUF_ERR_POS: u32 = 19;
    pub const BGT60TRXX_REG_FSTAT_FUF_ERR_MSK: u32 = 0x080000;
    pub const BGT60TRXX_REG_FSTAT_EMPTY_POS: u32 = 20;
    pub const BGT60TRXX_REG_FSTAT_EMPTY_MSK: u32 = 0x100000;
    pub const BGT60TRXX_REG_FSTAT_CREF_POS: u32 = 21;
    pub const BGT60TRXX_REG_FSTAT_CREF_MSK: u32 = 0x200000;
    pub const BGT60TRXX_REG_FSTAT_FULL_POS: u32 = 22;
    pub const BGT60TRXX_REG_FSTAT_FULL_MSK: u32 = 0x400000;
    pub const BGT60TRXX_REG_FSTAT_FOF_ERR_POS: u32 = 23;
    pub const BGT60TRXX_REG_FSTAT_FOF_ERR_MSK: u32 = 0x800000;
    pub const BGT60TRXX_REG_GSR0_FOU_ERR_MSK: u8 = 0x08;
    pub const BGT60TRXX_REG_GSR0_MISO_HS_READ_MSK: u8 = 0x04;
    pub const BGT60TRXX_REG_GSR0_SPI_BURST_ERR_MSK: u8 = 0x02;
    pub const BGT60TRXX_REG_GSR0_CLK_NUM_ERR_MSK: u8 = 0x01;

    pub const BGT60TRXX_RESET_SW: u32 = 0x1 << BGT60TRXX_REG_MAIN_RESET_POS;
    pub const BGT60TRXX_RESET_FSM: u32 = 0x2 << BGT60TRXX_REG_MAIN_RESET_POS;
    pub const BGT60TRXX_RESET_FIFO: u32 = 0x4 << BGT60TRXX_REG_MAIN_RESET_POS;

    pub const BGT60TRXX_REG_FSTAT_TR13C_FIFO_SIZE: u32 = 8192;
}