
*** Running vivado
    with args -log Top_level_BROM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_level_BROM.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top_level_BROM.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.414 ; gain = 83.504
INFO: [Synth 8-638] synthesizing module 'Top_level_BROM' [c:/Users/edoardo/Documents/GitHub/GameZero/GameZero/GameZero.srcs/sources_1/ip/Top_level_BROM/synth/Top_level_BROM.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Top_level_BROM' (11#1) [c:/Users/edoardo/Documents/GitHub/GameZero/GameZero/GameZero.srcs/sources_1/ip/Top_level_BROM/synth/Top_level_BROM.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 536.168 ; gain = 326.258
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 536.168 ; gain = 326.258
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 670.691 ; gain = 0.027
Finished Constraint Validation : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:45 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 670.691 ; gain = 460.781
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 670.691 ; gain = 460.781

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     2|
|2     |LUT3       |     2|
|3     |LUT4       |     1|
|4     |LUT5       |    14|
|5     |LUT6       |   150|
|6     |MUXF7      |    45|
|7     |RAMB18E1   |     1|
|8     |RAMB18E1_1 |     1|
|9     |RAMB18E1_2 |     1|
|10    |RAMB36E1   |     6|
|11    |RAMB36E1_1 |     6|
|12    |RAMB36E1_2 |     3|
|13    |RAMB36E1_3 |    40|
|14    |FDRE       |    14|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 670.691 ; gain = 460.781
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 670.691 ; gain = 454.648
