m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/moonlight/intelFPGA/20.1/modelsim_ase/bin
vdelta
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1685444906
!i10b 1
!s100 FQDUfKZPOLVebBWCX=?962
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IUGK7?Q35f@_gg3GolJ36M2
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/moonlight/mtica_projects/lab2
w1685444901
8/home/moonlight/mtica_projects/lab2/delta.sv
F/home/moonlight/mtica_projects/lab2/delta.sv
!i122 79
L0 1 41
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1685444906.000000
!s107 /home/moonlight/mtica_projects/lab2/delta.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/moonlight/mtica_projects/lab2/delta.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vdelta_tb
R0
R1
!i10b 1
!s100 B>L7JCR3dbd`l>GE:UECH3
R2
IDOf74TXSfAjRQ2@aBDVGa2
R3
S1
R4
w1685444413
8/home/moonlight/mtica_projects/lab2/delta_tb.sv
F/home/moonlight/mtica_projects/lab2/delta_tb.sv
!i122 80
L0 1 36
R5
r1
!s85 0
31
R6
!s107 /home/moonlight/mtica_projects/lab2/delta_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/moonlight/mtica_projects/lab2/delta_tb.sv|
!i113 1
R7
R8
