$date
	Mon Aug 15 18:49:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_flipflop_test $end
$var wire 1 ! q $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
x!
$end
#3
0!
1#
#6
0#
#9
1#
#10
1$
#12
0#
#15
1!
1#
#18
0#
#20
0$
#21
0!
1#
#24
0#
#27
1#
#30
0#
1$
#33
1!
1#
#36
0#
#39
1#
#40
0$
#42
0#
#45
0!
1#
#48
0#
#50
1$
#51
1!
1#
#54
0#
#57
1#
#60
0#
0$
#63
0!
1#
#66
0#
#69
1#
#70
1$
#72
0#
#75
1!
1#
#78
0#
#80
0$
#81
0!
1#
#84
0#
#87
1#
#90
0#
1$
0"
#93
1#
#96
0#
#99
1#
#100
0$
