{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../ksys_deneme.gen/sources_1/bd/k26sys",
      "name": "k26sys",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "uz_user": {
        "smartconnect_1": "",
        "uz_axi_testIP_0": ""
      },
      "uz_system": {
        "DataMover": {
          "AXI2TCM_0": "",
          "ila_0": "",
          "util_vector_logic_0": "",
          "xlconcat_0": ""
        },
        "Interrupt": {
          "Concat_interrupts": "",
          "Trigger_f_cc": "",
          "adc_delay": "",
          "delay_trigger_0": "",
          "ila_0": "",
          "mux_axi_ip_1": "",
          "vio_interrupt": ""
        },
        "axi_timebase_wdt_0": "",
        "smartconnect_0": "",
        "smartconnect_1": "",
        "timer_uptime_64bit": "",
        "uz_clocks": {
          "clk_wiz_0": "",
          "proc_sys_reset_100MHz": "",
          "proc_sys_reset_10MHz": "",
          "proc_sys_reset_25MHz": "",
          "proc_sys_reset_50MHz": ""
        },
        "uz_enable": {
          "Enable_Gates_CPLD_High": "",
          "Enable_Gates_CPLD_Low": "",
          "axi_gpio_2": "",
          "xlslice_Enable_AXI2TCM_Bit4": "",
          "xlslice_Enable_Gate_Bit1": "",
          "xlslice_Enable_Inverter_Bit0": ""
        }
      },
      "uz_digital_adapter": {
        "D1_adapter": {
          "Gates": {
            "PWM_and_SS_control_V_0": "",
            "PWM_and_SS_control_V_1": "",
            "PWM_and_SS_control_V_2": "",
            "PWM_and_SS_control_V_3": "",
            "util_vector_logic_0": "",
            "uz_interlockDeadtime_0": "",
            "uz_interlockDeadtime_1": "",
            "uz_interlockDeadtime_2": "",
            "uz_interlockDeadtime_3": "",
            "vio_Gates_2L": "",
            "xlconcat_0": "",
            "xlconstant_0": ""
          }
        },
        "D2_adapter": {
          "Gates_3L": {
            "Gates_Vector": "",
            "Interrupt_Start_Center": "",
            "PWM_SS_3L_ip_0": "",
            "Set_Deadtime_3L": "",
            "ila_0": "",
            "top_npc_state_machine_0": "",
            "vio_Gates_3L": "",
            "xlconcat_0": ""
          }
        },
        "D3_adapter": {
          "vio_D3_test": ""
        },
        "D5_adapter": {
          "IncreEncoder_V24_ip_0": "",
          "ila_Encoder": ""
        }
      },
      "uz_analog_adapter": {
        "A1_adapter": {
          "A1_ADC_LTC2311": "",
          "A1_inv_input": "",
          "A1_iobufds_inst": "",
          "adc_debug": {
            "ila_0": "",
            "xlslice_2": "",
            "xlslice_3": "",
            "xlslice_4": "",
            "xlslice_5": "",
            "xlslice_6": "",
            "xlslice_7": "",
            "xlslice_8": "",
            "xlslice_9": ""
          }
        },
        "A2_adapter": {
          "A2_ADC_LTC2311": "",
          "A2_inv_input": "",
          "A2_iobufds_inst": ""
        },
        "A3_adapter": {
          "A3_ADC_LTC2311": "",
          "A3_inv_input": "",
          "iobufds_inst_2": ""
        }
      },
      "xlconstant_0": "",
      "xlconstant_1": ""
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.4",
        "xci_name": "k26sys_zynq_ultra_ps_e_0_0",
        "xci_path": "ip\\k26sys_zynq_ultra_ps_e_0_0\\k26sys_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_0_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_0_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_0_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_10_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_11_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_12_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_12_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_13_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_14_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_14_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_15_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_15_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_16_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_16_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_17_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_17_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_18_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_18_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_18_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_19_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_19_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_1_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_1_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_20_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_20_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_21_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_21_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_21_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_24_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_25_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_25_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_27_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_27_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_27_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_28_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_28_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_28_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_29_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_29_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_29_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_2_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_2_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_30_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_30_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_30_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_32_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_32_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_32_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_33_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_33_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_33_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_34_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_34_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_34_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_35_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_36_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_37_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_38_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_39_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_3_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_3_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_40_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_41_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_42_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_43_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_4_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_4_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_50_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_51_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_51_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_52_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_52_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_52_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_53_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_53_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_53_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_54_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_54_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_55_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_55_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_55_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_56_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_56_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_57_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_57_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_58_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_58_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_58_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_59_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_59_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_5_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_5_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_5_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_60_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_60_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_61_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_61_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_62_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_62_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_63_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_63_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_64_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_64_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_64_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_64_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_65_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_65_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_65_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_65_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_66_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_66_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_66_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_67_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_67_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_67_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_67_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_68_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_68_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_68_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_69_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_69_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_69_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_6_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_70_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_70_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_70_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_70_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_71_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_71_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_71_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_72_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_72_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_72_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_73_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_73_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_73_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_74_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_74_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_74_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_75_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_75_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_75_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_76_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_77_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_7_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_7_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_8_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_8_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_9_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0",
              "MIO#GPIO0 MIO#GPIO0 MIO#I2C 1#I2C 1#PMU GPI 0#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#PMU GPI 5#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#PMU GPO 3#UART 1#UART 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem",
              "1#Gem 1#Gem 1#Gem 1#Gem 1#MDIO 1#MDIO 1#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2",
              "MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#USB0 Reset#USB1 Reset"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "gpio0[0]#gpio0[1]#gpio0[2]#gpio0[3]#gpio0[4]#gpio0[5]#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#gpio0[13]#gpio0[14]#gpio0[15]#gpio0[16]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#scl_out#sda_out#gpi[0]#gpio1[27]#gpio1[28]#gpio1[29]#gpio1[30]#gpi[5]#gpio1[32]#gpio1[33]#gpio1[34]#gpo[3]#txd#rxd#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem1_mdc#gem1_mdio_out#gpio2[52]#gpio2[53]#gpio2[54]#gpio2[55]#gpio2[56]#gpio2[57]#gpio2[58]#gpio2[59]#gpio2[60]#gpio2[61]#gpio2[62]#gpio2[63]#gpio2[64]#gpio2[65]#gpio2[66]#gpio2[67]#gpio2[68]#gpio2[69]#gpio2[70]#gpio2[71]#gpio2[72]#gpio2[73]#gpio2[74]#gpio2[75]#reset#reset"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "0"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.656006"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1333.333008"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1333.333"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "1"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "1333.333"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APLL_FRAC_CFG__ENABLED": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "444.444336"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.242182"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.666401"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "533.333"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "999.989990"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "0"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "16"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "Components"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "1"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2400R"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "16"
          },
          "PSU__DDRC__T_RP": {
            "value": "16"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "600.000"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET1__GRP_MDIO__IO": {
            "value": "MIO 50 .. 51"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET1__PERIPHERAL__IO": {
            "value": "MIO 38 .. 49"
          },
          "PSU__ENET1__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPD_SLCR__WDT1__FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__GEM1_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__IO": {
            "value": "MIO 52 .. 77"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[91:0]"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC1__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC2__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__IOU_SLCR__WDT0__FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "4"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPI0__IO": {
            "value": "MIO 26"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPI5__IO": {
            "value": "MIO 31"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;1|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;1|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;1|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SAXIGP6__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__SPI1__GRP_SS0__IO": {
            "value": "MIO 9"
          },
          "PSU__SPI1__GRP_SS1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__GRP_SS2__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI1__PERIPHERAL__IO": {
            "value": "MIO 6 .. 11"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__IO": {
            "value": "EMIO"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 36 .. 37"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB0__RESET__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__RESET__IO": {
            "value": "MIO 76"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB1__RESET__ENABLE": {
            "value": "1"
          },
          "PSU__USB1__RESET__IO": {
            "value": "MIO 77"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "S_AXI_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP6"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "uz_user": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "smartconnect_1": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "k26sys_smartconnect_1_0",
            "xci_path": "ip\\k26sys_smartconnect_1_0\\k26sys_smartconnect_1_0.xci",
            "inst_hier_path": "uz_user/smartconnect_1",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "uz_axi_testIP_0": {
            "vlnv": "user.org:ip:uz_axi_testIP:1.0",
            "xci_name": "k26sys_uz_axi_testIP_0_0",
            "xci_path": "ip\\k26sys_uz_axi_testIP_0_0\\k26sys_uz_axi_testIP_0_0.xci",
            "inst_hier_path": "uz_user/uz_axi_testIP_0"
          }
        },
        "interface_nets": {
          "smartconnect_0_M10_AXI": {
            "interface_ports": [
              "S00_AXI",
              "smartconnect_1/S00_AXI"
            ]
          },
          "smartconnect_1_M00_AXI": {
            "interface_ports": [
              "smartconnect_1/M00_AXI",
              "uz_axi_testIP_0/AXI4"
            ]
          }
        },
        "nets": {
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "smartconnect_1/aresetn",
              "uz_axi_testIP_0/AXI4_ARESETN",
              "uz_axi_testIP_0/IPCORE_RESETN"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk1": {
            "ports": [
              "aclk",
              "smartconnect_1/aclk",
              "uz_axi_testIP_0/AXI4_ACLK",
              "uz_axi_testIP_0/IPCORE_CLK"
            ]
          }
        }
      },
      "uz_system": {
        "interface_ports": {
          "AXI4_Lite_PWM_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_Lite_PWM_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_Lite_PWM_2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_Lite_PWM_3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_interlock_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_interlock_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_interlock_2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_interlock_3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ADC_A1": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "ADC_A2": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "ADC_A3": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "D1_OUT_26": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "D1_OUT_28": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "D1_OUT_29": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "D4_OUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Interrupt0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Interrupt1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Interrupt2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Interrupt3": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Interrupt4": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Interrupt5": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Trigger_AXI2TCM": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "clk_50MHz": {
            "type": "clk",
            "direction": "O"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn2": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "O"
          },
          "trigger_converesions": {
            "direction": "O"
          },
          "wdt_interrupt": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "DataMover": {
            "interface_ports": {
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ADC_A1": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "ADC_A2": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "ADC_A3": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "Op2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Trigger_AXI2TCM": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "m00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "AXI2TCM_0": {
                "vlnv": "TUM:user:AXI2TCM:1.1",
                "xci_name": "k26sys_AXI2TCM_0_0",
                "xci_path": "ip\\k26sys_AXI2TCM_0_0\\k26sys_AXI2TCM_0_0.xci",
                "inst_hier_path": "uz_system/DataMover/AXI2TCM_0",
                "parameters": {
                  "C_M00_NUMBER_of_ADCs": {
                    "value": "24"
                  }
                },
                "interface_ports": {
                  "M00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "M00_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    }
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "M00_AXI": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                }
              },
              "ila_0": {
                "vlnv": "xilinx.com:ip:ila:6.2",
                "xci_name": "k26sys_ila_0_0",
                "xci_path": "ip\\k26sys_ila_0_0\\k26sys_ila_0_0.xci",
                "inst_hier_path": "uz_system/DataMover/ila_0",
                "parameters": {
                  "C_ENABLE_ILA_AXI_MON": {
                    "value": "false"
                  },
                  "C_MONITOR_TYPE": {
                    "value": "Native"
                  },
                  "C_NUM_OF_PROBES": {
                    "value": "5"
                  }
                }
              },
              "util_vector_logic_0": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "k26sys_util_vector_logic_0_0",
                "xci_path": "ip\\k26sys_util_vector_logic_0_0\\k26sys_util_vector_logic_0_0.xci",
                "inst_hier_path": "uz_system/DataMover/util_vector_logic_0",
                "parameters": {
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "k26sys_xlconcat_0_0",
                "xci_path": "ip\\k26sys_xlconcat_0_0\\k26sys_xlconcat_0_0.xci",
                "inst_hier_path": "uz_system/DataMover/xlconcat_0",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              }
            },
            "interface_nets": {
              "AXI2TCM_0_M00_AXI": {
                "interface_ports": [
                  "M00_AXI",
                  "AXI2TCM_0/M00_AXI"
                ]
              }
            },
            "nets": {
              "ADC_A1_1": {
                "ports": [
                  "ADC_A1",
                  "xlconcat_0/In0"
                ]
              },
              "ADC_A2_1": {
                "ports": [
                  "ADC_A2",
                  "xlconcat_0/In1"
                ]
              },
              "ADC_A3_1": {
                "ports": [
                  "ADC_A3",
                  "xlconcat_0/In2"
                ]
              },
              "ADCs_ADC_values_raw": {
                "ports": [
                  "xlconcat_0/dout",
                  "AXI2TCM_0/DATA_IN",
                  "ila_0/probe0"
                ]
              },
              "AXI2TCM_0_axi_error": {
                "ports": [
                  "AXI2TCM_0/axi_error",
                  "ila_0/probe3"
                ]
              },
              "AXI2TCM_0_write_done": {
                "ports": [
                  "AXI2TCM_0/write_done",
                  "ila_0/probe2"
                ]
              },
              "DATA_IN1_1": {
                "ports": [
                  "Trigger_AXI2TCM",
                  "ila_0/probe4",
                  "util_vector_logic_0/Op1"
                ]
              },
              "Op2_1": {
                "ports": [
                  "Op2",
                  "util_vector_logic_0/Op2"
                ]
              },
              "init_axi2tcm": {
                "ports": [
                  "util_vector_logic_0/Res",
                  "AXI2TCM_0/init_axi_txn",
                  "ila_0/probe1"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "m00_axi_aresetn",
                  "AXI2TCM_0/m00_axi_aresetn"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "m00_axi_aclk",
                  "AXI2TCM_0/m00_axi_aclk",
                  "ila_0/clk"
                ]
              }
            }
          },
          "Interrupt": {
            "interface_ports": {
              "AXI4_Lite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "IPCORE_RESETN": {
                "type": "rst",
                "direction": "I"
              },
              "Interrupt0": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Interrupt1": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Interrupt2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Interrupt3": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Interrupt4": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Interrupt5": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Interrupt_vector": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "trigger_converesions": {
                "direction": "O"
              }
            },
            "components": {
              "Concat_interrupts": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "k26sys_Concat_interrupts_0",
                "xci_path": "ip\\k26sys_Concat_interrupts_0\\k26sys_Concat_interrupts_0.xci",
                "inst_hier_path": "uz_system/Interrupt/Concat_interrupts",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "8"
                  }
                }
              },
              "Trigger_f_cc": {
                "vlnv": "xilinx.com:ip:axi_timer:2.0",
                "xci_name": "k26sys_Trigger_f_cc_0",
                "xci_path": "ip\\k26sys_Trigger_f_cc_0\\k26sys_Trigger_f_cc_0.xci",
                "inst_hier_path": "uz_system/Interrupt/Trigger_f_cc",
                "parameters": {
                  "enable_timer2": {
                    "value": "0"
                  }
                }
              },
              "adc_delay": {
                "vlnv": "xilinx.com:ip:vio:3.0",
                "xci_name": "k26sys_adc_delay_0",
                "xci_path": "ip\\k26sys_adc_delay_0\\k26sys_adc_delay_0.xci",
                "inst_hier_path": "uz_system/Interrupt/adc_delay",
                "parameters": {
                  "C_NUM_PROBE_IN": {
                    "value": "0"
                  },
                  "C_PROBE_OUT0_WIDTH": {
                    "value": "11"
                  }
                }
              },
              "delay_trigger_0": {
                "vlnv": "xilinx.com:module_ref:delay_trigger:1.0",
                "xci_name": "k26sys_delay_trigger_0_0",
                "xci_path": "ip\\k26sys_delay_trigger_0_0\\k26sys_delay_trigger_0_0.xci",
                "inst_hier_path": "uz_system/Interrupt/delay_trigger_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "delay_trigger",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "99999001",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "k26sys_zynq_ultra_ps_e_0_0_pl_clk0",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "delay_cycles": {
                    "direction": "I",
                    "left": "10",
                    "right": "0"
                  },
                  "a_in": {
                    "direction": "I"
                  },
                  "a_out": {
                    "direction": "O"
                  }
                }
              },
              "ila_0": {
                "vlnv": "xilinx.com:ip:ila:6.2",
                "xci_name": "k26sys_ila_0_1",
                "xci_path": "ip\\k26sys_ila_0_1\\k26sys_ila_0_1.xci",
                "inst_hier_path": "uz_system/Interrupt/ila_0",
                "parameters": {
                  "C_DATA_DEPTH": {
                    "value": "16384"
                  },
                  "C_ENABLE_ILA_AXI_MON": {
                    "value": "false"
                  },
                  "C_MONITOR_TYPE": {
                    "value": "Native"
                  },
                  "C_NUM_OF_PROBES": {
                    "value": "10"
                  }
                }
              },
              "mux_axi_ip_1": {
                "vlnv": "xilinx.com:ip:mux_axi_ip:1.2",
                "xci_name": "k26sys_mux_axi_ip_1_0",
                "xci_path": "ip\\k26sys_mux_axi_ip_1_0\\k26sys_mux_axi_ip_1_0.xci",
                "inst_hier_path": "uz_system/Interrupt/mux_axi_ip_1"
              },
              "vio_interrupt": {
                "vlnv": "xilinx.com:ip:vio:3.0",
                "xci_name": "k26sys_vio_interrupt_0",
                "xci_path": "ip\\k26sys_vio_interrupt_0\\k26sys_vio_interrupt_0.xci",
                "inst_hier_path": "uz_system/Interrupt/vio_interrupt",
                "parameters": {
                  "C_NUM_PROBE_IN": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "AXI4_Lite_1": {
                "interface_ports": [
                  "AXI4_Lite",
                  "mux_axi_ip_1/AXI4_Lite"
                ]
              },
              "smartconnect_0_M11_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "Trigger_f_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "Concat_interrupts_dout": {
                "ports": [
                  "Concat_interrupts/dout",
                  "mux_axi_ip_1/interrupts_in"
                ]
              },
              "Gates_3L_Interrupt_Center": {
                "ports": [
                  "Interrupt5",
                  "Concat_interrupts/In5",
                  "ila_0/probe5"
                ]
              },
              "Gates_3L_Interrupt_Start": {
                "ports": [
                  "Interrupt4",
                  "Concat_interrupts/In4",
                  "ila_0/probe4"
                ]
              },
              "Gates_3L_Interrupt_Start_Center": {
                "ports": [
                  "Interrupt3",
                  "Concat_interrupts/In3",
                  "ila_0/probe3"
                ]
              },
              "Gates_Carrier_triangular_max1": {
                "ports": [
                  "Interrupt2",
                  "Concat_interrupts/In2",
                  "ila_0/probe2"
                ]
              },
              "Gates_Carrier_triangular_max_min": {
                "ports": [
                  "Interrupt0",
                  "Concat_interrupts/In0",
                  "ila_0/probe0"
                ]
              },
              "Gates_Carrier_triangular_min1": {
                "ports": [
                  "Interrupt1",
                  "Concat_interrupts/In1",
                  "ila_0/probe1"
                ]
              },
              "Trigger_f_cc_interrupt": {
                "ports": [
                  "Trigger_f_cc/interrupt",
                  "Concat_interrupts/In6",
                  "ila_0/probe6"
                ]
              },
              "adc_delay_probe_out0": {
                "ports": [
                  "adc_delay/probe_out0",
                  "delay_trigger_0/delay_cycles"
                ]
              },
              "delay_trigger_0_a_out": {
                "ports": [
                  "delay_trigger_0/a_out",
                  "trigger_converesions",
                  "ila_0/probe9"
                ]
              },
              "mux_axi_ip_1_interrupt_out_adc": {
                "ports": [
                  "mux_axi_ip_1/interrupt_out_adc",
                  "delay_trigger_0/a_in",
                  "ila_0/probe7"
                ]
              },
              "mux_axi_ip_1_interrupt_out_isr": {
                "ports": [
                  "mux_axi_ip_1/interrupt_out_isr",
                  "Interrupt_vector"
                ]
              },
              "mux_axi_ip_1_select_out": {
                "ports": [
                  "mux_axi_ip_1/select_out",
                  "ila_0/probe8"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "IPCORE_RESETN",
                  "Trigger_f_cc/s_axi_aresetn",
                  "mux_axi_ip_1/AXI4_Lite_ARESETN",
                  "mux_axi_ip_1/IPCORE_RESETN"
                ]
              },
              "vio_0_probe_out0": {
                "ports": [
                  "vio_interrupt/probe_out0",
                  "Concat_interrupts/In7"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "clk",
                  "Trigger_f_cc/s_axi_aclk",
                  "adc_delay/clk",
                  "delay_trigger_0/clk",
                  "ila_0/clk",
                  "mux_axi_ip_1/AXI4_Lite_ACLK",
                  "mux_axi_ip_1/IPCORE_CLK",
                  "vio_interrupt/clk"
                ]
              }
            }
          },
          "axi_timebase_wdt_0": {
            "vlnv": "xilinx.com:ip:axi_timebase_wdt:3.0",
            "xci_name": "k26sys_axi_timebase_wdt_0_0",
            "xci_path": "ip\\k26sys_axi_timebase_wdt_0_0\\k26sys_axi_timebase_wdt_0_0.xci",
            "inst_hier_path": "uz_system/axi_timebase_wdt_0",
            "parameters": {
              "ENABLE_WINDOW_WDT": {
                "value": "1"
              },
              "SST_COUNT_WIDTH": {
                "value": "30"
              }
            }
          },
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "k26sys_smartconnect_0_0",
            "xci_path": "ip\\k26sys_smartconnect_0_0\\k26sys_smartconnect_0_0.xci",
            "inst_hier_path": "uz_system/smartconnect_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "15"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "smartconnect_1": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "k26sys_smartconnect_1_1",
            "xci_path": "ip\\k26sys_smartconnect_1_1\\k26sys_smartconnect_1_1.xci",
            "inst_hier_path": "uz_system/smartconnect_1",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "timer_uptime_64bit": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "k26sys_timer_uptime_64bit_0",
            "xci_path": "ip\\k26sys_timer_uptime_64bit_0\\k26sys_timer_uptime_64bit_0.xci",
            "inst_hier_path": "uz_system/timer_uptime_64bit",
            "parameters": {
              "mode_64bit": {
                "value": "1"
              }
            }
          },
          "uz_clocks": {
            "ports": {
              "clk_50MHz": {
                "type": "clk",
                "direction": "O"
              },
              "clk_in1": {
                "type": "clk",
                "direction": "I"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "peripheral_aresetn1": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "peripheral_aresetn2": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "resetn": {
                "type": "rst",
                "direction": "I"
              },
              "slowest_sync_clk": {
                "type": "clk",
                "direction": "O"
              }
            },
            "components": {
              "clk_wiz_0": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "k26sys_clk_wiz_0_0",
                "xci_path": "ip\\k26sys_clk_wiz_0_0\\k26sys_clk_wiz_0_0.xci",
                "inst_hier_path": "uz_system/uz_clocks/clk_wiz_0",
                "parameters": {
                  "AUTO_PRIMITIVE": {
                    "value": "PLL"
                  },
                  "CLKOUT1_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT1_JITTER": {
                    "value": "167.018"
                  },
                  "CLKOUT1_PHASE_ERROR": {
                    "value": "114.213"
                  },
                  "CLKOUT1_REQUESTED_OUT_FREQ": {
                    "value": "50.000"
                  },
                  "CLKOUT2_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT2_JITTER": {
                    "value": "229.364"
                  },
                  "CLKOUT2_PHASE_ERROR": {
                    "value": "114.213"
                  },
                  "CLKOUT2_REQUESTED_OUT_FREQ": {
                    "value": "10.000"
                  },
                  "CLKOUT2_USED": {
                    "value": "true"
                  },
                  "CLKOUT3_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT3_JITTER": {
                    "value": "191.697"
                  },
                  "CLKOUT3_PHASE_ERROR": {
                    "value": "114.213"
                  },
                  "CLKOUT3_REQUESTED_OUT_FREQ": {
                    "value": "25.000"
                  },
                  "CLKOUT3_USED": {
                    "value": "true"
                  },
                  "CLKOUT4_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT5_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT6_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLKOUT7_DRIVES": {
                    "value": "Buffer"
                  },
                  "CLK_OUT1_PORT": {
                    "value": "clk_50MHz"
                  },
                  "CLK_OUT2_PORT": {
                    "value": "clk_10MHz"
                  },
                  "CLK_OUT3_PORT": {
                    "value": "clk_25MHz"
                  },
                  "FEEDBACK_SOURCE": {
                    "value": "FDBK_AUTO"
                  },
                  "MMCM_CLKFBOUT_MULT_F": {
                    "value": "8"
                  },
                  "MMCM_CLKIN1_PERIOD": {
                    "value": "10.000"
                  },
                  "MMCM_CLKIN2_PERIOD": {
                    "value": "10.000"
                  },
                  "MMCM_CLKOUT0_DIVIDE_F": {
                    "value": "16"
                  },
                  "MMCM_CLKOUT1_DIVIDE": {
                    "value": "80"
                  },
                  "MMCM_CLKOUT2_DIVIDE": {
                    "value": "32"
                  },
                  "MMCM_COMPENSATION": {
                    "value": "AUTO"
                  },
                  "MMCM_DIVCLK_DIVIDE": {
                    "value": "1"
                  },
                  "NUM_OUT_CLKS": {
                    "value": "3"
                  },
                  "OVERRIDE_MMCM": {
                    "value": "false"
                  },
                  "PRIMITIVE": {
                    "value": "Auto"
                  },
                  "PRIM_SOURCE": {
                    "value": "Single_ended_clock_capable_pin"
                  },
                  "RESET_PORT": {
                    "value": "resetn"
                  },
                  "RESET_TYPE": {
                    "value": "ACTIVE_LOW"
                  },
                  "SECONDARY_SOURCE": {
                    "value": "Single_ended_clock_capable_pin"
                  },
                  "USE_LOCKED": {
                    "value": "false"
                  },
                  "USE_PHASE_ALIGNMENT": {
                    "value": "false"
                  },
                  "USE_RESET": {
                    "value": "true"
                  }
                }
              },
              "proc_sys_reset_100MHz": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "k26sys_proc_sys_reset_100MHz_0",
                "xci_path": "ip\\k26sys_proc_sys_reset_100MHz_0\\k26sys_proc_sys_reset_100MHz_0.xci",
                "inst_hier_path": "uz_system/uz_clocks/proc_sys_reset_100MHz"
              },
              "proc_sys_reset_10MHz": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "k26sys_proc_sys_reset_10MHz_0",
                "xci_path": "ip\\k26sys_proc_sys_reset_10MHz_0\\k26sys_proc_sys_reset_10MHz_0.xci",
                "inst_hier_path": "uz_system/uz_clocks/proc_sys_reset_10MHz"
              },
              "proc_sys_reset_25MHz": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "k26sys_proc_sys_reset_25MHz_0",
                "xci_path": "ip\\k26sys_proc_sys_reset_25MHz_0\\k26sys_proc_sys_reset_25MHz_0.xci",
                "inst_hier_path": "uz_system/uz_clocks/proc_sys_reset_25MHz"
              },
              "proc_sys_reset_50MHz": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "k26sys_proc_sys_reset_50MHz_0",
                "xci_path": "ip\\k26sys_proc_sys_reset_50MHz_0\\k26sys_proc_sys_reset_50MHz_0.xci",
                "inst_hier_path": "uz_system/uz_clocks/proc_sys_reset_50MHz"
              }
            },
            "nets": {
              "clk_wiz_0_clk_25MHz": {
                "ports": [
                  "clk_wiz_0/clk_25MHz",
                  "proc_sys_reset_25MHz/slowest_sync_clk"
                ]
              },
              "proc_sys_reset_10MHz_peripheral_aresetn": {
                "ports": [
                  "proc_sys_reset_10MHz/peripheral_aresetn",
                  "peripheral_aresetn2"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "proc_sys_reset_100MHz/peripheral_aresetn",
                  "peripheral_aresetn"
                ]
              },
              "proc_sys_reset_50MHz_peripheral_aresetn": {
                "ports": [
                  "proc_sys_reset_50MHz/peripheral_aresetn",
                  "peripheral_aresetn1"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "clk_in1",
                  "clk_wiz_0/clk_in1",
                  "proc_sys_reset_100MHz/slowest_sync_clk"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk2": {
                "ports": [
                  "clk_wiz_0/clk_10MHz",
                  "slowest_sync_clk",
                  "proc_sys_reset_10MHz/slowest_sync_clk"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk3": {
                "ports": [
                  "clk_wiz_0/clk_50MHz",
                  "clk_50MHz",
                  "proc_sys_reset_50MHz/slowest_sync_clk"
                ]
              },
              "zynq_ultra_ps_e_0_pl_resetn0": {
                "ports": [
                  "resetn",
                  "clk_wiz_0/resetn",
                  "proc_sys_reset_100MHz/ext_reset_in",
                  "proc_sys_reset_10MHz/ext_reset_in",
                  "proc_sys_reset_25MHz/ext_reset_in",
                  "proc_sys_reset_50MHz/ext_reset_in"
                ]
              }
            }
          },
          "uz_enable": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "D1_OUT_26": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "D1_OUT_28": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "D4_OUT_29": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "Enable_Gates_CPLD_High": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "k26sys_Enable_Gates_CPLD_High_0",
                "xci_path": "ip\\k26sys_Enable_Gates_CPLD_High_0\\k26sys_Enable_Gates_CPLD_High_0.xci",
                "inst_hier_path": "uz_system/uz_enable/Enable_Gates_CPLD_High"
              },
              "Enable_Gates_CPLD_Low": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "k26sys_Enable_Gates_CPLD_Low_0",
                "xci_path": "ip\\k26sys_Enable_Gates_CPLD_Low_0\\k26sys_Enable_Gates_CPLD_Low_0.xci",
                "inst_hier_path": "uz_system/uz_enable/Enable_Gates_CPLD_Low",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "axi_gpio_2": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "k26sys_axi_gpio_2_0",
                "xci_path": "ip\\k26sys_axi_gpio_2_0\\k26sys_axi_gpio_2_0.xci",
                "inst_hier_path": "uz_system/uz_enable/axi_gpio_2",
                "parameters": {
                  "C_GPIO_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "xlslice_Enable_AXI2TCM_Bit4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "k26sys_xlslice_Enable_AXI2TCM_Bit4_0",
                "xci_path": "ip\\k26sys_xlslice_Enable_AXI2TCM_Bit4_0\\k26sys_xlslice_Enable_AXI2TCM_Bit4_0.xci",
                "inst_hier_path": "uz_system/uz_enable/xlslice_Enable_AXI2TCM_Bit4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "4"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_Enable_Gate_Bit1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "k26sys_xlslice_Enable_Gate_Bit1_0",
                "xci_path": "ip\\k26sys_xlslice_Enable_Gate_Bit1_0\\k26sys_xlslice_Enable_Gate_Bit1_0.xci",
                "inst_hier_path": "uz_system/uz_enable/xlslice_Enable_Gate_Bit1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_Enable_Inverter_Bit0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "k26sys_xlslice_Enable_Inverter_Bit0_0",
                "xci_path": "ip\\k26sys_xlslice_Enable_Inverter_Bit0_0\\k26sys_xlslice_Enable_Inverter_Bit0_0.xci",
                "inst_hier_path": "uz_system/uz_enable/xlslice_Enable_Inverter_Bit0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  }
                }
              }
            },
            "interface_nets": {
              "smartconnect_0_M06_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_gpio_2/S_AXI"
                ]
              }
            },
            "nets": {
              "Enable_Gates_CPLD_High_dout": {
                "ports": [
                  "Enable_Gates_CPLD_High/dout",
                  "D1_OUT_28"
                ]
              },
              "Enable_Gates_CPLD_Low_dout": {
                "ports": [
                  "Enable_Gates_CPLD_Low/dout",
                  "D1_OUT_26"
                ]
              },
              "axi_gpio_2_gpio_io_o": {
                "ports": [
                  "axi_gpio_2/gpio_io_o",
                  "xlslice_Enable_AXI2TCM_Bit4/Din",
                  "xlslice_Enable_Gate_Bit1/Din",
                  "xlslice_Enable_Inverter_Bit0/Din"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_gpio_2/s_axi_aresetn"
                ]
              },
              "xlslice_Enable_AXI2TCM_Bit4_Dout": {
                "ports": [
                  "xlslice_Enable_AXI2TCM_Bit4/Dout",
                  "Dout1"
                ]
              },
              "xlslice_Enable_Gate_Dout": {
                "ports": [
                  "xlslice_Enable_Gate_Bit1/Dout",
                  "D4_OUT_29"
                ]
              },
              "xlslice_Enable_Inverter_Dout": {
                "ports": [
                  "xlslice_Enable_Inverter_Bit0/Dout",
                  "Dout"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "s_axi_aclk",
                  "axi_gpio_2/s_axi_aclk"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "AXI4_Lite_1": {
            "interface_ports": [
              "Interrupt/AXI4_Lite",
              "smartconnect_0/M04_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M00_AXI",
              "DataMover/M00_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M10_AXI",
              "smartconnect_0/M10_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S00_AXI",
              "smartconnect_0/S00_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M00_AXI1",
              "smartconnect_0/M00_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M02_AXI",
              "smartconnect_0/M02_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M01_AXI",
              "smartconnect_0/M01_AXI"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "AXI4_Lite_PWM_0",
              "smartconnect_0/M08_AXI"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "M09_AXI",
              "smartconnect_0/M09_AXI"
            ]
          },
          "Conn10": {
            "interface_ports": [
              "AXI4_interlock_0",
              "smartconnect_0/M07_AXI"
            ]
          },
          "Conn11": {
            "interface_ports": [
              "AXI4_Lite_PWM_1",
              "smartconnect_0/M03_AXI"
            ]
          },
          "Conn12": {
            "interface_ports": [
              "M12_AXI",
              "smartconnect_0/M12_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "Interrupt/S_AXI",
              "smartconnect_0/M11_AXI"
            ]
          },
          "smartconnect_0_M05_AXI": {
            "interface_ports": [
              "smartconnect_0/M05_AXI",
              "timer_uptime_64bit/S_AXI"
            ]
          },
          "smartconnect_0_M06_AXI": {
            "interface_ports": [
              "smartconnect_0/M06_AXI",
              "uz_enable/S_AXI"
            ]
          },
          "smartconnect_0_M13_AXI": {
            "interface_ports": [
              "axi_timebase_wdt_0/S_AXI",
              "smartconnect_0/M13_AXI"
            ]
          },
          "smartconnect_0_M14_AXI": {
            "interface_ports": [
              "smartconnect_0/M14_AXI",
              "smartconnect_1/S00_AXI"
            ]
          },
          "smartconnect_1_M00_AXI": {
            "interface_ports": [
              "AXI4_Lite_PWM_2",
              "smartconnect_1/M00_AXI"
            ]
          },
          "smartconnect_1_M01_AXI": {
            "interface_ports": [
              "AXI4_Lite_PWM_3",
              "smartconnect_1/M01_AXI"
            ]
          },
          "smartconnect_1_M02_AXI": {
            "interface_ports": [
              "AXI4_interlock_1",
              "smartconnect_1/M02_AXI"
            ]
          },
          "smartconnect_1_M03_AXI": {
            "interface_ports": [
              "AXI4_interlock_2",
              "smartconnect_1/M03_AXI"
            ]
          },
          "smartconnect_1_M04_AXI": {
            "interface_ports": [
              "AXI4_interlock_3",
              "smartconnect_1/M04_AXI"
            ]
          }
        },
        "nets": {
          "ADC_A1_1": {
            "ports": [
              "ADC_A1",
              "DataMover/ADC_A1"
            ]
          },
          "ADC_A2_1": {
            "ports": [
              "ADC_A2",
              "DataMover/ADC_A2"
            ]
          },
          "ADC_A3_1": {
            "ports": [
              "ADC_A3",
              "DataMover/ADC_A3"
            ]
          },
          "Gates_3L_Interrupt_Center": {
            "ports": [
              "Interrupt5",
              "Interrupt/Interrupt5"
            ]
          },
          "Gates_3L_Interrupt_Start": {
            "ports": [
              "Interrupt4",
              "Interrupt/Interrupt4"
            ]
          },
          "Gates_3L_Interrupt_Start_Center": {
            "ports": [
              "Interrupt3",
              "Interrupt/Interrupt3"
            ]
          },
          "Gates_Carrier_triangular_max1": {
            "ports": [
              "Interrupt2",
              "Interrupt/Interrupt2"
            ]
          },
          "Gates_Carrier_triangular_max_min": {
            "ports": [
              "Interrupt0",
              "Interrupt/Interrupt0"
            ]
          },
          "Gates_Carrier_triangular_min1": {
            "ports": [
              "Interrupt1",
              "Interrupt/Interrupt1"
            ]
          },
          "Interrupt_muxed": {
            "ports": [
              "Interrupt/trigger_converesions",
              "trigger_converesions"
            ]
          },
          "Op2_1": {
            "ports": [
              "uz_enable/Dout1",
              "DataMover/Op2"
            ]
          },
          "Trigger_AXI2TCM_1": {
            "ports": [
              "Trigger_AXI2TCM",
              "DataMover/Trigger_AXI2TCM"
            ]
          },
          "axi_timebase_wdt_0_wdt_interrupt": {
            "ports": [
              "axi_timebase_wdt_0/wdt_interrupt",
              "wdt_interrupt"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "uz_clocks/peripheral_aresetn",
              "peripheral_aresetn",
              "DataMover/m00_axi_aresetn",
              "Interrupt/IPCORE_RESETN",
              "axi_timebase_wdt_0/s_axi_aresetn",
              "smartconnect_0/aresetn",
              "smartconnect_1/aresetn",
              "timer_uptime_64bit/s_axi_aresetn",
              "uz_enable/s_axi_aresetn"
            ]
          },
          "resetn_1": {
            "ports": [
              "resetn",
              "uz_clocks/resetn"
            ]
          },
          "uz_clocks_clk_50MHz": {
            "ports": [
              "uz_clocks/clk_50MHz",
              "clk_50MHz",
              "smartconnect_0/aclk2"
            ]
          },
          "uz_clocks_peripheral_aresetn1": {
            "ports": [
              "uz_clocks/peripheral_aresetn1",
              "peripheral_aresetn1"
            ]
          },
          "uz_clocks_peripheral_aresetn2": {
            "ports": [
              "uz_clocks/peripheral_aresetn2",
              "peripheral_aresetn2"
            ]
          },
          "uz_clocks_slowest_sync_clk": {
            "ports": [
              "uz_clocks/slowest_sync_clk",
              "slowest_sync_clk",
              "smartconnect_0/aclk1"
            ]
          },
          "uz_enable_D1_OUT_26": {
            "ports": [
              "uz_enable/D1_OUT_26",
              "D1_OUT_26"
            ]
          },
          "uz_enable_D1_OUT_28": {
            "ports": [
              "uz_enable/D1_OUT_28",
              "D1_OUT_28"
            ]
          },
          "uz_enable_D4_OUT_29": {
            "ports": [
              "uz_enable/D4_OUT_29",
              "D1_OUT_29"
            ]
          },
          "uz_enable_Dout": {
            "ports": [
              "uz_enable/Dout",
              "Dout"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "Interrupt/Interrupt_vector",
              "D4_OUT"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk1": {
            "ports": [
              "clk",
              "DataMover/m00_axi_aclk",
              "Interrupt/clk",
              "axi_timebase_wdt_0/s_axi_aclk",
              "smartconnect_0/aclk",
              "smartconnect_1/aclk",
              "timer_uptime_64bit/s_axi_aclk",
              "uz_clocks/clk_in1",
              "uz_enable/s_axi_aclk"
            ]
          }
        }
      },
      "uz_digital_adapter": {
        "interface_ports": {
          "AXI4_Lite": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_Lite3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_Lite_PWM_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_Lite_PWM_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_Lite_PWM_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_Lite_PWM_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_interlock_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_interlock_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_interlock_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI4_interlock_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "AXI4_Lite_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "AXI4_Lite_ARESETN1": {
            "type": "rst",
            "direction": "I"
          },
          "Carrier_triangular_max": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Carrier_triangular_max_min": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Carrier_triangular_min": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "D1_OUT": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "D2_OUT": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "D3_OUT": {
            "direction": "O",
            "left": "25",
            "right": "0"
          },
          "Dig_11_Ch5": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Dig_12_Ch5": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Dig_13_Ch5": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Enable_Gate": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Interrupt_Center": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Interrupt_Start": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Interrupt_Start_Center": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "probe5": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "D1_adapter": {
            "interface_ports": {
              "AXI4_Lite_PWM_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "AXI4_Lite_PWM_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "AXI4_Lite_PWM_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "AXI4_Lite_PWM_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "AXI4_interlock_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "AXI4_interlock_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "AXI4_interlock_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "AXI4_interlock_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "Carrier_triangular_max": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Carrier_triangular_max_min": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Carrier_triangular_min": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "D1_OUT": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "RESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "Gates": {
                "interface_ports": {
                  "AXI4_Lite_PWM_0": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "AXI4_Lite_PWM_1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "AXI4_Lite_PWM_2": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "AXI4_Lite_PWM_3": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "AXI4_interlock_0": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "AXI4_interlock_1": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "AXI4_interlock_2": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "AXI4_interlock_3": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "CLK": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "Carrier_triangular_max": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Carrier_triangular_max_min": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Carrier_triangular_min": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Gate_Signals_2L": {
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "RESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "PWM_and_SS_control_V_0": {
                    "vlnv": "xilinx.com:ip:PWM_and_SS_control_V4_ip:4.1",
                    "xci_name": "k26sys_PWM_and_SS_control_V_0_0",
                    "xci_path": "ip\\k26sys_PWM_and_SS_control_V_0_0\\k26sys_PWM_and_SS_control_V_0_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D1_adapter/Gates/PWM_and_SS_control_V_0"
                  },
                  "PWM_and_SS_control_V_1": {
                    "vlnv": "xilinx.com:ip:PWM_and_SS_control_V4_ip:4.1",
                    "xci_name": "k26sys_PWM_and_SS_control_V_1_0",
                    "xci_path": "ip\\k26sys_PWM_and_SS_control_V_1_0\\k26sys_PWM_and_SS_control_V_1_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D1_adapter/Gates/PWM_and_SS_control_V_1"
                  },
                  "PWM_and_SS_control_V_2": {
                    "vlnv": "xilinx.com:ip:PWM_and_SS_control_V4_ip:4.1",
                    "xci_name": "k26sys_PWM_and_SS_control_V_2_0",
                    "xci_path": "ip\\k26sys_PWM_and_SS_control_V_2_0\\k26sys_PWM_and_SS_control_V_2_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D1_adapter/Gates/PWM_and_SS_control_V_2"
                  },
                  "PWM_and_SS_control_V_3": {
                    "vlnv": "xilinx.com:ip:PWM_and_SS_control_V4_ip:4.1",
                    "xci_name": "k26sys_PWM_and_SS_control_V_3_0",
                    "xci_path": "ip\\k26sys_PWM_and_SS_control_V_3_0\\k26sys_PWM_and_SS_control_V_3_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D1_adapter/Gates/PWM_and_SS_control_V_3"
                  },
                  "util_vector_logic_0": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "k26sys_util_vector_logic_0_1",
                    "xci_path": "ip\\k26sys_util_vector_logic_0_1\\k26sys_util_vector_logic_0_1.xci",
                    "inst_hier_path": "uz_digital_adapter/D1_adapter/Gates/util_vector_logic_0",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "or"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "uz_interlockDeadtime_0": {
                    "vlnv": "user.org:ip:uz_interlockDeadtime2L:1.0",
                    "xci_name": "k26sys_uz_interlockDeadtime_0_0",
                    "xci_path": "ip\\k26sys_uz_interlockDeadtime_0_0\\k26sys_uz_interlockDeadtime_0_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D1_adapter/Gates/uz_interlockDeadtime_0"
                  },
                  "uz_interlockDeadtime_1": {
                    "vlnv": "user.org:ip:uz_interlockDeadtime2L:1.0",
                    "xci_name": "k26sys_uz_interlockDeadtime_1_0",
                    "xci_path": "ip\\k26sys_uz_interlockDeadtime_1_0\\k26sys_uz_interlockDeadtime_1_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D1_adapter/Gates/uz_interlockDeadtime_1"
                  },
                  "uz_interlockDeadtime_2": {
                    "vlnv": "user.org:ip:uz_interlockDeadtime2L:1.0",
                    "xci_name": "k26sys_uz_interlockDeadtime_2_0",
                    "xci_path": "ip\\k26sys_uz_interlockDeadtime_2_0\\k26sys_uz_interlockDeadtime_2_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D1_adapter/Gates/uz_interlockDeadtime_2"
                  },
                  "uz_interlockDeadtime_3": {
                    "vlnv": "user.org:ip:uz_interlockDeadtime2L:1.0",
                    "xci_name": "k26sys_uz_interlockDeadtime_3_0",
                    "xci_path": "ip\\k26sys_uz_interlockDeadtime_3_0\\k26sys_uz_interlockDeadtime_3_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D1_adapter/Gates/uz_interlockDeadtime_3"
                  },
                  "vio_Gates_2L": {
                    "vlnv": "xilinx.com:ip:vio:3.0",
                    "xci_name": "k26sys_vio_Gates_2L_0",
                    "xci_path": "ip\\k26sys_vio_Gates_2L_0\\k26sys_vio_Gates_2L_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D1_adapter/Gates/vio_Gates_2L",
                    "parameters": {
                      "C_NUM_PROBE_IN": {
                        "value": "0"
                      },
                      "C_NUM_PROBE_OUT": {
                        "value": "6"
                      }
                    }
                  },
                  "xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "k26sys_xlconcat_0_1",
                    "xci_path": "ip\\k26sys_xlconcat_0_1\\k26sys_xlconcat_0_1.xci",
                    "inst_hier_path": "uz_digital_adapter/D1_adapter/Gates/xlconcat_0",
                    "parameters": {
                      "NUM_PORTS": {
                        "value": "24"
                      }
                    }
                  },
                  "xlconstant_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "k26sys_xlconstant_0_0",
                    "xci_path": "ip\\k26sys_xlconstant_0_0\\k26sys_xlconstant_0_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D1_adapter/Gates/xlconstant_0",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "2048"
                      },
                      "CONST_WIDTH": {
                        "value": "14"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "AXI4_Lite_PWM_0_1": {
                    "interface_ports": [
                      "AXI4_Lite_PWM_0",
                      "PWM_and_SS_control_V_0/AXI4_Lite"
                    ]
                  },
                  "AXI4_Lite_PWM_1_1": {
                    "interface_ports": [
                      "AXI4_Lite_PWM_1",
                      "PWM_and_SS_control_V_1/AXI4_Lite"
                    ]
                  },
                  "AXI4_Lite_PWM_2_1": {
                    "interface_ports": [
                      "AXI4_Lite_PWM_2",
                      "PWM_and_SS_control_V_2/AXI4_Lite"
                    ]
                  },
                  "AXI4_Lite_PWM_3_1": {
                    "interface_ports": [
                      "AXI4_Lite_PWM_3",
                      "PWM_and_SS_control_V_3/AXI4_Lite"
                    ]
                  },
                  "AXI4_interlock_1_1": {
                    "interface_ports": [
                      "AXI4_interlock_1",
                      "uz_interlockDeadtime_1/AXI4"
                    ]
                  },
                  "AXI4_interlock_2_1": {
                    "interface_ports": [
                      "AXI4_interlock_2",
                      "uz_interlockDeadtime_2/AXI4"
                    ]
                  },
                  "AXI4_interlock_3_1": {
                    "interface_ports": [
                      "AXI4_interlock_3",
                      "uz_interlockDeadtime_3/AXI4"
                    ]
                  },
                  "S00_AXI_1": {
                    "interface_ports": [
                      "AXI4_interlock_0",
                      "uz_interlockDeadtime_0/AXI4"
                    ]
                  }
                },
                "nets": {
                  "AXI4_Lite_ARESETN_1": {
                    "ports": [
                      "RESETN",
                      "PWM_and_SS_control_V_0/AXI4_Lite_ARESETN",
                      "PWM_and_SS_control_V_0/IPCORE_RESETN",
                      "PWM_and_SS_control_V_1/AXI4_Lite_ARESETN",
                      "PWM_and_SS_control_V_1/IPCORE_RESETN",
                      "PWM_and_SS_control_V_2/AXI4_Lite_ARESETN",
                      "PWM_and_SS_control_V_2/IPCORE_RESETN",
                      "PWM_and_SS_control_V_3/AXI4_Lite_ARESETN",
                      "PWM_and_SS_control_V_3/IPCORE_RESETN",
                      "uz_interlockDeadtime_0/AXI4_ARESETN",
                      "uz_interlockDeadtime_0/IPCORE_RESETN",
                      "uz_interlockDeadtime_1/AXI4_ARESETN",
                      "uz_interlockDeadtime_1/IPCORE_RESETN",
                      "uz_interlockDeadtime_2/AXI4_ARESETN",
                      "uz_interlockDeadtime_2/IPCORE_RESETN",
                      "uz_interlockDeadtime_3/AXI4_ARESETN",
                      "uz_interlockDeadtime_3/IPCORE_RESETN"
                    ]
                  },
                  "InterLock_Module_0_S0_OUT": {
                    "ports": [
                      "uz_interlockDeadtime_0/s0_out",
                      "xlconcat_0/In0"
                    ]
                  },
                  "InterLock_Module_0_S1_OUT": {
                    "ports": [
                      "uz_interlockDeadtime_0/s1_out",
                      "xlconcat_0/In1"
                    ]
                  },
                  "InterLock_Module_0_S2_OUT": {
                    "ports": [
                      "uz_interlockDeadtime_0/s2_out",
                      "xlconcat_0/In2"
                    ]
                  },
                  "InterLock_Module_0_S3_OUT": {
                    "ports": [
                      "uz_interlockDeadtime_0/s3_out",
                      "xlconcat_0/In3"
                    ]
                  },
                  "InterLock_Module_0_S4_OUT": {
                    "ports": [
                      "uz_interlockDeadtime_0/s4_out",
                      "xlconcat_0/In4"
                    ]
                  },
                  "InterLock_Module_0_S5_OUT": {
                    "ports": [
                      "uz_interlockDeadtime_0/s5_out",
                      "xlconcat_0/In5"
                    ]
                  },
                  "PWM_and_SS_control_V_0_SS0_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_0/SS0_OUT",
                      "uz_interlockDeadtime_0/S0"
                    ]
                  },
                  "PWM_and_SS_control_V_0_SS1_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_0/SS1_OUT",
                      "uz_interlockDeadtime_0/S1"
                    ]
                  },
                  "PWM_and_SS_control_V_0_SS2_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_0/SS2_OUT",
                      "uz_interlockDeadtime_0/S2"
                    ]
                  },
                  "PWM_and_SS_control_V_0_SS3_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_0/SS3_OUT",
                      "uz_interlockDeadtime_0/S3"
                    ]
                  },
                  "PWM_and_SS_control_V_0_SS4_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_0/SS4_OUT",
                      "uz_interlockDeadtime_0/S4"
                    ]
                  },
                  "PWM_and_SS_control_V_0_SS5_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_0/SS5_OUT",
                      "uz_interlockDeadtime_0/S5"
                    ]
                  },
                  "PWM_and_SS_control_V_0_Triangular_Max": {
                    "ports": [
                      "PWM_and_SS_control_V_0/Triangular_Max",
                      "Carrier_triangular_max",
                      "util_vector_logic_0/Op1"
                    ]
                  },
                  "PWM_and_SS_control_V_0_Triangular_Min": {
                    "ports": [
                      "PWM_and_SS_control_V_0/Triangular_Min",
                      "Carrier_triangular_min",
                      "util_vector_logic_0/Op2"
                    ]
                  },
                  "PWM_and_SS_control_V_0_triangle_out": {
                    "ports": [
                      "PWM_and_SS_control_V_0/triangle_out",
                      "PWM_and_SS_control_V_0/triangle_in",
                      "PWM_and_SS_control_V_1/triangle_in",
                      "PWM_and_SS_control_V_2/triangle_in",
                      "PWM_and_SS_control_V_3/triangle_in"
                    ]
                  },
                  "PWM_and_SS_control_V_1_SS0_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_1/SS0_OUT",
                      "uz_interlockDeadtime_1/S0"
                    ]
                  },
                  "PWM_and_SS_control_V_1_SS1_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_1/SS1_OUT",
                      "uz_interlockDeadtime_1/S1"
                    ]
                  },
                  "PWM_and_SS_control_V_1_SS2_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_1/SS2_OUT",
                      "uz_interlockDeadtime_1/S2"
                    ]
                  },
                  "PWM_and_SS_control_V_1_SS3_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_1/SS3_OUT",
                      "uz_interlockDeadtime_1/S3"
                    ]
                  },
                  "PWM_and_SS_control_V_1_SS4_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_1/SS4_OUT",
                      "uz_interlockDeadtime_1/S4"
                    ]
                  },
                  "PWM_and_SS_control_V_1_SS5_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_1/SS5_OUT",
                      "uz_interlockDeadtime_1/S5"
                    ]
                  },
                  "PWM_and_SS_control_V_2_SS0_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_2/SS0_OUT",
                      "uz_interlockDeadtime_2/S0"
                    ]
                  },
                  "PWM_and_SS_control_V_2_SS1_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_2/SS1_OUT",
                      "uz_interlockDeadtime_2/S1"
                    ]
                  },
                  "PWM_and_SS_control_V_2_SS2_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_2/SS2_OUT",
                      "uz_interlockDeadtime_2/S2"
                    ]
                  },
                  "PWM_and_SS_control_V_2_SS3_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_2/SS3_OUT",
                      "uz_interlockDeadtime_2/S3"
                    ]
                  },
                  "PWM_and_SS_control_V_2_SS4_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_2/SS4_OUT",
                      "uz_interlockDeadtime_2/S4"
                    ]
                  },
                  "PWM_and_SS_control_V_2_SS5_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_2/SS5_OUT",
                      "uz_interlockDeadtime_2/S5"
                    ]
                  },
                  "PWM_and_SS_control_V_3_SS0_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_3/SS0_OUT",
                      "uz_interlockDeadtime_3/S0"
                    ]
                  },
                  "PWM_and_SS_control_V_3_SS1_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_3/SS1_OUT",
                      "uz_interlockDeadtime_3/S1"
                    ]
                  },
                  "PWM_and_SS_control_V_3_SS2_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_3/SS2_OUT",
                      "uz_interlockDeadtime_3/S2"
                    ]
                  },
                  "PWM_and_SS_control_V_3_SS3_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_3/SS3_OUT",
                      "uz_interlockDeadtime_3/S3"
                    ]
                  },
                  "PWM_and_SS_control_V_3_SS4_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_3/SS4_OUT",
                      "uz_interlockDeadtime_3/S4"
                    ]
                  },
                  "PWM_and_SS_control_V_3_SS5_OUT": {
                    "ports": [
                      "PWM_and_SS_control_V_3/SS5_OUT",
                      "uz_interlockDeadtime_3/S5"
                    ]
                  },
                  "util_vector_logic_0_Res": {
                    "ports": [
                      "util_vector_logic_0/Res",
                      "Carrier_triangular_max_min"
                    ]
                  },
                  "uz_interlockDeadtime_1_s0_out": {
                    "ports": [
                      "uz_interlockDeadtime_1/s0_out",
                      "xlconcat_0/In6"
                    ]
                  },
                  "uz_interlockDeadtime_1_s1_out": {
                    "ports": [
                      "uz_interlockDeadtime_1/s1_out",
                      "xlconcat_0/In7"
                    ]
                  },
                  "uz_interlockDeadtime_1_s2_out": {
                    "ports": [
                      "uz_interlockDeadtime_1/s2_out",
                      "xlconcat_0/In8"
                    ]
                  },
                  "uz_interlockDeadtime_1_s3_out": {
                    "ports": [
                      "uz_interlockDeadtime_1/s3_out",
                      "xlconcat_0/In9"
                    ]
                  },
                  "uz_interlockDeadtime_1_s4_out": {
                    "ports": [
                      "uz_interlockDeadtime_1/s4_out",
                      "xlconcat_0/In10"
                    ]
                  },
                  "uz_interlockDeadtime_1_s5_out": {
                    "ports": [
                      "uz_interlockDeadtime_1/s5_out",
                      "xlconcat_0/In11"
                    ]
                  },
                  "uz_interlockDeadtime_2_s0_out": {
                    "ports": [
                      "uz_interlockDeadtime_2/s0_out",
                      "xlconcat_0/In12"
                    ]
                  },
                  "uz_interlockDeadtime_2_s1_out": {
                    "ports": [
                      "uz_interlockDeadtime_2/s1_out",
                      "xlconcat_0/In13"
                    ]
                  },
                  "uz_interlockDeadtime_2_s2_out": {
                    "ports": [
                      "uz_interlockDeadtime_2/s2_out",
                      "xlconcat_0/In14"
                    ]
                  },
                  "uz_interlockDeadtime_2_s3_out": {
                    "ports": [
                      "uz_interlockDeadtime_2/s3_out",
                      "xlconcat_0/In15"
                    ]
                  },
                  "uz_interlockDeadtime_2_s4_out": {
                    "ports": [
                      "uz_interlockDeadtime_2/s4_out",
                      "xlconcat_0/In16"
                    ]
                  },
                  "uz_interlockDeadtime_2_s5_out": {
                    "ports": [
                      "uz_interlockDeadtime_2/s5_out",
                      "xlconcat_0/In17"
                    ]
                  },
                  "uz_interlockDeadtime_3_s0_out": {
                    "ports": [
                      "uz_interlockDeadtime_3/s0_out",
                      "xlconcat_0/In18"
                    ]
                  },
                  "uz_interlockDeadtime_3_s1_out": {
                    "ports": [
                      "uz_interlockDeadtime_3/s1_out",
                      "xlconcat_0/In19"
                    ]
                  },
                  "uz_interlockDeadtime_3_s2_out": {
                    "ports": [
                      "uz_interlockDeadtime_3/s2_out",
                      "xlconcat_0/In20"
                    ]
                  },
                  "uz_interlockDeadtime_3_s3_out": {
                    "ports": [
                      "uz_interlockDeadtime_3/s3_out",
                      "xlconcat_0/In21"
                    ]
                  },
                  "uz_interlockDeadtime_3_s4_out": {
                    "ports": [
                      "uz_interlockDeadtime_3/s4_out",
                      "xlconcat_0/In22"
                    ]
                  },
                  "uz_interlockDeadtime_3_s5_out": {
                    "ports": [
                      "uz_interlockDeadtime_3/s5_out",
                      "xlconcat_0/In23"
                    ]
                  },
                  "vio_Gates_2L_probe_out0": {
                    "ports": [
                      "vio_Gates_2L/probe_out0",
                      "PWM_and_SS_control_V_0/SS0_IN_External",
                      "PWM_and_SS_control_V_1/SS0_IN_External",
                      "PWM_and_SS_control_V_2/SS0_IN_External",
                      "PWM_and_SS_control_V_3/SS0_IN_External"
                    ]
                  },
                  "vio_Gates_2L_probe_out1": {
                    "ports": [
                      "vio_Gates_2L/probe_out1",
                      "PWM_and_SS_control_V_0/SS1_IN_External",
                      "PWM_and_SS_control_V_1/SS1_IN_External",
                      "PWM_and_SS_control_V_2/SS1_IN_External",
                      "PWM_and_SS_control_V_3/SS1_IN_External"
                    ]
                  },
                  "vio_Gates_2L_probe_out2": {
                    "ports": [
                      "vio_Gates_2L/probe_out2",
                      "PWM_and_SS_control_V_0/SS2_IN_External",
                      "PWM_and_SS_control_V_1/SS2_IN_External",
                      "PWM_and_SS_control_V_2/SS2_IN_External",
                      "PWM_and_SS_control_V_3/SS2_IN_External"
                    ]
                  },
                  "vio_Gates_2L_probe_out3": {
                    "ports": [
                      "vio_Gates_2L/probe_out3",
                      "PWM_and_SS_control_V_0/SS3_IN_External",
                      "PWM_and_SS_control_V_1/SS3_IN_External",
                      "PWM_and_SS_control_V_2/SS3_IN_External",
                      "PWM_and_SS_control_V_3/SS3_IN_External"
                    ]
                  },
                  "vio_Gates_2L_probe_out4": {
                    "ports": [
                      "vio_Gates_2L/probe_out4",
                      "PWM_and_SS_control_V_0/SS4_IN_External",
                      "PWM_and_SS_control_V_1/SS4_IN_External",
                      "PWM_and_SS_control_V_2/SS4_IN_External",
                      "PWM_and_SS_control_V_3/SS4_IN_External"
                    ]
                  },
                  "vio_Gates_2L_probe_out5": {
                    "ports": [
                      "vio_Gates_2L/probe_out5",
                      "PWM_and_SS_control_V_0/SS5_IN_External",
                      "PWM_and_SS_control_V_1/SS5_IN_External",
                      "PWM_and_SS_control_V_2/SS5_IN_External",
                      "PWM_and_SS_control_V_3/SS5_IN_External"
                    ]
                  },
                  "xlconcat_0_dout": {
                    "ports": [
                      "xlconcat_0/dout",
                      "Gate_Signals_2L"
                    ]
                  },
                  "xlconstant_0_dout": {
                    "ports": [
                      "xlconstant_0/dout",
                      "PWM_and_SS_control_V_0/m_u1_norm",
                      "PWM_and_SS_control_V_0/m_u2_norm",
                      "PWM_and_SS_control_V_0/m_u3_norm",
                      "PWM_and_SS_control_V_1/m_u1_norm",
                      "PWM_and_SS_control_V_1/m_u2_norm",
                      "PWM_and_SS_control_V_1/m_u3_norm",
                      "PWM_and_SS_control_V_2/m_u1_norm",
                      "PWM_and_SS_control_V_2/m_u2_norm",
                      "PWM_and_SS_control_V_2/m_u3_norm",
                      "PWM_and_SS_control_V_3/m_u1_norm",
                      "PWM_and_SS_control_V_3/m_u2_norm",
                      "PWM_and_SS_control_V_3/m_u3_norm"
                    ]
                  },
                  "zynq_ultra_ps_e_0_pl_clk1": {
                    "ports": [
                      "CLK",
                      "PWM_and_SS_control_V_0/AXI4_Lite_ACLK",
                      "PWM_and_SS_control_V_0/IPCORE_CLK",
                      "PWM_and_SS_control_V_1/AXI4_Lite_ACLK",
                      "PWM_and_SS_control_V_1/IPCORE_CLK",
                      "PWM_and_SS_control_V_2/AXI4_Lite_ACLK",
                      "PWM_and_SS_control_V_2/IPCORE_CLK",
                      "PWM_and_SS_control_V_3/AXI4_Lite_ACLK",
                      "PWM_and_SS_control_V_3/IPCORE_CLK",
                      "uz_interlockDeadtime_0/AXI4_ACLK",
                      "uz_interlockDeadtime_0/IPCORE_CLK",
                      "uz_interlockDeadtime_1/AXI4_ACLK",
                      "uz_interlockDeadtime_1/IPCORE_CLK",
                      "uz_interlockDeadtime_2/AXI4_ACLK",
                      "uz_interlockDeadtime_2/IPCORE_CLK",
                      "uz_interlockDeadtime_3/AXI4_ACLK",
                      "uz_interlockDeadtime_3/IPCORE_CLK",
                      "vio_Gates_2L/clk"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "AXI4_Lite1_1": {
                "interface_ports": [
                  "AXI4_Lite_PWM_1",
                  "Gates/AXI4_Lite_PWM_1"
                ]
              },
              "AXI4_Lite_PWM_2_1": {
                "interface_ports": [
                  "AXI4_Lite_PWM_2",
                  "Gates/AXI4_Lite_PWM_2"
                ]
              },
              "AXI4_Lite_PWM_3_1": {
                "interface_ports": [
                  "AXI4_Lite_PWM_3",
                  "Gates/AXI4_Lite_PWM_3"
                ]
              },
              "AXI_interlock_1_1": {
                "interface_ports": [
                  "AXI4_interlock_1",
                  "Gates/AXI4_interlock_1"
                ]
              },
              "AXI_interlock_2_1": {
                "interface_ports": [
                  "AXI4_interlock_2",
                  "Gates/AXI4_interlock_2"
                ]
              },
              "AXI_interlock_3_1": {
                "interface_ports": [
                  "AXI4_interlock_3",
                  "Gates/AXI4_interlock_3"
                ]
              },
              "smartconnect_0_M07_AXI": {
                "interface_ports": [
                  "AXI4_interlock_0",
                  "Gates/AXI4_interlock_0"
                ]
              },
              "smartconnect_0_M08_AXI": {
                "interface_ports": [
                  "AXI4_Lite_PWM_0",
                  "Gates/AXI4_Lite_PWM_0"
                ]
              }
            },
            "nets": {
              "Gates_Carrier_triangular_max1": {
                "ports": [
                  "Gates/Carrier_triangular_max",
                  "Carrier_triangular_max"
                ]
              },
              "Gates_Carrier_triangular_max_min": {
                "ports": [
                  "Gates/Carrier_triangular_max_min",
                  "Carrier_triangular_max_min"
                ]
              },
              "Gates_Carrier_triangular_min1": {
                "ports": [
                  "Gates/Carrier_triangular_min",
                  "Carrier_triangular_min"
                ]
              },
              "Gates_dout_0": {
                "ports": [
                  "Gates/Gate_Signals_2L",
                  "D1_OUT"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "RESETN",
                  "Gates/RESETN"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "CLK",
                  "Gates/CLK"
                ]
              }
            }
          },
          "D2_adapter": {
            "interface_ports": {
              "AXI4_Lite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "AXI4_Lite_ACLK": {
                "type": "clk",
                "direction": "I"
              },
              "AXI4_Lite_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "D2_OUT": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "Enable_Gates": {
                "type": "rst",
                "direction": "I"
              },
              "Interrupt_Center": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Interrupt_Start": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Interrupt_Start_Center": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "Gates_3L": {
                "interface_ports": {
                  "AXI4_Lite": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "AXI4_Lite_ACLK": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "AXI4_Lite_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "Enable_Gates": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "Gate_Signals_3L": {
                    "direction": "O",
                    "left": "11",
                    "right": "0"
                  },
                  "Interrupt_Center": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Interrupt_Start": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Interrupt_Start_Center": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "Gates_Vector": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "k26sys_Gates_Vector_0",
                    "xci_path": "ip\\k26sys_Gates_Vector_0\\k26sys_Gates_Vector_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D2_adapter/Gates_3L/Gates_Vector",
                    "parameters": {
                      "NUM_PORTS": {
                        "value": "6"
                      }
                    }
                  },
                  "Interrupt_Start_Center": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "k26sys_Interrupt_Start_Center_0",
                    "xci_path": "ip\\k26sys_Interrupt_Start_Center_0\\k26sys_Interrupt_Start_Center_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D2_adapter/Gates_3L/Interrupt_Start_Center",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "or"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "PWM_SS_3L_ip_0": {
                    "vlnv": "mwn.de:ip:PWM_SS_3L_ip:1.4",
                    "xci_name": "k26sys_PWM_SS_3L_ip_0_0",
                    "xci_path": "ip\\k26sys_PWM_SS_3L_ip_0_0\\k26sys_PWM_SS_3L_ip_0_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D2_adapter/Gates_3L/PWM_SS_3L_ip_0"
                  },
                  "Set_Deadtime_3L": {
                    "vlnv": "xilinx.com:ip:vio:3.0",
                    "xci_name": "k26sys_Set_Deadtime_3L_0",
                    "xci_path": "ip\\k26sys_Set_Deadtime_3L_0\\k26sys_Set_Deadtime_3L_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D2_adapter/Gates_3L/Set_Deadtime_3L",
                    "parameters": {
                      "C_NUM_PROBE_IN": {
                        "value": "0"
                      },
                      "C_PROBE_OUT0_INIT_VAL": {
                        "value": "0x0C8"
                      },
                      "C_PROBE_OUT0_WIDTH": {
                        "value": "10"
                      }
                    }
                  },
                  "ila_0": {
                    "vlnv": "xilinx.com:ip:ila:6.2",
                    "xci_name": "k26sys_ila_0_2",
                    "xci_path": "ip\\k26sys_ila_0_2\\k26sys_ila_0_2.xci",
                    "inst_hier_path": "uz_digital_adapter/D2_adapter/Gates_3L/ila_0",
                    "parameters": {
                      "C_DATA_DEPTH": {
                        "value": "8192"
                      },
                      "C_ENABLE_ILA_AXI_MON": {
                        "value": "false"
                      },
                      "C_MONITOR_TYPE": {
                        "value": "Native"
                      },
                      "C_NUM_OF_PROBES": {
                        "value": "23"
                      }
                    }
                  },
                  "top_npc_state_machine_0": {
                    "vlnv": "xilinx.com:module_ref:top_npc_state_machine:1.0",
                    "xci_name": "k26sys_top_npc_state_machine_0_0",
                    "xci_path": "ip\\k26sys_top_npc_state_machine_0_0\\k26sys_top_npc_state_machine_0_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D2_adapter/Gates_3L/top_npc_state_machine_0",
                    "reference_info": {
                      "ref_type": "hdl",
                      "ref_name": "top_npc_state_machine",
                      "boundary_crc": "0x0"
                    },
                    "ports": {
                      "clock": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "FREQ_HZ": {
                            "value": "99999001",
                            "value_src": "user_prop"
                          },
                          "CLK_DOMAIN": {
                            "value": "k26sys_zynq_ultra_ps_e_0_0_pl_clk0",
                            "value_src": "default_prop"
                          }
                        }
                      },
                      "enable": {
                        "direction": "I"
                      },
                      "switching_signals": {
                        "direction": "I",
                        "left": "5",
                        "right": "0",
                        "parameters": {
                          "PortWidth": {
                            "value": "6",
                            "value_src": "ip_prop"
                          }
                        }
                      },
                      "deadtime": {
                        "direction": "I",
                        "left": "9",
                        "right": "0"
                      },
                      "A_S1": {
                        "direction": "O"
                      },
                      "A_S2": {
                        "direction": "O"
                      },
                      "A_S3": {
                        "direction": "O"
                      },
                      "A_S4": {
                        "direction": "O"
                      },
                      "B_S1": {
                        "direction": "O"
                      },
                      "B_S2": {
                        "direction": "O"
                      },
                      "B_S3": {
                        "direction": "O"
                      },
                      "B_S4": {
                        "direction": "O"
                      },
                      "C_S1": {
                        "direction": "O"
                      },
                      "C_S2": {
                        "direction": "O"
                      },
                      "C_S3": {
                        "direction": "O"
                      },
                      "C_S4": {
                        "direction": "O"
                      },
                      "A_phase_off": {
                        "direction": "O"
                      },
                      "B_phase_off": {
                        "direction": "O"
                      },
                      "C_phase_off": {
                        "direction": "O"
                      }
                    }
                  },
                  "vio_Gates_3L": {
                    "vlnv": "xilinx.com:ip:vio:3.0",
                    "xci_name": "k26sys_vio_Gates_3L_0",
                    "xci_path": "ip\\k26sys_vio_Gates_3L_0\\k26sys_vio_Gates_3L_0.xci",
                    "inst_hier_path": "uz_digital_adapter/D2_adapter/Gates_3L/vio_Gates_3L",
                    "parameters": {
                      "C_NUM_PROBE_IN": {
                        "value": "0"
                      },
                      "C_NUM_PROBE_OUT": {
                        "value": "9"
                      },
                      "C_PROBE_OUT0_WIDTH": {
                        "value": "14"
                      },
                      "C_PROBE_OUT1_WIDTH": {
                        "value": "14"
                      },
                      "C_PROBE_OUT2_WIDTH": {
                        "value": "14"
                      },
                      "C_PROBE_OUT6_WIDTH": {
                        "value": "1"
                      },
                      "C_PROBE_OUT7_WIDTH": {
                        "value": "1"
                      },
                      "C_PROBE_OUT8_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "k26sys_xlconcat_0_2",
                    "xci_path": "ip\\k26sys_xlconcat_0_2\\k26sys_xlconcat_0_2.xci",
                    "inst_hier_path": "uz_digital_adapter/D2_adapter/Gates_3L/xlconcat_0",
                    "parameters": {
                      "NUM_PORTS": {
                        "value": "12"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "smartconnect_0_M12_AXI": {
                    "interface_ports": [
                      "AXI4_Lite",
                      "PWM_SS_3L_ip_0/AXI4_Lite"
                    ]
                  }
                },
                "nets": {
                  "Enable_Gates_1": {
                    "ports": [
                      "Enable_Gates",
                      "top_npc_state_machine_0/enable"
                    ]
                  },
                  "Gates_Vector_dout": {
                    "ports": [
                      "Gates_Vector/dout",
                      "ila_0/probe13",
                      "top_npc_state_machine_0/switching_signals"
                    ]
                  },
                  "Interrupt_Start_Center_Res": {
                    "ports": [
                      "Interrupt_Start_Center/Res",
                      "Interrupt_Start_Center",
                      "ila_0/probe12"
                    ]
                  },
                  "PWM_SS_3L_ip_0_Period_Center": {
                    "ports": [
                      "PWM_SS_3L_ip_0/Period_Center",
                      "Interrupt_Center",
                      "Interrupt_Start_Center/Op1",
                      "ila_0/probe20"
                    ]
                  },
                  "PWM_SS_3L_ip_0_Period_Start": {
                    "ports": [
                      "PWM_SS_3L_ip_0/Period_Start",
                      "Interrupt_Start",
                      "Interrupt_Start_Center/Op2",
                      "ila_0/probe21"
                    ]
                  },
                  "PWM_SS_3L_ip_0_SSa1_OUT": {
                    "ports": [
                      "PWM_SS_3L_ip_0/SSa1_OUT",
                      "Gates_Vector/In0",
                      "ila_0/probe14"
                    ]
                  },
                  "PWM_SS_3L_ip_0_SSa2_OUT": {
                    "ports": [
                      "PWM_SS_3L_ip_0/SSa2_OUT",
                      "Gates_Vector/In1",
                      "ila_0/probe15"
                    ]
                  },
                  "PWM_SS_3L_ip_0_SSb1_OUT": {
                    "ports": [
                      "PWM_SS_3L_ip_0/SSb1_OUT",
                      "Gates_Vector/In2",
                      "ila_0/probe16"
                    ]
                  },
                  "PWM_SS_3L_ip_0_SSb2_OUT": {
                    "ports": [
                      "PWM_SS_3L_ip_0/SSb2_OUT",
                      "Gates_Vector/In3",
                      "ila_0/probe17"
                    ]
                  },
                  "PWM_SS_3L_ip_0_SSc1_OUT": {
                    "ports": [
                      "PWM_SS_3L_ip_0/SSc1_OUT",
                      "Gates_Vector/In4",
                      "ila_0/probe18"
                    ]
                  },
                  "PWM_SS_3L_ip_0_SSc2_OUT": {
                    "ports": [
                      "PWM_SS_3L_ip_0/SSc2_OUT",
                      "Gates_Vector/In5",
                      "ila_0/probe19"
                    ]
                  },
                  "Set_Deadtime_3L_probe_out0": {
                    "ports": [
                      "Set_Deadtime_3L/probe_out0",
                      "ila_0/probe22",
                      "top_npc_state_machine_0/deadtime"
                    ]
                  },
                  "proc_sys_reset_1_peripheral_aresetn": {
                    "ports": [
                      "AXI4_Lite_ARESETN",
                      "PWM_SS_3L_ip_0/AXI4_Lite_ARESETN",
                      "PWM_SS_3L_ip_0/IPCORE_RESETN"
                    ]
                  },
                  "top_npc_state_machine_0_A_S1": {
                    "ports": [
                      "top_npc_state_machine_0/A_S1",
                      "ila_0/probe0",
                      "xlconcat_0/In0"
                    ]
                  },
                  "top_npc_state_machine_0_A_S2": {
                    "ports": [
                      "top_npc_state_machine_0/A_S2",
                      "ila_0/probe1",
                      "xlconcat_0/In1"
                    ]
                  },
                  "top_npc_state_machine_0_A_S3": {
                    "ports": [
                      "top_npc_state_machine_0/A_S3",
                      "ila_0/probe2",
                      "xlconcat_0/In2"
                    ]
                  },
                  "top_npc_state_machine_0_A_S4": {
                    "ports": [
                      "top_npc_state_machine_0/A_S4",
                      "ila_0/probe3",
                      "xlconcat_0/In3"
                    ]
                  },
                  "top_npc_state_machine_0_B_S1": {
                    "ports": [
                      "top_npc_state_machine_0/B_S1",
                      "ila_0/probe4",
                      "xlconcat_0/In4"
                    ]
                  },
                  "top_npc_state_machine_0_B_S2": {
                    "ports": [
                      "top_npc_state_machine_0/B_S2",
                      "ila_0/probe5",
                      "xlconcat_0/In5"
                    ]
                  },
                  "top_npc_state_machine_0_B_S3": {
                    "ports": [
                      "top_npc_state_machine_0/B_S3",
                      "ila_0/probe6",
                      "xlconcat_0/In6"
                    ]
                  },
                  "top_npc_state_machine_0_B_S4": {
                    "ports": [
                      "top_npc_state_machine_0/B_S4",
                      "ila_0/probe7",
                      "xlconcat_0/In7"
                    ]
                  },
                  "top_npc_state_machine_0_C_S1": {
                    "ports": [
                      "top_npc_state_machine_0/C_S1",
                      "ila_0/probe8",
                      "xlconcat_0/In8"
                    ]
                  },
                  "top_npc_state_machine_0_C_S2": {
                    "ports": [
                      "top_npc_state_machine_0/C_S2",
                      "ila_0/probe9",
                      "xlconcat_0/In9"
                    ]
                  },
                  "top_npc_state_machine_0_C_S3": {
                    "ports": [
                      "top_npc_state_machine_0/C_S3",
                      "ila_0/probe10",
                      "xlconcat_0/In10"
                    ]
                  },
                  "top_npc_state_machine_0_C_S4": {
                    "ports": [
                      "top_npc_state_machine_0/C_S4",
                      "ila_0/probe11",
                      "xlconcat_0/In11"
                    ]
                  },
                  "vio_Gates_3L_probe_out0": {
                    "ports": [
                      "vio_Gates_3L/probe_out0",
                      "PWM_SS_3L_ip_0/m_u1_norm"
                    ]
                  },
                  "vio_Gates_3L_probe_out1": {
                    "ports": [
                      "vio_Gates_3L/probe_out1",
                      "PWM_SS_3L_ip_0/m_u2_norm"
                    ]
                  },
                  "vio_Gates_3L_probe_out2": {
                    "ports": [
                      "vio_Gates_3L/probe_out2",
                      "PWM_SS_3L_ip_0/m_u3_norm"
                    ]
                  },
                  "vio_Gates_3L_probe_out3": {
                    "ports": [
                      "vio_Gates_3L/probe_out3",
                      "PWM_SS_3L_ip_0/SSa1_IN_External"
                    ]
                  },
                  "vio_Gates_3L_probe_out4": {
                    "ports": [
                      "vio_Gates_3L/probe_out4",
                      "PWM_SS_3L_ip_0/SSa2_IN_External"
                    ]
                  },
                  "vio_Gates_3L_probe_out5": {
                    "ports": [
                      "vio_Gates_3L/probe_out5",
                      "PWM_SS_3L_ip_0/SSb1_IN_External"
                    ]
                  },
                  "vio_Gates_3L_probe_out6": {
                    "ports": [
                      "vio_Gates_3L/probe_out6",
                      "PWM_SS_3L_ip_0/SSb2_IN_External"
                    ]
                  },
                  "vio_Gates_3L_probe_out7": {
                    "ports": [
                      "vio_Gates_3L/probe_out7",
                      "PWM_SS_3L_ip_0/SSc1_IN_External"
                    ]
                  },
                  "vio_Gates_3L_probe_out8": {
                    "ports": [
                      "vio_Gates_3L/probe_out8",
                      "PWM_SS_3L_ip_0/SSc2_IN_External"
                    ]
                  },
                  "xlconcat_0_dout": {
                    "ports": [
                      "xlconcat_0/dout",
                      "Gate_Signals_3L"
                    ]
                  },
                  "zynq_ultra_ps_e_0_pl_clk1": {
                    "ports": [
                      "AXI4_Lite_ACLK",
                      "PWM_SS_3L_ip_0/AXI4_Lite_ACLK",
                      "PWM_SS_3L_ip_0/IPCORE_CLK",
                      "Set_Deadtime_3L/clk",
                      "ila_0/clk",
                      "top_npc_state_machine_0/clock",
                      "vio_Gates_3L/clk"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "smartconnect_0_M12_AXI": {
                "interface_ports": [
                  "AXI4_Lite",
                  "Gates_3L/AXI4_Lite"
                ]
              }
            },
            "nets": {
              "Gates_3L_Gate_Signals_3L": {
                "ports": [
                  "Gates_3L/Gate_Signals_3L",
                  "D2_OUT"
                ]
              },
              "Gates_3L_Interrupt_Center": {
                "ports": [
                  "Gates_3L/Interrupt_Center",
                  "Interrupt_Center"
                ]
              },
              "Gates_3L_Interrupt_Start": {
                "ports": [
                  "Gates_3L/Interrupt_Start",
                  "Interrupt_Start"
                ]
              },
              "Gates_3L_Interrupt_Start_Center": {
                "ports": [
                  "Gates_3L/Interrupt_Start_Center",
                  "Interrupt_Start_Center"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "AXI4_Lite_ARESETN",
                  "Gates_3L/AXI4_Lite_ARESETN"
                ]
              },
              "xlslice_Enable_Inverter_Dout": {
                "ports": [
                  "Enable_Gates",
                  "Gates_3L/Enable_Gates"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "AXI4_Lite_ACLK",
                  "Gates_3L/AXI4_Lite_ACLK"
                ]
              }
            }
          },
          "D3_adapter": {
            "ports": {
              "D3_OUT": {
                "direction": "O",
                "left": "25",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "vio_D3_test": {
                "vlnv": "xilinx.com:ip:vio:3.0",
                "xci_name": "k26sys_vio_D3_test_0",
                "xci_path": "ip\\k26sys_vio_D3_test_0\\k26sys_vio_D3_test_0.xci",
                "inst_hier_path": "uz_digital_adapter/D3_adapter/vio_D3_test",
                "parameters": {
                  "C_NUM_PROBE_IN": {
                    "value": "0"
                  },
                  "C_NUM_PROBE_OUT": {
                    "value": "1"
                  },
                  "C_PROBE_OUT0_WIDTH": {
                    "value": "26"
                  }
                }
              }
            },
            "nets": {
              "vio_D2_test_probe_out0": {
                "ports": [
                  "vio_D3_test/probe_out0",
                  "D3_OUT"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "clk",
                  "vio_D3_test/clk"
                ]
              }
            }
          },
          "D5_adapter": {
            "interface_ports": {
              "AXI4_Lite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "AXI4_Lite_ACLK": {
                "type": "clk",
                "direction": "I"
              },
              "AXI4_Lite_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "Dig_11_Ch5": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Dig_12_Ch5": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Dig_13_Ch5": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "probe5": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "IncreEncoder_V24_ip_0": {
                "vlnv": "xilinx.com:ip:IncreEncoder_V24_ip:24.0",
                "xci_name": "k26sys_IncreEncoder_V24_ip_0_0",
                "xci_path": "ip\\k26sys_IncreEncoder_V24_ip_0_0\\k26sys_IncreEncoder_V24_ip_0_0.xci",
                "inst_hier_path": "uz_digital_adapter/D5_adapter/IncreEncoder_V24_ip_0"
              },
              "ila_Encoder": {
                "vlnv": "xilinx.com:ip:ila:6.2",
                "xci_name": "k26sys_ila_Encoder_0",
                "xci_path": "ip\\k26sys_ila_Encoder_0\\k26sys_ila_Encoder_0.xci",
                "inst_hier_path": "uz_digital_adapter/D5_adapter/ila_Encoder",
                "parameters": {
                  "C_DATA_DEPTH": {
                    "value": "2048"
                  },
                  "C_ENABLE_ILA_AXI_MON": {
                    "value": "false"
                  },
                  "C_MONITOR_TYPE": {
                    "value": "Native"
                  },
                  "C_NUM_OF_PROBES": {
                    "value": "8"
                  },
                  "C_PROBE3_WIDTH": {
                    "value": "24"
                  },
                  "C_PROBE4_WIDTH": {
                    "value": "24"
                  }
                }
              }
            },
            "interface_nets": {
              "smartconnect_0_M09_AXI": {
                "interface_ports": [
                  "AXI4_Lite",
                  "IncreEncoder_V24_ip_0/AXI4_Lite"
                ]
              }
            },
            "nets": {
              "A_1": {
                "ports": [
                  "Dig_12_Ch5",
                  "IncreEncoder_V24_ip_0/A",
                  "ila_Encoder/probe0"
                ]
              },
              "B_1": {
                "ports": [
                  "Dig_13_Ch5",
                  "IncreEncoder_V24_ip_0/B",
                  "ila_Encoder/probe1"
                ]
              },
              "I_1": {
                "ports": [
                  "Dig_11_Ch5",
                  "IncreEncoder_V24_ip_0/I",
                  "ila_Encoder/probe2"
                ]
              },
              "IncreEncoder_V24_ip_0_OverSamplFactor": {
                "ports": [
                  "IncreEncoder_V24_ip_0/OverSamplFactor",
                  "ila_Encoder/probe7"
                ]
              },
              "IncreEncoder_V24_ip_0_omega": {
                "ports": [
                  "IncreEncoder_V24_ip_0/omega",
                  "ila_Encoder/probe3"
                ]
              },
              "IncreEncoder_V24_ip_0_position": {
                "ports": [
                  "IncreEncoder_V24_ip_0/position",
                  "ila_Encoder/probe6"
                ]
              },
              "IncreEncoder_ip_0_theta_el": {
                "ports": [
                  "IncreEncoder_V24_ip_0/theta_el",
                  "ila_Encoder/probe4"
                ]
              },
              "Interrupt_muxed": {
                "ports": [
                  "probe5",
                  "IncreEncoder_V24_ip_0/PeriodEnd",
                  "ila_Encoder/probe5"
                ]
              },
              "proc_sys_reset_50MHz_peripheral_aresetn": {
                "ports": [
                  "AXI4_Lite_ARESETN",
                  "IncreEncoder_V24_ip_0/AXI4_Lite_ARESETN",
                  "IncreEncoder_V24_ip_0/IPCORE_RESETN"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "clk",
                  "ila_Encoder/clk"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk3": {
                "ports": [
                  "AXI4_Lite_ACLK",
                  "IncreEncoder_V24_ip_0/AXI4_Lite_ACLK",
                  "IncreEncoder_V24_ip_0/IPCORE_CLK"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "AXI4_Lite1_1": {
            "interface_ports": [
              "AXI4_Lite_PWM_1",
              "D1_adapter/AXI4_Lite_PWM_1"
            ]
          },
          "AXI4_Lite_1": {
            "interface_ports": [
              "AXI4_Lite_PWM_0",
              "D1_adapter/AXI4_Lite_PWM_0"
            ]
          },
          "AXI4_Lite_2": {
            "interface_ports": [
              "AXI4_Lite3",
              "D5_adapter/AXI4_Lite"
            ]
          },
          "AXI4_Lite_3": {
            "interface_ports": [
              "AXI4_Lite",
              "D2_adapter/AXI4_Lite"
            ]
          },
          "AXI4_Lite_PWM_2_1": {
            "interface_ports": [
              "AXI4_Lite_PWM_2",
              "D1_adapter/AXI4_Lite_PWM_2"
            ]
          },
          "AXI4_Lite_PWM_3_1": {
            "interface_ports": [
              "AXI4_Lite_PWM_3",
              "D1_adapter/AXI4_Lite_PWM_3"
            ]
          },
          "AXI_interlock_1_1": {
            "interface_ports": [
              "AXI4_interlock_1",
              "D1_adapter/AXI4_interlock_1"
            ]
          },
          "AXI_interlock_2_1": {
            "interface_ports": [
              "AXI4_interlock_2",
              "D1_adapter/AXI4_interlock_2"
            ]
          },
          "AXI_interlock_3_1": {
            "interface_ports": [
              "AXI4_interlock_3",
              "D1_adapter/AXI4_interlock_3"
            ]
          },
          "S00_AXI_5": {
            "interface_ports": [
              "AXI4_interlock_0",
              "D1_adapter/AXI4_interlock_0"
            ]
          }
        },
        "nets": {
          "A_1": {
            "ports": [
              "Dig_12_Ch5",
              "D5_adapter/Dig_12_Ch5"
            ]
          },
          "B_1": {
            "ports": [
              "Dig_13_Ch5",
              "D5_adapter/Dig_13_Ch5"
            ]
          },
          "Gates_3L_Gate_Signals_3L": {
            "ports": [
              "D2_adapter/D2_OUT",
              "D2_OUT"
            ]
          },
          "Gates_3L_Interrupt_Center": {
            "ports": [
              "D2_adapter/Interrupt_Center",
              "Interrupt_Center"
            ]
          },
          "Gates_3L_Interrupt_Start": {
            "ports": [
              "D2_adapter/Interrupt_Start",
              "Interrupt_Start"
            ]
          },
          "Gates_3L_Interrupt_Start_Center": {
            "ports": [
              "D2_adapter/Interrupt_Start_Center",
              "Interrupt_Start_Center"
            ]
          },
          "Gates_Carrier_triangular_max1": {
            "ports": [
              "D1_adapter/Carrier_triangular_max",
              "Carrier_triangular_max"
            ]
          },
          "Gates_Carrier_triangular_max_min": {
            "ports": [
              "D1_adapter/Carrier_triangular_max_min",
              "Carrier_triangular_max_min"
            ]
          },
          "Gates_Carrier_triangular_min1": {
            "ports": [
              "D1_adapter/Carrier_triangular_min",
              "Carrier_triangular_min"
            ]
          },
          "Gates_dout_0": {
            "ports": [
              "D1_adapter/D1_OUT",
              "D1_OUT"
            ]
          },
          "I_1": {
            "ports": [
              "Dig_11_Ch5",
              "D5_adapter/Dig_11_Ch5"
            ]
          },
          "Interrupt_muxed": {
            "ports": [
              "probe5",
              "D5_adapter/probe5"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "RESETN",
              "D1_adapter/RESETN",
              "D2_adapter/AXI4_Lite_ARESETN"
            ]
          },
          "proc_sys_reset_50MHz_peripheral_aresetn": {
            "ports": [
              "AXI4_Lite_ARESETN1",
              "D5_adapter/AXI4_Lite_ARESETN"
            ]
          },
          "vio_D2_test_probe_out0": {
            "ports": [
              "D3_adapter/D3_OUT",
              "D3_OUT"
            ]
          },
          "xlslice_Enable_Inverter_Dout": {
            "ports": [
              "Enable_Gate",
              "D2_adapter/Enable_Gates"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk1": {
            "ports": [
              "clk",
              "D1_adapter/CLK",
              "D2_adapter/AXI4_Lite_ACLK",
              "D3_adapter/clk",
              "D5_adapter/clk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk3": {
            "ports": [
              "AXI4_Lite_ACLK",
              "D5_adapter/AXI4_Lite_ACLK"
            ]
          }
        }
      },
      "uz_analog_adapter": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "A1_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A1_OUT_CLK": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "A1_OUT_CNV_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "A2_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A2_OUT_CLK": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "A2_OUT_CNV_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "A3_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A3_OUT_CLK": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "A3_OUT_CNV_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Din": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "RAW_VALUE": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "RAW_VALUE1": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TRIGGER_CNV": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "probe4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "A1_adapter": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "A1_IN": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "A1_OUT_CLK": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "A1_OUT_CNV_1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Din": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "probe4": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "probe5": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "A1_ADC_LTC2311": {
                "vlnv": "UltraZohm:user:ADC_LTC2311:3.0",
                "xci_name": "k26sys_A1_ADC_LTC2311_0",
                "xci_path": "ip\\k26sys_A1_ADC_LTC2311_0\\k26sys_A1_ADC_LTC2311_0.xci",
                "inst_hier_path": "uz_analog_adapter/A1_adapter/A1_ADC_LTC2311",
                "parameters": {
                  "DIFFERENTIAL": {
                    "value": "false"
                  },
                  "RES_LSB": {
                    "value": "0"
                  },
                  "RES_MSB": {
                    "value": "34"
                  },
                  "SPI_MASTER": {
                    "value": "1"
                  }
                }
              },
              "A1_inv_input": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "k26sys_A1_inv_input_0",
                "xci_path": "ip\\k26sys_A1_inv_input_0\\k26sys_A1_inv_input_0.xci",
                "inst_hier_path": "uz_analog_adapter/A1_adapter/A1_inv_input",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0x00"
                  },
                  "CONST_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "A1_iobufds_inst": {
                "vlnv": "xilinx.com:module_ref:iobufds_inst:1.0",
                "xci_name": "k26sys_A1_iobufds_inst_0",
                "xci_path": "ip\\k26sys_A1_iobufds_inst_0\\k26sys_A1_iobufds_inst_0.xci",
                "inst_hier_path": "uz_analog_adapter/A1_adapter/A1_iobufds_inst",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "iobufds_inst",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "MISO_IN": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "INVERT_OUTPUT": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "MISO_OUT": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "SCLK_IN": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "SCLK_OUT": {
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  }
                }
              },
              "adc_debug": {
                "ports": {
                  "Din": {
                    "direction": "I",
                    "left": "127",
                    "right": "0"
                  },
                  "Din1": {
                    "direction": "I",
                    "left": "279",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "probe4": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "probe5": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "probe6": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "probe7": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "ila_0": {
                    "vlnv": "xilinx.com:ip:ila:6.2",
                    "xci_name": "k26sys_ila_0_3",
                    "xci_path": "ip\\k26sys_ila_0_3\\k26sys_ila_0_3.xci",
                    "inst_hier_path": "uz_analog_adapter/A1_adapter/adc_debug/ila_0",
                    "parameters": {
                      "C_DATA_DEPTH": {
                        "value": "8192"
                      },
                      "C_ENABLE_ILA_AXI_MON": {
                        "value": "false"
                      },
                      "C_INPUT_PIPE_STAGES": {
                        "value": "2"
                      },
                      "C_MONITOR_TYPE": {
                        "value": "Native"
                      },
                      "C_NUM_OF_PROBES": {
                        "value": "12"
                      },
                      "C_PROBE0_WIDTH": {
                        "value": "16"
                      },
                      "C_PROBE10_WIDTH": {
                        "value": "35"
                      },
                      "C_PROBE11_WIDTH": {
                        "value": "35"
                      },
                      "C_PROBE1_WIDTH": {
                        "value": "16"
                      },
                      "C_PROBE2_WIDTH": {
                        "value": "16"
                      },
                      "C_PROBE3_WIDTH": {
                        "value": "16"
                      },
                      "C_PROBE6_WIDTH": {
                        "value": "32"
                      },
                      "C_PROBE8_WIDTH": {
                        "value": "35"
                      },
                      "C_PROBE9_WIDTH": {
                        "value": "35"
                      }
                    }
                  },
                  "xlslice_2": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "k26sys_xlslice_2_0",
                    "xci_path": "ip\\k26sys_xlslice_2_0\\k26sys_xlslice_2_0.xci",
                    "inst_hier_path": "uz_analog_adapter/A1_adapter/adc_debug/xlslice_2",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "15"
                      },
                      "DIN_WIDTH": {
                        "value": "128"
                      },
                      "DOUT_WIDTH": {
                        "value": "16"
                      }
                    }
                  },
                  "xlslice_3": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "k26sys_xlslice_3_0",
                    "xci_path": "ip\\k26sys_xlslice_3_0\\k26sys_xlslice_3_0.xci",
                    "inst_hier_path": "uz_analog_adapter/A1_adapter/adc_debug/xlslice_3",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "31"
                      },
                      "DIN_TO": {
                        "value": "16"
                      },
                      "DIN_WIDTH": {
                        "value": "128"
                      },
                      "DOUT_WIDTH": {
                        "value": "16"
                      }
                    }
                  },
                  "xlslice_4": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "k26sys_xlslice_4_0",
                    "xci_path": "ip\\k26sys_xlslice_4_0\\k26sys_xlslice_4_0.xci",
                    "inst_hier_path": "uz_analog_adapter/A1_adapter/adc_debug/xlslice_4",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "47"
                      },
                      "DIN_TO": {
                        "value": "32"
                      },
                      "DIN_WIDTH": {
                        "value": "128"
                      },
                      "DOUT_WIDTH": {
                        "value": "16"
                      }
                    }
                  },
                  "xlslice_5": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "k26sys_xlslice_5_0",
                    "xci_path": "ip\\k26sys_xlslice_5_0\\k26sys_xlslice_5_0.xci",
                    "inst_hier_path": "uz_analog_adapter/A1_adapter/adc_debug/xlslice_5",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "63"
                      },
                      "DIN_TO": {
                        "value": "48"
                      },
                      "DIN_WIDTH": {
                        "value": "128"
                      },
                      "DOUT_WIDTH": {
                        "value": "16"
                      }
                    }
                  },
                  "xlslice_6": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "k26sys_xlslice_6_0",
                    "xci_path": "ip\\k26sys_xlslice_6_0\\k26sys_xlslice_6_0.xci",
                    "inst_hier_path": "uz_analog_adapter/A1_adapter/adc_debug/xlslice_6",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "69"
                      },
                      "DIN_TO": {
                        "value": "35"
                      },
                      "DIN_WIDTH": {
                        "value": "280"
                      },
                      "DOUT_WIDTH": {
                        "value": "35"
                      }
                    }
                  },
                  "xlslice_7": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "k26sys_xlslice_7_0",
                    "xci_path": "ip\\k26sys_xlslice_7_0\\k26sys_xlslice_7_0.xci",
                    "inst_hier_path": "uz_analog_adapter/A1_adapter/adc_debug/xlslice_7",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "34"
                      },
                      "DIN_WIDTH": {
                        "value": "280"
                      },
                      "DOUT_WIDTH": {
                        "value": "35"
                      }
                    }
                  },
                  "xlslice_8": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "k26sys_xlslice_8_0",
                    "xci_path": "ip\\k26sys_xlslice_8_0\\k26sys_xlslice_8_0.xci",
                    "inst_hier_path": "uz_analog_adapter/A1_adapter/adc_debug/xlslice_8",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "69"
                      },
                      "DIN_TO": {
                        "value": "35"
                      },
                      "DIN_WIDTH": {
                        "value": "280"
                      },
                      "DOUT_WIDTH": {
                        "value": "35"
                      }
                    }
                  },
                  "xlslice_9": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "k26sys_xlslice_9_0",
                    "xci_path": "ip\\k26sys_xlslice_9_0\\k26sys_xlslice_9_0.xci",
                    "inst_hier_path": "uz_analog_adapter/A1_adapter/adc_debug/xlslice_9",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "104"
                      },
                      "DIN_TO": {
                        "value": "70"
                      },
                      "DIN_WIDTH": {
                        "value": "280"
                      },
                      "DOUT_WIDTH": {
                        "value": "35"
                      }
                    }
                  }
                },
                "nets": {
                  "A1_ADC_LTC2311_SAMPLE_COUNTER": {
                    "ports": [
                      "probe6",
                      "ila_0/probe6"
                    ]
                  },
                  "A1_ADC_LTC2311_SI_VALID": {
                    "ports": [
                      "probe7",
                      "ila_0/probe7"
                    ]
                  },
                  "A1_ADC_LTC2311_SI_VALUE": {
                    "ports": [
                      "Din1",
                      "xlslice_6/Din",
                      "xlslice_7/Din",
                      "xlslice_8/Din",
                      "xlslice_9/Din"
                    ]
                  },
                  "ADC_LTC2311_1_RAW_VALUE": {
                    "ports": [
                      "Din",
                      "xlslice_2/Din",
                      "xlslice_3/Din",
                      "xlslice_4/Din",
                      "xlslice_5/Din"
                    ]
                  },
                  "Current_Valid_0_Dout": {
                    "ports": [
                      "probe4",
                      "ila_0/probe4"
                    ]
                  },
                  "Interrupt_muxed": {
                    "ports": [
                      "probe5",
                      "ila_0/probe5"
                    ]
                  },
                  "xlslice_2_Dout": {
                    "ports": [
                      "xlslice_2/Dout",
                      "ila_0/probe0"
                    ]
                  },
                  "xlslice_3_Dout": {
                    "ports": [
                      "xlslice_3/Dout",
                      "ila_0/probe1"
                    ]
                  },
                  "xlslice_4_Dout": {
                    "ports": [
                      "xlslice_4/Dout",
                      "ila_0/probe2"
                    ]
                  },
                  "xlslice_5_Dout": {
                    "ports": [
                      "xlslice_5/Dout",
                      "ila_0/probe3"
                    ]
                  },
                  "xlslice_6_Dout": {
                    "ports": [
                      "xlslice_6/Dout",
                      "ila_0/probe9"
                    ]
                  },
                  "xlslice_7_Dout": {
                    "ports": [
                      "xlslice_7/Dout",
                      "ila_0/probe8"
                    ]
                  },
                  "xlslice_8_Dout": {
                    "ports": [
                      "xlslice_8/Dout",
                      "ila_0/probe10"
                    ]
                  },
                  "xlslice_9_Dout": {
                    "ports": [
                      "xlslice_9/Dout",
                      "ila_0/probe11"
                    ]
                  },
                  "zynq_ultra_ps_e_0_pl_clk1": {
                    "ports": [
                      "clk",
                      "ila_0/clk"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "smartconnect_0_M00_AXI": {
                "interface_ports": [
                  "S00_AXI",
                  "A1_ADC_LTC2311/S00_AXI"
                ]
              }
            },
            "nets": {
              "A1_ADC_LTC2311_SAMPLE_COUNTER": {
                "ports": [
                  "A1_ADC_LTC2311/SAMPLE_COUNTER",
                  "adc_debug/probe6"
                ]
              },
              "A1_ADC_LTC2311_SCLK": {
                "ports": [
                  "A1_ADC_LTC2311/SCLK",
                  "A1_iobufds_inst/SCLK_IN"
                ]
              },
              "A1_ADC_LTC2311_SI_VALID": {
                "ports": [
                  "A1_ADC_LTC2311/SI_VALID",
                  "adc_debug/probe7"
                ]
              },
              "A1_ADC_LTC2311_SI_VALUE": {
                "ports": [
                  "A1_ADC_LTC2311/SI_VALUE",
                  "adc_debug/Din1"
                ]
              },
              "A1_IN_1": {
                "ports": [
                  "A1_IN",
                  "A1_iobufds_inst/MISO_IN"
                ]
              },
              "ADC_LTC2311_1_RAW_VALUE": {
                "ports": [
                  "A1_ADC_LTC2311/RAW_VALUE",
                  "Din",
                  "adc_debug/Din"
                ]
              },
              "ADC_LTC2311_1_SS_N": {
                "ports": [
                  "A1_ADC_LTC2311/SS_N",
                  "A1_OUT_CNV_1"
                ]
              },
              "Current_Valid_0_Dout": {
                "ports": [
                  "A1_ADC_LTC2311/RAW_VALID",
                  "probe4",
                  "adc_debug/probe4"
                ]
              },
              "Interrupt_muxed": {
                "ports": [
                  "probe5",
                  "A1_ADC_LTC2311/TRIGGER_CNV",
                  "adc_debug/probe5"
                ]
              },
              "iobufds_inst_0_MISO_OUT": {
                "ports": [
                  "A1_iobufds_inst/MISO_OUT",
                  "A1_ADC_LTC2311/MISO"
                ]
              },
              "iobufds_inst_0_SCLK_OUT": {
                "ports": [
                  "A1_iobufds_inst/SCLK_OUT",
                  "A1_OUT_CLK"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "s00_axi_aresetn",
                  "A1_ADC_LTC2311/s00_axi_aresetn"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "A1_inv_input/dout",
                  "A1_iobufds_inst/INVERT_OUTPUT"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "clk",
                  "A1_ADC_LTC2311/s00_axi_aclk",
                  "adc_debug/clk"
                ]
              }
            }
          },
          "A2_adapter": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "A2_IN": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "A2_OUT_CLK": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "A2_OUT_CNV_1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RAW_VALUE": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "TRIGGER_CNV": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "A2_ADC_LTC2311": {
                "vlnv": "UltraZohm:user:ADC_LTC2311:3.0",
                "xci_name": "k26sys_A2_ADC_LTC2311_0",
                "xci_path": "ip\\k26sys_A2_ADC_LTC2311_0\\k26sys_A2_ADC_LTC2311_0.xci",
                "inst_hier_path": "uz_analog_adapter/A2_adapter/A2_ADC_LTC2311",
                "parameters": {
                  "DIFFERENTIAL": {
                    "value": "false"
                  },
                  "RES_LSB": {
                    "value": "0"
                  },
                  "RES_MSB": {
                    "value": "34"
                  }
                }
              },
              "A2_inv_input": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "k26sys_A2_inv_input_0",
                "xci_path": "ip\\k26sys_A2_inv_input_0\\k26sys_A2_inv_input_0.xci",
                "inst_hier_path": "uz_analog_adapter/A2_adapter/A2_inv_input",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0x00"
                  },
                  "CONST_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "A2_iobufds_inst": {
                "vlnv": "xilinx.com:module_ref:iobufds_inst:1.0",
                "xci_name": "k26sys_A2_iobufds_inst_0",
                "xci_path": "ip\\k26sys_A2_iobufds_inst_0\\k26sys_A2_iobufds_inst_0.xci",
                "inst_hier_path": "uz_analog_adapter/A2_adapter/A2_iobufds_inst",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "iobufds_inst",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "MISO_IN": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "INVERT_OUTPUT": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "MISO_OUT": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "SCLK_IN": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "SCLK_OUT": {
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "smartconnect_0_M01_AXI": {
                "interface_ports": [
                  "S00_AXI",
                  "A2_ADC_LTC2311/S00_AXI"
                ]
              }
            },
            "nets": {
              "A2_ADC_LTC2311_SCLK": {
                "ports": [
                  "A2_ADC_LTC2311/SCLK",
                  "A2_iobufds_inst/SCLK_IN"
                ]
              },
              "A2_IN_1": {
                "ports": [
                  "A2_IN",
                  "A2_iobufds_inst/MISO_IN"
                ]
              },
              "A2_inv_input_dout": {
                "ports": [
                  "A2_inv_input/dout",
                  "A2_iobufds_inst/INVERT_OUTPUT"
                ]
              },
              "ADC_LTC2311_0_RAW_VALUE": {
                "ports": [
                  "A2_ADC_LTC2311/RAW_VALUE",
                  "RAW_VALUE"
                ]
              },
              "ADC_LTC2311_0_SS_N": {
                "ports": [
                  "A2_ADC_LTC2311/SS_N",
                  "A2_OUT_CNV_1"
                ]
              },
              "Interrupt_muxed": {
                "ports": [
                  "TRIGGER_CNV",
                  "A2_ADC_LTC2311/TRIGGER_CNV"
                ]
              },
              "iobufds_inst_1_MISO_OUT": {
                "ports": [
                  "A2_iobufds_inst/MISO_OUT",
                  "A2_ADC_LTC2311/MISO"
                ]
              },
              "iobufds_inst_1_SCLK_OUT": {
                "ports": [
                  "A2_iobufds_inst/SCLK_OUT",
                  "A2_OUT_CLK"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "s00_axi_aresetn",
                  "A2_ADC_LTC2311/s00_axi_aresetn"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "s00_axi_aclk",
                  "A2_ADC_LTC2311/s00_axi_aclk"
                ]
              }
            }
          },
          "A3_adapter": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "A3_IN": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "A3_OUT_CLK": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "A3_OUT_CNV_1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RAW_VALUE": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "TRIGGER_CNV": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "A3_ADC_LTC2311": {
                "vlnv": "UltraZohm:user:ADC_LTC2311:3.0",
                "xci_name": "k26sys_A3_ADC_LTC2311_0",
                "xci_path": "ip\\k26sys_A3_ADC_LTC2311_0\\k26sys_A3_ADC_LTC2311_0.xci",
                "inst_hier_path": "uz_analog_adapter/A3_adapter/A3_ADC_LTC2311",
                "parameters": {
                  "DIFFERENTIAL": {
                    "value": "false"
                  },
                  "RES_LSB": {
                    "value": "0"
                  },
                  "RES_MSB": {
                    "value": "34"
                  }
                }
              },
              "A3_inv_input": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "k26sys_A3_inv_input_0",
                "xci_path": "ip\\k26sys_A3_inv_input_0\\k26sys_A3_inv_input_0.xci",
                "inst_hier_path": "uz_analog_adapter/A3_adapter/A3_inv_input",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0x00"
                  },
                  "CONST_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "iobufds_inst_2": {
                "vlnv": "xilinx.com:module_ref:iobufds_inst:1.0",
                "xci_name": "k26sys_iobufds_inst_2_0",
                "xci_path": "ip\\k26sys_iobufds_inst_2_0\\k26sys_iobufds_inst_2_0.xci",
                "inst_hier_path": "uz_analog_adapter/A3_adapter/iobufds_inst_2",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "iobufds_inst",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "MISO_IN": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "INVERT_OUTPUT": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "MISO_OUT": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "SCLK_IN": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "SCLK_OUT": {
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "smartconnect_0_M02_AXI": {
                "interface_ports": [
                  "S00_AXI",
                  "A3_ADC_LTC2311/S00_AXI"
                ]
              }
            },
            "nets": {
              "A2_inv_input1_dout": {
                "ports": [
                  "A3_inv_input/dout",
                  "iobufds_inst_2/INVERT_OUTPUT"
                ]
              },
              "A3_ADC_LTC2311_SCLK": {
                "ports": [
                  "A3_ADC_LTC2311/SCLK",
                  "iobufds_inst_2/SCLK_IN"
                ]
              },
              "A3_IN_1": {
                "ports": [
                  "A3_IN",
                  "iobufds_inst_2/MISO_IN"
                ]
              },
              "ADC_LTC2311_2_RAW_VALUE": {
                "ports": [
                  "A3_ADC_LTC2311/RAW_VALUE",
                  "RAW_VALUE"
                ]
              },
              "ADC_LTC2311_2_SS_N": {
                "ports": [
                  "A3_ADC_LTC2311/SS_N",
                  "A3_OUT_CNV_1"
                ]
              },
              "Interrupt_muxed": {
                "ports": [
                  "TRIGGER_CNV",
                  "A3_ADC_LTC2311/TRIGGER_CNV"
                ]
              },
              "iobufds_inst_2_MISO_OUT": {
                "ports": [
                  "iobufds_inst_2/MISO_OUT",
                  "A3_ADC_LTC2311/MISO"
                ]
              },
              "iobufds_inst_2_SCLK_OUT": {
                "ports": [
                  "iobufds_inst_2/SCLK_OUT",
                  "A3_OUT_CLK"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "s00_axi_aresetn",
                  "A3_ADC_LTC2311/s00_axi_aresetn"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "s00_axi_aclk",
                  "A3_ADC_LTC2311/s00_axi_aclk"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_2": {
            "interface_ports": [
              "S00_AXI1",
              "A1_adapter/S00_AXI"
            ]
          },
          "S00_AXI_3": {
            "interface_ports": [
              "S00_AXI",
              "A3_adapter/S00_AXI"
            ]
          },
          "S00_AXI_4": {
            "interface_ports": [
              "S00_AXI2",
              "A2_adapter/S00_AXI"
            ]
          }
        },
        "nets": {
          "A1_IN_1": {
            "ports": [
              "A1_IN",
              "A1_adapter/A1_IN"
            ]
          },
          "A1_adapter_Din": {
            "ports": [
              "A1_adapter/Din",
              "Din"
            ]
          },
          "A1_adapter_probe4": {
            "ports": [
              "A1_adapter/probe4",
              "probe4"
            ]
          },
          "A2_IN_1": {
            "ports": [
              "A2_IN",
              "A2_adapter/A2_IN"
            ]
          },
          "A2_adapter_RAW_VALUE": {
            "ports": [
              "A2_adapter/RAW_VALUE",
              "RAW_VALUE1"
            ]
          },
          "A3_IN_1": {
            "ports": [
              "A3_IN",
              "A3_adapter/A3_IN"
            ]
          },
          "A3_adapter_RAW_VALUE": {
            "ports": [
              "A3_adapter/RAW_VALUE",
              "RAW_VALUE"
            ]
          },
          "ADC_LTC2311_0_SS_N": {
            "ports": [
              "A2_adapter/A2_OUT_CNV_1",
              "A2_OUT_CNV_1"
            ]
          },
          "ADC_LTC2311_1_SS_N": {
            "ports": [
              "A1_adapter/A1_OUT_CNV_1",
              "A1_OUT_CNV_1"
            ]
          },
          "ADC_LTC2311_2_SS_N": {
            "ports": [
              "A3_adapter/A3_OUT_CNV_1",
              "A3_OUT_CNV_1"
            ]
          },
          "Interrupt_muxed": {
            "ports": [
              "TRIGGER_CNV",
              "A1_adapter/probe5",
              "A2_adapter/TRIGGER_CNV",
              "A3_adapter/TRIGGER_CNV"
            ]
          },
          "iobufds_inst_0_SCLK_OUT": {
            "ports": [
              "A1_adapter/A1_OUT_CLK",
              "A1_OUT_CLK"
            ]
          },
          "iobufds_inst_1_SCLK_OUT": {
            "ports": [
              "A2_adapter/A2_OUT_CLK",
              "A2_OUT_CLK"
            ]
          },
          "iobufds_inst_2_SCLK_OUT": {
            "ports": [
              "A3_adapter/A3_OUT_CLK",
              "A3_OUT_CLK"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "s00_axi_aresetn",
              "A1_adapter/s00_axi_aresetn",
              "A2_adapter/s00_axi_aresetn",
              "A3_adapter/s00_axi_aresetn"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk1": {
            "ports": [
              "s00_axi_aclk",
              "A1_adapter/clk",
              "A2_adapter/s00_axi_aclk",
              "A3_adapter/s00_axi_aclk"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "k26sys_xlconstant_0_1",
        "xci_path": "ip\\k26sys_xlconstant_0_1\\k26sys_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "k26sys_xlconstant_1_0",
        "xci_path": "ip\\k26sys_xlconstant_1_0\\k26sys_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      }
    },
    "interface_nets": {
      "uz_system_AXI4_Lite_PWM_0": {
        "interface_ports": [
          "uz_system/AXI4_Lite_PWM_0",
          "uz_digital_adapter/AXI4_Lite_PWM_0"
        ]
      },
      "uz_system_AXI4_Lite_PWM_1": {
        "interface_ports": [
          "uz_system/AXI4_Lite_PWM_1",
          "uz_digital_adapter/AXI4_Lite_PWM_1"
        ]
      },
      "uz_system_AXI4_Lite_PWM_2": {
        "interface_ports": [
          "uz_system/AXI4_Lite_PWM_2",
          "uz_digital_adapter/AXI4_Lite_PWM_2"
        ]
      },
      "uz_system_AXI4_Lite_PWM_3": {
        "interface_ports": [
          "uz_system/AXI4_Lite_PWM_3",
          "uz_digital_adapter/AXI4_Lite_PWM_3"
        ]
      },
      "uz_system_AXI4_interlock_0": {
        "interface_ports": [
          "uz_system/AXI4_interlock_0",
          "uz_digital_adapter/AXI4_interlock_0"
        ]
      },
      "uz_system_AXI4_interlock_1": {
        "interface_ports": [
          "uz_system/AXI4_interlock_1",
          "uz_digital_adapter/AXI4_interlock_1"
        ]
      },
      "uz_system_AXI4_interlock_2": {
        "interface_ports": [
          "uz_system/AXI4_interlock_2",
          "uz_digital_adapter/AXI4_interlock_2"
        ]
      },
      "uz_system_AXI4_interlock_3": {
        "interface_ports": [
          "uz_system/AXI4_interlock_3",
          "uz_digital_adapter/AXI4_interlock_3"
        ]
      },
      "uz_system_M00_AXI": {
        "interface_ports": [
          "uz_system/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_LPD"
        ]
      },
      "uz_system_M00_AXI1": {
        "interface_ports": [
          "uz_system/M00_AXI1",
          "uz_analog_adapter/S00_AXI1"
        ]
      },
      "uz_system_M01_AXI": {
        "interface_ports": [
          "uz_system/M01_AXI",
          "uz_analog_adapter/S00_AXI2"
        ]
      },
      "uz_system_M02_AXI": {
        "interface_ports": [
          "uz_system/M02_AXI",
          "uz_analog_adapter/S00_AXI"
        ]
      },
      "uz_system_M09_AXI": {
        "interface_ports": [
          "uz_system/M09_AXI",
          "uz_digital_adapter/AXI4_Lite3"
        ]
      },
      "uz_system_M10_AXI": {
        "interface_ports": [
          "uz_system/M10_AXI",
          "uz_user/S00_AXI"
        ]
      },
      "uz_system_M12_AXI": {
        "interface_ports": [
          "uz_system/M12_AXI",
          "uz_digital_adapter/AXI4_Lite"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD",
          "uz_system/S00_AXI"
        ]
      }
    },
    "nets": {
      "ADC_A1_1": {
        "ports": [
          "uz_analog_adapter/Din",
          "uz_system/ADC_A1"
        ]
      },
      "ADC_A2_1": {
        "ports": [
          "uz_analog_adapter/RAW_VALUE1",
          "uz_system/ADC_A2"
        ]
      },
      "ADC_A3_1": {
        "ports": [
          "uz_analog_adapter/RAW_VALUE",
          "uz_system/ADC_A3"
        ]
      },
      "Interrupt0_1": {
        "ports": [
          "uz_digital_adapter/Carrier_triangular_max_min",
          "uz_system/Interrupt0"
        ]
      },
      "Interrupt1_1": {
        "ports": [
          "uz_digital_adapter/Carrier_triangular_min",
          "uz_system/Interrupt1"
        ]
      },
      "Interrupt2_1": {
        "ports": [
          "uz_digital_adapter/Carrier_triangular_max",
          "uz_system/Interrupt2"
        ]
      },
      "Interrupt3_1": {
        "ports": [
          "uz_digital_adapter/Interrupt_Start_Center",
          "uz_system/Interrupt3"
        ]
      },
      "Interrupt4_1": {
        "ports": [
          "uz_digital_adapter/Interrupt_Start",
          "uz_system/Interrupt4"
        ]
      },
      "Interrupt5_1": {
        "ports": [
          "uz_digital_adapter/Interrupt_Center",
          "uz_system/Interrupt5"
        ]
      },
      "Trigger_AXI2TCM_1": {
        "ports": [
          "uz_analog_adapter/probe4",
          "uz_system/Trigger_AXI2TCM"
        ]
      },
      "uz_system_D4_OUT": {
        "ports": [
          "uz_system/D4_OUT",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "uz_system_Dout": {
        "ports": [
          "uz_system/Dout",
          "uz_digital_adapter/Enable_Gate"
        ]
      },
      "uz_system_clk_50MHz": {
        "ports": [
          "uz_system/clk_50MHz",
          "uz_digital_adapter/AXI4_Lite_ACLK"
        ]
      },
      "uz_system_peripheral_aresetn": {
        "ports": [
          "uz_system/peripheral_aresetn",
          "uz_digital_adapter/RESETN",
          "uz_user/aresetn",
          "uz_analog_adapter/s00_axi_aresetn"
        ]
      },
      "uz_system_peripheral_aresetn1": {
        "ports": [
          "uz_system/peripheral_aresetn1",
          "uz_digital_adapter/AXI4_Lite_ARESETN1"
        ]
      },
      "uz_system_trigger_converesions": {
        "ports": [
          "uz_system/trigger_converesions",
          "uz_digital_adapter/probe5",
          "uz_analog_adapter/TRIGGER_CNV"
        ]
      },
      "uz_system_wdt_interrupt": {
        "ports": [
          "uz_system/wdt_interrupt",
          "zynq_ultra_ps_e_0/pl_ps_irq1"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "uz_digital_adapter/Dig_11_Ch5",
          "uz_digital_adapter/Dig_12_Ch5",
          "uz_digital_adapter/Dig_13_Ch5"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "uz_analog_adapter/A1_IN",
          "uz_analog_adapter/A2_IN",
          "uz_analog_adapter/A3_IN"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "zynq_ultra_ps_e_0/saxi_lpd_aclk",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
          "uz_system/clk",
          "uz_digital_adapter/clk",
          "uz_user/aclk",
          "uz_analog_adapter/s00_axi_aclk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "uz_system/resetn"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_A1_ADC_LTC2311_S00_AXI_reg": {
                "address_block": "/uz_analog_adapter/A1_adapter/A1_ADC_LTC2311/S00_AXI/S00_AXI_reg",
                "offset": "0x0080000000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_A2_ADC_LTC2311_S00_AXI_reg": {
                "address_block": "/uz_analog_adapter/A2_adapter/A2_ADC_LTC2311/S00_AXI/S00_AXI_reg",
                "offset": "0x0080010000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_A3_ADC_LTC2311_S00_AXI_reg": {
                "address_block": "/uz_analog_adapter/A3_adapter/A3_ADC_LTC2311/S00_AXI/S00_AXI_reg",
                "offset": "0x0080020000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_IncreEncoder_V24_ip_0_reg0": {
                "address_block": "/uz_digital_adapter/D5_adapter/IncreEncoder_V24_ip_0/AXI4_Lite/reg0",
                "offset": "0x00800C0000",
                "range": "64K"
              },
              "SEG_PWM_SS_3L_ip_0_reg0": {
                "address_block": "/uz_digital_adapter/D2_adapter/Gates_3L/PWM_SS_3L_ip_0/AXI4_Lite/reg0",
                "offset": "0x00800B0000",
                "range": "64K"
              },
              "SEG_PWM_and_SS_control_V_0_reg0": {
                "address_block": "/uz_digital_adapter/D1_adapter/Gates/PWM_and_SS_control_V_0/AXI4_Lite/reg0",
                "offset": "0x0080030000",
                "range": "64K"
              },
              "SEG_PWM_and_SS_control_V_1_reg0": {
                "address_block": "/uz_digital_adapter/D1_adapter/Gates/PWM_and_SS_control_V_1/AXI4_Lite/reg0",
                "offset": "0x0080040000",
                "range": "64K"
              },
              "SEG_PWM_and_SS_control_V_2_reg0": {
                "address_block": "/uz_digital_adapter/D1_adapter/Gates/PWM_and_SS_control_V_2/AXI4_Lite/reg0",
                "offset": "0x0080050000",
                "range": "64K"
              },
              "SEG_PWM_and_SS_control_V_3_reg0": {
                "address_block": "/uz_digital_adapter/D1_adapter/Gates/PWM_and_SS_control_V_3/AXI4_Lite/reg0",
                "offset": "0x0080060000",
                "range": "64K"
              },
              "SEG_Trigger_f_cc_Reg": {
                "address_block": "/uz_system/Interrupt/Trigger_f_cc/S_AXI/Reg",
                "offset": "0x00800D0000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/uz_system/uz_enable/axi_gpio_2/S_AXI/Reg",
                "offset": "0x0080110000",
                "range": "64K"
              },
              "SEG_axi_timebase_wdt_0_Reg": {
                "address_block": "/uz_system/axi_timebase_wdt_0/S_AXI/Reg",
                "offset": "0x00800F0000",
                "range": "64K"
              },
              "SEG_mux_axi_ip_1_reg0": {
                "address_block": "/uz_system/Interrupt/mux_axi_ip_1/AXI4_Lite/reg0",
                "offset": "0x00800E0000",
                "range": "64K"
              },
              "SEG_timer_uptime_64bit_Reg": {
                "address_block": "/uz_system/timer_uptime_64bit/S_AXI/Reg",
                "offset": "0x0080100000",
                "range": "64K"
              },
              "SEG_uz_axi_testIP_0_reg0": {
                "address_block": "/uz_user/uz_axi_testIP_0/AXI4/reg0",
                "offset": "0x0080120000",
                "range": "64K"
              },
              "SEG_uz_interlockDeadtime_0_reg0": {
                "address_block": "/uz_digital_adapter/D1_adapter/Gates/uz_interlockDeadtime_0/AXI4/reg0",
                "offset": "0x0080070000",
                "range": "64K"
              },
              "SEG_uz_interlockDeadtime_1_reg0": {
                "address_block": "/uz_digital_adapter/D1_adapter/Gates/uz_interlockDeadtime_1/AXI4/reg0",
                "offset": "0x0080080000",
                "range": "64K"
              },
              "SEG_uz_interlockDeadtime_2_reg0": {
                "address_block": "/uz_digital_adapter/D1_adapter/Gates/uz_interlockDeadtime_2/AXI4/reg0",
                "offset": "0x0080090000",
                "range": "64K"
              },
              "SEG_uz_interlockDeadtime_3_reg0": {
                "address_block": "/uz_digital_adapter/D1_adapter/Gates/uz_interlockDeadtime_3/AXI4/reg0",
                "offset": "0x00800A0000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/uz_system/DataMover/AXI2TCM_0": {
        "address_spaces": {
          "M00_AXI": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              }
            }
          }
        }
      }
    }
  }
}