// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module vTCexe(	// ventus/src/pipeline/execution.scala:108:7
  input         clock,	// ventus/src/pipeline/execution.scala:108:7
                reset,	// ventus/src/pipeline/execution.scala:108:7
  output        io_in_ready,	// ventus/src/pipeline/execution.scala:109:14
  input         io_in_valid,	// ventus/src/pipeline/execution.scala:109:14
  input  [31:0] io_in_bits_in1_0,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in1_1,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in1_2,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in1_3,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in1_4,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in1_5,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in1_6,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in1_7,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in2_0,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in2_1,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in2_2,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in2_3,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in2_4,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in2_5,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in2_6,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in2_7,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in3_0,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in3_1,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in3_2,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_in3_3,	// ventus/src/pipeline/execution.scala:109:14
  input  [1:0]  io_in_bits_ctrl_wid,	// ventus/src/pipeline/execution.scala:109:14
  input  [7:0]  io_in_bits_ctrl_reg_idxw,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/execution.scala:109:14
  input  [31:0] io_in_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/execution.scala:109:14
                io_in_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/execution.scala:109:14
  input  [2:0]  io_rm,	// ventus/src/pipeline/execution.scala:109:14
  input         io_out_v_ready,	// ventus/src/pipeline/execution.scala:109:14
  output        io_out_v_valid,	// ventus/src/pipeline/execution.scala:109:14
  output [31:0] io_out_v_bits_wb_wvd_rd_0,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wb_wvd_rd_1,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wb_wvd_rd_2,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wb_wvd_rd_3,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wb_wvd_rd_4,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wb_wvd_rd_5,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wb_wvd_rd_6,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wb_wvd_rd_7,	// ventus/src/pipeline/execution.scala:109:14
  output        io_out_v_bits_wvd_mask_0,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wvd_mask_1,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wvd_mask_2,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wvd_mask_3,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wvd_mask_4,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wvd_mask_5,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wvd_mask_6,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wvd_mask_7,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_wvd,	// ventus/src/pipeline/execution.scala:109:14
  output [7:0]  io_out_v_bits_reg_idxw,	// ventus/src/pipeline/execution.scala:109:14
  output [1:0]  io_out_v_bits_warp_id,	// ventus/src/pipeline/execution.scala:109:14
  output [7:0]  io_out_v_bits_spike_info_sm_id,	// ventus/src/pipeline/execution.scala:109:14
  output [31:0] io_out_v_bits_spike_info_pc,	// ventus/src/pipeline/execution.scala:109:14
                io_out_v_bits_spike_info_inst	// ventus/src/pipeline/execution.scala:109:14
);

  wire        _result_v_io_enq_ready;	// ventus/src/pipeline/execution.scala:117:22
  wire        _tensor_io_out_valid;	// ventus/src/pipeline/execution.scala:115:22
  wire [31:0] _tensor_io_out_bits_data_0_result;	// ventus/src/pipeline/execution.scala:115:22
  wire [31:0] _tensor_io_out_bits_data_1_result;	// ventus/src/pipeline/execution.scala:115:22
  wire [31:0] _tensor_io_out_bits_data_2_result;	// ventus/src/pipeline/execution.scala:115:22
  wire [31:0] _tensor_io_out_bits_data_3_result;	// ventus/src/pipeline/execution.scala:115:22
  wire [4:0]  _tensor_io_out_bits_ctrl_reg_idxw;	// ventus/src/pipeline/execution.scala:115:22
  wire [1:0]  _tensor_io_out_bits_ctrl_warpID;	// ventus/src/pipeline/execution.scala:115:22
  wire [7:0]  _tensor_io_out_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/execution.scala:115:22
  wire [31:0] _tensor_io_out_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/execution.scala:115:22
  wire [31:0] _tensor_io_out_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/execution.scala:115:22
  TensorCoreFP32 tensor (	// ventus/src/pipeline/execution.scala:115:22
    .clock                             (clock),
    .reset                             (reset),
    .io_in_ready                       (io_in_ready),
    .io_in_valid                       (io_in_valid),
    .io_in_bits_data_0_a               (io_in_bits_in1_0),
    .io_in_bits_data_0_b               (io_in_bits_in2_0),
    .io_in_bits_data_0_c               (io_in_bits_in3_0),
    .io_in_bits_data_0_rm              (io_rm),
    .io_in_bits_data_1_a               (io_in_bits_in1_1),
    .io_in_bits_data_1_b               (io_in_bits_in2_1),
    .io_in_bits_data_1_c               (io_in_bits_in3_1),
    .io_in_bits_data_2_a               (io_in_bits_in1_2),
    .io_in_bits_data_2_b               (io_in_bits_in2_2),
    .io_in_bits_data_2_c               (io_in_bits_in3_2),
    .io_in_bits_data_3_a               (io_in_bits_in1_3),
    .io_in_bits_data_3_b               (io_in_bits_in2_3),
    .io_in_bits_data_3_c               (io_in_bits_in3_3),
    .io_in_bits_data_4_a               (io_in_bits_in1_4),
    .io_in_bits_data_4_b               (io_in_bits_in2_4),
    .io_in_bits_data_5_a               (io_in_bits_in1_5),
    .io_in_bits_data_5_b               (io_in_bits_in2_5),
    .io_in_bits_data_6_a               (io_in_bits_in1_6),
    .io_in_bits_data_6_b               (io_in_bits_in2_6),
    .io_in_bits_data_7_a               (io_in_bits_in1_7),
    .io_in_bits_data_7_b               (io_in_bits_in2_7),
    .io_in_bits_ctrl_reg_idxw          (io_in_bits_ctrl_reg_idxw[4:0]),	// ventus/src/pipeline/execution.scala:122:23
    .io_in_bits_ctrl_warpID            (io_in_bits_ctrl_wid),
    .io_in_bits_ctrl_spike_info_sm_id  (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc     (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst   (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready                      (_result_v_io_enq_ready),	// ventus/src/pipeline/execution.scala:117:22
    .io_out_valid                      (_tensor_io_out_valid),
    .io_out_bits_data_0_result         (_tensor_io_out_bits_data_0_result),
    .io_out_bits_data_1_result         (_tensor_io_out_bits_data_1_result),
    .io_out_bits_data_2_result         (_tensor_io_out_bits_data_2_result),
    .io_out_bits_data_3_result         (_tensor_io_out_bits_data_3_result),
    .io_out_bits_ctrl_reg_idxw         (_tensor_io_out_bits_ctrl_reg_idxw),
    .io_out_bits_ctrl_warpID           (_tensor_io_out_bits_ctrl_warpID),
    .io_out_bits_ctrl_spike_info_sm_id (_tensor_io_out_bits_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_spike_info_pc    (_tensor_io_out_bits_ctrl_spike_info_pc),
    .io_out_bits_ctrl_spike_info_inst  (_tensor_io_out_bits_ctrl_spike_info_inst)
  );
  Queue1_WriteVecCtrl result_v (	// ventus/src/pipeline/execution.scala:117:22
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_result_v_io_enq_ready),
    .io_enq_valid                 (_tensor_io_out_valid),	// ventus/src/pipeline/execution.scala:115:22
    .io_enq_bits_wb_wvd_rd_0      (_tensor_io_out_bits_data_0_result),	// ventus/src/pipeline/execution.scala:115:22
    .io_enq_bits_wb_wvd_rd_1      (_tensor_io_out_bits_data_1_result),	// ventus/src/pipeline/execution.scala:115:22
    .io_enq_bits_wb_wvd_rd_2      (_tensor_io_out_bits_data_2_result),	// ventus/src/pipeline/execution.scala:115:22
    .io_enq_bits_wb_wvd_rd_3      (_tensor_io_out_bits_data_3_result),	// ventus/src/pipeline/execution.scala:115:22
    .io_enq_bits_wb_wvd_rd_4      (32'h0),	// ventus/src/pipeline/execution.scala:115:22, :117:22
    .io_enq_bits_wb_wvd_rd_5      (32'h0),	// ventus/src/pipeline/execution.scala:115:22, :117:22
    .io_enq_bits_wb_wvd_rd_6      (32'h0),	// ventus/src/pipeline/execution.scala:115:22, :117:22
    .io_enq_bits_wb_wvd_rd_7      (32'h0),	// ventus/src/pipeline/execution.scala:115:22, :117:22
    .io_enq_bits_wvd_mask_0       (1'h1),	// ventus/src/pipeline/execution.scala:143:42
    .io_enq_bits_wvd_mask_1       (1'h1),	// ventus/src/pipeline/execution.scala:143:42
    .io_enq_bits_wvd_mask_2       (1'h1),	// ventus/src/pipeline/execution.scala:143:42
    .io_enq_bits_wvd_mask_3       (1'h1),	// ventus/src/pipeline/execution.scala:143:42
    .io_enq_bits_wvd_mask_4       (1'h1),	// ventus/src/pipeline/execution.scala:143:42
    .io_enq_bits_wvd_mask_5       (1'h1),	// ventus/src/pipeline/execution.scala:143:42
    .io_enq_bits_wvd_mask_6       (1'h1),	// ventus/src/pipeline/execution.scala:143:42
    .io_enq_bits_wvd_mask_7       (1'h1),	// ventus/src/pipeline/execution.scala:143:42
    .io_enq_bits_wvd              (_tensor_io_out_valid),	// ventus/src/pipeline/execution.scala:115:22
    .io_enq_bits_reg_idxw         ({3'h0, _tensor_io_out_bits_ctrl_reg_idxw}),	// ventus/src/pipeline/execution.scala:115:22, :141:32
    .io_enq_bits_warp_id          (_tensor_io_out_bits_ctrl_warpID),	// ventus/src/pipeline/execution.scala:115:22
    .io_enq_bits_spike_info_sm_id (_tensor_io_out_bits_ctrl_spike_info_sm_id),	// ventus/src/pipeline/execution.scala:115:22
    .io_enq_bits_spike_info_pc    (_tensor_io_out_bits_ctrl_spike_info_pc),	// ventus/src/pipeline/execution.scala:115:22
    .io_enq_bits_spike_info_inst  (_tensor_io_out_bits_ctrl_spike_info_inst),	// ventus/src/pipeline/execution.scala:115:22
    .io_deq_ready                 (io_out_v_ready),
    .io_deq_valid                 (io_out_v_valid),
    .io_deq_bits_wb_wvd_rd_0      (io_out_v_bits_wb_wvd_rd_0),
    .io_deq_bits_wb_wvd_rd_1      (io_out_v_bits_wb_wvd_rd_1),
    .io_deq_bits_wb_wvd_rd_2      (io_out_v_bits_wb_wvd_rd_2),
    .io_deq_bits_wb_wvd_rd_3      (io_out_v_bits_wb_wvd_rd_3),
    .io_deq_bits_wb_wvd_rd_4      (io_out_v_bits_wb_wvd_rd_4),
    .io_deq_bits_wb_wvd_rd_5      (io_out_v_bits_wb_wvd_rd_5),
    .io_deq_bits_wb_wvd_rd_6      (io_out_v_bits_wb_wvd_rd_6),
    .io_deq_bits_wb_wvd_rd_7      (io_out_v_bits_wb_wvd_rd_7),
    .io_deq_bits_wvd_mask_0       (io_out_v_bits_wvd_mask_0),
    .io_deq_bits_wvd_mask_1       (io_out_v_bits_wvd_mask_1),
    .io_deq_bits_wvd_mask_2       (io_out_v_bits_wvd_mask_2),
    .io_deq_bits_wvd_mask_3       (io_out_v_bits_wvd_mask_3),
    .io_deq_bits_wvd_mask_4       (io_out_v_bits_wvd_mask_4),
    .io_deq_bits_wvd_mask_5       (io_out_v_bits_wvd_mask_5),
    .io_deq_bits_wvd_mask_6       (io_out_v_bits_wvd_mask_6),
    .io_deq_bits_wvd_mask_7       (io_out_v_bits_wvd_mask_7),
    .io_deq_bits_wvd              (io_out_v_bits_wvd),
    .io_deq_bits_reg_idxw         (io_out_v_bits_reg_idxw),
    .io_deq_bits_warp_id          (io_out_v_bits_warp_id),
    .io_deq_bits_spike_info_sm_id (io_out_v_bits_spike_info_sm_id),
    .io_deq_bits_spike_info_pc    (io_out_v_bits_spike_info_pc),
    .io_deq_bits_spike_info_inst  (io_out_v_bits_spike_info_inst)
  );
endmodule

