--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: top_level_timesim.vhd
-- /___/   /\     Timestamp: Sat Sep  5 17:44:13 2020
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 4 -pcf top_level.pcf -rpw 100 -tpw 0 -ar Structure -tm top_level -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim top_level.ncd top_level_timesim.vhd 
-- Device	: 3s500epq208-4 (PRODUCTION 1.27 2013-10-13)
-- Input file	: top_level.ncd
-- Output file	: /home/ignatius/Documents/repos/cordic_vhdl/tp_cordic/netgen/par/top_level_timesim.vhd
-- # of Entities	: 1
-- Design Name	: top_level
-- Xilinx	: /opt/Xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity top_level is
  port (
    vs_tl : out STD_LOGIC; 
    clk_tl : in STD_LOGIC := 'X'; 
    rx_tl : in STD_LOGIC := 'X'; 
    rst_tl : in STD_LOGIC := 'X'; 
    hs_tl : out STD_LOGIC; 
    tx_tl : out STD_LOGIC; 
    red_out_tl : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    led_out_tl : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    blu_out_tl : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    led_select_tl : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    grn_out_tl : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    led_tl : out STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end top_level;

architecture Structure of top_level is
  signal NlwRenamedSig_IO_rst_tl : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_1_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_3_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_5_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_7_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_9_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_11_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_13_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_15_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_17_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_19_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_21_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_23_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_25_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_27_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_0_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_1_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_cy_1_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_3_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_cy_3_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_5_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_cy_5_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_7_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_cy_7_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_9_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_10_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_11_1 : STD_LOGIC; 
  signal vga_control_Msub_pixel_row_addsub0000_cy_1_Q : STD_LOGIC; 
  signal vga_control_Msub_pixel_row_addsub0000_cy_3_Q : STD_LOGIC; 
  signal vga_control_Msub_pixel_row_addsub0000_cy_5_Q : STD_LOGIC; 
  signal seven_segments_Period1uS_3817 : STD_LOGIC; 
  signal seven_segments_Count1_cmp_gt0000_0 : STD_LOGIC; 
  signal seven_segments_Madd_Count1_addsub0000_cy_1_Q : STD_LOGIC; 
  signal seven_segments_Madd_Count1_addsub0000_cy_3_Q : STD_LOGIC; 
  signal seven_segments_Madd_Count1_addsub0000_cy_5_Q : STD_LOGIC; 
  signal vga_control_clkdiv_flag_3833 : STD_LOGIC; 
  signal clk_tl_BUFGP : STD_LOGIC; 
  signal vga_control_hc_and0000_0 : STD_LOGIC; 
  signal vga_control_Mcount_hc_cy_1_Q : STD_LOGIC; 
  signal vga_control_Mcount_hc_cy_3_Q : STD_LOGIC; 
  signal vga_control_Mcount_hc_cy_5_Q : STD_LOGIC; 
  signal seven_segments_Count2_cmp_gt0000_0 : STD_LOGIC; 
  signal seven_segments_Madd_Count2_addsub0000_cy_1_Q : STD_LOGIC; 
  signal seven_segments_Madd_Count2_addsub0000_cy_3_Q : STD_LOGIC; 
  signal seven_segments_Madd_Count2_addsub0000_cy_5_Q : STD_LOGIC; 
  signal vga_control_vc_not0001_0 : STD_LOGIC; 
  signal vga_control_vc_and0000_0 : STD_LOGIC; 
  signal vga_control_Mcount_vc_cy_1_Q : STD_LOGIC; 
  signal vga_control_Mcount_vc_cy_3_Q : STD_LOGIC; 
  signal vga_control_Mcount_vc_cy_5_Q : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_11_Q : STD_LOGIC; 
  signal cycles_current_not0001_inv : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_1_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_3_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_5_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_7_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_9_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_11_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_13_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_15_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_17_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_19_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_21_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_23_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_25_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_27_Q : STD_LOGIC; 
  signal state_current_cmp_eq0001 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f6_F5_I1 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f5 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f6 : STD_LOGIC; 
  signal vga_control_vidon_0 : STD_LOGIC; 
  signal vga_control_N11_0 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f7_F6_I0 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f7_MUXF6_I0_F5_I0 : STD_LOGIC; 
  signal vga_control_hc_and000017_0 : STD_LOGIC; 
  signal blu_out_tl_0_OBUF_0 : STD_LOGIC; 
  signal rx_tl_IBUF_4058 : STD_LOGIC; 
  signal rst_tl_IBUF_4072 : STD_LOGIC; 
  signal sig_vram_ena_wr_current_4073 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal inst_LPM_MUX_3 : STD_LOGIC; 
  signal vga_control_N16_0 : STD_LOGIC; 
  signal vga_control_hs221 : STD_LOGIC; 
  signal uart_load_data_timings_unit_TopRx_4087 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_4088 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd1_4089 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd2_4090 : STD_LOGIC; 
  signal seven_segments_Count2_cmp_gt000021_O : STD_LOGIC; 
  signal seven_segments_Count2_cmp_gt000026_0 : STD_LOGIC; 
  signal state_current_FSM_FFd3_4098 : STD_LOGIC; 
  signal state_current_FSM_FFd8_4099 : STD_LOGIC; 
  signal state_current_FSM_FFd7_In_SW0_O : STD_LOGIC; 
  signal uart_load_data_reception_unit_Sig_RxRdy_4101 : STD_LOGIC; 
  signal state_current_FSM_FFd7_4102 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In33_O : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In38_0 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In97_0 : STD_LOGIC; 
  signal N44_0 : STD_LOGIC; 
  signal sig_vram_data_wr_current_0_mux0000111_4107 : STD_LOGIC; 
  signal sig_vram_data_wr_current_0_mux000015_0 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal state_current_FSM_FFd2_4110 : STD_LOGIC; 
  signal xyz_selector_current_FSM_FFd2_4111 : STD_LOGIC; 
  signal seven_segments_Count1_cmp_gt000021_O : STD_LOGIC; 
  signal seven_segments_Count1_cmp_gt000026_0 : STD_LOGIC; 
  signal seven_segments_Count1_cmp_gt000029_O : STD_LOGIC; 
  signal seven_segments_Count1_cmp_gt0000214_0 : STD_LOGIC; 
  signal inst_LPM_MUX_2_f51_O : STD_LOGIC; 
  signal inst_LPM_FF_0_4117 : STD_LOGIC; 
  signal inst_LPM_FF_1_4118 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_current_4119 : STD_LOGIC; 
  signal xyz_selector_current_FSM_FFd3_4120 : STD_LOGIC; 
  signal xyz_selector_current_FSM_FFd4_4121 : STD_LOGIC; 
  signal N3 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N26_0 : STD_LOGIC; 
  signal vga_control_vidon_and000019_0 : STD_LOGIC; 
  signal vga_control_vidon_and000014_O : STD_LOGIC; 
  signal vga_control_vidon_and000032_0 : STD_LOGIC; 
  signal vga_control_vidon_and000082_O : STD_LOGIC; 
  signal vga_control_vidon_and000087_0 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In11_0 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In119_O : STD_LOGIC; 
  signal uart_load_data_reception_unit_N5 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In16_0 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In21_0 : STD_LOGIC; 
  signal state_current_FSM_FFd1_4135 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_mux0000_0_1_SW0_O : STD_LOGIC; 
  signal state_current_FSM_FFd4_4137 : STD_LOGIC; 
  signal state_current_FSM_FFd5_4138 : STD_LOGIC; 
  signal N01_0 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In61_O : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In66_0 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In78_0 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In86_0 : STD_LOGIC; 
  signal vga_control_vc_and00001_SW0_O : STD_LOGIC; 
  signal vga_control_vidon_and0000117_O : STD_LOGIC; 
  signal vga_control_vidon_and0000129_0 : STD_LOGIC; 
  signal vga_control_vidon_and0000102_0 : STD_LOGIC; 
  signal vga_control_vidon_and000060_O : STD_LOGIC; 
  signal N36_0 : STD_LOGIC; 
  signal seven_segments_Count2_cmp_gt000029_O : STD_LOGIC; 
  signal seven_segments_Count2_cmp_gt0000214_0 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_not0002_0 : STD_LOGIC; 
  signal uart_load_data_reception_unit_ClrDiv_4153 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Top16_4154 : STD_LOGIC; 
  signal uart_load_data_reception_unit_N01_0 : STD_LOGIC; 
  signal state_current_FSM_FFd6_4156 : STD_LOGIC; 
  signal uart_load_data_reception_unit_N11 : STD_LOGIC; 
  signal xyz_selector_current_and0000_0 : STD_LOGIC; 
  signal cycles_current_and0000_0 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_cmp_eq00007_0 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_cmp_eq000019_0 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_cmp_eq000042_4164 : STD_LOGIC; 
  signal vga_control_vsenable_cmp_eq0000 : STD_LOGIC; 
  signal vga_control_hc_and0000131_0 : STD_LOGIC; 
  signal vga_control_vsenable_4167 : STD_LOGIC; 
  signal seven_segments_Count_mux0000_0_bdd0 : STD_LOGIC; 
  signal seven_segments_Count_mux0000_4_bdd0_0 : STD_LOGIC; 
  signal seven_segments_Count_mux0000_3_bdd0 : STD_LOGIC; 
  signal N38_0 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_0_XORF_4221 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_0_LOGIC_ONE_4220 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYINIT_4219 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYSELF_4210 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_0_BXINV_4208 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_0_XORG_4206 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYMUXG_4205 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_0_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_0_LOGIC_ZERO_4203 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYSELG_4194 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_0_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_XORF_4259 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYINIT_4258 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_XORG_4247 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_2_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYSELF_4245 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXFAST_4244 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYAND_4243 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_FASTCARRY_4242 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXG2_4241 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXF2_4240 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_LOGIC_ZERO_4239 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYSELG_4230 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_2_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_XORF_4297 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYINIT_4296 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_XORG_4285 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_4_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYSELF_4283 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXFAST_4282 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYAND_4281 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_FASTCARRY_4280 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXG2_4279 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXF2_4278 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_LOGIC_ZERO_4277 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYSELG_4268 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_4_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_XORF_4335 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYINIT_4334 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_XORG_4323 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_6_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYSELF_4321 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXFAST_4320 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYAND_4319 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_FASTCARRY_4318 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXG2_4317 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXF2_4316 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_LOGIC_ZERO_4315 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYSELG_4306 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_6_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_XORF_4373 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYINIT_4372 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_XORG_4361 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_8_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYSELF_4359 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXFAST_4358 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYAND_4357 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_FASTCARRY_4356 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXG2_4355 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXF2_4354 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_LOGIC_ZERO_4353 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYSELG_4344 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_8_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_XORF_4411 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYINIT_4410 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_XORG_4399 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_10_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYSELF_4397 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXFAST_4396 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYAND_4395 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_FASTCARRY_4394 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXG2_4393 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXF2_4392 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_LOGIC_ZERO_4391 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYSELG_4382 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_10_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_XORF_4449 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYINIT_4448 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_XORG_4437 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_12_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYSELF_4435 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXFAST_4434 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYAND_4433 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_FASTCARRY_4432 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXG2_4431 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXF2_4430 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_LOGIC_ZERO_4429 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYSELG_4420 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_12_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_XORF_4487 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYINIT_4486 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_XORG_4475 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_14_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYSELF_4473 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXFAST_4472 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYAND_4471 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_FASTCARRY_4470 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXG2_4469 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXF2_4468 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_LOGIC_ZERO_4467 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYSELG_4458 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_14_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_XORF_4525 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYINIT_4524 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_XORG_4513 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_16_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYSELF_4511 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXFAST_4510 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYAND_4509 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_FASTCARRY_4508 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXG2_4507 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXF2_4506 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_LOGIC_ZERO_4505 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYSELG_4496 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_16_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_XORF_4563 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYINIT_4562 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_XORG_4551 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_18_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYSELF_4549 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXFAST_4548 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYAND_4547 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_FASTCARRY_4546 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXG2_4545 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXF2_4544 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_LOGIC_ZERO_4543 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYSELG_4534 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_18_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_XORF_4601 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYINIT_4600 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_XORG_4589 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_20_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYSELF_4587 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXFAST_4586 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYAND_4585 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_FASTCARRY_4584 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXG2_4583 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXF2_4582 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_LOGIC_ZERO_4581 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYSELG_4572 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_20_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_XORF_4639 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYINIT_4638 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_XORG_4627 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_22_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYSELF_4625 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXFAST_4624 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYAND_4623 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_FASTCARRY_4622 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXG2_4621 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXF2_4620 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_LOGIC_ZERO_4619 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYSELG_4610 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_22_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_XORF_4677 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYINIT_4676 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_XORG_4665 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_24_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYSELF_4663 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXFAST_4662 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYAND_4661 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_FASTCARRY_4660 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXG2_4659 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXF2_4658 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_LOGIC_ZERO_4657 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYSELG_4648 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_24_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_XORF_4715 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYINIT_4714 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_XORG_4703 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_26_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYSELF_4701 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXFAST_4700 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYAND_4699 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_FASTCARRY_4698 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXG2_4697 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXF2_4696 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_LOGIC_ZERO_4695 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYSELG_4686 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_26_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_XORF_4753 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYINIT_4752 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_XORG_4741 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_28_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYSELF_4739 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXFAST_4738 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYAND_4737 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_FASTCARRY_4736 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXG2_4735 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXF2_4734 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_LOGIC_ZERO_4733 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYSELG_4724 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_28_G : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_30_XORF_4784 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_30_LOGIC_ZERO_4783 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_30_CYINIT_4782 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_30_CYSELF_4773 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_30_F : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000_30_XORG_4770 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_30_Q : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_31_rt_4767 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_0_1_XORF_4820 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_0_1_LOGIC_ONE_4819 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_0_1_CYINIT_4818 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_0_1_CYSELF_4809 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_0_1_BXINV_4807 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_0_1_XORG_4805 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_0_1_CYMUXG_4804 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_cy_0_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_0_1_LOGIC_ZERO_4802 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_0_1_CYSELG_4793 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_0_1_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_XORF_4858 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_CYINIT_4857 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_XORG_4846 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_cy_2_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_CYSELF_4844 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_CYMUXFAST_4843 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_CYAND_4842 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_FASTCARRY_4841 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_CYMUXG2_4840 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_CYMUXF2_4839 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_LOGIC_ZERO_4838 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_CYSELG_4829 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_2_1_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_XORF_4896 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_CYINIT_4895 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_XORG_4884 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_cy_4_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_CYSELF_4882 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_CYMUXFAST_4881 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_CYAND_4880 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_FASTCARRY_4879 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_CYMUXG2_4878 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_CYMUXF2_4877 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_LOGIC_ZERO_4876 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_CYSELG_4867 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_4_1_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_XORF_4934 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_CYINIT_4933 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_XORG_4922 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_cy_6_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_CYSELF_4920 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_CYMUXFAST_4919 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_CYAND_4918 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_FASTCARRY_4917 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_CYMUXG2_4916 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_CYMUXF2_4915 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_LOGIC_ZERO_4914 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_CYSELG_4905 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_6_1_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_XORF_4972 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_CYINIT_4971 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_XORG_4960 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_cy_8_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_CYSELF_4958 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_CYMUXFAST_4957 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_CYAND_4956 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_FASTCARRY_4955 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_CYMUXG2_4954 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_CYMUXF2_4953 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_LOGIC_ZERO_4952 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_CYSELG_4943 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_8_1_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_10_1_XORF_5003 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_10_1_LOGIC_ZERO_5002 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_10_1_CYINIT_5001 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_10_1_CYSELF_4992 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_10_1_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_Result_10_1_XORG_4989 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_cy_10_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_11_rt_4986 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_0_XORF_5038 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_0_CYINIT_5037 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_0_CYSELF_5028 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_0_F : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_0_BXINV_5026 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_0_XORG_5024 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_0_CYMUXG_5023 : STD_LOGIC; 
  signal vga_control_Msub_pixel_row_addsub0000_cy_0_Q : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_0_LOGIC_ZERO_5021 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_0_CYSELG_5012 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_0_G : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_XORF_5076 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_CYINIT_5075 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_F : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_XORG_5064 : STD_LOGIC; 
  signal vga_control_Msub_pixel_row_addsub0000_cy_2_Q : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_CYSELF_5062 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_CYMUXFAST_5061 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_CYAND_5060 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_FASTCARRY_5059 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_CYMUXG2_5058 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_CYMUXF2_5057 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_LOGIC_ZERO_5056 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_CYSELG_5047 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_2_G : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_XORF_5115 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_LOGIC_ZERO_5114 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_CYINIT_5113 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_F : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_XORG_5102 : STD_LOGIC; 
  signal vga_control_Msub_pixel_row_addsub0000_cy_4_Q : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_CYSELF_5100 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_CYMUXFAST_5099 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_CYAND_5098 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_FASTCARRY_5097 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_CYMUXG2_5096 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_CYMUXF2_5095 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_LOGIC_ONE_5094 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_4_CYSELG_5085 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_6_XORF_5153 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_6_CYINIT_5152 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_6_XORG_5141 : STD_LOGIC; 
  signal vga_control_Msub_pixel_row_addsub0000_cy_6_Q : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_6_CYSELF_5139 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_6_CYMUXFAST_5138 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_6_CYAND_5137 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_6_FASTCARRY_5136 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_6_CYMUXG2_5135 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_6_CYMUXF2_5134 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_6_LOGIC_ONE_5133 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_6_CYSELG_5124 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_8_XORF_5184 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_8_LOGIC_ONE_5183 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_8_CYINIT_5182 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_8_CYSELF_5173 : STD_LOGIC; 
  signal vga_control_pixel_row_addsub0000_8_XORG_5170 : STD_LOGIC; 
  signal vga_control_Msub_pixel_row_addsub0000_cy_8_Q : STD_LOGIC; 
  signal Result_0_XORF_5220 : STD_LOGIC; 
  signal Result_0_LOGIC_ZERO_5219 : STD_LOGIC; 
  signal Result_0_CYINIT_5218 : STD_LOGIC; 
  signal Result_0_CYSELF_5209 : STD_LOGIC; 
  signal Result_0_F : STD_LOGIC; 
  signal Result_0_BXINV_5207 : STD_LOGIC; 
  signal Result_0_XORG_5205 : STD_LOGIC; 
  signal Result_0_CYMUXG_5204 : STD_LOGIC; 
  signal Result_0_LOGIC_ONE_5202 : STD_LOGIC; 
  signal Result_0_CYSELG_5193 : STD_LOGIC; 
  signal Result_2_XORF_5258 : STD_LOGIC; 
  signal Result_2_CYINIT_5257 : STD_LOGIC; 
  signal Result_2_XORG_5246 : STD_LOGIC; 
  signal Result_2_CYSELF_5244 : STD_LOGIC; 
  signal Result_2_CYMUXFAST_5243 : STD_LOGIC; 
  signal Result_2_CYAND_5242 : STD_LOGIC; 
  signal Result_2_FASTCARRY_5241 : STD_LOGIC; 
  signal Result_2_CYMUXG2_5240 : STD_LOGIC; 
  signal Result_2_CYMUXF2_5239 : STD_LOGIC; 
  signal Result_2_LOGIC_ONE_5238 : STD_LOGIC; 
  signal Result_2_CYSELG_5229 : STD_LOGIC; 
  signal Result_4_XORF_5296 : STD_LOGIC; 
  signal Result_4_CYINIT_5295 : STD_LOGIC; 
  signal Result_4_XORG_5284 : STD_LOGIC; 
  signal Result_4_CYSELF_5282 : STD_LOGIC; 
  signal Result_4_CYMUXFAST_5281 : STD_LOGIC; 
  signal Result_4_CYAND_5280 : STD_LOGIC; 
  signal Result_4_FASTCARRY_5279 : STD_LOGIC; 
  signal Result_4_CYMUXG2_5278 : STD_LOGIC; 
  signal Result_4_CYMUXF2_5277 : STD_LOGIC; 
  signal Result_4_LOGIC_ONE_5276 : STD_LOGIC; 
  signal Result_4_CYSELG_5267 : STD_LOGIC; 
  signal Result_6_XORF_5334 : STD_LOGIC; 
  signal Result_6_CYINIT_5333 : STD_LOGIC; 
  signal Result_6_XORG_5322 : STD_LOGIC; 
  signal Result_6_CYSELF_5320 : STD_LOGIC; 
  signal Result_6_CYMUXFAST_5319 : STD_LOGIC; 
  signal Result_6_CYAND_5318 : STD_LOGIC; 
  signal Result_6_FASTCARRY_5317 : STD_LOGIC; 
  signal Result_6_CYMUXG2_5316 : STD_LOGIC; 
  signal Result_6_CYMUXF2_5315 : STD_LOGIC; 
  signal Result_6_LOGIC_ONE_5314 : STD_LOGIC; 
  signal Result_6_CYSELG_5305 : STD_LOGIC; 
  signal Result_8_XORF_5372 : STD_LOGIC; 
  signal Result_8_CYINIT_5371 : STD_LOGIC; 
  signal Result_8_XORG_5360 : STD_LOGIC; 
  signal Result_8_CYSELF_5358 : STD_LOGIC; 
  signal Result_8_CYMUXFAST_5357 : STD_LOGIC; 
  signal Result_8_CYAND_5356 : STD_LOGIC; 
  signal Result_8_FASTCARRY_5355 : STD_LOGIC; 
  signal Result_8_CYMUXG2_5354 : STD_LOGIC; 
  signal Result_8_CYMUXF2_5353 : STD_LOGIC; 
  signal Result_8_LOGIC_ONE_5352 : STD_LOGIC; 
  signal Result_8_CYSELG_5343 : STD_LOGIC; 
  signal Result_10_XORF_5410 : STD_LOGIC; 
  signal Result_10_CYINIT_5409 : STD_LOGIC; 
  signal Result_10_XORG_5398 : STD_LOGIC; 
  signal Result_10_CYSELF_5396 : STD_LOGIC; 
  signal Result_10_CYMUXFAST_5395 : STD_LOGIC; 
  signal Result_10_CYAND_5394 : STD_LOGIC; 
  signal Result_10_FASTCARRY_5393 : STD_LOGIC; 
  signal Result_10_CYMUXG2_5392 : STD_LOGIC; 
  signal Result_10_CYMUXF2_5391 : STD_LOGIC; 
  signal Result_10_LOGIC_ONE_5390 : STD_LOGIC; 
  signal Result_10_CYSELG_5381 : STD_LOGIC; 
  signal Result_12_XORF_5448 : STD_LOGIC; 
  signal Result_12_CYINIT_5447 : STD_LOGIC; 
  signal Result_12_XORG_5436 : STD_LOGIC; 
  signal Result_12_CYSELF_5434 : STD_LOGIC; 
  signal Result_12_CYMUXFAST_5433 : STD_LOGIC; 
  signal Result_12_CYAND_5432 : STD_LOGIC; 
  signal Result_12_FASTCARRY_5431 : STD_LOGIC; 
  signal Result_12_CYMUXG2_5430 : STD_LOGIC; 
  signal Result_12_CYMUXF2_5429 : STD_LOGIC; 
  signal Result_12_LOGIC_ONE_5428 : STD_LOGIC; 
  signal Result_12_CYSELG_5419 : STD_LOGIC; 
  signal Result_14_XORF_5486 : STD_LOGIC; 
  signal Result_14_CYINIT_5485 : STD_LOGIC; 
  signal Result_14_XORG_5474 : STD_LOGIC; 
  signal Result_14_CYSELF_5472 : STD_LOGIC; 
  signal Result_14_CYMUXFAST_5471 : STD_LOGIC; 
  signal Result_14_CYAND_5470 : STD_LOGIC; 
  signal Result_14_FASTCARRY_5469 : STD_LOGIC; 
  signal Result_14_CYMUXG2_5468 : STD_LOGIC; 
  signal Result_14_CYMUXF2_5467 : STD_LOGIC; 
  signal Result_14_LOGIC_ONE_5466 : STD_LOGIC; 
  signal Result_14_CYSELG_5457 : STD_LOGIC; 
  signal Result_16_XORF_5524 : STD_LOGIC; 
  signal Result_16_CYINIT_5523 : STD_LOGIC; 
  signal Result_16_XORG_5512 : STD_LOGIC; 
  signal Result_16_CYSELF_5510 : STD_LOGIC; 
  signal Result_16_CYMUXFAST_5509 : STD_LOGIC; 
  signal Result_16_CYAND_5508 : STD_LOGIC; 
  signal Result_16_FASTCARRY_5507 : STD_LOGIC; 
  signal Result_16_CYMUXG2_5506 : STD_LOGIC; 
  signal Result_16_CYMUXF2_5505 : STD_LOGIC; 
  signal Result_16_LOGIC_ONE_5504 : STD_LOGIC; 
  signal Result_16_CYSELG_5495 : STD_LOGIC; 
  signal Result_18_XORF_5562 : STD_LOGIC; 
  signal Result_18_CYINIT_5561 : STD_LOGIC; 
  signal Result_18_XORG_5550 : STD_LOGIC; 
  signal Result_18_CYSELF_5548 : STD_LOGIC; 
  signal Result_18_CYMUXFAST_5547 : STD_LOGIC; 
  signal Result_18_CYAND_5546 : STD_LOGIC; 
  signal Result_18_FASTCARRY_5545 : STD_LOGIC; 
  signal Result_18_CYMUXG2_5544 : STD_LOGIC; 
  signal Result_18_CYMUXF2_5543 : STD_LOGIC; 
  signal Result_18_LOGIC_ONE_5542 : STD_LOGIC; 
  signal Result_18_CYSELG_5533 : STD_LOGIC; 
  signal Result_20_XORF_5600 : STD_LOGIC; 
  signal Result_20_CYINIT_5599 : STD_LOGIC; 
  signal Result_20_XORG_5588 : STD_LOGIC; 
  signal Result_20_CYSELF_5586 : STD_LOGIC; 
  signal Result_20_CYMUXFAST_5585 : STD_LOGIC; 
  signal Result_20_CYAND_5584 : STD_LOGIC; 
  signal Result_20_FASTCARRY_5583 : STD_LOGIC; 
  signal Result_20_CYMUXG2_5582 : STD_LOGIC; 
  signal Result_20_CYMUXF2_5581 : STD_LOGIC; 
  signal Result_20_LOGIC_ONE_5580 : STD_LOGIC; 
  signal Result_20_CYSELG_5571 : STD_LOGIC; 
  signal Result_22_XORF_5638 : STD_LOGIC; 
  signal Result_22_CYINIT_5637 : STD_LOGIC; 
  signal Result_22_XORG_5626 : STD_LOGIC; 
  signal Result_22_CYSELF_5624 : STD_LOGIC; 
  signal Result_22_CYMUXFAST_5623 : STD_LOGIC; 
  signal Result_22_CYAND_5622 : STD_LOGIC; 
  signal Result_22_FASTCARRY_5621 : STD_LOGIC; 
  signal Result_22_CYMUXG2_5620 : STD_LOGIC; 
  signal Result_22_CYMUXF2_5619 : STD_LOGIC; 
  signal Result_22_LOGIC_ONE_5618 : STD_LOGIC; 
  signal Result_22_CYSELG_5609 : STD_LOGIC; 
  signal Result_24_XORF_5676 : STD_LOGIC; 
  signal Result_24_CYINIT_5675 : STD_LOGIC; 
  signal Result_24_XORG_5664 : STD_LOGIC; 
  signal Result_24_CYSELF_5662 : STD_LOGIC; 
  signal Result_24_CYMUXFAST_5661 : STD_LOGIC; 
  signal Result_24_CYAND_5660 : STD_LOGIC; 
  signal Result_24_FASTCARRY_5659 : STD_LOGIC; 
  signal Result_24_CYMUXG2_5658 : STD_LOGIC; 
  signal Result_24_CYMUXF2_5657 : STD_LOGIC; 
  signal Result_24_LOGIC_ONE_5656 : STD_LOGIC; 
  signal Result_24_CYSELG_5647 : STD_LOGIC; 
  signal Result_26_XORF_5714 : STD_LOGIC; 
  signal Result_26_CYINIT_5713 : STD_LOGIC; 
  signal Result_26_XORG_5702 : STD_LOGIC; 
  signal Result_26_CYSELF_5700 : STD_LOGIC; 
  signal Result_26_CYMUXFAST_5699 : STD_LOGIC; 
  signal Result_26_CYAND_5698 : STD_LOGIC; 
  signal Result_26_FASTCARRY_5697 : STD_LOGIC; 
  signal Result_26_CYMUXG2_5696 : STD_LOGIC; 
  signal Result_26_CYMUXF2_5695 : STD_LOGIC; 
  signal Result_26_LOGIC_ONE_5694 : STD_LOGIC; 
  signal Result_26_CYSELG_5685 : STD_LOGIC; 
  signal Result_28_XORF_5752 : STD_LOGIC; 
  signal Result_28_CYINIT_5751 : STD_LOGIC; 
  signal Result_28_XORG_5740 : STD_LOGIC; 
  signal Result_28_CYSELF_5738 : STD_LOGIC; 
  signal Result_28_CYMUXFAST_5737 : STD_LOGIC; 
  signal Result_28_CYAND_5736 : STD_LOGIC; 
  signal Result_28_FASTCARRY_5735 : STD_LOGIC; 
  signal Result_28_CYMUXG2_5734 : STD_LOGIC; 
  signal Result_28_CYMUXF2_5733 : STD_LOGIC; 
  signal Result_28_LOGIC_ONE_5732 : STD_LOGIC; 
  signal Result_28_CYSELG_5723 : STD_LOGIC; 
  signal Result_30_XORF_5767 : STD_LOGIC; 
  signal Result_30_CYINIT_5766 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_0_XORF_5803 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_0_LOGIC_ONE_5802 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_0_CYINIT_5801 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_0_CYSELF_5792 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_0_BXINV_5790 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_0_XORG_5788 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_0_CYMUXG_5787 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_0_LOGIC_ZERO_5785 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_0_CYSELG_5776 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_0_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_XORF_5841 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_CYINIT_5840 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_XORG_5829 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_CYSELF_5827 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_CYMUXFAST_5826 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_CYAND_5825 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_FASTCARRY_5824 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_CYMUXG2_5823 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_CYMUXF2_5822 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_LOGIC_ZERO_5821 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_CYSELG_5812 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_2_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_XORF_5879 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_CYINIT_5878 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_XORG_5867 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_CYSELF_5865 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_CYMUXFAST_5864 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_CYAND_5863 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_FASTCARRY_5862 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_CYMUXG2_5861 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_CYMUXF2_5860 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_LOGIC_ZERO_5859 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_CYSELG_5850 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_4_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_XORF_5917 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_CYINIT_5916 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_XORG_5905 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_CYSELF_5903 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_CYMUXFAST_5902 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_CYAND_5901 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_FASTCARRY_5900 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_CYMUXG2_5899 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_CYMUXF2_5898 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_LOGIC_ZERO_5897 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_CYSELG_5888 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_6_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_XORF_5955 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_CYINIT_5954 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_XORG_5943 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_CYSELF_5941 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_CYMUXFAST_5940 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_CYAND_5939 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_FASTCARRY_5938 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_CYMUXG2_5937 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_CYMUXF2_5936 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_LOGIC_ZERO_5935 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_CYSELG_5926 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_8_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_XORF_5993 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_CYINIT_5992 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_XORG_5981 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_CYSELF_5979 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_CYMUXFAST_5978 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_CYAND_5977 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_FASTCARRY_5976 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_CYMUXG2_5975 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_CYMUXF2_5974 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_LOGIC_ZERO_5973 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_CYSELG_5964 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_10_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_XORF_6031 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_CYINIT_6030 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_XORG_6019 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_CYSELF_6017 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_CYMUXFAST_6016 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_CYAND_6015 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_FASTCARRY_6014 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_CYMUXG2_6013 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_CYMUXF2_6012 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_LOGIC_ZERO_6011 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_CYSELG_6002 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_12_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_XORF_6069 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_CYINIT_6068 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_XORG_6057 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_CYSELF_6055 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_CYMUXFAST_6054 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_CYAND_6053 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_FASTCARRY_6052 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_CYMUXG2_6051 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_CYMUXF2_6050 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_LOGIC_ZERO_6049 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_CYSELG_6040 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_14_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_XORF_6107 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_CYINIT_6106 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_XORG_6095 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_CYSELF_6093 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_CYMUXFAST_6092 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_CYAND_6091 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_FASTCARRY_6090 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_CYMUXG2_6089 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_CYMUXF2_6088 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_LOGIC_ZERO_6087 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_CYSELG_6078 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_16_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_XORF_6145 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_CYINIT_6144 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_XORG_6133 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_CYSELF_6131 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_CYMUXFAST_6130 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_CYAND_6129 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_FASTCARRY_6128 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_CYMUXG2_6127 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_CYMUXF2_6126 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_LOGIC_ZERO_6125 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_CYSELG_6116 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_18_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_XORF_6183 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_CYINIT_6182 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_XORG_6171 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_CYSELF_6169 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_CYMUXFAST_6168 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_CYAND_6167 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_FASTCARRY_6166 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_CYMUXG2_6165 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_CYMUXF2_6164 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_LOGIC_ZERO_6163 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_CYSELG_6154 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_20_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_XORF_6221 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_CYINIT_6220 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_XORG_6209 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_CYSELF_6207 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_CYMUXFAST_6206 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_CYAND_6205 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_FASTCARRY_6204 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_CYMUXG2_6203 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_CYMUXF2_6202 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_LOGIC_ZERO_6201 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_CYSELG_6192 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_22_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_XORF_6259 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_CYINIT_6258 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_XORG_6247 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_CYSELF_6245 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_CYMUXFAST_6244 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_CYAND_6243 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_FASTCARRY_6242 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_CYMUXG2_6241 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_CYMUXF2_6240 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_LOGIC_ZERO_6239 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_CYSELG_6230 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_24_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_XORF_6297 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_CYINIT_6296 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_XORG_6285 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_CYSELF_6283 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_CYMUXFAST_6282 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_CYAND_6281 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_FASTCARRY_6280 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_CYMUXG2_6279 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_CYMUXF2_6278 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_LOGIC_ZERO_6277 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_CYSELG_6268 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_26_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_XORF_6335 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_CYINIT_6334 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_F : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_XORG_6323 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_CYSELF_6321 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_CYMUXFAST_6320 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_CYAND_6319 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_FASTCARRY_6318 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_CYMUXG2_6317 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_CYMUXF2_6316 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_LOGIC_ZERO_6315 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_CYSELG_6306 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_28_G : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_30_XORF_6350 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_addsub0000_30_CYINIT_6349 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_30_rt_6347 : STD_LOGIC; 
  signal seven_segments_Count1_0_DXMUX_6397 : STD_LOGIC; 
  signal seven_segments_Count1_0_XORF_6395 : STD_LOGIC; 
  signal seven_segments_Count1_0_LOGIC_ONE_6394 : STD_LOGIC; 
  signal seven_segments_Count1_0_CYINIT_6393 : STD_LOGIC; 
  signal seven_segments_Count1_0_CYSELF_6384 : STD_LOGIC; 
  signal seven_segments_Count1_0_BXINV_6382 : STD_LOGIC; 
  signal seven_segments_Count1_0_DYMUX_6377 : STD_LOGIC; 
  signal seven_segments_Count1_0_XORG_6375 : STD_LOGIC; 
  signal seven_segments_Count1_0_CYMUXG_6374 : STD_LOGIC; 
  signal seven_segments_Madd_Count1_addsub0000_cy_0_Q : STD_LOGIC; 
  signal seven_segments_Count1_0_LOGIC_ZERO_6372 : STD_LOGIC; 
  signal seven_segments_Count1_0_CYSELG_6363 : STD_LOGIC; 
  signal seven_segments_Count1_0_G : STD_LOGIC; 
  signal seven_segments_Count1_0_SRINV_6361 : STD_LOGIC; 
  signal seven_segments_Count1_0_CLKINV_6360 : STD_LOGIC; 
  signal seven_segments_Count1_2_DXMUX_6449 : STD_LOGIC; 
  signal seven_segments_Count1_2_XORF_6447 : STD_LOGIC; 
  signal seven_segments_Count1_2_CYINIT_6446 : STD_LOGIC; 
  signal seven_segments_Count1_2_F : STD_LOGIC; 
  signal seven_segments_Count1_2_DYMUX_6432 : STD_LOGIC; 
  signal seven_segments_Count1_2_XORG_6430 : STD_LOGIC; 
  signal seven_segments_Madd_Count1_addsub0000_cy_2_Q : STD_LOGIC; 
  signal seven_segments_Count1_2_CYSELF_6428 : STD_LOGIC; 
  signal seven_segments_Count1_2_CYMUXFAST_6427 : STD_LOGIC; 
  signal seven_segments_Count1_2_CYAND_6426 : STD_LOGIC; 
  signal seven_segments_Count1_2_FASTCARRY_6425 : STD_LOGIC; 
  signal seven_segments_Count1_2_CYMUXG2_6424 : STD_LOGIC; 
  signal seven_segments_Count1_2_CYMUXF2_6423 : STD_LOGIC; 
  signal seven_segments_Count1_2_LOGIC_ZERO_6422 : STD_LOGIC; 
  signal seven_segments_Count1_2_CYSELG_6413 : STD_LOGIC; 
  signal seven_segments_Count1_2_G : STD_LOGIC; 
  signal seven_segments_Count1_2_SRINV_6411 : STD_LOGIC; 
  signal seven_segments_Count1_2_CLKINV_6410 : STD_LOGIC; 
  signal seven_segments_Count1_4_DXMUX_6501 : STD_LOGIC; 
  signal seven_segments_Count1_4_XORF_6499 : STD_LOGIC; 
  signal seven_segments_Count1_4_CYINIT_6498 : STD_LOGIC; 
  signal seven_segments_Count1_4_F : STD_LOGIC; 
  signal seven_segments_Count1_4_DYMUX_6484 : STD_LOGIC; 
  signal seven_segments_Count1_4_XORG_6482 : STD_LOGIC; 
  signal seven_segments_Madd_Count1_addsub0000_cy_4_Q : STD_LOGIC; 
  signal seven_segments_Count1_4_CYSELF_6480 : STD_LOGIC; 
  signal seven_segments_Count1_4_CYMUXFAST_6479 : STD_LOGIC; 
  signal seven_segments_Count1_4_CYAND_6478 : STD_LOGIC; 
  signal seven_segments_Count1_4_FASTCARRY_6477 : STD_LOGIC; 
  signal seven_segments_Count1_4_CYMUXG2_6476 : STD_LOGIC; 
  signal seven_segments_Count1_4_CYMUXF2_6475 : STD_LOGIC; 
  signal seven_segments_Count1_4_LOGIC_ZERO_6474 : STD_LOGIC; 
  signal seven_segments_Count1_4_CYSELG_6465 : STD_LOGIC; 
  signal seven_segments_Count1_4_G : STD_LOGIC; 
  signal seven_segments_Count1_4_SRINV_6463 : STD_LOGIC; 
  signal seven_segments_Count1_4_CLKINV_6462 : STD_LOGIC; 
  signal seven_segments_Count1_6_DXMUX_6553 : STD_LOGIC; 
  signal seven_segments_Count1_6_XORF_6551 : STD_LOGIC; 
  signal seven_segments_Count1_6_CYINIT_6550 : STD_LOGIC; 
  signal seven_segments_Count1_6_F : STD_LOGIC; 
  signal seven_segments_Count1_6_DYMUX_6536 : STD_LOGIC; 
  signal seven_segments_Count1_6_XORG_6534 : STD_LOGIC; 
  signal seven_segments_Madd_Count1_addsub0000_cy_6_Q : STD_LOGIC; 
  signal seven_segments_Count1_6_CYSELF_6532 : STD_LOGIC; 
  signal seven_segments_Count1_6_CYMUXFAST_6531 : STD_LOGIC; 
  signal seven_segments_Count1_6_CYAND_6530 : STD_LOGIC; 
  signal seven_segments_Count1_6_FASTCARRY_6529 : STD_LOGIC; 
  signal seven_segments_Count1_6_CYMUXG2_6528 : STD_LOGIC; 
  signal seven_segments_Count1_6_CYMUXF2_6527 : STD_LOGIC; 
  signal seven_segments_Count1_6_LOGIC_ZERO_6526 : STD_LOGIC; 
  signal seven_segments_Count1_6_CYSELG_6517 : STD_LOGIC; 
  signal seven_segments_Count1_6_G : STD_LOGIC; 
  signal seven_segments_Count1_6_SRINV_6515 : STD_LOGIC; 
  signal seven_segments_Count1_6_CLKINV_6514 : STD_LOGIC; 
  signal seven_segments_Count1_8_DXMUX_6598 : STD_LOGIC; 
  signal seven_segments_Count1_8_XORF_6596 : STD_LOGIC; 
  signal seven_segments_Count1_8_LOGIC_ZERO_6595 : STD_LOGIC; 
  signal seven_segments_Count1_8_CYINIT_6594 : STD_LOGIC; 
  signal seven_segments_Count1_8_CYSELF_6585 : STD_LOGIC; 
  signal seven_segments_Count1_8_F : STD_LOGIC; 
  signal seven_segments_Count1_8_DYMUX_6579 : STD_LOGIC; 
  signal seven_segments_Count1_8_XORG_6577 : STD_LOGIC; 
  signal seven_segments_Madd_Count1_addsub0000_cy_8_Q : STD_LOGIC; 
  signal seven_segments_Count1_9_rt_6574 : STD_LOGIC; 
  signal seven_segments_Count1_8_SRINV_6566 : STD_LOGIC; 
  signal seven_segments_Count1_8_CLKINV_6565 : STD_LOGIC; 
  signal vga_control_hc_0_DXMUX_6651 : STD_LOGIC; 
  signal vga_control_hc_0_XORF_6649 : STD_LOGIC; 
  signal vga_control_hc_0_LOGIC_ONE_6648 : STD_LOGIC; 
  signal vga_control_hc_0_CYINIT_6647 : STD_LOGIC; 
  signal vga_control_hc_0_CYSELF_6638 : STD_LOGIC; 
  signal vga_control_hc_0_BXINV_6636 : STD_LOGIC; 
  signal vga_control_hc_0_DYMUX_6630 : STD_LOGIC; 
  signal vga_control_hc_0_XORG_6628 : STD_LOGIC; 
  signal vga_control_hc_0_CYMUXG_6627 : STD_LOGIC; 
  signal vga_control_Mcount_hc_cy_0_Q : STD_LOGIC; 
  signal vga_control_hc_0_LOGIC_ZERO_6625 : STD_LOGIC; 
  signal vga_control_hc_0_CYSELG_6616 : STD_LOGIC; 
  signal vga_control_hc_0_G : STD_LOGIC; 
  signal vga_control_hc_0_SRINV_6614 : STD_LOGIC; 
  signal vga_control_hc_0_CLKINV_6613 : STD_LOGIC; 
  signal vga_control_hc_0_CEINV_6612 : STD_LOGIC; 
  signal vga_control_hc_2_DXMUX_6707 : STD_LOGIC; 
  signal vga_control_hc_2_XORF_6705 : STD_LOGIC; 
  signal vga_control_hc_2_CYINIT_6704 : STD_LOGIC; 
  signal vga_control_hc_2_F : STD_LOGIC; 
  signal vga_control_hc_2_DYMUX_6689 : STD_LOGIC; 
  signal vga_control_hc_2_XORG_6687 : STD_LOGIC; 
  signal vga_control_Mcount_hc_cy_2_Q : STD_LOGIC; 
  signal vga_control_hc_2_CYSELF_6685 : STD_LOGIC; 
  signal vga_control_hc_2_CYMUXFAST_6684 : STD_LOGIC; 
  signal vga_control_hc_2_CYAND_6683 : STD_LOGIC; 
  signal vga_control_hc_2_FASTCARRY_6682 : STD_LOGIC; 
  signal vga_control_hc_2_CYMUXG2_6681 : STD_LOGIC; 
  signal vga_control_hc_2_CYMUXF2_6680 : STD_LOGIC; 
  signal vga_control_hc_2_LOGIC_ZERO_6679 : STD_LOGIC; 
  signal vga_control_hc_2_CYSELG_6670 : STD_LOGIC; 
  signal vga_control_hc_2_G : STD_LOGIC; 
  signal vga_control_hc_2_SRINV_6668 : STD_LOGIC; 
  signal vga_control_hc_2_CLKINV_6667 : STD_LOGIC; 
  signal vga_control_hc_2_CEINV_6666 : STD_LOGIC; 
  signal vga_control_hc_4_DXMUX_6763 : STD_LOGIC; 
  signal vga_control_hc_4_XORF_6761 : STD_LOGIC; 
  signal vga_control_hc_4_CYINIT_6760 : STD_LOGIC; 
  signal vga_control_hc_4_F : STD_LOGIC; 
  signal vga_control_hc_4_DYMUX_6745 : STD_LOGIC; 
  signal vga_control_hc_4_XORG_6743 : STD_LOGIC; 
  signal vga_control_Mcount_hc_cy_4_Q : STD_LOGIC; 
  signal vga_control_hc_4_CYSELF_6741 : STD_LOGIC; 
  signal vga_control_hc_4_CYMUXFAST_6740 : STD_LOGIC; 
  signal vga_control_hc_4_CYAND_6739 : STD_LOGIC; 
  signal vga_control_hc_4_FASTCARRY_6738 : STD_LOGIC; 
  signal vga_control_hc_4_CYMUXG2_6737 : STD_LOGIC; 
  signal vga_control_hc_4_CYMUXF2_6736 : STD_LOGIC; 
  signal vga_control_hc_4_LOGIC_ZERO_6735 : STD_LOGIC; 
  signal vga_control_hc_4_CYSELG_6726 : STD_LOGIC; 
  signal vga_control_hc_4_G : STD_LOGIC; 
  signal vga_control_hc_4_SRINV_6724 : STD_LOGIC; 
  signal vga_control_hc_4_CLKINV_6723 : STD_LOGIC; 
  signal vga_control_hc_4_CEINV_6722 : STD_LOGIC; 
  signal vga_control_hc_6_DXMUX_6819 : STD_LOGIC; 
  signal vga_control_hc_6_XORF_6817 : STD_LOGIC; 
  signal vga_control_hc_6_CYINIT_6816 : STD_LOGIC; 
  signal vga_control_hc_6_F : STD_LOGIC; 
  signal vga_control_hc_6_DYMUX_6801 : STD_LOGIC; 
  signal vga_control_hc_6_XORG_6799 : STD_LOGIC; 
  signal vga_control_Mcount_hc_cy_6_Q : STD_LOGIC; 
  signal vga_control_hc_6_CYSELF_6797 : STD_LOGIC; 
  signal vga_control_hc_6_CYMUXFAST_6796 : STD_LOGIC; 
  signal vga_control_hc_6_CYAND_6795 : STD_LOGIC; 
  signal vga_control_hc_6_FASTCARRY_6794 : STD_LOGIC; 
  signal vga_control_hc_6_CYMUXG2_6793 : STD_LOGIC; 
  signal vga_control_hc_6_CYMUXF2_6792 : STD_LOGIC; 
  signal vga_control_hc_6_LOGIC_ZERO_6791 : STD_LOGIC; 
  signal vga_control_hc_6_CYSELG_6782 : STD_LOGIC; 
  signal vga_control_hc_6_G : STD_LOGIC; 
  signal vga_control_hc_6_SRINV_6780 : STD_LOGIC; 
  signal vga_control_hc_6_CLKINV_6779 : STD_LOGIC; 
  signal vga_control_hc_6_CEINV_6778 : STD_LOGIC; 
  signal vga_control_hc_8_DXMUX_6868 : STD_LOGIC; 
  signal vga_control_hc_8_XORF_6866 : STD_LOGIC; 
  signal vga_control_hc_8_LOGIC_ZERO_6865 : STD_LOGIC; 
  signal vga_control_hc_8_CYINIT_6864 : STD_LOGIC; 
  signal vga_control_hc_8_CYSELF_6855 : STD_LOGIC; 
  signal vga_control_hc_8_F : STD_LOGIC; 
  signal vga_control_hc_8_DYMUX_6848 : STD_LOGIC; 
  signal vga_control_hc_8_XORG_6846 : STD_LOGIC; 
  signal vga_control_Mcount_hc_cy_8_Q : STD_LOGIC; 
  signal vga_control_hc_9_rt_6843 : STD_LOGIC; 
  signal vga_control_hc_8_SRINV_6835 : STD_LOGIC; 
  signal vga_control_hc_8_CLKINV_6834 : STD_LOGIC; 
  signal vga_control_hc_8_CEINV_6833 : STD_LOGIC; 
  signal seven_segments_Count2_0_DXMUX_6919 : STD_LOGIC; 
  signal seven_segments_Count2_0_XORF_6917 : STD_LOGIC; 
  signal seven_segments_Count2_0_LOGIC_ONE_6916 : STD_LOGIC; 
  signal seven_segments_Count2_0_CYINIT_6915 : STD_LOGIC; 
  signal seven_segments_Count2_0_CYSELF_6906 : STD_LOGIC; 
  signal seven_segments_Count2_0_BXINV_6904 : STD_LOGIC; 
  signal seven_segments_Count2_0_DYMUX_6899 : STD_LOGIC; 
  signal seven_segments_Count2_0_XORG_6897 : STD_LOGIC; 
  signal seven_segments_Count2_0_CYMUXG_6896 : STD_LOGIC; 
  signal seven_segments_Madd_Count2_addsub0000_cy_0_Q : STD_LOGIC; 
  signal seven_segments_Count2_0_LOGIC_ZERO_6894 : STD_LOGIC; 
  signal seven_segments_Count2_0_CYSELG_6885 : STD_LOGIC; 
  signal seven_segments_Count2_0_G : STD_LOGIC; 
  signal seven_segments_Count2_0_SRINV_6883 : STD_LOGIC; 
  signal seven_segments_Count2_0_CLKINV_6882 : STD_LOGIC; 
  signal seven_segments_Count2_2_DXMUX_6971 : STD_LOGIC; 
  signal seven_segments_Count2_2_XORF_6969 : STD_LOGIC; 
  signal seven_segments_Count2_2_CYINIT_6968 : STD_LOGIC; 
  signal seven_segments_Count2_2_F : STD_LOGIC; 
  signal seven_segments_Count2_2_DYMUX_6954 : STD_LOGIC; 
  signal seven_segments_Count2_2_XORG_6952 : STD_LOGIC; 
  signal seven_segments_Madd_Count2_addsub0000_cy_2_Q : STD_LOGIC; 
  signal seven_segments_Count2_2_CYSELF_6950 : STD_LOGIC; 
  signal seven_segments_Count2_2_CYMUXFAST_6949 : STD_LOGIC; 
  signal seven_segments_Count2_2_CYAND_6948 : STD_LOGIC; 
  signal seven_segments_Count2_2_FASTCARRY_6947 : STD_LOGIC; 
  signal seven_segments_Count2_2_CYMUXG2_6946 : STD_LOGIC; 
  signal seven_segments_Count2_2_CYMUXF2_6945 : STD_LOGIC; 
  signal seven_segments_Count2_2_LOGIC_ZERO_6944 : STD_LOGIC; 
  signal seven_segments_Count2_2_CYSELG_6935 : STD_LOGIC; 
  signal seven_segments_Count2_2_G : STD_LOGIC; 
  signal seven_segments_Count2_2_SRINV_6933 : STD_LOGIC; 
  signal seven_segments_Count2_2_CLKINV_6932 : STD_LOGIC; 
  signal seven_segments_Count2_4_DXMUX_7023 : STD_LOGIC; 
  signal seven_segments_Count2_4_XORF_7021 : STD_LOGIC; 
  signal seven_segments_Count2_4_CYINIT_7020 : STD_LOGIC; 
  signal seven_segments_Count2_4_F : STD_LOGIC; 
  signal seven_segments_Count2_4_DYMUX_7006 : STD_LOGIC; 
  signal seven_segments_Count2_4_XORG_7004 : STD_LOGIC; 
  signal seven_segments_Madd_Count2_addsub0000_cy_4_Q : STD_LOGIC; 
  signal seven_segments_Count2_4_CYSELF_7002 : STD_LOGIC; 
  signal seven_segments_Count2_4_CYMUXFAST_7001 : STD_LOGIC; 
  signal seven_segments_Count2_4_CYAND_7000 : STD_LOGIC; 
  signal seven_segments_Count2_4_FASTCARRY_6999 : STD_LOGIC; 
  signal seven_segments_Count2_4_CYMUXG2_6998 : STD_LOGIC; 
  signal seven_segments_Count2_4_CYMUXF2_6997 : STD_LOGIC; 
  signal seven_segments_Count2_4_LOGIC_ZERO_6996 : STD_LOGIC; 
  signal seven_segments_Count2_4_CYSELG_6987 : STD_LOGIC; 
  signal seven_segments_Count2_4_G : STD_LOGIC; 
  signal seven_segments_Count2_4_SRINV_6985 : STD_LOGIC; 
  signal seven_segments_Count2_4_CLKINV_6984 : STD_LOGIC; 
  signal seven_segments_Count2_6_DXMUX_7075 : STD_LOGIC; 
  signal seven_segments_Count2_6_XORF_7073 : STD_LOGIC; 
  signal seven_segments_Count2_6_CYINIT_7072 : STD_LOGIC; 
  signal seven_segments_Count2_6_F : STD_LOGIC; 
  signal seven_segments_Count2_6_DYMUX_7058 : STD_LOGIC; 
  signal seven_segments_Count2_6_XORG_7056 : STD_LOGIC; 
  signal seven_segments_Madd_Count2_addsub0000_cy_6_Q : STD_LOGIC; 
  signal seven_segments_Count2_6_CYSELF_7054 : STD_LOGIC; 
  signal seven_segments_Count2_6_CYMUXFAST_7053 : STD_LOGIC; 
  signal seven_segments_Count2_6_CYAND_7052 : STD_LOGIC; 
  signal seven_segments_Count2_6_FASTCARRY_7051 : STD_LOGIC; 
  signal seven_segments_Count2_6_CYMUXG2_7050 : STD_LOGIC; 
  signal seven_segments_Count2_6_CYMUXF2_7049 : STD_LOGIC; 
  signal seven_segments_Count2_6_LOGIC_ZERO_7048 : STD_LOGIC; 
  signal seven_segments_Count2_6_CYSELG_7039 : STD_LOGIC; 
  signal seven_segments_Count2_6_G : STD_LOGIC; 
  signal seven_segments_Count2_6_SRINV_7037 : STD_LOGIC; 
  signal seven_segments_Count2_6_CLKINV_7036 : STD_LOGIC; 
  signal seven_segments_Count2_8_DXMUX_7120 : STD_LOGIC; 
  signal seven_segments_Count2_8_XORF_7118 : STD_LOGIC; 
  signal seven_segments_Count2_8_LOGIC_ZERO_7117 : STD_LOGIC; 
  signal seven_segments_Count2_8_CYINIT_7116 : STD_LOGIC; 
  signal seven_segments_Count2_8_CYSELF_7107 : STD_LOGIC; 
  signal seven_segments_Count2_8_F : STD_LOGIC; 
  signal seven_segments_Count2_8_DYMUX_7101 : STD_LOGIC; 
  signal seven_segments_Count2_8_XORG_7099 : STD_LOGIC; 
  signal seven_segments_Madd_Count2_addsub0000_cy_8_Q : STD_LOGIC; 
  signal seven_segments_Count2_9_rt_7096 : STD_LOGIC; 
  signal seven_segments_Count2_8_SRINV_7088 : STD_LOGIC; 
  signal seven_segments_Count2_8_CLKINV_7087 : STD_LOGIC; 
  signal vga_control_vc_0_DXMUX_7173 : STD_LOGIC; 
  signal vga_control_vc_0_XORF_7171 : STD_LOGIC; 
  signal vga_control_vc_0_LOGIC_ONE_7170 : STD_LOGIC; 
  signal vga_control_vc_0_CYINIT_7169 : STD_LOGIC; 
  signal vga_control_vc_0_CYSELF_7160 : STD_LOGIC; 
  signal vga_control_vc_0_BXINV_7158 : STD_LOGIC; 
  signal vga_control_vc_0_DYMUX_7152 : STD_LOGIC; 
  signal vga_control_vc_0_XORG_7150 : STD_LOGIC; 
  signal vga_control_vc_0_CYMUXG_7149 : STD_LOGIC; 
  signal vga_control_Mcount_vc_cy_0_Q : STD_LOGIC; 
  signal vga_control_vc_0_LOGIC_ZERO_7147 : STD_LOGIC; 
  signal vga_control_vc_0_CYSELG_7138 : STD_LOGIC; 
  signal vga_control_vc_0_G : STD_LOGIC; 
  signal vga_control_vc_0_SRINV_7136 : STD_LOGIC; 
  signal vga_control_vc_0_CLKINV_7135 : STD_LOGIC; 
  signal vga_control_vc_0_CEINV_7134 : STD_LOGIC; 
  signal vga_control_vc_2_DXMUX_7229 : STD_LOGIC; 
  signal vga_control_vc_2_XORF_7227 : STD_LOGIC; 
  signal vga_control_vc_2_CYINIT_7226 : STD_LOGIC; 
  signal vga_control_vc_2_F : STD_LOGIC; 
  signal vga_control_vc_2_DYMUX_7211 : STD_LOGIC; 
  signal vga_control_vc_2_XORG_7209 : STD_LOGIC; 
  signal vga_control_Mcount_vc_cy_2_Q : STD_LOGIC; 
  signal vga_control_vc_2_CYSELF_7207 : STD_LOGIC; 
  signal vga_control_vc_2_CYMUXFAST_7206 : STD_LOGIC; 
  signal vga_control_vc_2_CYAND_7205 : STD_LOGIC; 
  signal vga_control_vc_2_FASTCARRY_7204 : STD_LOGIC; 
  signal vga_control_vc_2_CYMUXG2_7203 : STD_LOGIC; 
  signal vga_control_vc_2_CYMUXF2_7202 : STD_LOGIC; 
  signal vga_control_vc_2_LOGIC_ZERO_7201 : STD_LOGIC; 
  signal vga_control_vc_2_CYSELG_7192 : STD_LOGIC; 
  signal vga_control_vc_2_G : STD_LOGIC; 
  signal vga_control_vc_2_SRINV_7190 : STD_LOGIC; 
  signal vga_control_vc_2_CLKINV_7189 : STD_LOGIC; 
  signal vga_control_vc_2_CEINV_7188 : STD_LOGIC; 
  signal vga_control_vc_4_DXMUX_7285 : STD_LOGIC; 
  signal vga_control_vc_4_XORF_7283 : STD_LOGIC; 
  signal vga_control_vc_4_CYINIT_7282 : STD_LOGIC; 
  signal vga_control_vc_4_F : STD_LOGIC; 
  signal vga_control_vc_4_DYMUX_7267 : STD_LOGIC; 
  signal vga_control_vc_4_XORG_7265 : STD_LOGIC; 
  signal vga_control_Mcount_vc_cy_4_Q : STD_LOGIC; 
  signal vga_control_vc_4_CYSELF_7263 : STD_LOGIC; 
  signal vga_control_vc_4_CYMUXFAST_7262 : STD_LOGIC; 
  signal vga_control_vc_4_CYAND_7261 : STD_LOGIC; 
  signal vga_control_vc_4_FASTCARRY_7260 : STD_LOGIC; 
  signal vga_control_vc_4_CYMUXG2_7259 : STD_LOGIC; 
  signal vga_control_vc_4_CYMUXF2_7258 : STD_LOGIC; 
  signal vga_control_vc_4_LOGIC_ZERO_7257 : STD_LOGIC; 
  signal vga_control_vc_4_CYSELG_7248 : STD_LOGIC; 
  signal vga_control_vc_4_G : STD_LOGIC; 
  signal vga_control_vc_4_SRINV_7246 : STD_LOGIC; 
  signal vga_control_vc_4_CLKINV_7245 : STD_LOGIC; 
  signal vga_control_vc_4_CEINV_7244 : STD_LOGIC; 
  signal vga_control_vc_6_DXMUX_7341 : STD_LOGIC; 
  signal vga_control_vc_6_XORF_7339 : STD_LOGIC; 
  signal vga_control_vc_6_CYINIT_7338 : STD_LOGIC; 
  signal vga_control_vc_6_F : STD_LOGIC; 
  signal vga_control_vc_6_DYMUX_7323 : STD_LOGIC; 
  signal vga_control_vc_6_XORG_7321 : STD_LOGIC; 
  signal vga_control_Mcount_vc_cy_6_Q : STD_LOGIC; 
  signal vga_control_vc_6_CYSELF_7319 : STD_LOGIC; 
  signal vga_control_vc_6_CYMUXFAST_7318 : STD_LOGIC; 
  signal vga_control_vc_6_CYAND_7317 : STD_LOGIC; 
  signal vga_control_vc_6_FASTCARRY_7316 : STD_LOGIC; 
  signal vga_control_vc_6_CYMUXG2_7315 : STD_LOGIC; 
  signal vga_control_vc_6_CYMUXF2_7314 : STD_LOGIC; 
  signal vga_control_vc_6_LOGIC_ZERO_7313 : STD_LOGIC; 
  signal vga_control_vc_6_CYSELG_7304 : STD_LOGIC; 
  signal vga_control_vc_6_G : STD_LOGIC; 
  signal vga_control_vc_6_SRINV_7302 : STD_LOGIC; 
  signal vga_control_vc_6_CLKINV_7301 : STD_LOGIC; 
  signal vga_control_vc_6_CEINV_7300 : STD_LOGIC; 
  signal vga_control_vc_8_DXMUX_7390 : STD_LOGIC; 
  signal vga_control_vc_8_XORF_7388 : STD_LOGIC; 
  signal vga_control_vc_8_LOGIC_ZERO_7387 : STD_LOGIC; 
  signal vga_control_vc_8_CYINIT_7386 : STD_LOGIC; 
  signal vga_control_vc_8_CYSELF_7377 : STD_LOGIC; 
  signal vga_control_vc_8_F : STD_LOGIC; 
  signal vga_control_vc_8_DYMUX_7370 : STD_LOGIC; 
  signal vga_control_vc_8_XORG_7368 : STD_LOGIC; 
  signal vga_control_Mcount_vc_cy_8_Q : STD_LOGIC; 
  signal vga_control_vc_9_rt_7365 : STD_LOGIC; 
  signal vga_control_vc_8_SRINV_7357 : STD_LOGIC; 
  signal vga_control_vc_8_CLKINV_7356 : STD_LOGIC; 
  signal vga_control_vc_8_CEINV_7355 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_1_LOGIC_ZERO_7425 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_1_CYINIT_7424 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_1_CYSELF_7415 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_lut_0_Q : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_1_BXINV_7413 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_1_CYMUXG_7412 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_1_LOGIC_ONE_7410 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_1_CYSELG_7404 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_lut_1_Q_7403 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_lut_2_Q_7450 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_3_CYSELF_7449 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_3_CYMUXFAST_7448 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_3_CYAND_7447 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_3_FASTCARRY_7446 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_3_CYMUXG2_7445 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_3_CYMUXF2_7444 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_3_LOGIC_ONE_7443 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_3_CYSELG_7434 : STD_LOGIC; 
  signal sig_ram_address_current_9_rt_7433 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_5_LOGIC_ZERO_7486 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_lut_4_Q : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_5_CYSELF_7476 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_5_CYMUXFAST_7475 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_5_CYAND_7474 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_5_FASTCARRY_7473 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_5_CYMUXG2_7472 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_5_CYMUXF2_7471 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_5_LOGIC_ONE_7470 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_5_CYSELG_7461 : STD_LOGIC; 
  signal sig_ram_address_current_11_rt_7460 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_7_LOGIC_ZERO_7517 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_lut_6_Q_7510 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_7_CYSELF_7509 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_7_CYMUXFAST_7508 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_7_CYAND_7507 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_7_FASTCARRY_7506 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_7_CYMUXG2_7505 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_7_CYMUXF2_7504 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_7_LOGIC_ONE_7503 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_7_CYSELG_7494 : STD_LOGIC; 
  signal sig_ram_address_current_15_rt_7493 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_lut_8_Q_7542 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_9_CYSELF_7541 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_9_CYMUXFAST_7540 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_9_CYAND_7539 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_9_FASTCARRY_7538 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_9_CYMUXG2_7537 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_9_CYMUXF2_7536 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_9_LOGIC_ZERO_7535 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_9_CYSELG_7529 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_lut_9_Q_7528 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_lut_10_Q_7572 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_11_CYSELF_7571 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_11_CYMUXFAST_7570 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_11_CYAND_7569 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_11_FASTCARRY_7568 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_11_CYMUXG2_7567 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_11_CYMUXF2_7566 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_11_LOGIC_ZERO_7565 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_cy_11_CYSELG_7558 : STD_LOGIC; 
  signal Mcompar_state_current_cmp_gt0000_lut_11_Q_7557 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_1_CYINIT_7606 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_1_CYSELF_7599 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_1_BXINV_7597 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_1_CYMUXG_7596 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_1_LOGIC_ZERO_7594 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_1_CYSELG_7588 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_3_CYSELF_7630 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_3_CYMUXFAST_7629 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_3_CYAND_7628 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_3_FASTCARRY_7627 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_3_CYMUXG2_7626 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_3_CYMUXF2_7625 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_3_LOGIC_ZERO_7624 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_3_CYSELG_7618 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_5_CYSELF_7660 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_5_CYMUXFAST_7659 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_5_CYAND_7658 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_5_FASTCARRY_7657 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_5_CYMUXG2_7656 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_5_CYMUXF2_7655 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_5_LOGIC_ZERO_7654 : STD_LOGIC; 
  signal state_current_cmp_eq0000_wg_cy_5_CYSELG_7648 : STD_LOGIC; 
  signal cycles_current_not0001_inv_CYSELF_7690 : STD_LOGIC; 
  signal cycles_current_not0001_inv_CYMUXFAST_7689 : STD_LOGIC; 
  signal cycles_current_not0001_inv_CYAND_7688 : STD_LOGIC; 
  signal cycles_current_not0001_inv_FASTCARRY_7687 : STD_LOGIC; 
  signal cycles_current_not0001_inv_CYMUXG2_7686 : STD_LOGIC; 
  signal cycles_current_not0001_inv_CYMUXF2_7685 : STD_LOGIC; 
  signal cycles_current_not0001_inv_LOGIC_ZERO_7684 : STD_LOGIC; 
  signal cycles_current_not0001_inv_CYSELG_7678 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_0_XORF_7731 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_0_LOGIC_ONE_7730 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_0_CYINIT_7729 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_0_CYSELF_7720 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_0_BXINV_7718 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_0_XORG_7716 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_0_CYMUXG_7715 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_0_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_0_LOGIC_ZERO_7713 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_0_CYSELG_7704 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_0_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_XORF_7769 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_CYINIT_7768 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_XORG_7757 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_2_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_CYSELF_7755 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXFAST_7754 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_CYAND_7753 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_FASTCARRY_7752 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXG2_7751 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXF2_7750 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_LOGIC_ZERO_7749 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_CYSELG_7740 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_2_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_XORF_7807 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_CYINIT_7806 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_XORG_7795 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_4_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_CYSELF_7793 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXFAST_7792 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_CYAND_7791 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_FASTCARRY_7790 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXG2_7789 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXF2_7788 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_LOGIC_ZERO_7787 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_CYSELG_7778 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_4_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_XORF_7845 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_CYINIT_7844 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_XORG_7833 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_6_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_CYSELF_7831 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXFAST_7830 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_CYAND_7829 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_FASTCARRY_7828 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXG2_7827 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXF2_7826 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_LOGIC_ZERO_7825 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_CYSELG_7816 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_6_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_XORF_7883 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_CYINIT_7882 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_XORG_7871 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_8_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_CYSELF_7869 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXFAST_7868 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_CYAND_7867 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_FASTCARRY_7866 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXG2_7865 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXF2_7864 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_LOGIC_ZERO_7863 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_CYSELG_7854 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_8_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_XORF_7921 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_CYINIT_7920 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_XORG_7909 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_10_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_CYSELF_7907 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXFAST_7906 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_CYAND_7905 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_FASTCARRY_7904 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXG2_7903 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXF2_7902 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_LOGIC_ZERO_7901 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_CYSELG_7892 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_10_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_XORF_7959 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_CYINIT_7958 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_XORG_7947 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_12_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_CYSELF_7945 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXFAST_7944 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_CYAND_7943 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_FASTCARRY_7942 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXG2_7941 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXF2_7940 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_LOGIC_ZERO_7939 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_CYSELG_7930 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_12_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_XORF_7997 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_CYINIT_7996 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_XORG_7985 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_14_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_CYSELF_7983 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXFAST_7982 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_CYAND_7981 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_FASTCARRY_7980 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXG2_7979 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXF2_7978 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_LOGIC_ZERO_7977 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_CYSELG_7968 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_14_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_XORF_8035 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_CYINIT_8034 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_XORG_8023 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_16_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_CYSELF_8021 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXFAST_8020 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_CYAND_8019 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_FASTCARRY_8018 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXG2_8017 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXF2_8016 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_LOGIC_ZERO_8015 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_CYSELG_8006 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_16_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_XORF_8073 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_CYINIT_8072 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_XORG_8061 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_18_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_CYSELF_8059 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXFAST_8058 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_CYAND_8057 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_FASTCARRY_8056 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXG2_8055 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXF2_8054 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_LOGIC_ZERO_8053 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_CYSELG_8044 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_18_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_XORF_8111 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_CYINIT_8110 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_XORG_8099 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_20_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_CYSELF_8097 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXFAST_8096 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_CYAND_8095 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_FASTCARRY_8094 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXG2_8093 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXF2_8092 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_LOGIC_ZERO_8091 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_CYSELG_8082 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_20_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_XORF_8149 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_CYINIT_8148 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_XORG_8137 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_22_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_CYSELF_8135 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXFAST_8134 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_CYAND_8133 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_FASTCARRY_8132 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXG2_8131 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXF2_8130 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_LOGIC_ZERO_8129 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_CYSELG_8120 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_22_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_XORF_8187 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_CYINIT_8186 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_XORG_8175 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_24_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_CYSELF_8173 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXFAST_8172 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_CYAND_8171 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_FASTCARRY_8170 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXG2_8169 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXF2_8168 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_LOGIC_ZERO_8167 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_CYSELG_8158 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_24_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_XORF_8225 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_CYINIT_8224 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_XORG_8213 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_26_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_CYSELF_8211 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXFAST_8210 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_CYAND_8209 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_FASTCARRY_8208 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXG2_8207 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXF2_8206 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_LOGIC_ZERO_8205 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_CYSELG_8196 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_26_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_XORF_8263 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_CYINIT_8262 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_XORG_8251 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_28_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_CYSELF_8249 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXFAST_8248 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_CYAND_8247 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_FASTCARRY_8246 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXG2_8245 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXF2_8244 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_LOGIC_ZERO_8243 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_CYSELG_8234 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_28_G : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_30_XORF_8294 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_30_LOGIC_ZERO_8293 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_30_CYINIT_8292 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_30_CYSELF_8283 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_30_F : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_addsub0000_30_XORG_8280 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_30_Q : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_31_rt_8277 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_1_CYINIT_8324 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_1_CYSELF_8317 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_1_BXINV_8315 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_1_CYMUXG_8314 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_1_LOGIC_ZERO_8312 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_1_CYSELG_8306 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_3_CYSELF_8348 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_3_CYMUXFAST_8347 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_3_CYAND_8346 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_3_FASTCARRY_8345 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_3_CYMUXG2_8344 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_3_CYMUXF2_8343 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_3_LOGIC_ZERO_8342 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_3_CYSELG_8336 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_5_CYSELF_8378 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_5_CYMUXFAST_8377 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_5_CYAND_8376 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_5_FASTCARRY_8375 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_5_CYMUXG2_8374 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_5_CYMUXF2_8373 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_5_LOGIC_ZERO_8372 : STD_LOGIC; 
  signal state_current_cmp_eq0001_wg_cy_5_CYSELG_8366 : STD_LOGIC; 
  signal state_current_cmp_eq0001_CYSELF_8408 : STD_LOGIC; 
  signal state_current_cmp_eq0001_CYMUXFAST_8407 : STD_LOGIC; 
  signal state_current_cmp_eq0001_CYAND_8406 : STD_LOGIC; 
  signal state_current_cmp_eq0001_FASTCARRY_8405 : STD_LOGIC; 
  signal state_current_cmp_eq0001_CYMUXG2_8404 : STD_LOGIC; 
  signal state_current_cmp_eq0001_CYMUXF2_8403 : STD_LOGIC; 
  signal state_current_cmp_eq0001_LOGIC_ZERO_8402 : STD_LOGIC; 
  signal state_current_cmp_eq0001_CYSELG_8396 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYINIT_8443 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYSELF_8437 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_BXINV_8435 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYMUXG_8434 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_LOGIC_ZERO_8432 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYSELG_8426 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYSELF_8467 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYMUXFAST_8466 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYAND_8465 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_FASTCARRY_8464 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYMUXG2_8463 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYMUXF2_8462 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_LOGIC_ZERO_8461 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYSELG_8455 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYSELF_8497 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYMUXFAST_8496 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYAND_8495 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_FASTCARRY_8494 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYMUXG2_8493 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYMUXF2_8492 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_LOGIC_ZERO_8491 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYSELG_8485 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYSELF_8527 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYMUXFAST_8526 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYAND_8525 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_FASTCARRY_8524 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYMUXG2_8523 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYMUXF2_8522 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_LOGIC_ZERO_8521 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYSELG_8515 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_0_XORF_8568 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_0_LOGIC_ONE_8567 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_0_CYINIT_8566 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_0_CYSELF_8557 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_0_BXINV_8555 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_0_XORG_8553 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_0_CYMUXG_8552 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_0_LOGIC_ZERO_8550 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_0_CYSELG_8541 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_0_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_XORF_8606 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_CYINIT_8605 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_XORG_8594 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_CYSELF_8592 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_CYMUXFAST_8591 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_CYAND_8590 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_FASTCARRY_8589 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_CYMUXG2_8588 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_CYMUXF2_8587 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_LOGIC_ZERO_8586 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_CYSELG_8577 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_2_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_XORF_8644 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_CYINIT_8643 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_XORG_8632 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_CYSELF_8630 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_CYMUXFAST_8629 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_CYAND_8628 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_FASTCARRY_8627 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_CYMUXG2_8626 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_CYMUXF2_8625 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_LOGIC_ZERO_8624 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_CYSELG_8615 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_4_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_XORF_8682 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_CYINIT_8681 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_XORG_8670 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_CYSELF_8668 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_CYMUXFAST_8667 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_CYAND_8666 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_FASTCARRY_8665 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_CYMUXG2_8664 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_CYMUXF2_8663 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_LOGIC_ZERO_8662 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_CYSELG_8653 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_6_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_XORF_8720 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_CYINIT_8719 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_XORG_8708 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_CYSELF_8706 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_CYMUXFAST_8705 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_CYAND_8704 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_FASTCARRY_8703 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_CYMUXG2_8702 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_CYMUXF2_8701 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_LOGIC_ZERO_8700 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_CYSELG_8691 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_8_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_XORF_8758 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_CYINIT_8757 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_XORG_8746 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_CYSELF_8744 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_CYMUXFAST_8743 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_CYAND_8742 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_FASTCARRY_8741 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_CYMUXG2_8740 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_CYMUXF2_8739 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_LOGIC_ZERO_8738 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_CYSELG_8729 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_10_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_XORF_8796 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_CYINIT_8795 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_XORG_8784 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_CYSELF_8782 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_CYMUXFAST_8781 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_CYAND_8780 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_FASTCARRY_8779 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_CYMUXG2_8778 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_CYMUXF2_8777 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_LOGIC_ZERO_8776 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_CYSELG_8767 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_12_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_XORF_8834 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_CYINIT_8833 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_XORG_8822 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_CYSELF_8820 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_CYMUXFAST_8819 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_CYAND_8818 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_FASTCARRY_8817 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_CYMUXG2_8816 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_CYMUXF2_8815 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_LOGIC_ZERO_8814 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_CYSELG_8805 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_14_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_XORF_8872 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_CYINIT_8871 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_XORG_8860 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_CYSELF_8858 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_CYMUXFAST_8857 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_CYAND_8856 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_FASTCARRY_8855 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_CYMUXG2_8854 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_CYMUXF2_8853 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_LOGIC_ZERO_8852 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_CYSELG_8843 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_16_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_XORF_8910 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_CYINIT_8909 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_XORG_8898 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_CYSELF_8896 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_CYMUXFAST_8895 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_CYAND_8894 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_FASTCARRY_8893 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_CYMUXG2_8892 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_CYMUXF2_8891 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_LOGIC_ZERO_8890 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_CYSELG_8881 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_18_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_XORF_8948 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_CYINIT_8947 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_XORG_8936 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_CYSELF_8934 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_CYMUXFAST_8933 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_CYAND_8932 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_FASTCARRY_8931 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_CYMUXG2_8930 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_CYMUXF2_8929 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_LOGIC_ZERO_8928 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_CYSELG_8919 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_20_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_XORF_8986 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_CYINIT_8985 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_XORG_8974 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_CYSELF_8972 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_CYMUXFAST_8971 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_CYAND_8970 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_FASTCARRY_8969 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_CYMUXG2_8968 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_CYMUXF2_8967 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_LOGIC_ZERO_8966 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_CYSELG_8957 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_22_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_XORF_9024 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_CYINIT_9023 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_XORG_9012 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_CYSELF_9010 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_CYMUXFAST_9009 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_CYAND_9008 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_FASTCARRY_9007 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_CYMUXG2_9006 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_CYMUXF2_9005 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_LOGIC_ZERO_9004 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_CYSELG_8995 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_24_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_XORF_9062 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_CYINIT_9061 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_XORG_9050 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_CYSELF_9048 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_CYMUXFAST_9047 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_CYAND_9046 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_FASTCARRY_9045 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_CYMUXG2_9044 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_CYMUXF2_9043 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_LOGIC_ZERO_9042 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_CYSELG_9033 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_26_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_XORF_9100 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_CYINIT_9099 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_F : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_XORG_9088 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_CYSELF_9086 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_CYMUXFAST_9085 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_CYAND_9084 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_FASTCARRY_9083 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_CYMUXG2_9082 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_CYMUXF2_9081 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_LOGIC_ZERO_9080 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_CYSELG_9071 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_28_G : STD_LOGIC; 
  signal sig_ram_address_current_share0000_30_XORF_9115 : STD_LOGIC; 
  signal sig_ram_address_current_share0000_30_CYINIT_9114 : STD_LOGIC; 
  signal sig_ram_address_current_30_rt_9112 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_F5MUX_9167 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_F : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_BXINV_9156 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_F6MUX_9154 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and00001_9152 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_BYINV_9147 : STD_LOGIC; 
  signal vga_control_hc_and000017_F5MUX_9198 : STD_LOGIC; 
  signal vga_control_hc_and000017_9196 : STD_LOGIC; 
  signal vga_control_hc_and000017_BXINV_9191 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and00002_9189 : STD_LOGIC; 
  signal red_out_tl_0_O : STD_LOGIC; 
  signal red_out_tl_1_O : STD_LOGIC; 
  signal red_out_tl_2_O : STD_LOGIC; 
  signal grn_out_tl_0_O : STD_LOGIC; 
  signal grn_out_tl_1_O : STD_LOGIC; 
  signal grn_out_tl_2_O : STD_LOGIC; 
  signal led_tl_0_O : STD_LOGIC; 
  signal led_tl_1_O : STD_LOGIC; 
  signal led_tl_2_O : STD_LOGIC; 
  signal led_tl_3_O : STD_LOGIC; 
  signal hs_tl_O : STD_LOGIC; 
  signal rx_tl_INBUF : STD_LOGIC; 
  signal vs_tl_O : STD_LOGIC; 
  signal tx_tl_O : STD_LOGIC; 
  signal led_select_tl_0_O : STD_LOGIC; 
  signal led_select_tl_1_O : STD_LOGIC; 
  signal led_select_tl_2_O : STD_LOGIC; 
  signal led_select_tl_3_O : STD_LOGIC; 
  signal clk_tl_INBUF : STD_LOGIC; 
  signal led_out_tl_0_O : STD_LOGIC; 
  signal led_out_tl_1_O : STD_LOGIC; 
  signal led_out_tl_2_O : STD_LOGIC; 
  signal led_out_tl_3_O : STD_LOGIC; 
  signal led_out_tl_4_O : STD_LOGIC; 
  signal led_out_tl_5_O : STD_LOGIC; 
  signal led_out_tl_6_O : STD_LOGIC; 
  signal led_out_tl_7_O : STD_LOGIC; 
  signal rst_tl_INBUF : STD_LOGIC; 
  signal blu_out_tl_0_O : STD_LOGIC; 
  signal blu_out_tl_1_O : STD_LOGIC; 
  signal clk_tl_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal clk_tl_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal dpram_vram_Mram_ram1_DOA0 : STD_LOGIC; 
  signal dpram_vram_Mram_ram1_DIB0 : STD_LOGIC; 
  signal dpram_vram_Mram_ram4_DOA0 : STD_LOGIC; 
  signal dpram_vram_Mram_ram4_DIB0 : STD_LOGIC; 
  signal dpram_vram_Mram_ram4_DIA0 : STD_LOGIC; 
  signal vs_tl_OBUF_F5MUX_9542 : STD_LOGIC; 
  signal vs_tl_OBUF_F : STD_LOGIC; 
  signal vs_tl_OBUF_BXINV_9531 : STD_LOGIC; 
  signal vga_control_vs2 : STD_LOGIC; 
  signal vga_control_hs221_F5MUX_9567 : STD_LOGIC; 
  signal vga_control_hs221_F : STD_LOGIC; 
  signal vga_control_hs221_BXINV_9556 : STD_LOGIC; 
  signal vga_control_hs2211_9554 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd2_DXMUX_9598 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd2_F5MUX_9596 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd2_In1_9594 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd2_BXINV_9589 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd2_In2_9587 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd2_CLKINV_9580 : STD_LOGIC; 
  signal seven_segments_Count_2_DXMUX_9634 : STD_LOGIC; 
  signal seven_segments_Count_2_F5MUX_9632 : STD_LOGIC; 
  signal seven_segments_Count_mux0000_2_2 : STD_LOGIC; 
  signal seven_segments_Count_2_BXINV_9625 : STD_LOGIC; 
  signal seven_segments_Count_mux0000_2_21_9623 : STD_LOGIC; 
  signal seven_segments_Count_2_CLKINV_9616 : STD_LOGIC; 
  signal seven_segments_Count2_cmp_gt000026_9662 : STD_LOGIC; 
  signal seven_segments_Count2_cmp_gt000021_O_pack_1 : STD_LOGIC; 
  signal state_current_FSM_FFd7_DXMUX_9693 : STD_LOGIC; 
  signal state_current_FSM_FFd7_In_9690 : STD_LOGIC; 
  signal state_current_FSM_FFd7_In_SW0_O_pack_2 : STD_LOGIC; 
  signal state_current_FSM_FFd7_CLKINV_9676 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In33_O_pack_1 : STD_LOGIC; 
  signal sig_vram_ena_wr_current_DXMUX_9752 : STD_LOGIC; 
  signal sig_vram_ena_wr_current_mux0000 : STD_LOGIC; 
  signal N32_pack_2 : STD_LOGIC; 
  signal sig_vram_ena_wr_current_CLKINV_9736 : STD_LOGIC; 
  signal sig_vram_ena_wr_current_CEINV_9735 : STD_LOGIC; 
  signal seven_segments_Count1_cmp_gt000026_9778 : STD_LOGIC; 
  signal seven_segments_Count1_cmp_gt000021_O_pack_1 : STD_LOGIC; 
  signal seven_segments_Count1_cmp_gt0000214_9802 : STD_LOGIC; 
  signal seven_segments_Count1_cmp_gt000029_O_pack_1 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_current_DXMUX_9833 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next : STD_LOGIC; 
  signal inst_LPM_MUX_2_f51_O_pack_1 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_current_CLKINV_9815 : STD_LOGIC; 
  signal sig_vram_data_wr_current_0_DXMUX_9868 : STD_LOGIC; 
  signal sig_vram_data_wr_current_0_mux0000 : STD_LOGIC; 
  signal sig_vram_data_wr_current_0_mux0000111_pack_2 : STD_LOGIC; 
  signal sig_vram_data_wr_current_0_CLKINV_9853 : STD_LOGIC; 
  signal sig_vram_data_wr_current_0_CEINV_9852 : STD_LOGIC; 
  signal sig_ram_address_current_22_DXMUX_9901 : STD_LOGIC; 
  signal N1_pack_2 : STD_LOGIC; 
  signal sig_ram_address_current_22_CLKINV_9886 : STD_LOGIC; 
  signal sig_ram_address_current_22_CEINV_9885 : STD_LOGIC; 
  signal sig_ram_address_current_21_DXMUX_9934 : STD_LOGIC; 
  signal N3_pack_2 : STD_LOGIC; 
  signal sig_ram_address_current_21_CLKINV_9918 : STD_LOGIC; 
  signal sig_ram_address_current_21_CEINV_9917 : STD_LOGIC; 
  signal vga_control_vidon_and000032_9960 : STD_LOGIC; 
  signal vga_control_vidon_and000014_O_pack_1 : STD_LOGIC; 
  signal vga_control_vidon_and000087_9984 : STD_LOGIC; 
  signal vga_control_vidon_and000082_O_pack_1 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_DXMUX_10015 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In119_O_pack_2 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_CLKINV_9999 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_mux0000_0_1_SW0_O_pack_1 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In97_10067 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In61_O_pack_1 : STD_LOGIC; 
  signal vga_control_N16 : STD_LOGIC; 
  signal vga_control_vc_and00001_SW0_O_pack_1 : STD_LOGIC; 
  signal vga_control_vidon_and0000129_10115 : STD_LOGIC; 
  signal vga_control_vidon_and0000117_O_pack_1 : STD_LOGIC; 
  signal vga_control_vidon : STD_LOGIC; 
  signal vga_control_vidon_and000060_O_pack_1 : STD_LOGIC; 
  signal seven_segments_Count2_cmp_gt0000214_10163 : STD_LOGIC; 
  signal seven_segments_Count2_cmp_gt000029_O_pack_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_11_DXMUX_10204 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_11_DYMUX_10188 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_11_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_11_CLKINV_10178 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_11_CEINV_10177 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_13_DXMUX_10250 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_13_DYMUX_10234 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_13_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_13_CLKINV_10224 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_13_CEINV_10223 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_21_DXMUX_10296 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_21_DYMUX_10280 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_21_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_21_CLKINV_10270 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_21_CEINV_10269 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_15_DXMUX_10342 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_15_DYMUX_10326 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_15_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_15_CLKINV_10316 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_15_CEINV_10315 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_23_DXMUX_10388 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_23_DYMUX_10372 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_23_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_23_CLKINV_10362 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_23_CEINV_10361 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_31_DXMUX_10434 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_31_DYMUX_10418 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_31_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_31_CLKINV_10408 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_31_CEINV_10407 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_17_DXMUX_10480 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_17_DYMUX_10464 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_17_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_17_CLKINV_10454 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_17_CEINV_10453 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_25_DXMUX_10526 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_25_DYMUX_10510 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_25_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_25_CLKINV_10500 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_25_CEINV_10499 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_19_DXMUX_10572 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_19_DYMUX_10556 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_19_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_19_CLKINV_10546 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_19_CEINV_10545 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_27_DXMUX_10618 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_27_DYMUX_10602 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_27_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_27_CLKINV_10592 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_27_CEINV_10591 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_29_DXMUX_10664 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_29_DYMUX_10648 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_29_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_29_CLKINV_10638 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_29_CEINV_10637 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_not0002 : STD_LOGIC; 
  signal uart_load_data_timings_unit_TopRx_DYMUX_10691 : STD_LOGIC; 
  signal uart_load_data_timings_unit_TopRx_mux0003 : STD_LOGIC; 
  signal uart_load_data_timings_unit_TopRx_CLKINV_10681 : STD_LOGIC; 
  signal uart_load_data_reception_unit_N01 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Sig_RxRdy_DYMUX_10728 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Sig_RxRdy_mux0000 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Sig_RxRdy_CLKINV_10718 : STD_LOGIC; 
  signal state_current_FSM_FFd2_DXMUX_10777 : STD_LOGIC; 
  signal state_current_FSM_FFd2_In : STD_LOGIC; 
  signal state_current_FSM_FFd2_DYMUX_10762 : STD_LOGIC; 
  signal state_current_FSM_FFd1_In : STD_LOGIC; 
  signal state_current_FSM_FFd2_SRINVNOT : STD_LOGIC; 
  signal state_current_FSM_FFd2_CLKINV_10752 : STD_LOGIC; 
  signal state_current_FSM_FFd6_DXMUX_10819 : STD_LOGIC; 
  signal state_current_FSM_FFd6_In : STD_LOGIC; 
  signal state_current_FSM_FFd6_DYMUX_10803 : STD_LOGIC; 
  signal state_current_FSM_FFd5_In : STD_LOGIC; 
  signal state_current_FSM_FFd6_SRINVNOT : STD_LOGIC; 
  signal state_current_FSM_FFd6_CLKINV_10793 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_11_DXMUX_10861 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_11_DYMUX_10847 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_11_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_11_CLKINV_10838 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_13_DXMUX_10903 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_13_DYMUX_10889 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_13_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_13_CLKINV_10880 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_21_DXMUX_10945 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_21_DYMUX_10931 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_21_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_21_CLKINV_10922 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_15_DXMUX_10987 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_15_DYMUX_10973 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_15_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_15_CLKINV_10964 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_23_DXMUX_11029 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_23_DYMUX_11015 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_23_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_23_CLKINV_11006 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_31_DXMUX_11071 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_31_DYMUX_11057 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_31_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_31_CLKINV_11048 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_17_DXMUX_11113 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_17_DYMUX_11099 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_17_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_17_CLKINV_11090 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_25_DXMUX_11155 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_25_DYMUX_11141 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_25_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_25_CLKINV_11132 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_19_DXMUX_11197 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_19_DYMUX_11183 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_19_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_19_CLKINV_11174 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_27_DXMUX_11239 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_27_DYMUX_11225 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_27_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_27_CLKINV_11216 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_29_DXMUX_11281 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_29_DYMUX_11267 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_29_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_29_CLKINV_11258 : STD_LOGIC; 
  signal sig_ram_address_current_11_DXMUX_11321 : STD_LOGIC; 
  signal sig_ram_address_current_11_DYMUX_11309 : STD_LOGIC; 
  signal sig_ram_address_current_11_CLKINV_11301 : STD_LOGIC; 
  signal sig_ram_address_current_11_CEINV_11300 : STD_LOGIC; 
  signal sig_ram_address_current_30_DXMUX_11359 : STD_LOGIC; 
  signal sig_ram_address_current_30_DYMUX_11347 : STD_LOGIC; 
  signal sig_ram_address_current_30_CLKINV_11339 : STD_LOGIC; 
  signal sig_ram_address_current_30_CEINV_11338 : STD_LOGIC; 
  signal sig_ram_address_current_13_DXMUX_11397 : STD_LOGIC; 
  signal sig_ram_address_current_13_DYMUX_11385 : STD_LOGIC; 
  signal sig_ram_address_current_13_CLKINV_11377 : STD_LOGIC; 
  signal sig_ram_address_current_13_CEINV_11376 : STD_LOGIC; 
  signal sig_ram_address_current_15_DXMUX_11435 : STD_LOGIC; 
  signal sig_ram_address_current_15_DYMUX_11423 : STD_LOGIC; 
  signal sig_ram_address_current_15_CLKINV_11415 : STD_LOGIC; 
  signal sig_ram_address_current_15_CEINV_11414 : STD_LOGIC; 
  signal sig_ram_address_current_23_DYMUX_11456 : STD_LOGIC; 
  signal sig_ram_address_current_23_CLKINV_11448 : STD_LOGIC; 
  signal sig_ram_address_current_23_CEINV_11447 : STD_LOGIC; 
  signal sig_ram_address_current_25_DXMUX_11494 : STD_LOGIC; 
  signal sig_ram_address_current_25_DYMUX_11482 : STD_LOGIC; 
  signal sig_ram_address_current_25_CLKINV_11474 : STD_LOGIC; 
  signal sig_ram_address_current_25_CEINV_11473 : STD_LOGIC; 
  signal sig_ram_address_current_17_DXMUX_11532 : STD_LOGIC; 
  signal sig_ram_address_current_17_DYMUX_11520 : STD_LOGIC; 
  signal sig_ram_address_current_17_CLKINV_11512 : STD_LOGIC; 
  signal sig_ram_address_current_17_CEINV_11511 : STD_LOGIC; 
  signal sig_ram_address_current_27_DXMUX_11570 : STD_LOGIC; 
  signal sig_ram_address_current_27_DYMUX_11558 : STD_LOGIC; 
  signal sig_ram_address_current_27_CLKINV_11550 : STD_LOGIC; 
  signal sig_ram_address_current_27_CEINV_11549 : STD_LOGIC; 
  signal sig_ram_address_current_19_DXMUX_11608 : STD_LOGIC; 
  signal sig_ram_address_current_19_DYMUX_11596 : STD_LOGIC; 
  signal sig_ram_address_current_19_CLKINV_11588 : STD_LOGIC; 
  signal sig_ram_address_current_19_CEINV_11587 : STD_LOGIC; 
  signal sig_ram_address_current_29_DXMUX_11646 : STD_LOGIC; 
  signal sig_ram_address_current_29_DYMUX_11634 : STD_LOGIC; 
  signal sig_ram_address_current_29_CLKINV_11626 : STD_LOGIC; 
  signal sig_ram_address_current_29_CEINV_11625 : STD_LOGIC; 
  signal xyz_selector_current_FSM_FFd4_DYMUX_11678 : STD_LOGIC; 
  signal Mshreg_xyz_selector_current_FSM_FFd4_11675 : STD_LOGIC; 
  signal xyz_selector_current_FSM_FFd4_DIG_MUX_11667 : STD_LOGIC; 
  signal xyz_selector_current_FSM_FFd4_CLKINV_11665 : STD_LOGIC; 
  signal xyz_selector_current_FSM_FFd4_CEINV_11664 : STD_LOGIC; 
  signal xyz_selector_current_FSM_FFd4_WSG : STD_LOGIC; 
  signal cycles_current_1_DXMUX_11716 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_1 : STD_LOGIC; 
  signal cycles_current_1_DYMUX_11702 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_0 : STD_LOGIC; 
  signal cycles_current_1_CLKINV_11692 : STD_LOGIC; 
  signal cycles_current_1_CEINV_11691 : STD_LOGIC; 
  signal cycles_current_3_DXMUX_11754 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_3 : STD_LOGIC; 
  signal cycles_current_3_DYMUX_11740 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_2 : STD_LOGIC; 
  signal cycles_current_3_CLKINV_11730 : STD_LOGIC; 
  signal cycles_current_3_CEINV_11729 : STD_LOGIC; 
  signal cycles_current_5_DXMUX_11792 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_5 : STD_LOGIC; 
  signal cycles_current_5_DYMUX_11778 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_4 : STD_LOGIC; 
  signal cycles_current_5_CLKINV_11768 : STD_LOGIC; 
  signal cycles_current_5_CEINV_11767 : STD_LOGIC; 
  signal cycles_current_7_DXMUX_11830 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_7 : STD_LOGIC; 
  signal cycles_current_7_DYMUX_11816 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_6 : STD_LOGIC; 
  signal cycles_current_7_CLKINV_11806 : STD_LOGIC; 
  signal cycles_current_7_CEINV_11805 : STD_LOGIC; 
  signal cycles_current_9_DXMUX_11868 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_9 : STD_LOGIC; 
  signal cycles_current_9_DYMUX_11854 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_8 : STD_LOGIC; 
  signal cycles_current_9_CLKINV_11844 : STD_LOGIC; 
  signal cycles_current_9_CEINV_11843 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In11_11908 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd1_DYMUX_11896 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd1_In1 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd1_CLKINV_11885 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd1_CEINV_11884 : STD_LOGIC; 
  signal seven_segments_DigitSelect_1_DXMUX_11944 : STD_LOGIC; 
  signal seven_segments_DigitSelect_1_DYMUX_11930 : STD_LOGIC; 
  signal seven_segments_DigitSelect_1_CLKINV_11920 : STD_LOGIC; 
  signal seven_segments_DigitSelect_1_CEINVNOT : STD_LOGIC; 
  signal seven_segments_DigitSelect_3_DXMUX_11982 : STD_LOGIC; 
  signal seven_segments_DigitSelect_3_DYMUX_11968 : STD_LOGIC; 
  signal seven_segments_DigitSelect_3_CLKINV_11958 : STD_LOGIC; 
  signal seven_segments_DigitSelect_3_CEINVNOT : STD_LOGIC; 
  signal sig_uart_bytes_received_current_11_DXMUX_12020 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_11_DYMUX_12008 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_11_CLKINV_12000 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_11_CEINV_11999 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_21_DXMUX_12058 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_21_DYMUX_12046 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_21_CLKINV_12038 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_21_CEINV_12037 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_13_DXMUX_12096 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_13_DYMUX_12084 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_13_CLKINV_12076 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_13_CEINV_12075 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_30_DYMUX_12121 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_30_CLKINV_12113 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_30_CEINV_12112 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_23_DXMUX_12167 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_23_DYMUX_12155 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_23_CLKINV_12147 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_23_CEINV_12146 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_15_DXMUX_12205 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_15_DYMUX_12193 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_15_CLKINV_12185 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_15_CEINV_12184 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_25_DXMUX_12243 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_25_DYMUX_12231 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_25_CLKINV_12223 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_25_CEINV_12222 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_17_DXMUX_12281 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_17_DYMUX_12269 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_17_CLKINV_12261 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_17_CEINV_12260 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_27_DXMUX_12319 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_27_DYMUX_12307 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_27_CLKINV_12299 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_27_CEINV_12298 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_19_DXMUX_12357 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_19_DYMUX_12345 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_19_CLKINV_12337 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_19_CEINV_12336 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_29_DXMUX_12395 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_29_DYMUX_12383 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_29_CLKINV_12375 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_29_CEINV_12374 : STD_LOGIC; 
  signal cycles_current_11_DXMUX_12433 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_11 : STD_LOGIC; 
  signal cycles_current_11_DYMUX_12419 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_10 : STD_LOGIC; 
  signal cycles_current_11_CLKINV_12409 : STD_LOGIC; 
  signal cycles_current_11_CEINV_12408 : STD_LOGIC; 
  signal cycles_current_21_DXMUX_12471 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_21 : STD_LOGIC; 
  signal cycles_current_21_DYMUX_12457 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_20 : STD_LOGIC; 
  signal cycles_current_21_CLKINV_12447 : STD_LOGIC; 
  signal cycles_current_21_CEINV_12446 : STD_LOGIC; 
  signal cycles_current_13_DXMUX_12509 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_13 : STD_LOGIC; 
  signal cycles_current_13_DYMUX_12495 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_12 : STD_LOGIC; 
  signal cycles_current_13_CLKINV_12485 : STD_LOGIC; 
  signal cycles_current_13_CEINV_12484 : STD_LOGIC; 
  signal cycles_current_30_DYMUX_12530 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_30 : STD_LOGIC; 
  signal cycles_current_30_CLKINV_12520 : STD_LOGIC; 
  signal cycles_current_30_CEINV_12519 : STD_LOGIC; 
  signal cycles_current_23_DXMUX_12568 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_23 : STD_LOGIC; 
  signal cycles_current_23_DYMUX_12554 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_22 : STD_LOGIC; 
  signal cycles_current_23_CLKINV_12544 : STD_LOGIC; 
  signal cycles_current_23_CEINV_12543 : STD_LOGIC; 
  signal cycles_current_15_DXMUX_12606 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_15 : STD_LOGIC; 
  signal cycles_current_15_DYMUX_12592 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_14 : STD_LOGIC; 
  signal cycles_current_15_CLKINV_12582 : STD_LOGIC; 
  signal cycles_current_15_CEINV_12581 : STD_LOGIC; 
  signal cycles_current_25_DXMUX_12644 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_25 : STD_LOGIC; 
  signal cycles_current_25_DYMUX_12630 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_24 : STD_LOGIC; 
  signal cycles_current_25_CLKINV_12620 : STD_LOGIC; 
  signal cycles_current_25_CEINV_12619 : STD_LOGIC; 
  signal cycles_current_17_DXMUX_12682 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_17 : STD_LOGIC; 
  signal cycles_current_17_DYMUX_12668 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_16 : STD_LOGIC; 
  signal cycles_current_17_CLKINV_12658 : STD_LOGIC; 
  signal cycles_current_17_CEINV_12657 : STD_LOGIC; 
  signal cycles_current_27_DXMUX_12720 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_27 : STD_LOGIC; 
  signal cycles_current_27_DYMUX_12706 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_26 : STD_LOGIC; 
  signal cycles_current_27_CLKINV_12696 : STD_LOGIC; 
  signal cycles_current_27_CEINV_12695 : STD_LOGIC; 
  signal cycles_current_19_DXMUX_12758 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_19 : STD_LOGIC; 
  signal cycles_current_19_DYMUX_12744 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_18 : STD_LOGIC; 
  signal cycles_current_19_CLKINV_12734 : STD_LOGIC; 
  signal cycles_current_19_CEINV_12733 : STD_LOGIC; 
  signal cycles_current_29_DXMUX_12796 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_29 : STD_LOGIC; 
  signal cycles_current_29_DYMUX_12782 : STD_LOGIC; 
  signal Mcount_cycles_current_eqn_28 : STD_LOGIC; 
  signal cycles_current_29_CLKINV_12772 : STD_LOGIC; 
  signal cycles_current_29_CEINV_12771 : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_1_DXMUX_12836 : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_next_1_Q : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_1_DYMUX_12822 : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_next_0_Q : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_1_SRINVNOT : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_1_CLKINV_12813 : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_3_DXMUX_12878 : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_next_11_Q : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_3_DYMUX_12864 : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_next_10_Q : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_3_SRINVNOT : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_3_CLKINV_12855 : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_5_DXMUX_12920 : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_next_13_Q : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_5_DYMUX_12906 : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_next_12_Q : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_5_SRINVNOT : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_5_CLKINV_12897 : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_7_DXMUX_12962 : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_next_15_Q : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_7_DYMUX_12948 : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_next_14_Q : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_7_SRINVNOT : STD_LOGIC; 
  signal video_driver_1_sig_vram_addr_rd_current_7_CLKINV_12939 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In86_13001 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_1_DYMUX_12990 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_1_CLKINV_12981 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_3_DXMUX_13039 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_3_DYMUX_13025 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_3_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_3_CLKINV_13016 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_5_DXMUX_13081 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_5_DYMUX_13067 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_5_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_5_CLKINV_13058 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_7_DXMUX_13123 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_7_DYMUX_13109 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_7_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_7_CLKINV_13100 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_9_DXMUX_13165 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_9_DYMUX_13151 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_9_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_9_CLKINV_13142 : STD_LOGIC; 
  signal sig_ram_address_current_1_DXMUX_13205 : STD_LOGIC; 
  signal sig_ram_address_current_1_DYMUX_13193 : STD_LOGIC; 
  signal sig_ram_address_current_1_CLKINV_13185 : STD_LOGIC; 
  signal sig_ram_address_current_1_CEINV_13184 : STD_LOGIC; 
  signal sig_ram_address_current_3_DXMUX_13243 : STD_LOGIC; 
  signal sig_ram_address_current_3_DYMUX_13231 : STD_LOGIC; 
  signal sig_ram_address_current_3_CLKINV_13223 : STD_LOGIC; 
  signal sig_ram_address_current_3_CEINV_13222 : STD_LOGIC; 
  signal sig_ram_address_current_5_DXMUX_13281 : STD_LOGIC; 
  signal sig_ram_address_current_5_DYMUX_13269 : STD_LOGIC; 
  signal sig_ram_address_current_5_CLKINV_13261 : STD_LOGIC; 
  signal sig_ram_address_current_5_CEINV_13260 : STD_LOGIC; 
  signal sig_ram_address_current_7_DXMUX_13319 : STD_LOGIC; 
  signal sig_ram_address_current_7_DYMUX_13307 : STD_LOGIC; 
  signal sig_ram_address_current_7_CLKINV_13299 : STD_LOGIC; 
  signal sig_ram_address_current_7_CEINV_13298 : STD_LOGIC; 
  signal sig_ram_address_current_9_DXMUX_13357 : STD_LOGIC; 
  signal sig_ram_address_current_9_DYMUX_13345 : STD_LOGIC; 
  signal sig_ram_address_current_9_CLKINV_13337 : STD_LOGIC; 
  signal sig_ram_address_current_9_CEINV_13336 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_11_DXMUX_13397 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_eqn_11 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_11_DYMUX_13383 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_eqn_10 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_11_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_11_CLKINV_13374 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_1_DXMUX_13439 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_eqn_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_1_DYMUX_13425 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_eqn_0 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_1_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_1_CLKINV_13416 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_3_DXMUX_13481 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_eqn_3 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_3_DYMUX_13467 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_eqn_2 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_3_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_3_CLKINV_13458 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_5_DXMUX_13523 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_eqn_5 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_5_DYMUX_13509 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_eqn_4 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_5_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_5_CLKINV_13500 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_7_DXMUX_13565 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_eqn_7 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_7_DYMUX_13551 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_eqn_6 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_7_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_7_CLKINV_13542 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_9_DXMUX_13607 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_eqn_9 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_9_DYMUX_13593 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Mcount_Div16_eqn_8 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_9_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_9_CLKINV_13584 : STD_LOGIC; 
  signal vga_control_hc_and0000 : STD_LOGIC; 
  signal vga_control_vsenable_DYMUX_13634 : STD_LOGIC; 
  signal vga_control_vsenable_GYMUX_13633 : STD_LOGIC; 
  signal vga_control_vsenable_cmp_eq0000_pack_2 : STD_LOGIC; 
  signal vga_control_vsenable_CLKINV_13626 : STD_LOGIC; 
  signal vga_control_vsenable_CEINV_13625 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_1_DXMUX_13681 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_1_DYMUX_13669 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_1_CLKINV_13661 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_1_CEINV_13660 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_3_DXMUX_13719 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_3_DYMUX_13707 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_3_CLKINV_13699 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_3_CEINV_13698 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_5_DXMUX_13757 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_5_DYMUX_13745 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_5_CLKINV_13737 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_5_CEINV_13736 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_7_DXMUX_13795 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_7_DYMUX_13783 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_7_CLKINV_13775 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_7_CEINV_13774 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_9_DXMUX_13833 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_9_DYMUX_13821 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_9_CLKINV_13813 : STD_LOGIC; 
  signal sig_uart_bytes_received_current_9_CEINV_13812 : STD_LOGIC; 
  signal seven_segments_LED_3_DXMUX_13873 : STD_LOGIC; 
  signal seven_segments_LED_3_FXMUX_13872 : STD_LOGIC; 
  signal seven_segments_LED_3_DYMUX_13861 : STD_LOGIC; 
  signal seven_segments_LED_3_GYMUX_13860 : STD_LOGIC; 
  signal seven_segments_LED_3_CLKINV_13852 : STD_LOGIC; 
  signal seven_segments_LED_3_CEINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_1_DXMUX_13916 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_1_DYMUX_13900 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_1_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_1_CLKINV_13890 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_1_CEINV_13889 : STD_LOGIC; 
  signal seven_segments_Count_1_DXMUX_13959 : STD_LOGIC; 
  signal seven_segments_Count_mux0000_1_Q : STD_LOGIC; 
  signal seven_segments_Count_1_DYMUX_13945 : STD_LOGIC; 
  signal seven_segments_Count_mux0000_0_Q : STD_LOGIC; 
  signal seven_segments_Count_1_SRINV_13937 : STD_LOGIC; 
  signal seven_segments_Count_1_CLKINV_13936 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_3_DXMUX_14004 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_3_DYMUX_13988 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_3_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_3_CLKINV_13978 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_3_CEINV_13977 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_5_DXMUX_14050 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_5_DYMUX_14034 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_5_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_5_CLKINV_14024 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_5_CEINV_14023 : STD_LOGIC; 
  signal seven_segments_Count_5_DXMUX_14084 : STD_LOGIC; 
  signal seven_segments_Count_5_DYMUX_14076 : STD_LOGIC; 
  signal seven_segments_Count_mux0000_4_Q : STD_LOGIC; 
  signal seven_segments_Count_5_SRINV_14068 : STD_LOGIC; 
  signal seven_segments_Count_5_CLKINV_14067 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_7_DXMUX_14129 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_7_DYMUX_14113 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_7_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_7_CLKINV_14103 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_7_CEINV_14102 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_9_DXMUX_14175 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_9_DYMUX_14159 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_9_SRINVNOT : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_9_CLKINV_14149 : STD_LOGIC; 
  signal uart_load_data_timings_unit_RxDiv_9_CEINV_14148 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal vga_control_N11 : STD_LOGIC; 
  signal led_out_tl_3_OBUF_14228 : STD_LOGIC; 
  signal led_out_tl_0_OBUF_14221 : STD_LOGIC; 
  signal led_out_tl_1_OBUF_14252 : STD_LOGIC; 
  signal led_out_tl_2_OBUF_14245 : STD_LOGIC; 
  signal led_out_tl_5_OBUF_14276 : STD_LOGIC; 
  signal led_out_tl_4_OBUF_14269 : STD_LOGIC; 
  signal led_out_tl_6_OBUF_14288 : STD_LOGIC; 
  signal seven_segments_Period1uS_DXMUX_14320 : STD_LOGIC; 
  signal seven_segments_Period1uS_FXMUX_14319 : STD_LOGIC; 
  signal seven_segments_Count_mux0000_5_Q : STD_LOGIC; 
  signal seven_segments_Count_mux0000_0_bdd0_pack_1 : STD_LOGIC; 
  signal seven_segments_Period1uS_CLKINV_14305 : STD_LOGIC; 
  signal seven_segments_Period1uS_CEINVNOT : STD_LOGIC; 
  signal seven_segments_Count_3_DXMUX_14353 : STD_LOGIC; 
  signal seven_segments_Count_mux0000_3_Q : STD_LOGIC; 
  signal seven_segments_Count_mux0000_3_bdd0_pack_2 : STD_LOGIC; 
  signal seven_segments_Count_3_CLKINV_14336 : STD_LOGIC; 
  signal seven_segments_Count_mux0000_4_bdd0 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal vga_control_vc_not0001 : STD_LOGIC; 
  signal state_current_FSM_FFd4_DXMUX_14413 : STD_LOGIC; 
  signal state_current_FSM_FFd4_DYMUX_14405 : STD_LOGIC; 
  signal state_current_FSM_FFd4_SRINVNOT : STD_LOGIC; 
  signal state_current_FSM_FFd4_CLKINV_14402 : STD_LOGIC; 
  signal state_current_FSM_FFd8_DYMUX_14429 : STD_LOGIC; 
  signal state_current_FSM_FFd8_BYINV_14428 : STD_LOGIC; 
  signal state_current_FSM_FFd8_CLKINV_14426 : STD_LOGIC; 
  signal state_current_FSM_FFd8_CEINV_14425 : STD_LOGIC; 
  signal xyz_selector_current_FSM_FFd3_DXMUX_14451 : STD_LOGIC; 
  signal xyz_selector_current_FSM_FFd3_DYMUX_14445 : STD_LOGIC; 
  signal xyz_selector_current_FSM_FFd3_CLKINV_14443 : STD_LOGIC; 
  signal xyz_selector_current_FSM_FFd3_CEINV_14442 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Top16_DXMUX_14484 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_cmp_eq0000 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_cmp_eq000042_pack_1 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Top16_CLKINV_14467 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_cmp_eq000019_14500 : STD_LOGIC; 
  signal seven_segments_Count1_cmp_gt0000 : STD_LOGIC; 
  signal blu_out_tl_0_OBUF_14524 : STD_LOGIC; 
  signal sig_vram_data_wr_current_0_mux000015_14548 : STD_LOGIC; 
  signal N6_pack_1 : STD_LOGIC; 
  signal vga_control_hc_and0000131_14572 : STD_LOGIC; 
  signal vga_control_vidon_and000019_14565 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In21_14584 : STD_LOGIC; 
  signal inst_LPM_FF_1_DXMUX_14599 : STD_LOGIC; 
  signal inst_LPM_FF_1_DYMUX_14594 : STD_LOGIC; 
  signal inst_LPM_FF_1_CLKINV_14592 : STD_LOGIC; 
  signal led_tl_1_OBUF_14624 : STD_LOGIC; 
  signal led_tl_0_OBUF_14615 : STD_LOGIC; 
  signal uart_load_data_timings_unit_Div16_cmp_eq00007_14636 : STD_LOGIC; 
  signal xyz_selector_current_and0000 : STD_LOGIC; 
  signal hs_tl_OBUF_14672 : STD_LOGIC; 
  signal N42_pack_1 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_0_DXMUX_14703 : STD_LOGIC; 
  signal uart_load_data_reception_unit_N11_pack_2 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_0_CLKINV_14686 : STD_LOGIC; 
  signal uart_load_data_reception_unit_ClrDiv_DXMUX_14738 : STD_LOGIC; 
  signal uart_load_data_reception_unit_ClrDiv_mux0003 : STD_LOGIC; 
  signal uart_load_data_reception_unit_N5_pack_1 : STD_LOGIC; 
  signal uart_load_data_reception_unit_ClrDiv_CLKINV_14720 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In16_14754 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In38_14766 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In66_14778 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_In78_14790 : STD_LOGIC; 
  signal vga_control_vc_and0000_14814 : STD_LOGIC; 
  signal vga_control_vidon_and0000102_14807 : STD_LOGIC; 
  signal seven_segments_Count2_cmp_gt0000 : STD_LOGIC; 
  signal vga_control_clkdiv_flag_DYMUX_14836 : STD_LOGIC; 
  signal vga_control_clkdiv_flag_BYINV_14835 : STD_LOGIC; 
  signal vga_control_clkdiv_flag_SRINV_14834 : STD_LOGIC; 
  signal vga_control_clkdiv_flag_CLKINV_14833 : STD_LOGIC; 
  signal seven_segments_LED_0_DXMUX_14866 : STD_LOGIC; 
  signal seven_segments_LED_0_DYMUX_14860 : STD_LOGIC; 
  signal seven_segments_LED_0_GYMUX_14859 : STD_LOGIC; 
  signal seven_segments_LED_0_CLKINV_14850 : STD_LOGIC; 
  signal seven_segments_LED_0_CEINVNOT : STD_LOGIC; 
  signal seven_segments_Glide_1_DXMUX_14888 : STD_LOGIC; 
  signal seven_segments_Glide_1_DYMUX_14880 : STD_LOGIC; 
  signal seven_segments_Glide_1_SRINV_14878 : STD_LOGIC; 
  signal seven_segments_Glide_1_CLKINV_14877 : STD_LOGIC; 
  signal seven_segments_Glide_3_DXMUX_14912 : STD_LOGIC; 
  signal seven_segments_Glide_3_DYMUX_14904 : STD_LOGIC; 
  signal seven_segments_Glide_3_SRINV_14902 : STD_LOGIC; 
  signal seven_segments_Glide_3_CLKINV_14901 : STD_LOGIC; 
  signal seven_segments_reflash_0_DXMUX_14943 : STD_LOGIC; 
  signal seven_segments_reflash_0_DYMUX_14937 : STD_LOGIC; 
  signal seven_segments_Result_1_1_14934 : STD_LOGIC; 
  signal seven_segments_reflash_0_CLKINV_14927 : STD_LOGIC; 
  signal seven_segments_reflash_0_CEINVNOT : STD_LOGIC; 
  signal cycles_current_and0000 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd2_FFX_RSTAND_9603 : STD_LOGIC; 
  signal seven_segments_Count_2_FFX_RSTAND_9639 : STD_LOGIC; 
  signal state_current_FSM_FFd7_FFX_RSTAND_9698 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd3_FFX_RSTAND_10020 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_current_FFX_RSTAND_9838 : STD_LOGIC; 
  signal uart_load_data_timings_unit_TopRx_FFY_RSTAND_10696 : STD_LOGIC; 
  signal uart_load_data_reception_unit_Sig_RxRdy_FFY_RSTAND_10733 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxFsm_FSM_FFd1_FFY_RSTAND_11902 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_1_FFY_RSTAND_12995 : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt_0_FFX_RSTAND_14708 : STD_LOGIC; 
  signal uart_load_data_reception_unit_ClrDiv_FFX_RSTAND_14743 : STD_LOGIC; 
  signal state_current_FSM_FFd8_FFY_SET : STD_LOGIC; 
  signal uart_load_data_timings_unit_Top16_FFX_RSTAND_14489 : STD_LOGIC; 
  signal seven_segments_Count_3_FFX_RSTAND_14358 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f6_F5_I1_F5MUX_9136 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f6_F5_I1_BXINV_9135 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f6_F5_I1_F6MUX_9134 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f6_F5_I1_G : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f6_F5_I1_BYINV_9123 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f7_F6_I0_F6MUX_9173 : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f7_F6_I0_FXINA : STD_LOGIC; 
  signal video_driver_1_sig_pixel_next_and0000_f7_F6_I0_BYINV_9171 : STD_LOGIC; 
  signal led_tl_2_OUTPUT_OFF_O1INV_9271 : STD_LOGIC; 
  signal led_tl_3_OUTPUT_OFF_O1INV_9279 : STD_LOGIC; 
  signal tx_tl_OUTPUT_OFF_O1INV_9309 : STD_LOGIC; 
  signal led_out_tl_7_OUTPUT_OFF_O1INV_9411 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_Mshreg_xyz_selector_current_FSM_FFd4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_video_driver_1_sig_pixel_next_and0000_f6_F5_I1_F5MUX_IB_UNCONNECTED : STD_LOGIC; 
  signal uart_load_data_reception_unit_RxBitCnt : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal uart_load_data_reception_unit_RxBitCnt_addsub0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal uart_load_data_timings_unit_Div16 : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal vga_control_vc : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_control_pixel_row_addsub0000 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal cycles_current : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal Result : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal Mcount_cycles_current_cy : STD_LOGIC_VECTOR ( 28 downto 0 ); 
  signal sig_uart_bytes_received_current : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal sig_uart_bytes_received_current_addsub0000 : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal Madd_sig_uart_bytes_received_current_addsub0000_cy : STD_LOGIC_VECTOR ( 28 downto 0 ); 
  signal seven_segments_Count1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_control_hc : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal seven_segments_Count2 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal sig_ram_address_current : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal uart_load_data_timings_unit_RxDiv : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal uart_load_data_timings_unit_RxDiv_addsub0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal sig_ram_address_current_share0000 : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal Madd_sig_ram_address_current_share0000_cy : STD_LOGIC_VECTOR ( 28 downto 0 ); 
  signal seven_segments_DigitSelect : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal video_driver_1_sig_vram_addr_rd_current : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal sig_vram_data_wr_current : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal seven_segments_Count : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal seven_segments_reflash : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal seven_segments_Glide : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal seven_segments_LED : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal uart_load_data_timings_unit_Mcount_Div16_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_control_Msub_pixel_row_addsub0000_lut : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal Mcount_cycles_current_lut : STD_LOGIC_VECTOR ( 30 downto 1 ); 
  signal Madd_sig_uart_bytes_received_current_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal seven_segments_Madd_Count1_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_control_Mcount_hc_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal seven_segments_Madd_Count2_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_control_Mcount_vc_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal state_current_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal state_current_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal uart_load_data_timings_unit_Madd_RxDiv_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal state_current_cmp_eq0001_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal state_current_cmp_eq0001_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Madd_sig_ram_address_current_share0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal sig_ram_address_current_mux0000 : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal uart_load_data_timings_unit_RxDiv_mux0001 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal uart_load_data_reception_unit_RxBitCnt_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal seven_segments_DigitSelect_mux0000 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal sig_uart_bytes_received_current_mux0000 : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal seven_segments_Result : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal NlwBufferSignal_dpram_vram_Mram_ram1_DIA : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB : STD_LOGIC_VECTOR ( 13 downto 0 ); 
begin
  NlwRenamedSig_IO_rst_tl <= rst_tl;
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y8"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_LOGIC_ZERO_4203
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y8"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_LOGIC_ONE_4220
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_XORF_4221,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(0)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y8"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYINIT_4219,
      I1 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_lut(0),
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_XORF_4221
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y8"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_LOGIC_ONE_4220,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYINIT_4219,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYSELF_4210,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_0_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_BXINV_4208,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYINIT_4219
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_lut(0),
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYSELF_4210
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_BXINV_4208
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_XORG_4206,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(1)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y8"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_0_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_XORG_4206
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYMUXG_4205,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_1_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y8"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_LOGIC_ZERO_4203,
      IB => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_0_Q,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYSELG_4194,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYMUXG_4205
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_CYSELG_4194
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y9"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_LOGIC_ZERO_4239
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_XORF_4259,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(2)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y9"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYINIT_4258,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_XORF_4259
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y9"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_LOGIC_ZERO_4239,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYINIT_4258,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYSELF_4245,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_2_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y9"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_LOGIC_ZERO_4239,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_LOGIC_ZERO_4239,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYSELF_4245,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXF2_4240
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_1_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYINIT_4258
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYSELF_4245
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_XORG_4247,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(3)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y9"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_2_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_XORG_4247
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXFAST_4244,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_3_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_1_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_FASTCARRY_4242
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y9"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYSELG_4230,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYSELF_4245,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYAND_4243
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y9"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXG2_4241,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_FASTCARRY_4242,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYAND_4243,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXFAST_4244
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y9"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_LOGIC_ZERO_4239,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXF2_4240,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYSELG_4230,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYMUXG2_4241
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_CYSELG_4230
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y10"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_LOGIC_ZERO_4277
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_XORF_4297,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(4)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y10"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYINIT_4296,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_XORF_4297
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y10"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_LOGIC_ZERO_4277,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYINIT_4296,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYSELF_4283,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_4_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y10"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_LOGIC_ZERO_4277,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_LOGIC_ZERO_4277,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYSELF_4283,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXF2_4278
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_3_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYINIT_4296
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYSELF_4283
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_XORG_4285,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(5)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y10"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_4_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_XORG_4285
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXFAST_4282,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_5_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_3_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_FASTCARRY_4280
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y10"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYSELG_4268,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYSELF_4283,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYAND_4281
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y10"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXG2_4279,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_FASTCARRY_4280,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYAND_4281,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXFAST_4282
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y10"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_LOGIC_ZERO_4277,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXF2_4278,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYSELG_4268,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYMUXG2_4279
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_CYSELG_4268
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y11"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_LOGIC_ZERO_4315
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_XORF_4335,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(6)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y11"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYINIT_4334,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_XORF_4335
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y11"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_LOGIC_ZERO_4315,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYINIT_4334,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYSELF_4321,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_6_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y11"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_LOGIC_ZERO_4315,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_LOGIC_ZERO_4315,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYSELF_4321,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXF2_4316
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_5_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYINIT_4334
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYSELF_4321
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_XORG_4323,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(7)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y11"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_6_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_XORG_4323
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXFAST_4320,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_7_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_5_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_FASTCARRY_4318
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y11"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYSELG_4306,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYSELF_4321,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYAND_4319
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y11"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXG2_4317,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_FASTCARRY_4318,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYAND_4319,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXFAST_4320
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y11"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_LOGIC_ZERO_4315,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXF2_4316,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYSELG_4306,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYMUXG2_4317
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_CYSELG_4306
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y12"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_LOGIC_ZERO_4353
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_XORF_4373,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(8)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y12"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYINIT_4372,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_XORF_4373
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y12"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_LOGIC_ZERO_4353,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYINIT_4372,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYSELF_4359,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_8_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y12"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_LOGIC_ZERO_4353,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_LOGIC_ZERO_4353,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYSELF_4359,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXF2_4354
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_7_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYINIT_4372
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYSELF_4359
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_XORG_4361,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(9)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y12"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_8_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_XORG_4361
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXFAST_4358,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_9_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_7_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_FASTCARRY_4356
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y12"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYSELG_4344,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYSELF_4359,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYAND_4357
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y12"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXG2_4355,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_FASTCARRY_4356,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYAND_4357,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXFAST_4358
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y12"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_LOGIC_ZERO_4353,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXF2_4354,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYSELG_4344,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYMUXG2_4355
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_CYSELG_4344
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_LOGIC_ZERO_4391
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_XORF_4411,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(10)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYINIT_4410,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_XORF_4411
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_LOGIC_ZERO_4391,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYINIT_4410,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYSELF_4397,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_10_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_LOGIC_ZERO_4391,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_LOGIC_ZERO_4391,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYSELF_4397,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXF2_4392
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_9_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYINIT_4410
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYSELF_4397
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_XORG_4399,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(11)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_10_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_XORG_4399
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXFAST_4396,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_11_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_9_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_FASTCARRY_4394
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYSELG_4382,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYSELF_4397,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYAND_4395
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXG2_4393,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_FASTCARRY_4394,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYAND_4395,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXFAST_4396
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_LOGIC_ZERO_4391,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXF2_4392,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYSELG_4382,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYMUXG2_4393
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_CYSELG_4382
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_LOGIC_ZERO_4429
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_XORF_4449,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(12)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYINIT_4448,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_XORF_4449
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_LOGIC_ZERO_4429,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYINIT_4448,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYSELF_4435,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_12_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_LOGIC_ZERO_4429,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_LOGIC_ZERO_4429,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYSELF_4435,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXF2_4430
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_11_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYINIT_4448
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYSELF_4435
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_XORG_4437,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(13)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_12_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_XORG_4437
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXFAST_4434,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_13_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_11_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_FASTCARRY_4432
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYSELG_4420,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYSELF_4435,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYAND_4433
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXG2_4431,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_FASTCARRY_4432,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYAND_4433,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXFAST_4434
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_LOGIC_ZERO_4429,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXF2_4430,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYSELG_4420,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYMUXG2_4431
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_CYSELG_4420
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_LOGIC_ZERO_4467
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_XORF_4487,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(14)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYINIT_4486,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_XORF_4487
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_LOGIC_ZERO_4467,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYINIT_4486,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYSELF_4473,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_14_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_LOGIC_ZERO_4467,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_LOGIC_ZERO_4467,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYSELF_4473,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXF2_4468
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_13_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYINIT_4486
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYSELF_4473
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_XORG_4475,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(15)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_14_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_XORG_4475
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXFAST_4472,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_15_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_13_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_FASTCARRY_4470
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYSELG_4458,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYSELF_4473,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYAND_4471
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXG2_4469,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_FASTCARRY_4470,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYAND_4471,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXFAST_4472
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_LOGIC_ZERO_4467,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXF2_4468,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYSELG_4458,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYMUXG2_4469
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_CYSELG_4458
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_LOGIC_ZERO_4505
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_XORF_4525,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(16)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYINIT_4524,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_XORF_4525
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_LOGIC_ZERO_4505,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYINIT_4524,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYSELF_4511,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_16_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_LOGIC_ZERO_4505,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_LOGIC_ZERO_4505,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYSELF_4511,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXF2_4506
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_15_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYINIT_4524
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYSELF_4511
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_XORG_4513,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(17)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_16_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_XORG_4513
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXFAST_4510,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_17_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_15_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_FASTCARRY_4508
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYSELG_4496,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYSELF_4511,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYAND_4509
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXG2_4507,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_FASTCARRY_4508,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYAND_4509,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXFAST_4510
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_LOGIC_ZERO_4505,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXF2_4506,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYSELG_4496,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYMUXG2_4507
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_CYSELG_4496
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_LOGIC_ZERO_4543
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_XORF_4563,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(18)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYINIT_4562,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_XORF_4563
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_LOGIC_ZERO_4543,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYINIT_4562,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYSELF_4549,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_18_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_LOGIC_ZERO_4543,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_LOGIC_ZERO_4543,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYSELF_4549,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXF2_4544
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_17_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYINIT_4562
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYSELF_4549
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_XORG_4551,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(19)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_18_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_XORG_4551
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXFAST_4548,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_19_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_17_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_FASTCARRY_4546
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYSELG_4534,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYSELF_4549,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYAND_4547
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXG2_4545,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_FASTCARRY_4546,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYAND_4547,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXFAST_4548
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_LOGIC_ZERO_4543,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXF2_4544,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYSELG_4534,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYMUXG2_4545
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_CYSELG_4534
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_LOGIC_ZERO_4581
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_XORF_4601,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(20)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYINIT_4600,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_XORF_4601
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_LOGIC_ZERO_4581,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYINIT_4600,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYSELF_4587,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_20_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_LOGIC_ZERO_4581,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_LOGIC_ZERO_4581,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYSELF_4587,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXF2_4582
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_19_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYINIT_4600
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYSELF_4587
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_XORG_4589,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(21)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_20_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_XORG_4589
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXFAST_4586,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_21_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_19_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_FASTCARRY_4584
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYSELG_4572,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYSELF_4587,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYAND_4585
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXG2_4583,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_FASTCARRY_4584,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYAND_4585,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXFAST_4586
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_LOGIC_ZERO_4581,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXF2_4582,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYSELG_4572,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYMUXG2_4583
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_CYSELG_4572
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_LOGIC_ZERO_4619
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_XORF_4639,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(22)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYINIT_4638,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_XORF_4639
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_LOGIC_ZERO_4619,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYINIT_4638,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYSELF_4625,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_22_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_LOGIC_ZERO_4619,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_LOGIC_ZERO_4619,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYSELF_4625,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXF2_4620
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_21_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYINIT_4638
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYSELF_4625
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_XORG_4627,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(23)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_22_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_XORG_4627
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXFAST_4624,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_23_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_21_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_FASTCARRY_4622
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYSELG_4610,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYSELF_4625,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYAND_4623
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXG2_4621,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_FASTCARRY_4622,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYAND_4623,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXFAST_4624
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_LOGIC_ZERO_4619,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXF2_4620,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYSELG_4610,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYMUXG2_4621
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_CYSELG_4610
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_LOGIC_ZERO_4657
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_XORF_4677,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(24)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYINIT_4676,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_XORF_4677
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_LOGIC_ZERO_4657,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYINIT_4676,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYSELF_4663,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_24_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_LOGIC_ZERO_4657,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_LOGIC_ZERO_4657,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYSELF_4663,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXF2_4658
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_23_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYINIT_4676
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYSELF_4663
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_XORG_4665,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(25)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_24_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_XORG_4665
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXFAST_4662,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_25_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_23_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_FASTCARRY_4660
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYSELG_4648,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYSELF_4663,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYAND_4661
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXG2_4659,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_FASTCARRY_4660,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYAND_4661,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXFAST_4662
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_LOGIC_ZERO_4657,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXF2_4658,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYSELG_4648,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYMUXG2_4659
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_CYSELG_4648
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_LOGIC_ZERO_4695
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_XORF_4715,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(26)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYINIT_4714,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_XORF_4715
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_LOGIC_ZERO_4695,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYINIT_4714,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYSELF_4701,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_26_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_LOGIC_ZERO_4695,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_LOGIC_ZERO_4695,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYSELF_4701,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXF2_4696
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_25_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYINIT_4714
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYSELF_4701
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_XORG_4703,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(27)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_26_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_XORG_4703
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXFAST_4700,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_27_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_25_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_FASTCARRY_4698
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYSELG_4686,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYSELF_4701,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYAND_4699
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXG2_4697,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_FASTCARRY_4698,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYAND_4699,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXFAST_4700
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_LOGIC_ZERO_4695,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXF2_4696,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYSELG_4686,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYMUXG2_4697
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_CYSELG_4686
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_LOGIC_ZERO_4733
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_XORF_4753,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(28)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYINIT_4752,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_XORF_4753
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_LOGIC_ZERO_4733,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYINIT_4752,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYSELF_4739,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_28_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_LOGIC_ZERO_4733,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_LOGIC_ZERO_4733,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYSELF_4739,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXF2_4734
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_27_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYINIT_4752
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYSELF_4739
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_XORG_4741,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(29)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_28_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_XORG_4741
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_27_Q,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_FASTCARRY_4736
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYSELG_4724,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYSELF_4739,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYAND_4737
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXG2_4735,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_FASTCARRY_4736,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYAND_4737,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXFAST_4738
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_LOGIC_ZERO_4733,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXF2_4734,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYSELG_4724,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXG2_4735
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_G,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYSELG_4724
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_30_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y23"
    )
    port map (
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_LOGIC_ZERO_4783
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_XORF_4784,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(30)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y23"
    )
    port map (
      I0 => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_CYINIT_4782,
      I1 => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_XORF_4784
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y23"
    )
    port map (
      IA => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_LOGIC_ZERO_4783,
      IB => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_CYINIT_4782,
      SEL => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_CYSELF_4773,
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_30_Q
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_CYMUXFAST_4738,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_CYINIT_4782
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_F,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_CYSELF_4773
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_XORG_4770,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000(31)
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y23"
    )
    port map (
      I0 => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_cy_30_Q,
      I1 => uart_load_data_reception_unit_RxBitCnt_31_rt_4767,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_XORG_4770
    );
  uart_load_data_reception_unit_RxBitCnt_31_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(31),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_31_rt_4767
    );
  uart_load_data_timings_unit_Result_0_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y54"
    )
    port map (
      O => uart_load_data_timings_unit_Result_0_1_LOGIC_ZERO_4802
    );
  uart_load_data_timings_unit_Result_0_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X15Y54"
    )
    port map (
      O => uart_load_data_timings_unit_Result_0_1_LOGIC_ONE_4819
    );
  uart_load_data_timings_unit_Result_0_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_0_1_XORF_4820,
      O => uart_load_data_timings_unit_Result_0_1
    );
  uart_load_data_timings_unit_Result_0_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y54"
    )
    port map (
      I0 => uart_load_data_timings_unit_Result_0_1_CYINIT_4818,
      I1 => uart_load_data_timings_unit_Mcount_Div16_lut(0),
      O => uart_load_data_timings_unit_Result_0_1_XORF_4820
    );
  uart_load_data_timings_unit_Result_0_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y54"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_0_1_LOGIC_ONE_4819,
      IB => uart_load_data_timings_unit_Result_0_1_CYINIT_4818,
      SEL => uart_load_data_timings_unit_Result_0_1_CYSELF_4809,
      O => uart_load_data_timings_unit_Mcount_Div16_cy_0_Q
    );
  uart_load_data_timings_unit_Result_0_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_0_1_BXINV_4807,
      O => uart_load_data_timings_unit_Result_0_1_CYINIT_4818
    );
  uart_load_data_timings_unit_Result_0_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_lut(0),
      O => uart_load_data_timings_unit_Result_0_1_CYSELF_4809
    );
  uart_load_data_timings_unit_Result_0_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => uart_load_data_timings_unit_Result_0_1_BXINV_4807
    );
  uart_load_data_timings_unit_Result_0_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_0_1_XORG_4805,
      O => uart_load_data_timings_unit_Result_1_1
    );
  uart_load_data_timings_unit_Result_0_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y54"
    )
    port map (
      I0 => uart_load_data_timings_unit_Mcount_Div16_cy_0_Q,
      I1 => uart_load_data_timings_unit_Result_0_1_G,
      O => uart_load_data_timings_unit_Result_0_1_XORG_4805
    );
  uart_load_data_timings_unit_Result_0_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_0_1_CYMUXG_4804,
      O => uart_load_data_timings_unit_Mcount_Div16_cy_1_Q
    );
  uart_load_data_timings_unit_Result_0_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X15Y54"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_0_1_LOGIC_ZERO_4802,
      IB => uart_load_data_timings_unit_Mcount_Div16_cy_0_Q,
      SEL => uart_load_data_timings_unit_Result_0_1_CYSELG_4793,
      O => uart_load_data_timings_unit_Result_0_1_CYMUXG_4804
    );
  uart_load_data_timings_unit_Result_0_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_0_1_G,
      O => uart_load_data_timings_unit_Result_0_1_CYSELG_4793
    );
  uart_load_data_timings_unit_Result_2_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y55"
    )
    port map (
      O => uart_load_data_timings_unit_Result_2_1_LOGIC_ZERO_4838
    );
  uart_load_data_timings_unit_Result_2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_2_1_XORF_4858,
      O => uart_load_data_timings_unit_Result_2_1
    );
  uart_load_data_timings_unit_Result_2_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y55"
    )
    port map (
      I0 => uart_load_data_timings_unit_Result_2_1_CYINIT_4857,
      I1 => uart_load_data_timings_unit_Result_2_1_F,
      O => uart_load_data_timings_unit_Result_2_1_XORF_4858
    );
  uart_load_data_timings_unit_Result_2_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y55"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_2_1_LOGIC_ZERO_4838,
      IB => uart_load_data_timings_unit_Result_2_1_CYINIT_4857,
      SEL => uart_load_data_timings_unit_Result_2_1_CYSELF_4844,
      O => uart_load_data_timings_unit_Mcount_Div16_cy_2_Q
    );
  uart_load_data_timings_unit_Result_2_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y55"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_2_1_LOGIC_ZERO_4838,
      IB => uart_load_data_timings_unit_Result_2_1_LOGIC_ZERO_4838,
      SEL => uart_load_data_timings_unit_Result_2_1_CYSELF_4844,
      O => uart_load_data_timings_unit_Result_2_1_CYMUXF2_4839
    );
  uart_load_data_timings_unit_Result_2_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_cy_1_Q,
      O => uart_load_data_timings_unit_Result_2_1_CYINIT_4857
    );
  uart_load_data_timings_unit_Result_2_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_2_1_F,
      O => uart_load_data_timings_unit_Result_2_1_CYSELF_4844
    );
  uart_load_data_timings_unit_Result_2_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_2_1_XORG_4846,
      O => uart_load_data_timings_unit_Result_3_1
    );
  uart_load_data_timings_unit_Result_2_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y55"
    )
    port map (
      I0 => uart_load_data_timings_unit_Mcount_Div16_cy_2_Q,
      I1 => uart_load_data_timings_unit_Result_2_1_G,
      O => uart_load_data_timings_unit_Result_2_1_XORG_4846
    );
  uart_load_data_timings_unit_Result_2_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_2_1_CYMUXFAST_4843,
      O => uart_load_data_timings_unit_Mcount_Div16_cy_3_Q
    );
  uart_load_data_timings_unit_Result_2_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_cy_1_Q,
      O => uart_load_data_timings_unit_Result_2_1_FASTCARRY_4841
    );
  uart_load_data_timings_unit_Result_2_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y55"
    )
    port map (
      I0 => uart_load_data_timings_unit_Result_2_1_CYSELG_4829,
      I1 => uart_load_data_timings_unit_Result_2_1_CYSELF_4844,
      O => uart_load_data_timings_unit_Result_2_1_CYAND_4842
    );
  uart_load_data_timings_unit_Result_2_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y55"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_2_1_CYMUXG2_4840,
      IB => uart_load_data_timings_unit_Result_2_1_FASTCARRY_4841,
      SEL => uart_load_data_timings_unit_Result_2_1_CYAND_4842,
      O => uart_load_data_timings_unit_Result_2_1_CYMUXFAST_4843
    );
  uart_load_data_timings_unit_Result_2_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y55"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_2_1_LOGIC_ZERO_4838,
      IB => uart_load_data_timings_unit_Result_2_1_CYMUXF2_4839,
      SEL => uart_load_data_timings_unit_Result_2_1_CYSELG_4829,
      O => uart_load_data_timings_unit_Result_2_1_CYMUXG2_4840
    );
  uart_load_data_timings_unit_Result_2_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_2_1_G,
      O => uart_load_data_timings_unit_Result_2_1_CYSELG_4829
    );
  uart_load_data_timings_unit_Result_4_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y56"
    )
    port map (
      O => uart_load_data_timings_unit_Result_4_1_LOGIC_ZERO_4876
    );
  uart_load_data_timings_unit_Result_4_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_4_1_XORF_4896,
      O => uart_load_data_timings_unit_Result_4_1
    );
  uart_load_data_timings_unit_Result_4_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y56"
    )
    port map (
      I0 => uart_load_data_timings_unit_Result_4_1_CYINIT_4895,
      I1 => uart_load_data_timings_unit_Result_4_1_F,
      O => uart_load_data_timings_unit_Result_4_1_XORF_4896
    );
  uart_load_data_timings_unit_Result_4_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y56"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_4_1_LOGIC_ZERO_4876,
      IB => uart_load_data_timings_unit_Result_4_1_CYINIT_4895,
      SEL => uart_load_data_timings_unit_Result_4_1_CYSELF_4882,
      O => uart_load_data_timings_unit_Mcount_Div16_cy_4_Q
    );
  uart_load_data_timings_unit_Result_4_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y56"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_4_1_LOGIC_ZERO_4876,
      IB => uart_load_data_timings_unit_Result_4_1_LOGIC_ZERO_4876,
      SEL => uart_load_data_timings_unit_Result_4_1_CYSELF_4882,
      O => uart_load_data_timings_unit_Result_4_1_CYMUXF2_4877
    );
  uart_load_data_timings_unit_Result_4_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_cy_3_Q,
      O => uart_load_data_timings_unit_Result_4_1_CYINIT_4895
    );
  uart_load_data_timings_unit_Result_4_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_4_1_F,
      O => uart_load_data_timings_unit_Result_4_1_CYSELF_4882
    );
  uart_load_data_timings_unit_Result_4_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_4_1_XORG_4884,
      O => uart_load_data_timings_unit_Result_5_1
    );
  uart_load_data_timings_unit_Result_4_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y56"
    )
    port map (
      I0 => uart_load_data_timings_unit_Mcount_Div16_cy_4_Q,
      I1 => uart_load_data_timings_unit_Result_4_1_G,
      O => uart_load_data_timings_unit_Result_4_1_XORG_4884
    );
  uart_load_data_timings_unit_Result_4_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_4_1_CYMUXFAST_4881,
      O => uart_load_data_timings_unit_Mcount_Div16_cy_5_Q
    );
  uart_load_data_timings_unit_Result_4_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_cy_3_Q,
      O => uart_load_data_timings_unit_Result_4_1_FASTCARRY_4879
    );
  uart_load_data_timings_unit_Result_4_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y56"
    )
    port map (
      I0 => uart_load_data_timings_unit_Result_4_1_CYSELG_4867,
      I1 => uart_load_data_timings_unit_Result_4_1_CYSELF_4882,
      O => uart_load_data_timings_unit_Result_4_1_CYAND_4880
    );
  uart_load_data_timings_unit_Result_4_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y56"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_4_1_CYMUXG2_4878,
      IB => uart_load_data_timings_unit_Result_4_1_FASTCARRY_4879,
      SEL => uart_load_data_timings_unit_Result_4_1_CYAND_4880,
      O => uart_load_data_timings_unit_Result_4_1_CYMUXFAST_4881
    );
  uart_load_data_timings_unit_Result_4_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y56"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_4_1_LOGIC_ZERO_4876,
      IB => uart_load_data_timings_unit_Result_4_1_CYMUXF2_4877,
      SEL => uart_load_data_timings_unit_Result_4_1_CYSELG_4867,
      O => uart_load_data_timings_unit_Result_4_1_CYMUXG2_4878
    );
  uart_load_data_timings_unit_Result_4_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_4_1_G,
      O => uart_load_data_timings_unit_Result_4_1_CYSELG_4867
    );
  uart_load_data_timings_unit_Result_6_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y57"
    )
    port map (
      O => uart_load_data_timings_unit_Result_6_1_LOGIC_ZERO_4914
    );
  uart_load_data_timings_unit_Result_6_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_6_1_XORF_4934,
      O => uart_load_data_timings_unit_Result_6_1
    );
  uart_load_data_timings_unit_Result_6_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y57"
    )
    port map (
      I0 => uart_load_data_timings_unit_Result_6_1_CYINIT_4933,
      I1 => uart_load_data_timings_unit_Result_6_1_F,
      O => uart_load_data_timings_unit_Result_6_1_XORF_4934
    );
  uart_load_data_timings_unit_Result_6_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y57"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_6_1_LOGIC_ZERO_4914,
      IB => uart_load_data_timings_unit_Result_6_1_CYINIT_4933,
      SEL => uart_load_data_timings_unit_Result_6_1_CYSELF_4920,
      O => uart_load_data_timings_unit_Mcount_Div16_cy_6_Q
    );
  uart_load_data_timings_unit_Result_6_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y57"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_6_1_LOGIC_ZERO_4914,
      IB => uart_load_data_timings_unit_Result_6_1_LOGIC_ZERO_4914,
      SEL => uart_load_data_timings_unit_Result_6_1_CYSELF_4920,
      O => uart_load_data_timings_unit_Result_6_1_CYMUXF2_4915
    );
  uart_load_data_timings_unit_Result_6_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_cy_5_Q,
      O => uart_load_data_timings_unit_Result_6_1_CYINIT_4933
    );
  uart_load_data_timings_unit_Result_6_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_6_1_F,
      O => uart_load_data_timings_unit_Result_6_1_CYSELF_4920
    );
  uart_load_data_timings_unit_Result_6_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_6_1_XORG_4922,
      O => uart_load_data_timings_unit_Result_7_1
    );
  uart_load_data_timings_unit_Result_6_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y57"
    )
    port map (
      I0 => uart_load_data_timings_unit_Mcount_Div16_cy_6_Q,
      I1 => uart_load_data_timings_unit_Result_6_1_G,
      O => uart_load_data_timings_unit_Result_6_1_XORG_4922
    );
  uart_load_data_timings_unit_Result_6_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_6_1_CYMUXFAST_4919,
      O => uart_load_data_timings_unit_Mcount_Div16_cy_7_Q
    );
  uart_load_data_timings_unit_Result_6_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_cy_5_Q,
      O => uart_load_data_timings_unit_Result_6_1_FASTCARRY_4917
    );
  uart_load_data_timings_unit_Result_6_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y57"
    )
    port map (
      I0 => uart_load_data_timings_unit_Result_6_1_CYSELG_4905,
      I1 => uart_load_data_timings_unit_Result_6_1_CYSELF_4920,
      O => uart_load_data_timings_unit_Result_6_1_CYAND_4918
    );
  uart_load_data_timings_unit_Result_6_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y57"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_6_1_CYMUXG2_4916,
      IB => uart_load_data_timings_unit_Result_6_1_FASTCARRY_4917,
      SEL => uart_load_data_timings_unit_Result_6_1_CYAND_4918,
      O => uart_load_data_timings_unit_Result_6_1_CYMUXFAST_4919
    );
  uart_load_data_timings_unit_Result_6_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y57"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_6_1_LOGIC_ZERO_4914,
      IB => uart_load_data_timings_unit_Result_6_1_CYMUXF2_4915,
      SEL => uart_load_data_timings_unit_Result_6_1_CYSELG_4905,
      O => uart_load_data_timings_unit_Result_6_1_CYMUXG2_4916
    );
  uart_load_data_timings_unit_Result_6_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_6_1_G,
      O => uart_load_data_timings_unit_Result_6_1_CYSELG_4905
    );
  uart_load_data_timings_unit_Result_8_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y58"
    )
    port map (
      O => uart_load_data_timings_unit_Result_8_1_LOGIC_ZERO_4952
    );
  uart_load_data_timings_unit_Result_8_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_8_1_XORF_4972,
      O => uart_load_data_timings_unit_Result_8_1
    );
  uart_load_data_timings_unit_Result_8_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y58"
    )
    port map (
      I0 => uart_load_data_timings_unit_Result_8_1_CYINIT_4971,
      I1 => uart_load_data_timings_unit_Result_8_1_F,
      O => uart_load_data_timings_unit_Result_8_1_XORF_4972
    );
  uart_load_data_timings_unit_Result_8_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y58"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_8_1_LOGIC_ZERO_4952,
      IB => uart_load_data_timings_unit_Result_8_1_CYINIT_4971,
      SEL => uart_load_data_timings_unit_Result_8_1_CYSELF_4958,
      O => uart_load_data_timings_unit_Mcount_Div16_cy_8_Q
    );
  uart_load_data_timings_unit_Result_8_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y58"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_8_1_LOGIC_ZERO_4952,
      IB => uart_load_data_timings_unit_Result_8_1_LOGIC_ZERO_4952,
      SEL => uart_load_data_timings_unit_Result_8_1_CYSELF_4958,
      O => uart_load_data_timings_unit_Result_8_1_CYMUXF2_4953
    );
  uart_load_data_timings_unit_Result_8_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_cy_7_Q,
      O => uart_load_data_timings_unit_Result_8_1_CYINIT_4971
    );
  uart_load_data_timings_unit_Result_8_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_8_1_F,
      O => uart_load_data_timings_unit_Result_8_1_CYSELF_4958
    );
  uart_load_data_timings_unit_Result_8_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_8_1_XORG_4960,
      O => uart_load_data_timings_unit_Result_9_1
    );
  uart_load_data_timings_unit_Result_8_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y58"
    )
    port map (
      I0 => uart_load_data_timings_unit_Mcount_Div16_cy_8_Q,
      I1 => uart_load_data_timings_unit_Result_8_1_G,
      O => uart_load_data_timings_unit_Result_8_1_XORG_4960
    );
  uart_load_data_timings_unit_Result_8_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_cy_7_Q,
      O => uart_load_data_timings_unit_Result_8_1_FASTCARRY_4955
    );
  uart_load_data_timings_unit_Result_8_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y58"
    )
    port map (
      I0 => uart_load_data_timings_unit_Result_8_1_CYSELG_4943,
      I1 => uart_load_data_timings_unit_Result_8_1_CYSELF_4958,
      O => uart_load_data_timings_unit_Result_8_1_CYAND_4956
    );
  uart_load_data_timings_unit_Result_8_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y58"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_8_1_CYMUXG2_4954,
      IB => uart_load_data_timings_unit_Result_8_1_FASTCARRY_4955,
      SEL => uart_load_data_timings_unit_Result_8_1_CYAND_4956,
      O => uart_load_data_timings_unit_Result_8_1_CYMUXFAST_4957
    );
  uart_load_data_timings_unit_Result_8_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y58"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_8_1_LOGIC_ZERO_4952,
      IB => uart_load_data_timings_unit_Result_8_1_CYMUXF2_4953,
      SEL => uart_load_data_timings_unit_Result_8_1_CYSELG_4943,
      O => uart_load_data_timings_unit_Result_8_1_CYMUXG2_4954
    );
  uart_load_data_timings_unit_Result_8_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_8_1_G,
      O => uart_load_data_timings_unit_Result_8_1_CYSELG_4943
    );
  uart_load_data_timings_unit_Result_10_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y59"
    )
    port map (
      O => uart_load_data_timings_unit_Result_10_1_LOGIC_ZERO_5002
    );
  uart_load_data_timings_unit_Result_10_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_10_1_XORF_5003,
      O => uart_load_data_timings_unit_Result_10_1
    );
  uart_load_data_timings_unit_Result_10_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y59"
    )
    port map (
      I0 => uart_load_data_timings_unit_Result_10_1_CYINIT_5001,
      I1 => uart_load_data_timings_unit_Result_10_1_F,
      O => uart_load_data_timings_unit_Result_10_1_XORF_5003
    );
  uart_load_data_timings_unit_Result_10_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y59"
    )
    port map (
      IA => uart_load_data_timings_unit_Result_10_1_LOGIC_ZERO_5002,
      IB => uart_load_data_timings_unit_Result_10_1_CYINIT_5001,
      SEL => uart_load_data_timings_unit_Result_10_1_CYSELF_4992,
      O => uart_load_data_timings_unit_Mcount_Div16_cy_10_Q
    );
  uart_load_data_timings_unit_Result_10_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_8_1_CYMUXFAST_4957,
      O => uart_load_data_timings_unit_Result_10_1_CYINIT_5001
    );
  uart_load_data_timings_unit_Result_10_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_10_1_F,
      O => uart_load_data_timings_unit_Result_10_1_CYSELF_4992
    );
  uart_load_data_timings_unit_Result_10_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Result_10_1_XORG_4989,
      O => uart_load_data_timings_unit_Result_11_1
    );
  uart_load_data_timings_unit_Result_10_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y59"
    )
    port map (
      I0 => uart_load_data_timings_unit_Mcount_Div16_cy_10_Q,
      I1 => uart_load_data_timings_unit_Div16_11_rt_4986,
      O => uart_load_data_timings_unit_Result_10_1_XORG_4989
    );
  uart_load_data_timings_unit_Div16_11_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X15Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_Div16(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_Div16_11_rt_4986
    );
  vga_control_pixel_row_addsub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X49Y0"
    )
    port map (
      O => vga_control_pixel_row_addsub0000_0_LOGIC_ZERO_5021
    );
  vga_control_pixel_row_addsub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_0_XORF_5038,
      O => vga_control_pixel_row_addsub0000(0)
    );
  vga_control_pixel_row_addsub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y0"
    )
    port map (
      I0 => vga_control_pixel_row_addsub0000_0_CYINIT_5037,
      I1 => vga_control_pixel_row_addsub0000_0_F,
      O => vga_control_pixel_row_addsub0000_0_XORF_5038
    );
  vga_control_pixel_row_addsub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y0"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_0_LOGIC_ZERO_5021,
      IB => vga_control_pixel_row_addsub0000_0_CYINIT_5037,
      SEL => vga_control_pixel_row_addsub0000_0_CYSELF_5028,
      O => vga_control_Msub_pixel_row_addsub0000_cy_0_Q
    );
  vga_control_pixel_row_addsub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_0_BXINV_5026,
      O => vga_control_pixel_row_addsub0000_0_CYINIT_5037
    );
  vga_control_pixel_row_addsub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_0_F,
      O => vga_control_pixel_row_addsub0000_0_CYSELF_5028
    );
  vga_control_pixel_row_addsub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => vga_control_pixel_row_addsub0000_0_BXINV_5026
    );
  vga_control_pixel_row_addsub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_0_XORG_5024,
      O => vga_control_pixel_row_addsub0000(1)
    );
  vga_control_pixel_row_addsub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y0"
    )
    port map (
      I0 => vga_control_Msub_pixel_row_addsub0000_cy_0_Q,
      I1 => vga_control_pixel_row_addsub0000_0_G,
      O => vga_control_pixel_row_addsub0000_0_XORG_5024
    );
  vga_control_pixel_row_addsub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_0_CYMUXG_5023,
      O => vga_control_Msub_pixel_row_addsub0000_cy_1_Q
    );
  vga_control_pixel_row_addsub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X49Y0"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_0_LOGIC_ZERO_5021,
      IB => vga_control_Msub_pixel_row_addsub0000_cy_0_Q,
      SEL => vga_control_pixel_row_addsub0000_0_CYSELG_5012,
      O => vga_control_pixel_row_addsub0000_0_CYMUXG_5023
    );
  vga_control_pixel_row_addsub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_0_G,
      O => vga_control_pixel_row_addsub0000_0_CYSELG_5012
    );
  vga_control_pixel_row_addsub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X49Y1"
    )
    port map (
      O => vga_control_pixel_row_addsub0000_2_LOGIC_ZERO_5056
    );
  vga_control_pixel_row_addsub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_2_XORF_5076,
      O => vga_control_pixel_row_addsub0000(2)
    );
  vga_control_pixel_row_addsub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y1"
    )
    port map (
      I0 => vga_control_pixel_row_addsub0000_2_CYINIT_5075,
      I1 => vga_control_pixel_row_addsub0000_2_F,
      O => vga_control_pixel_row_addsub0000_2_XORF_5076
    );
  vga_control_pixel_row_addsub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y1"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_2_LOGIC_ZERO_5056,
      IB => vga_control_pixel_row_addsub0000_2_CYINIT_5075,
      SEL => vga_control_pixel_row_addsub0000_2_CYSELF_5062,
      O => vga_control_Msub_pixel_row_addsub0000_cy_2_Q
    );
  vga_control_pixel_row_addsub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y1"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_2_LOGIC_ZERO_5056,
      IB => vga_control_pixel_row_addsub0000_2_LOGIC_ZERO_5056,
      SEL => vga_control_pixel_row_addsub0000_2_CYSELF_5062,
      O => vga_control_pixel_row_addsub0000_2_CYMUXF2_5057
    );
  vga_control_pixel_row_addsub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Msub_pixel_row_addsub0000_cy_1_Q,
      O => vga_control_pixel_row_addsub0000_2_CYINIT_5075
    );
  vga_control_pixel_row_addsub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_2_F,
      O => vga_control_pixel_row_addsub0000_2_CYSELF_5062
    );
  vga_control_pixel_row_addsub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_2_XORG_5064,
      O => vga_control_pixel_row_addsub0000(3)
    );
  vga_control_pixel_row_addsub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y1"
    )
    port map (
      I0 => vga_control_Msub_pixel_row_addsub0000_cy_2_Q,
      I1 => vga_control_pixel_row_addsub0000_2_G,
      O => vga_control_pixel_row_addsub0000_2_XORG_5064
    );
  vga_control_pixel_row_addsub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_2_CYMUXFAST_5061,
      O => vga_control_Msub_pixel_row_addsub0000_cy_3_Q
    );
  vga_control_pixel_row_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Msub_pixel_row_addsub0000_cy_1_Q,
      O => vga_control_pixel_row_addsub0000_2_FASTCARRY_5059
    );
  vga_control_pixel_row_addsub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y1"
    )
    port map (
      I0 => vga_control_pixel_row_addsub0000_2_CYSELG_5047,
      I1 => vga_control_pixel_row_addsub0000_2_CYSELF_5062,
      O => vga_control_pixel_row_addsub0000_2_CYAND_5060
    );
  vga_control_pixel_row_addsub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y1"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_2_CYMUXG2_5058,
      IB => vga_control_pixel_row_addsub0000_2_FASTCARRY_5059,
      SEL => vga_control_pixel_row_addsub0000_2_CYAND_5060,
      O => vga_control_pixel_row_addsub0000_2_CYMUXFAST_5061
    );
  vga_control_pixel_row_addsub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y1"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_2_LOGIC_ZERO_5056,
      IB => vga_control_pixel_row_addsub0000_2_CYMUXF2_5057,
      SEL => vga_control_pixel_row_addsub0000_2_CYSELG_5047,
      O => vga_control_pixel_row_addsub0000_2_CYMUXG2_5058
    );
  vga_control_pixel_row_addsub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_2_G,
      O => vga_control_pixel_row_addsub0000_2_CYSELG_5047
    );
  vga_control_pixel_row_addsub0000_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y2"
    )
    port map (
      O => vga_control_pixel_row_addsub0000_4_LOGIC_ONE_5094
    );
  vga_control_pixel_row_addsub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X49Y2"
    )
    port map (
      O => vga_control_pixel_row_addsub0000_4_LOGIC_ZERO_5114
    );
  vga_control_pixel_row_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_4_XORF_5115,
      O => vga_control_pixel_row_addsub0000(4)
    );
  vga_control_pixel_row_addsub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y2"
    )
    port map (
      I0 => vga_control_pixel_row_addsub0000_4_CYINIT_5113,
      I1 => vga_control_pixel_row_addsub0000_4_F,
      O => vga_control_pixel_row_addsub0000_4_XORF_5115
    );
  vga_control_pixel_row_addsub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y2"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_4_LOGIC_ZERO_5114,
      IB => vga_control_pixel_row_addsub0000_4_CYINIT_5113,
      SEL => vga_control_pixel_row_addsub0000_4_CYSELF_5100,
      O => vga_control_Msub_pixel_row_addsub0000_cy_4_Q
    );
  vga_control_pixel_row_addsub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y2"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_4_LOGIC_ZERO_5114,
      IB => vga_control_pixel_row_addsub0000_4_LOGIC_ZERO_5114,
      SEL => vga_control_pixel_row_addsub0000_4_CYSELF_5100,
      O => vga_control_pixel_row_addsub0000_4_CYMUXF2_5095
    );
  vga_control_pixel_row_addsub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Msub_pixel_row_addsub0000_cy_3_Q,
      O => vga_control_pixel_row_addsub0000_4_CYINIT_5113
    );
  vga_control_pixel_row_addsub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_4_F,
      O => vga_control_pixel_row_addsub0000_4_CYSELF_5100
    );
  vga_control_pixel_row_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_4_XORG_5102,
      O => vga_control_pixel_row_addsub0000(5)
    );
  vga_control_pixel_row_addsub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y2"
    )
    port map (
      I0 => vga_control_Msub_pixel_row_addsub0000_cy_4_Q,
      I1 => vga_control_Msub_pixel_row_addsub0000_lut(5),
      O => vga_control_pixel_row_addsub0000_4_XORG_5102
    );
  vga_control_pixel_row_addsub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_4_CYMUXFAST_5099,
      O => vga_control_Msub_pixel_row_addsub0000_cy_5_Q
    );
  vga_control_pixel_row_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Msub_pixel_row_addsub0000_cy_3_Q,
      O => vga_control_pixel_row_addsub0000_4_FASTCARRY_5097
    );
  vga_control_pixel_row_addsub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y2"
    )
    port map (
      I0 => vga_control_pixel_row_addsub0000_4_CYSELG_5085,
      I1 => vga_control_pixel_row_addsub0000_4_CYSELF_5100,
      O => vga_control_pixel_row_addsub0000_4_CYAND_5098
    );
  vga_control_pixel_row_addsub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y2"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_4_CYMUXG2_5096,
      IB => vga_control_pixel_row_addsub0000_4_FASTCARRY_5097,
      SEL => vga_control_pixel_row_addsub0000_4_CYAND_5098,
      O => vga_control_pixel_row_addsub0000_4_CYMUXFAST_5099
    );
  vga_control_pixel_row_addsub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y2"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_4_LOGIC_ONE_5094,
      IB => vga_control_pixel_row_addsub0000_4_CYMUXF2_5095,
      SEL => vga_control_pixel_row_addsub0000_4_CYSELG_5085,
      O => vga_control_pixel_row_addsub0000_4_CYMUXG2_5096
    );
  vga_control_pixel_row_addsub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Msub_pixel_row_addsub0000_lut(5),
      O => vga_control_pixel_row_addsub0000_4_CYSELG_5085
    );
  vga_control_Msub_pixel_row_addsub0000_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_control_vc(5),
      O => vga_control_Msub_pixel_row_addsub0000_lut(5)
    );
  vga_control_pixel_row_addsub0000_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y3"
    )
    port map (
      O => vga_control_pixel_row_addsub0000_6_LOGIC_ONE_5133
    );
  vga_control_pixel_row_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_6_XORF_5153,
      O => vga_control_pixel_row_addsub0000(6)
    );
  vga_control_pixel_row_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y3"
    )
    port map (
      I0 => vga_control_pixel_row_addsub0000_6_CYINIT_5152,
      I1 => vga_control_Msub_pixel_row_addsub0000_lut(6),
      O => vga_control_pixel_row_addsub0000_6_XORF_5153
    );
  vga_control_pixel_row_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y3"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_6_LOGIC_ONE_5133,
      IB => vga_control_pixel_row_addsub0000_6_CYINIT_5152,
      SEL => vga_control_pixel_row_addsub0000_6_CYSELF_5139,
      O => vga_control_Msub_pixel_row_addsub0000_cy_6_Q
    );
  vga_control_pixel_row_addsub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y3"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_6_LOGIC_ONE_5133,
      IB => vga_control_pixel_row_addsub0000_6_LOGIC_ONE_5133,
      SEL => vga_control_pixel_row_addsub0000_6_CYSELF_5139,
      O => vga_control_pixel_row_addsub0000_6_CYMUXF2_5134
    );
  vga_control_pixel_row_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Msub_pixel_row_addsub0000_cy_5_Q,
      O => vga_control_pixel_row_addsub0000_6_CYINIT_5152
    );
  vga_control_pixel_row_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Msub_pixel_row_addsub0000_lut(6),
      O => vga_control_pixel_row_addsub0000_6_CYSELF_5139
    );
  vga_control_pixel_row_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_6_XORG_5141,
      O => vga_control_pixel_row_addsub0000(7)
    );
  vga_control_pixel_row_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y3"
    )
    port map (
      I0 => vga_control_Msub_pixel_row_addsub0000_cy_6_Q,
      I1 => vga_control_Msub_pixel_row_addsub0000_lut(7),
      O => vga_control_pixel_row_addsub0000_6_XORG_5141
    );
  vga_control_pixel_row_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Msub_pixel_row_addsub0000_cy_5_Q,
      O => vga_control_pixel_row_addsub0000_6_FASTCARRY_5136
    );
  vga_control_pixel_row_addsub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y3"
    )
    port map (
      I0 => vga_control_pixel_row_addsub0000_6_CYSELG_5124,
      I1 => vga_control_pixel_row_addsub0000_6_CYSELF_5139,
      O => vga_control_pixel_row_addsub0000_6_CYAND_5137
    );
  vga_control_pixel_row_addsub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y3"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_6_CYMUXG2_5135,
      IB => vga_control_pixel_row_addsub0000_6_FASTCARRY_5136,
      SEL => vga_control_pixel_row_addsub0000_6_CYAND_5137,
      O => vga_control_pixel_row_addsub0000_6_CYMUXFAST_5138
    );
  vga_control_pixel_row_addsub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y3"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_6_LOGIC_ONE_5133,
      IB => vga_control_pixel_row_addsub0000_6_CYMUXF2_5134,
      SEL => vga_control_pixel_row_addsub0000_6_CYSELG_5124,
      O => vga_control_pixel_row_addsub0000_6_CYMUXG2_5135
    );
  vga_control_pixel_row_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Msub_pixel_row_addsub0000_lut(7),
      O => vga_control_pixel_row_addsub0000_6_CYSELG_5124
    );
  vga_control_Msub_pixel_row_addsub0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_control_vc(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_control_Msub_pixel_row_addsub0000_lut(7)
    );
  vga_control_pixel_row_addsub0000_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y4"
    )
    port map (
      O => vga_control_pixel_row_addsub0000_8_LOGIC_ONE_5183
    );
  vga_control_pixel_row_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y4"
    )
    port map (
      I0 => vga_control_pixel_row_addsub0000_8_CYINIT_5182,
      I1 => vga_control_Msub_pixel_row_addsub0000_lut(8),
      O => vga_control_pixel_row_addsub0000_8_XORF_5184
    );
  vga_control_pixel_row_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y4"
    )
    port map (
      IA => vga_control_pixel_row_addsub0000_8_LOGIC_ONE_5183,
      IB => vga_control_pixel_row_addsub0000_8_CYINIT_5182,
      SEL => vga_control_pixel_row_addsub0000_8_CYSELF_5173,
      O => vga_control_Msub_pixel_row_addsub0000_cy_8_Q
    );
  vga_control_pixel_row_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_6_CYMUXFAST_5138,
      O => vga_control_pixel_row_addsub0000_8_CYINIT_5182
    );
  vga_control_pixel_row_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Msub_pixel_row_addsub0000_lut(8),
      O => vga_control_pixel_row_addsub0000_8_CYSELF_5173
    );
  vga_control_pixel_row_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y4"
    )
    port map (
      I0 => vga_control_Msub_pixel_row_addsub0000_cy_8_Q,
      I1 => vga_control_Msub_pixel_row_addsub0000_lut(9),
      O => vga_control_pixel_row_addsub0000_8_XORG_5170
    );
  vga_control_Msub_pixel_row_addsub0000_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_control_vc(9),
      ADR3 => VCC,
      O => vga_control_Msub_pixel_row_addsub0000_lut(9)
    );
  Result_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      O => Result_0_LOGIC_ONE_5202
    );
  Result_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      O => Result_0_LOGIC_ZERO_5219
    );
  Result_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_XORF_5220,
      O => Result(0)
    );
  Result_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      I0 => Result_0_CYINIT_5218,
      I1 => Result_0_F,
      O => Result_0_XORF_5220
    );
  Result_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      IA => Result_0_LOGIC_ZERO_5219,
      IB => Result_0_CYINIT_5218,
      SEL => Result_0_CYSELF_5209,
      O => Mcount_cycles_current_cy(0)
    );
  Result_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_BXINV_5207,
      O => Result_0_CYINIT_5218
    );
  Result_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_F,
      O => Result_0_CYSELF_5209
    );
  Result_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Result_0_BXINV_5207
    );
  Result_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_XORG_5205,
      O => Result(1)
    );
  Result_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      I0 => Mcount_cycles_current_cy(0),
      I1 => Mcount_cycles_current_lut(1),
      O => Result_0_XORG_5205
    );
  Result_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_CYMUXG_5204,
      O => Mcount_cycles_current_cy(1)
    );
  Result_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      IA => Result_0_LOGIC_ONE_5202,
      IB => Mcount_cycles_current_cy(0),
      SEL => Result_0_CYSELG_5193,
      O => Result_0_CYMUXG_5204
    );
  Result_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(1),
      O => Result_0_CYSELG_5193
    );
  Mcount_cycles_current_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X31Y53"
    )
    port map (
      ADR0 => cycles_current(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(1)
    );
  Result_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      O => Result_2_LOGIC_ONE_5238
    );
  Result_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_XORF_5258,
      O => Result(2)
    );
  Result_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      I0 => Result_2_CYINIT_5257,
      I1 => Mcount_cycles_current_lut(2),
      O => Result_2_XORF_5258
    );
  Result_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      IA => Result_2_LOGIC_ONE_5238,
      IB => Result_2_CYINIT_5257,
      SEL => Result_2_CYSELF_5244,
      O => Mcount_cycles_current_cy(2)
    );
  Result_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      IA => Result_2_LOGIC_ONE_5238,
      IB => Result_2_LOGIC_ONE_5238,
      SEL => Result_2_CYSELF_5244,
      O => Result_2_CYMUXF2_5239
    );
  Result_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(1),
      O => Result_2_CYINIT_5257
    );
  Result_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(2),
      O => Result_2_CYSELF_5244
    );
  Result_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_XORG_5246,
      O => Result(3)
    );
  Result_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      I0 => Mcount_cycles_current_cy(2),
      I1 => Mcount_cycles_current_lut(3),
      O => Result_2_XORG_5246
    );
  Result_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_CYMUXFAST_5243,
      O => Mcount_cycles_current_cy(3)
    );
  Result_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(1),
      O => Result_2_FASTCARRY_5241
    );
  Result_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      I0 => Result_2_CYSELG_5229,
      I1 => Result_2_CYSELF_5244,
      O => Result_2_CYAND_5242
    );
  Result_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      IA => Result_2_CYMUXG2_5240,
      IB => Result_2_FASTCARRY_5241,
      SEL => Result_2_CYAND_5242,
      O => Result_2_CYMUXFAST_5243
    );
  Result_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      IA => Result_2_LOGIC_ONE_5238,
      IB => Result_2_CYMUXF2_5239,
      SEL => Result_2_CYSELG_5229,
      O => Result_2_CYMUXG2_5240
    );
  Result_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(3),
      O => Result_2_CYSELG_5229
    );
  Mcount_cycles_current_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X31Y54"
    )
    port map (
      ADR0 => cycles_current(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(3)
    );
  Result_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      O => Result_4_LOGIC_ONE_5276
    );
  Result_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_XORF_5296,
      O => Result(4)
    );
  Result_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      I0 => Result_4_CYINIT_5295,
      I1 => Mcount_cycles_current_lut(4),
      O => Result_4_XORF_5296
    );
  Result_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      IA => Result_4_LOGIC_ONE_5276,
      IB => Result_4_CYINIT_5295,
      SEL => Result_4_CYSELF_5282,
      O => Mcount_cycles_current_cy(4)
    );
  Result_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      IA => Result_4_LOGIC_ONE_5276,
      IB => Result_4_LOGIC_ONE_5276,
      SEL => Result_4_CYSELF_5282,
      O => Result_4_CYMUXF2_5277
    );
  Result_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(3),
      O => Result_4_CYINIT_5295
    );
  Result_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(4),
      O => Result_4_CYSELF_5282
    );
  Result_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_XORG_5284,
      O => Result(5)
    );
  Result_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      I0 => Mcount_cycles_current_cy(4),
      I1 => Mcount_cycles_current_lut(5),
      O => Result_4_XORG_5284
    );
  Result_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_CYMUXFAST_5281,
      O => Mcount_cycles_current_cy(5)
    );
  Result_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(3),
      O => Result_4_FASTCARRY_5279
    );
  Result_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      I0 => Result_4_CYSELG_5267,
      I1 => Result_4_CYSELF_5282,
      O => Result_4_CYAND_5280
    );
  Result_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      IA => Result_4_CYMUXG2_5278,
      IB => Result_4_FASTCARRY_5279,
      SEL => Result_4_CYAND_5280,
      O => Result_4_CYMUXFAST_5281
    );
  Result_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      IA => Result_4_LOGIC_ONE_5276,
      IB => Result_4_CYMUXF2_5277,
      SEL => Result_4_CYSELG_5267,
      O => Result_4_CYMUXG2_5278
    );
  Result_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(5),
      O => Result_4_CYSELG_5267
    );
  Mcount_cycles_current_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X31Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => cycles_current(5),
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(5)
    );
  Result_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      O => Result_6_LOGIC_ONE_5314
    );
  Result_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_XORF_5334,
      O => Result(6)
    );
  Result_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      I0 => Result_6_CYINIT_5333,
      I1 => Mcount_cycles_current_lut(6),
      O => Result_6_XORF_5334
    );
  Result_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      IA => Result_6_LOGIC_ONE_5314,
      IB => Result_6_CYINIT_5333,
      SEL => Result_6_CYSELF_5320,
      O => Mcount_cycles_current_cy(6)
    );
  Result_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      IA => Result_6_LOGIC_ONE_5314,
      IB => Result_6_LOGIC_ONE_5314,
      SEL => Result_6_CYSELF_5320,
      O => Result_6_CYMUXF2_5315
    );
  Result_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(5),
      O => Result_6_CYINIT_5333
    );
  Result_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(6),
      O => Result_6_CYSELF_5320
    );
  Result_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_XORG_5322,
      O => Result(7)
    );
  Result_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      I0 => Mcount_cycles_current_cy(6),
      I1 => Mcount_cycles_current_lut(7),
      O => Result_6_XORG_5322
    );
  Result_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_CYMUXFAST_5319,
      O => Mcount_cycles_current_cy(7)
    );
  Result_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(5),
      O => Result_6_FASTCARRY_5317
    );
  Result_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      I0 => Result_6_CYSELG_5305,
      I1 => Result_6_CYSELF_5320,
      O => Result_6_CYAND_5318
    );
  Result_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      IA => Result_6_CYMUXG2_5316,
      IB => Result_6_FASTCARRY_5317,
      SEL => Result_6_CYAND_5318,
      O => Result_6_CYMUXFAST_5319
    );
  Result_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      IA => Result_6_LOGIC_ONE_5314,
      IB => Result_6_CYMUXF2_5315,
      SEL => Result_6_CYSELG_5305,
      O => Result_6_CYMUXG2_5316
    );
  Result_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(7),
      O => Result_6_CYSELG_5305
    );
  Mcount_cycles_current_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X31Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => cycles_current(7),
      O => Mcount_cycles_current_lut(7)
    );
  Result_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y57"
    )
    port map (
      O => Result_8_LOGIC_ONE_5352
    );
  Result_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_XORF_5372,
      O => Result(8)
    );
  Result_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y57"
    )
    port map (
      I0 => Result_8_CYINIT_5371,
      I1 => Mcount_cycles_current_lut(8),
      O => Result_8_XORF_5372
    );
  Result_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y57"
    )
    port map (
      IA => Result_8_LOGIC_ONE_5352,
      IB => Result_8_CYINIT_5371,
      SEL => Result_8_CYSELF_5358,
      O => Mcount_cycles_current_cy(8)
    );
  Result_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y57"
    )
    port map (
      IA => Result_8_LOGIC_ONE_5352,
      IB => Result_8_LOGIC_ONE_5352,
      SEL => Result_8_CYSELF_5358,
      O => Result_8_CYMUXF2_5353
    );
  Result_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(7),
      O => Result_8_CYINIT_5371
    );
  Result_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(8),
      O => Result_8_CYSELF_5358
    );
  Result_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_XORG_5360,
      O => Result(9)
    );
  Result_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y57"
    )
    port map (
      I0 => Mcount_cycles_current_cy(8),
      I1 => Mcount_cycles_current_lut(9),
      O => Result_8_XORG_5360
    );
  Result_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_CYMUXFAST_5357,
      O => Mcount_cycles_current_cy(9)
    );
  Result_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(7),
      O => Result_8_FASTCARRY_5355
    );
  Result_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y57"
    )
    port map (
      I0 => Result_8_CYSELG_5343,
      I1 => Result_8_CYSELF_5358,
      O => Result_8_CYAND_5356
    );
  Result_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y57"
    )
    port map (
      IA => Result_8_CYMUXG2_5354,
      IB => Result_8_FASTCARRY_5355,
      SEL => Result_8_CYAND_5356,
      O => Result_8_CYMUXFAST_5357
    );
  Result_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y57"
    )
    port map (
      IA => Result_8_LOGIC_ONE_5352,
      IB => Result_8_CYMUXF2_5353,
      SEL => Result_8_CYSELG_5343,
      O => Result_8_CYMUXG2_5354
    );
  Result_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(9),
      O => Result_8_CYSELG_5343
    );
  Mcount_cycles_current_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X31Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => cycles_current(9),
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(9)
    );
  Result_10_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y58"
    )
    port map (
      O => Result_10_LOGIC_ONE_5390
    );
  Result_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_XORF_5410,
      O => Result(10)
    );
  Result_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y58"
    )
    port map (
      I0 => Result_10_CYINIT_5409,
      I1 => Mcount_cycles_current_lut(10),
      O => Result_10_XORF_5410
    );
  Result_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y58"
    )
    port map (
      IA => Result_10_LOGIC_ONE_5390,
      IB => Result_10_CYINIT_5409,
      SEL => Result_10_CYSELF_5396,
      O => Mcount_cycles_current_cy(10)
    );
  Result_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y58"
    )
    port map (
      IA => Result_10_LOGIC_ONE_5390,
      IB => Result_10_LOGIC_ONE_5390,
      SEL => Result_10_CYSELF_5396,
      O => Result_10_CYMUXF2_5391
    );
  Result_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(9),
      O => Result_10_CYINIT_5409
    );
  Result_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(10),
      O => Result_10_CYSELF_5396
    );
  Result_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_XORG_5398,
      O => Result(11)
    );
  Result_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y58"
    )
    port map (
      I0 => Mcount_cycles_current_cy(10),
      I1 => Mcount_cycles_current_lut(11),
      O => Result_10_XORG_5398
    );
  Result_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_CYMUXFAST_5395,
      O => Mcount_cycles_current_cy(11)
    );
  Result_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(9),
      O => Result_10_FASTCARRY_5393
    );
  Result_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y58"
    )
    port map (
      I0 => Result_10_CYSELG_5381,
      I1 => Result_10_CYSELF_5396,
      O => Result_10_CYAND_5394
    );
  Result_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y58"
    )
    port map (
      IA => Result_10_CYMUXG2_5392,
      IB => Result_10_FASTCARRY_5393,
      SEL => Result_10_CYAND_5394,
      O => Result_10_CYMUXFAST_5395
    );
  Result_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y58"
    )
    port map (
      IA => Result_10_LOGIC_ONE_5390,
      IB => Result_10_CYMUXF2_5391,
      SEL => Result_10_CYSELG_5381,
      O => Result_10_CYMUXG2_5392
    );
  Result_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(11),
      O => Result_10_CYSELG_5381
    );
  Mcount_cycles_current_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X31Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => cycles_current(11),
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(11)
    );
  Result_12_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y59"
    )
    port map (
      O => Result_12_LOGIC_ONE_5428
    );
  Result_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_XORF_5448,
      O => Result(12)
    );
  Result_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y59"
    )
    port map (
      I0 => Result_12_CYINIT_5447,
      I1 => Mcount_cycles_current_lut(12),
      O => Result_12_XORF_5448
    );
  Result_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y59"
    )
    port map (
      IA => Result_12_LOGIC_ONE_5428,
      IB => Result_12_CYINIT_5447,
      SEL => Result_12_CYSELF_5434,
      O => Mcount_cycles_current_cy(12)
    );
  Result_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y59"
    )
    port map (
      IA => Result_12_LOGIC_ONE_5428,
      IB => Result_12_LOGIC_ONE_5428,
      SEL => Result_12_CYSELF_5434,
      O => Result_12_CYMUXF2_5429
    );
  Result_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(11),
      O => Result_12_CYINIT_5447
    );
  Result_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(12),
      O => Result_12_CYSELF_5434
    );
  Result_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_XORG_5436,
      O => Result(13)
    );
  Result_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y59"
    )
    port map (
      I0 => Mcount_cycles_current_cy(12),
      I1 => Mcount_cycles_current_lut(13),
      O => Result_12_XORG_5436
    );
  Result_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_CYMUXFAST_5433,
      O => Mcount_cycles_current_cy(13)
    );
  Result_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(11),
      O => Result_12_FASTCARRY_5431
    );
  Result_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y59"
    )
    port map (
      I0 => Result_12_CYSELG_5419,
      I1 => Result_12_CYSELF_5434,
      O => Result_12_CYAND_5432
    );
  Result_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y59"
    )
    port map (
      IA => Result_12_CYMUXG2_5430,
      IB => Result_12_FASTCARRY_5431,
      SEL => Result_12_CYAND_5432,
      O => Result_12_CYMUXFAST_5433
    );
  Result_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y59"
    )
    port map (
      IA => Result_12_LOGIC_ONE_5428,
      IB => Result_12_CYMUXF2_5429,
      SEL => Result_12_CYSELG_5419,
      O => Result_12_CYMUXG2_5430
    );
  Result_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(13),
      O => Result_12_CYSELG_5419
    );
  Mcount_cycles_current_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(13)
    );
  Result_14_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y60"
    )
    port map (
      O => Result_14_LOGIC_ONE_5466
    );
  Result_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y60",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_XORF_5486,
      O => Result(14)
    );
  Result_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y60"
    )
    port map (
      I0 => Result_14_CYINIT_5485,
      I1 => Mcount_cycles_current_lut(14),
      O => Result_14_XORF_5486
    );
  Result_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y60"
    )
    port map (
      IA => Result_14_LOGIC_ONE_5466,
      IB => Result_14_CYINIT_5485,
      SEL => Result_14_CYSELF_5472,
      O => Mcount_cycles_current_cy(14)
    );
  Result_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y60"
    )
    port map (
      IA => Result_14_LOGIC_ONE_5466,
      IB => Result_14_LOGIC_ONE_5466,
      SEL => Result_14_CYSELF_5472,
      O => Result_14_CYMUXF2_5467
    );
  Result_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y60",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(13),
      O => Result_14_CYINIT_5485
    );
  Result_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y60",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(14),
      O => Result_14_CYSELF_5472
    );
  Result_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y60",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_XORG_5474,
      O => Result(15)
    );
  Result_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y60"
    )
    port map (
      I0 => Mcount_cycles_current_cy(14),
      I1 => Mcount_cycles_current_lut(15),
      O => Result_14_XORG_5474
    );
  Result_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y60",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_CYMUXFAST_5471,
      O => Mcount_cycles_current_cy(15)
    );
  Result_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y60",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(13),
      O => Result_14_FASTCARRY_5469
    );
  Result_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y60"
    )
    port map (
      I0 => Result_14_CYSELG_5457,
      I1 => Result_14_CYSELF_5472,
      O => Result_14_CYAND_5470
    );
  Result_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y60"
    )
    port map (
      IA => Result_14_CYMUXG2_5468,
      IB => Result_14_FASTCARRY_5469,
      SEL => Result_14_CYAND_5470,
      O => Result_14_CYMUXFAST_5471
    );
  Result_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y60"
    )
    port map (
      IA => Result_14_LOGIC_ONE_5466,
      IB => Result_14_CYMUXF2_5467,
      SEL => Result_14_CYSELG_5457,
      O => Result_14_CYMUXG2_5468
    );
  Result_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y60",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(15),
      O => Result_14_CYSELG_5457
    );
  Mcount_cycles_current_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(15)
    );
  Result_16_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y61"
    )
    port map (
      O => Result_16_LOGIC_ONE_5504
    );
  Result_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_XORF_5524,
      O => Result(16)
    );
  Result_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y61"
    )
    port map (
      I0 => Result_16_CYINIT_5523,
      I1 => Mcount_cycles_current_lut(16),
      O => Result_16_XORF_5524
    );
  Result_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y61"
    )
    port map (
      IA => Result_16_LOGIC_ONE_5504,
      IB => Result_16_CYINIT_5523,
      SEL => Result_16_CYSELF_5510,
      O => Mcount_cycles_current_cy(16)
    );
  Result_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y61"
    )
    port map (
      IA => Result_16_LOGIC_ONE_5504,
      IB => Result_16_LOGIC_ONE_5504,
      SEL => Result_16_CYSELF_5510,
      O => Result_16_CYMUXF2_5505
    );
  Result_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(15),
      O => Result_16_CYINIT_5523
    );
  Result_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(16),
      O => Result_16_CYSELF_5510
    );
  Result_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_XORG_5512,
      O => Result(17)
    );
  Result_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y61"
    )
    port map (
      I0 => Mcount_cycles_current_cy(16),
      I1 => Mcount_cycles_current_lut(17),
      O => Result_16_XORG_5512
    );
  Result_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_CYMUXFAST_5509,
      O => Mcount_cycles_current_cy(17)
    );
  Result_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(15),
      O => Result_16_FASTCARRY_5507
    );
  Result_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y61"
    )
    port map (
      I0 => Result_16_CYSELG_5495,
      I1 => Result_16_CYSELF_5510,
      O => Result_16_CYAND_5508
    );
  Result_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y61"
    )
    port map (
      IA => Result_16_CYMUXG2_5506,
      IB => Result_16_FASTCARRY_5507,
      SEL => Result_16_CYAND_5508,
      O => Result_16_CYMUXFAST_5509
    );
  Result_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y61"
    )
    port map (
      IA => Result_16_LOGIC_ONE_5504,
      IB => Result_16_CYMUXF2_5505,
      SEL => Result_16_CYSELG_5495,
      O => Result_16_CYMUXG2_5506
    );
  Result_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(17),
      O => Result_16_CYSELG_5495
    );
  Mcount_cycles_current_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(17)
    );
  Result_18_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y62"
    )
    port map (
      O => Result_18_LOGIC_ONE_5542
    );
  Result_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y62",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_XORF_5562,
      O => Result(18)
    );
  Result_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y62"
    )
    port map (
      I0 => Result_18_CYINIT_5561,
      I1 => Mcount_cycles_current_lut(18),
      O => Result_18_XORF_5562
    );
  Result_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y62"
    )
    port map (
      IA => Result_18_LOGIC_ONE_5542,
      IB => Result_18_CYINIT_5561,
      SEL => Result_18_CYSELF_5548,
      O => Mcount_cycles_current_cy(18)
    );
  Result_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y62"
    )
    port map (
      IA => Result_18_LOGIC_ONE_5542,
      IB => Result_18_LOGIC_ONE_5542,
      SEL => Result_18_CYSELF_5548,
      O => Result_18_CYMUXF2_5543
    );
  Result_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y62",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(17),
      O => Result_18_CYINIT_5561
    );
  Result_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y62",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(18),
      O => Result_18_CYSELF_5548
    );
  Result_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y62",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_XORG_5550,
      O => Result(19)
    );
  Result_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y62"
    )
    port map (
      I0 => Mcount_cycles_current_cy(18),
      I1 => Mcount_cycles_current_lut(19),
      O => Result_18_XORG_5550
    );
  Result_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y62",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_CYMUXFAST_5547,
      O => Mcount_cycles_current_cy(19)
    );
  Result_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y62",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(17),
      O => Result_18_FASTCARRY_5545
    );
  Result_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y62"
    )
    port map (
      I0 => Result_18_CYSELG_5533,
      I1 => Result_18_CYSELF_5548,
      O => Result_18_CYAND_5546
    );
  Result_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y62"
    )
    port map (
      IA => Result_18_CYMUXG2_5544,
      IB => Result_18_FASTCARRY_5545,
      SEL => Result_18_CYAND_5546,
      O => Result_18_CYMUXFAST_5547
    );
  Result_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y62"
    )
    port map (
      IA => Result_18_LOGIC_ONE_5542,
      IB => Result_18_CYMUXF2_5543,
      SEL => Result_18_CYSELG_5533,
      O => Result_18_CYMUXG2_5544
    );
  Result_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y62",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(19),
      O => Result_18_CYSELG_5533
    );
  Mcount_cycles_current_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(19)
    );
  Result_20_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y63"
    )
    port map (
      O => Result_20_LOGIC_ONE_5580
    );
  Result_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y63",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_XORF_5600,
      O => Result(20)
    );
  Result_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y63"
    )
    port map (
      I0 => Result_20_CYINIT_5599,
      I1 => Mcount_cycles_current_lut(20),
      O => Result_20_XORF_5600
    );
  Result_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y63"
    )
    port map (
      IA => Result_20_LOGIC_ONE_5580,
      IB => Result_20_CYINIT_5599,
      SEL => Result_20_CYSELF_5586,
      O => Mcount_cycles_current_cy(20)
    );
  Result_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y63"
    )
    port map (
      IA => Result_20_LOGIC_ONE_5580,
      IB => Result_20_LOGIC_ONE_5580,
      SEL => Result_20_CYSELF_5586,
      O => Result_20_CYMUXF2_5581
    );
  Result_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y63",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(19),
      O => Result_20_CYINIT_5599
    );
  Result_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y63",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(20),
      O => Result_20_CYSELF_5586
    );
  Result_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y63",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_XORG_5588,
      O => Result(21)
    );
  Result_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y63"
    )
    port map (
      I0 => Mcount_cycles_current_cy(20),
      I1 => Mcount_cycles_current_lut(21),
      O => Result_20_XORG_5588
    );
  Result_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y63",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_CYMUXFAST_5585,
      O => Mcount_cycles_current_cy(21)
    );
  Result_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y63",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(19),
      O => Result_20_FASTCARRY_5583
    );
  Result_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y63"
    )
    port map (
      I0 => Result_20_CYSELG_5571,
      I1 => Result_20_CYSELF_5586,
      O => Result_20_CYAND_5584
    );
  Result_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y63"
    )
    port map (
      IA => Result_20_CYMUXG2_5582,
      IB => Result_20_FASTCARRY_5583,
      SEL => Result_20_CYAND_5584,
      O => Result_20_CYMUXFAST_5585
    );
  Result_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y63"
    )
    port map (
      IA => Result_20_LOGIC_ONE_5580,
      IB => Result_20_CYMUXF2_5581,
      SEL => Result_20_CYSELG_5571,
      O => Result_20_CYMUXG2_5582
    );
  Result_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y63",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(21),
      O => Result_20_CYSELG_5571
    );
  Mcount_cycles_current_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X31Y63"
    )
    port map (
      ADR0 => cycles_current(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(21)
    );
  Result_22_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y64"
    )
    port map (
      O => Result_22_LOGIC_ONE_5618
    );
  Result_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_XORF_5638,
      O => Result(22)
    );
  Result_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y64"
    )
    port map (
      I0 => Result_22_CYINIT_5637,
      I1 => Mcount_cycles_current_lut(22),
      O => Result_22_XORF_5638
    );
  Result_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y64"
    )
    port map (
      IA => Result_22_LOGIC_ONE_5618,
      IB => Result_22_CYINIT_5637,
      SEL => Result_22_CYSELF_5624,
      O => Mcount_cycles_current_cy(22)
    );
  Result_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y64"
    )
    port map (
      IA => Result_22_LOGIC_ONE_5618,
      IB => Result_22_LOGIC_ONE_5618,
      SEL => Result_22_CYSELF_5624,
      O => Result_22_CYMUXF2_5619
    );
  Result_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(21),
      O => Result_22_CYINIT_5637
    );
  Result_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(22),
      O => Result_22_CYSELF_5624
    );
  Result_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_XORG_5626,
      O => Result(23)
    );
  Result_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y64"
    )
    port map (
      I0 => Mcount_cycles_current_cy(22),
      I1 => Mcount_cycles_current_lut(23),
      O => Result_22_XORG_5626
    );
  Result_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_CYMUXFAST_5623,
      O => Mcount_cycles_current_cy(23)
    );
  Result_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(21),
      O => Result_22_FASTCARRY_5621
    );
  Result_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y64"
    )
    port map (
      I0 => Result_22_CYSELG_5609,
      I1 => Result_22_CYSELF_5624,
      O => Result_22_CYAND_5622
    );
  Result_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y64"
    )
    port map (
      IA => Result_22_CYMUXG2_5620,
      IB => Result_22_FASTCARRY_5621,
      SEL => Result_22_CYAND_5622,
      O => Result_22_CYMUXFAST_5623
    );
  Result_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y64"
    )
    port map (
      IA => Result_22_LOGIC_ONE_5618,
      IB => Result_22_CYMUXF2_5619,
      SEL => Result_22_CYSELG_5609,
      O => Result_22_CYMUXG2_5620
    );
  Result_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(23),
      O => Result_22_CYSELG_5609
    );
  Mcount_cycles_current_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X31Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => cycles_current(23),
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(23)
    );
  Result_24_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y65"
    )
    port map (
      O => Result_24_LOGIC_ONE_5656
    );
  Result_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y65",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_XORF_5676,
      O => Result(24)
    );
  Result_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y65"
    )
    port map (
      I0 => Result_24_CYINIT_5675,
      I1 => Mcount_cycles_current_lut(24),
      O => Result_24_XORF_5676
    );
  Result_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y65"
    )
    port map (
      IA => Result_24_LOGIC_ONE_5656,
      IB => Result_24_CYINIT_5675,
      SEL => Result_24_CYSELF_5662,
      O => Mcount_cycles_current_cy(24)
    );
  Result_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y65"
    )
    port map (
      IA => Result_24_LOGIC_ONE_5656,
      IB => Result_24_LOGIC_ONE_5656,
      SEL => Result_24_CYSELF_5662,
      O => Result_24_CYMUXF2_5657
    );
  Result_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y65",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(23),
      O => Result_24_CYINIT_5675
    );
  Result_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y65",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(24),
      O => Result_24_CYSELF_5662
    );
  Result_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y65",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_XORG_5664,
      O => Result(25)
    );
  Result_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y65"
    )
    port map (
      I0 => Mcount_cycles_current_cy(24),
      I1 => Mcount_cycles_current_lut(25),
      O => Result_24_XORG_5664
    );
  Result_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y65",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_CYMUXFAST_5661,
      O => Mcount_cycles_current_cy(25)
    );
  Result_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y65",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(23),
      O => Result_24_FASTCARRY_5659
    );
  Result_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y65"
    )
    port map (
      I0 => Result_24_CYSELG_5647,
      I1 => Result_24_CYSELF_5662,
      O => Result_24_CYAND_5660
    );
  Result_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y65"
    )
    port map (
      IA => Result_24_CYMUXG2_5658,
      IB => Result_24_FASTCARRY_5659,
      SEL => Result_24_CYAND_5660,
      O => Result_24_CYMUXFAST_5661
    );
  Result_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y65"
    )
    port map (
      IA => Result_24_LOGIC_ONE_5656,
      IB => Result_24_CYMUXF2_5657,
      SEL => Result_24_CYSELG_5647,
      O => Result_24_CYMUXG2_5658
    );
  Result_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y65",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(25),
      O => Result_24_CYSELG_5647
    );
  Mcount_cycles_current_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current(25),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(25)
    );
  Result_26_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y66"
    )
    port map (
      O => Result_26_LOGIC_ONE_5694
    );
  Result_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y66",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_XORF_5714,
      O => Result(26)
    );
  Result_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y66"
    )
    port map (
      I0 => Result_26_CYINIT_5713,
      I1 => Mcount_cycles_current_lut(26),
      O => Result_26_XORF_5714
    );
  Result_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y66"
    )
    port map (
      IA => Result_26_LOGIC_ONE_5694,
      IB => Result_26_CYINIT_5713,
      SEL => Result_26_CYSELF_5700,
      O => Mcount_cycles_current_cy(26)
    );
  Result_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y66"
    )
    port map (
      IA => Result_26_LOGIC_ONE_5694,
      IB => Result_26_LOGIC_ONE_5694,
      SEL => Result_26_CYSELF_5700,
      O => Result_26_CYMUXF2_5695
    );
  Result_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y66",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(25),
      O => Result_26_CYINIT_5713
    );
  Result_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y66",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(26),
      O => Result_26_CYSELF_5700
    );
  Result_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y66",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_XORG_5702,
      O => Result(27)
    );
  Result_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y66"
    )
    port map (
      I0 => Mcount_cycles_current_cy(26),
      I1 => Mcount_cycles_current_lut(27),
      O => Result_26_XORG_5702
    );
  Result_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y66",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_CYMUXFAST_5699,
      O => Mcount_cycles_current_cy(27)
    );
  Result_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y66",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(25),
      O => Result_26_FASTCARRY_5697
    );
  Result_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y66"
    )
    port map (
      I0 => Result_26_CYSELG_5685,
      I1 => Result_26_CYSELF_5700,
      O => Result_26_CYAND_5698
    );
  Result_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y66"
    )
    port map (
      IA => Result_26_CYMUXG2_5696,
      IB => Result_26_FASTCARRY_5697,
      SEL => Result_26_CYAND_5698,
      O => Result_26_CYMUXFAST_5699
    );
  Result_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y66"
    )
    port map (
      IA => Result_26_LOGIC_ONE_5694,
      IB => Result_26_CYMUXF2_5695,
      SEL => Result_26_CYSELG_5685,
      O => Result_26_CYMUXG2_5696
    );
  Result_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y66",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(27),
      O => Result_26_CYSELG_5685
    );
  Mcount_cycles_current_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X31Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => cycles_current(27),
      O => Mcount_cycles_current_lut(27)
    );
  Result_28_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y67"
    )
    port map (
      O => Result_28_LOGIC_ONE_5732
    );
  Result_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y67",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_XORF_5752,
      O => Result(28)
    );
  Result_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y67"
    )
    port map (
      I0 => Result_28_CYINIT_5751,
      I1 => Mcount_cycles_current_lut(28),
      O => Result_28_XORF_5752
    );
  Result_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y67"
    )
    port map (
      IA => Result_28_LOGIC_ONE_5732,
      IB => Result_28_CYINIT_5751,
      SEL => Result_28_CYSELF_5738,
      O => Mcount_cycles_current_cy(28)
    );
  Result_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y67"
    )
    port map (
      IA => Result_28_LOGIC_ONE_5732,
      IB => Result_28_LOGIC_ONE_5732,
      SEL => Result_28_CYSELF_5738,
      O => Result_28_CYMUXF2_5733
    );
  Result_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y67",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(27),
      O => Result_28_CYINIT_5751
    );
  Result_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y67",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(28),
      O => Result_28_CYSELF_5738
    );
  Result_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y67",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_XORG_5740,
      O => Result(29)
    );
  Result_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y67"
    )
    port map (
      I0 => Mcount_cycles_current_cy(28),
      I1 => Mcount_cycles_current_lut(29),
      O => Result_28_XORG_5740
    );
  Result_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y67",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_cy(27),
      O => Result_28_FASTCARRY_5735
    );
  Result_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y67"
    )
    port map (
      I0 => Result_28_CYSELG_5723,
      I1 => Result_28_CYSELF_5738,
      O => Result_28_CYAND_5736
    );
  Result_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y67"
    )
    port map (
      IA => Result_28_CYMUXG2_5734,
      IB => Result_28_FASTCARRY_5735,
      SEL => Result_28_CYAND_5736,
      O => Result_28_CYMUXFAST_5737
    );
  Result_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y67"
    )
    port map (
      IA => Result_28_LOGIC_ONE_5732,
      IB => Result_28_CYMUXF2_5733,
      SEL => Result_28_CYSELG_5723,
      O => Result_28_CYMUXG2_5734
    );
  Result_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y67",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_lut(29),
      O => Result_28_CYSELG_5723
    );
  Mcount_cycles_current_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X31Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => cycles_current(29),
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(29)
    );
  Result_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y68",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_XORF_5767,
      O => Result(30)
    );
  Result_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y68"
    )
    port map (
      I0 => Result_30_CYINIT_5766,
      I1 => Mcount_cycles_current_lut(30),
      O => Result_30_XORF_5767
    );
  Result_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y68",
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_CYMUXFAST_5737,
      O => Result_30_CYINIT_5766
    );
  Mcount_cycles_current_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(30)
    );
  sig_uart_bytes_received_current_addsub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_0_LOGIC_ZERO_5785
    );
  sig_uart_bytes_received_current_addsub0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_0_LOGIC_ONE_5802
    );
  sig_uart_bytes_received_current_addsub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_0_XORF_5803,
      O => sig_uart_bytes_received_current_addsub0000(0)
    );
  sig_uart_bytes_received_current_addsub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_0_CYINIT_5801,
      I1 => Madd_sig_uart_bytes_received_current_addsub0000_lut(0),
      O => sig_uart_bytes_received_current_addsub0000_0_XORF_5803
    );
  sig_uart_bytes_received_current_addsub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_0_LOGIC_ONE_5802,
      IB => sig_uart_bytes_received_current_addsub0000_0_CYINIT_5801,
      SEL => sig_uart_bytes_received_current_addsub0000_0_CYSELF_5792,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(0)
    );
  sig_uart_bytes_received_current_addsub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_0_BXINV_5790,
      O => sig_uart_bytes_received_current_addsub0000_0_CYINIT_5801
    );
  sig_uart_bytes_received_current_addsub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_lut(0),
      O => sig_uart_bytes_received_current_addsub0000_0_CYSELF_5792
    );
  sig_uart_bytes_received_current_addsub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => sig_uart_bytes_received_current_addsub0000_0_BXINV_5790
    );
  sig_uart_bytes_received_current_addsub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_0_XORG_5788,
      O => sig_uart_bytes_received_current_addsub0000(1)
    );
  sig_uart_bytes_received_current_addsub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(0),
      I1 => sig_uart_bytes_received_current_addsub0000_0_G,
      O => sig_uart_bytes_received_current_addsub0000_0_XORG_5788
    );
  sig_uart_bytes_received_current_addsub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_0_CYMUXG_5787,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(1)
    );
  sig_uart_bytes_received_current_addsub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_0_LOGIC_ZERO_5785,
      IB => Madd_sig_uart_bytes_received_current_addsub0000_cy(0),
      SEL => sig_uart_bytes_received_current_addsub0000_0_CYSELG_5776,
      O => sig_uart_bytes_received_current_addsub0000_0_CYMUXG_5787
    );
  sig_uart_bytes_received_current_addsub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_0_G,
      O => sig_uart_bytes_received_current_addsub0000_0_CYSELG_5776
    );
  sig_uart_bytes_received_current_addsub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_2_LOGIC_ZERO_5821
    );
  sig_uart_bytes_received_current_addsub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_2_XORF_5841,
      O => sig_uart_bytes_received_current_addsub0000(2)
    );
  sig_uart_bytes_received_current_addsub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_2_CYINIT_5840,
      I1 => sig_uart_bytes_received_current_addsub0000_2_F,
      O => sig_uart_bytes_received_current_addsub0000_2_XORF_5841
    );
  sig_uart_bytes_received_current_addsub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_2_LOGIC_ZERO_5821,
      IB => sig_uart_bytes_received_current_addsub0000_2_CYINIT_5840,
      SEL => sig_uart_bytes_received_current_addsub0000_2_CYSELF_5827,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(2)
    );
  sig_uart_bytes_received_current_addsub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_2_LOGIC_ZERO_5821,
      IB => sig_uart_bytes_received_current_addsub0000_2_LOGIC_ZERO_5821,
      SEL => sig_uart_bytes_received_current_addsub0000_2_CYSELF_5827,
      O => sig_uart_bytes_received_current_addsub0000_2_CYMUXF2_5822
    );
  sig_uart_bytes_received_current_addsub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(1),
      O => sig_uart_bytes_received_current_addsub0000_2_CYINIT_5840
    );
  sig_uart_bytes_received_current_addsub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_2_F,
      O => sig_uart_bytes_received_current_addsub0000_2_CYSELF_5827
    );
  sig_uart_bytes_received_current_addsub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_2_XORG_5829,
      O => sig_uart_bytes_received_current_addsub0000(3)
    );
  sig_uart_bytes_received_current_addsub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(2),
      I1 => sig_uart_bytes_received_current_addsub0000_2_G,
      O => sig_uart_bytes_received_current_addsub0000_2_XORG_5829
    );
  sig_uart_bytes_received_current_addsub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_2_CYMUXFAST_5826,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(3)
    );
  sig_uart_bytes_received_current_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(1),
      O => sig_uart_bytes_received_current_addsub0000_2_FASTCARRY_5824
    );
  sig_uart_bytes_received_current_addsub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_2_CYSELG_5812,
      I1 => sig_uart_bytes_received_current_addsub0000_2_CYSELF_5827,
      O => sig_uart_bytes_received_current_addsub0000_2_CYAND_5825
    );
  sig_uart_bytes_received_current_addsub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_2_CYMUXG2_5823,
      IB => sig_uart_bytes_received_current_addsub0000_2_FASTCARRY_5824,
      SEL => sig_uart_bytes_received_current_addsub0000_2_CYAND_5825,
      O => sig_uart_bytes_received_current_addsub0000_2_CYMUXFAST_5826
    );
  sig_uart_bytes_received_current_addsub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_2_LOGIC_ZERO_5821,
      IB => sig_uart_bytes_received_current_addsub0000_2_CYMUXF2_5822,
      SEL => sig_uart_bytes_received_current_addsub0000_2_CYSELG_5812,
      O => sig_uart_bytes_received_current_addsub0000_2_CYMUXG2_5823
    );
  sig_uart_bytes_received_current_addsub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_2_G,
      O => sig_uart_bytes_received_current_addsub0000_2_CYSELG_5812
    );
  sig_uart_bytes_received_current_addsub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_4_LOGIC_ZERO_5859
    );
  sig_uart_bytes_received_current_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_4_XORF_5879,
      O => sig_uart_bytes_received_current_addsub0000(4)
    );
  sig_uart_bytes_received_current_addsub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_4_CYINIT_5878,
      I1 => sig_uart_bytes_received_current_addsub0000_4_F,
      O => sig_uart_bytes_received_current_addsub0000_4_XORF_5879
    );
  sig_uart_bytes_received_current_addsub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_4_LOGIC_ZERO_5859,
      IB => sig_uart_bytes_received_current_addsub0000_4_CYINIT_5878,
      SEL => sig_uart_bytes_received_current_addsub0000_4_CYSELF_5865,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(4)
    );
  sig_uart_bytes_received_current_addsub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_4_LOGIC_ZERO_5859,
      IB => sig_uart_bytes_received_current_addsub0000_4_LOGIC_ZERO_5859,
      SEL => sig_uart_bytes_received_current_addsub0000_4_CYSELF_5865,
      O => sig_uart_bytes_received_current_addsub0000_4_CYMUXF2_5860
    );
  sig_uart_bytes_received_current_addsub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(3),
      O => sig_uart_bytes_received_current_addsub0000_4_CYINIT_5878
    );
  sig_uart_bytes_received_current_addsub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_4_F,
      O => sig_uart_bytes_received_current_addsub0000_4_CYSELF_5865
    );
  sig_uart_bytes_received_current_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_4_XORG_5867,
      O => sig_uart_bytes_received_current_addsub0000(5)
    );
  sig_uart_bytes_received_current_addsub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(4),
      I1 => sig_uart_bytes_received_current_addsub0000_4_G,
      O => sig_uart_bytes_received_current_addsub0000_4_XORG_5867
    );
  sig_uart_bytes_received_current_addsub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_4_CYMUXFAST_5864,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(5)
    );
  sig_uart_bytes_received_current_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(3),
      O => sig_uart_bytes_received_current_addsub0000_4_FASTCARRY_5862
    );
  sig_uart_bytes_received_current_addsub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_4_CYSELG_5850,
      I1 => sig_uart_bytes_received_current_addsub0000_4_CYSELF_5865,
      O => sig_uart_bytes_received_current_addsub0000_4_CYAND_5863
    );
  sig_uart_bytes_received_current_addsub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_4_CYMUXG2_5861,
      IB => sig_uart_bytes_received_current_addsub0000_4_FASTCARRY_5862,
      SEL => sig_uart_bytes_received_current_addsub0000_4_CYAND_5863,
      O => sig_uart_bytes_received_current_addsub0000_4_CYMUXFAST_5864
    );
  sig_uart_bytes_received_current_addsub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_4_LOGIC_ZERO_5859,
      IB => sig_uart_bytes_received_current_addsub0000_4_CYMUXF2_5860,
      SEL => sig_uart_bytes_received_current_addsub0000_4_CYSELG_5850,
      O => sig_uart_bytes_received_current_addsub0000_4_CYMUXG2_5861
    );
  sig_uart_bytes_received_current_addsub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_4_G,
      O => sig_uart_bytes_received_current_addsub0000_4_CYSELG_5850
    );
  sig_uart_bytes_received_current_addsub0000_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_6_LOGIC_ZERO_5897
    );
  sig_uart_bytes_received_current_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_6_XORF_5917,
      O => sig_uart_bytes_received_current_addsub0000(6)
    );
  sig_uart_bytes_received_current_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_6_CYINIT_5916,
      I1 => sig_uart_bytes_received_current_addsub0000_6_F,
      O => sig_uart_bytes_received_current_addsub0000_6_XORF_5917
    );
  sig_uart_bytes_received_current_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_6_LOGIC_ZERO_5897,
      IB => sig_uart_bytes_received_current_addsub0000_6_CYINIT_5916,
      SEL => sig_uart_bytes_received_current_addsub0000_6_CYSELF_5903,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(6)
    );
  sig_uart_bytes_received_current_addsub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_6_LOGIC_ZERO_5897,
      IB => sig_uart_bytes_received_current_addsub0000_6_LOGIC_ZERO_5897,
      SEL => sig_uart_bytes_received_current_addsub0000_6_CYSELF_5903,
      O => sig_uart_bytes_received_current_addsub0000_6_CYMUXF2_5898
    );
  sig_uart_bytes_received_current_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(5),
      O => sig_uart_bytes_received_current_addsub0000_6_CYINIT_5916
    );
  sig_uart_bytes_received_current_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_6_F,
      O => sig_uart_bytes_received_current_addsub0000_6_CYSELF_5903
    );
  sig_uart_bytes_received_current_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_6_XORG_5905,
      O => sig_uart_bytes_received_current_addsub0000(7)
    );
  sig_uart_bytes_received_current_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(6),
      I1 => sig_uart_bytes_received_current_addsub0000_6_G,
      O => sig_uart_bytes_received_current_addsub0000_6_XORG_5905
    );
  sig_uart_bytes_received_current_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_6_CYMUXFAST_5902,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(7)
    );
  sig_uart_bytes_received_current_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(5),
      O => sig_uart_bytes_received_current_addsub0000_6_FASTCARRY_5900
    );
  sig_uart_bytes_received_current_addsub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_6_CYSELG_5888,
      I1 => sig_uart_bytes_received_current_addsub0000_6_CYSELF_5903,
      O => sig_uart_bytes_received_current_addsub0000_6_CYAND_5901
    );
  sig_uart_bytes_received_current_addsub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_6_CYMUXG2_5899,
      IB => sig_uart_bytes_received_current_addsub0000_6_FASTCARRY_5900,
      SEL => sig_uart_bytes_received_current_addsub0000_6_CYAND_5901,
      O => sig_uart_bytes_received_current_addsub0000_6_CYMUXFAST_5902
    );
  sig_uart_bytes_received_current_addsub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_6_LOGIC_ZERO_5897,
      IB => sig_uart_bytes_received_current_addsub0000_6_CYMUXF2_5898,
      SEL => sig_uart_bytes_received_current_addsub0000_6_CYSELG_5888,
      O => sig_uart_bytes_received_current_addsub0000_6_CYMUXG2_5899
    );
  sig_uart_bytes_received_current_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_6_G,
      O => sig_uart_bytes_received_current_addsub0000_6_CYSELG_5888
    );
  sig_uart_bytes_received_current_addsub0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_8_LOGIC_ZERO_5935
    );
  sig_uart_bytes_received_current_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_8_XORF_5955,
      O => sig_uart_bytes_received_current_addsub0000(8)
    );
  sig_uart_bytes_received_current_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_8_CYINIT_5954,
      I1 => sig_uart_bytes_received_current_addsub0000_8_F,
      O => sig_uart_bytes_received_current_addsub0000_8_XORF_5955
    );
  sig_uart_bytes_received_current_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_8_LOGIC_ZERO_5935,
      IB => sig_uart_bytes_received_current_addsub0000_8_CYINIT_5954,
      SEL => sig_uart_bytes_received_current_addsub0000_8_CYSELF_5941,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(8)
    );
  sig_uart_bytes_received_current_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_8_LOGIC_ZERO_5935,
      IB => sig_uart_bytes_received_current_addsub0000_8_LOGIC_ZERO_5935,
      SEL => sig_uart_bytes_received_current_addsub0000_8_CYSELF_5941,
      O => sig_uart_bytes_received_current_addsub0000_8_CYMUXF2_5936
    );
  sig_uart_bytes_received_current_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(7),
      O => sig_uart_bytes_received_current_addsub0000_8_CYINIT_5954
    );
  sig_uart_bytes_received_current_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_8_F,
      O => sig_uart_bytes_received_current_addsub0000_8_CYSELF_5941
    );
  sig_uart_bytes_received_current_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_8_XORG_5943,
      O => sig_uart_bytes_received_current_addsub0000(9)
    );
  sig_uart_bytes_received_current_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(8),
      I1 => sig_uart_bytes_received_current_addsub0000_8_G,
      O => sig_uart_bytes_received_current_addsub0000_8_XORG_5943
    );
  sig_uart_bytes_received_current_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_8_CYMUXFAST_5940,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(9)
    );
  sig_uart_bytes_received_current_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(7),
      O => sig_uart_bytes_received_current_addsub0000_8_FASTCARRY_5938
    );
  sig_uart_bytes_received_current_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_8_CYSELG_5926,
      I1 => sig_uart_bytes_received_current_addsub0000_8_CYSELF_5941,
      O => sig_uart_bytes_received_current_addsub0000_8_CYAND_5939
    );
  sig_uart_bytes_received_current_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_8_CYMUXG2_5937,
      IB => sig_uart_bytes_received_current_addsub0000_8_FASTCARRY_5938,
      SEL => sig_uart_bytes_received_current_addsub0000_8_CYAND_5939,
      O => sig_uart_bytes_received_current_addsub0000_8_CYMUXFAST_5940
    );
  sig_uart_bytes_received_current_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_8_LOGIC_ZERO_5935,
      IB => sig_uart_bytes_received_current_addsub0000_8_CYMUXF2_5936,
      SEL => sig_uart_bytes_received_current_addsub0000_8_CYSELG_5926,
      O => sig_uart_bytes_received_current_addsub0000_8_CYMUXG2_5937
    );
  sig_uart_bytes_received_current_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_8_G,
      O => sig_uart_bytes_received_current_addsub0000_8_CYSELG_5926
    );
  sig_uart_bytes_received_current_addsub0000_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_10_LOGIC_ZERO_5973
    );
  sig_uart_bytes_received_current_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_10_XORF_5993,
      O => sig_uart_bytes_received_current_addsub0000(10)
    );
  sig_uart_bytes_received_current_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_10_CYINIT_5992,
      I1 => sig_uart_bytes_received_current_addsub0000_10_F,
      O => sig_uart_bytes_received_current_addsub0000_10_XORF_5993
    );
  sig_uart_bytes_received_current_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_10_LOGIC_ZERO_5973,
      IB => sig_uart_bytes_received_current_addsub0000_10_CYINIT_5992,
      SEL => sig_uart_bytes_received_current_addsub0000_10_CYSELF_5979,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(10)
    );
  sig_uart_bytes_received_current_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_10_LOGIC_ZERO_5973,
      IB => sig_uart_bytes_received_current_addsub0000_10_LOGIC_ZERO_5973,
      SEL => sig_uart_bytes_received_current_addsub0000_10_CYSELF_5979,
      O => sig_uart_bytes_received_current_addsub0000_10_CYMUXF2_5974
    );
  sig_uart_bytes_received_current_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(9),
      O => sig_uart_bytes_received_current_addsub0000_10_CYINIT_5992
    );
  sig_uart_bytes_received_current_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_10_F,
      O => sig_uart_bytes_received_current_addsub0000_10_CYSELF_5979
    );
  sig_uart_bytes_received_current_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_10_XORG_5981,
      O => sig_uart_bytes_received_current_addsub0000(11)
    );
  sig_uart_bytes_received_current_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(10),
      I1 => sig_uart_bytes_received_current_addsub0000_10_G,
      O => sig_uart_bytes_received_current_addsub0000_10_XORG_5981
    );
  sig_uart_bytes_received_current_addsub0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_10_CYMUXFAST_5978,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(11)
    );
  sig_uart_bytes_received_current_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(9),
      O => sig_uart_bytes_received_current_addsub0000_10_FASTCARRY_5976
    );
  sig_uart_bytes_received_current_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_10_CYSELG_5964,
      I1 => sig_uart_bytes_received_current_addsub0000_10_CYSELF_5979,
      O => sig_uart_bytes_received_current_addsub0000_10_CYAND_5977
    );
  sig_uart_bytes_received_current_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_10_CYMUXG2_5975,
      IB => sig_uart_bytes_received_current_addsub0000_10_FASTCARRY_5976,
      SEL => sig_uart_bytes_received_current_addsub0000_10_CYAND_5977,
      O => sig_uart_bytes_received_current_addsub0000_10_CYMUXFAST_5978
    );
  sig_uart_bytes_received_current_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_10_LOGIC_ZERO_5973,
      IB => sig_uart_bytes_received_current_addsub0000_10_CYMUXF2_5974,
      SEL => sig_uart_bytes_received_current_addsub0000_10_CYSELG_5964,
      O => sig_uart_bytes_received_current_addsub0000_10_CYMUXG2_5975
    );
  sig_uart_bytes_received_current_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_10_G,
      O => sig_uart_bytes_received_current_addsub0000_10_CYSELG_5964
    );
  sig_uart_bytes_received_current_addsub0000_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_12_LOGIC_ZERO_6011
    );
  sig_uart_bytes_received_current_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_12_XORF_6031,
      O => sig_uart_bytes_received_current_addsub0000(12)
    );
  sig_uart_bytes_received_current_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_12_CYINIT_6030,
      I1 => sig_uart_bytes_received_current_addsub0000_12_F,
      O => sig_uart_bytes_received_current_addsub0000_12_XORF_6031
    );
  sig_uart_bytes_received_current_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_12_LOGIC_ZERO_6011,
      IB => sig_uart_bytes_received_current_addsub0000_12_CYINIT_6030,
      SEL => sig_uart_bytes_received_current_addsub0000_12_CYSELF_6017,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(12)
    );
  sig_uart_bytes_received_current_addsub0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_12_LOGIC_ZERO_6011,
      IB => sig_uart_bytes_received_current_addsub0000_12_LOGIC_ZERO_6011,
      SEL => sig_uart_bytes_received_current_addsub0000_12_CYSELF_6017,
      O => sig_uart_bytes_received_current_addsub0000_12_CYMUXF2_6012
    );
  sig_uart_bytes_received_current_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(11),
      O => sig_uart_bytes_received_current_addsub0000_12_CYINIT_6030
    );
  sig_uart_bytes_received_current_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_12_F,
      O => sig_uart_bytes_received_current_addsub0000_12_CYSELF_6017
    );
  sig_uart_bytes_received_current_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_12_XORG_6019,
      O => sig_uart_bytes_received_current_addsub0000(13)
    );
  sig_uart_bytes_received_current_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(12),
      I1 => sig_uart_bytes_received_current_addsub0000_12_G,
      O => sig_uart_bytes_received_current_addsub0000_12_XORG_6019
    );
  sig_uart_bytes_received_current_addsub0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_12_CYMUXFAST_6016,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(13)
    );
  sig_uart_bytes_received_current_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(11),
      O => sig_uart_bytes_received_current_addsub0000_12_FASTCARRY_6014
    );
  sig_uart_bytes_received_current_addsub0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_12_CYSELG_6002,
      I1 => sig_uart_bytes_received_current_addsub0000_12_CYSELF_6017,
      O => sig_uart_bytes_received_current_addsub0000_12_CYAND_6015
    );
  sig_uart_bytes_received_current_addsub0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_12_CYMUXG2_6013,
      IB => sig_uart_bytes_received_current_addsub0000_12_FASTCARRY_6014,
      SEL => sig_uart_bytes_received_current_addsub0000_12_CYAND_6015,
      O => sig_uart_bytes_received_current_addsub0000_12_CYMUXFAST_6016
    );
  sig_uart_bytes_received_current_addsub0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_12_LOGIC_ZERO_6011,
      IB => sig_uart_bytes_received_current_addsub0000_12_CYMUXF2_6012,
      SEL => sig_uart_bytes_received_current_addsub0000_12_CYSELG_6002,
      O => sig_uart_bytes_received_current_addsub0000_12_CYMUXG2_6013
    );
  sig_uart_bytes_received_current_addsub0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_12_G,
      O => sig_uart_bytes_received_current_addsub0000_12_CYSELG_6002
    );
  sig_uart_bytes_received_current_addsub0000_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_14_LOGIC_ZERO_6049
    );
  sig_uart_bytes_received_current_addsub0000_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_14_XORF_6069,
      O => sig_uart_bytes_received_current_addsub0000(14)
    );
  sig_uart_bytes_received_current_addsub0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_14_CYINIT_6068,
      I1 => sig_uart_bytes_received_current_addsub0000_14_F,
      O => sig_uart_bytes_received_current_addsub0000_14_XORF_6069
    );
  sig_uart_bytes_received_current_addsub0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_14_LOGIC_ZERO_6049,
      IB => sig_uart_bytes_received_current_addsub0000_14_CYINIT_6068,
      SEL => sig_uart_bytes_received_current_addsub0000_14_CYSELF_6055,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(14)
    );
  sig_uart_bytes_received_current_addsub0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_14_LOGIC_ZERO_6049,
      IB => sig_uart_bytes_received_current_addsub0000_14_LOGIC_ZERO_6049,
      SEL => sig_uart_bytes_received_current_addsub0000_14_CYSELF_6055,
      O => sig_uart_bytes_received_current_addsub0000_14_CYMUXF2_6050
    );
  sig_uart_bytes_received_current_addsub0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(13),
      O => sig_uart_bytes_received_current_addsub0000_14_CYINIT_6068
    );
  sig_uart_bytes_received_current_addsub0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_14_F,
      O => sig_uart_bytes_received_current_addsub0000_14_CYSELF_6055
    );
  sig_uart_bytes_received_current_addsub0000_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_14_XORG_6057,
      O => sig_uart_bytes_received_current_addsub0000(15)
    );
  sig_uart_bytes_received_current_addsub0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(14),
      I1 => sig_uart_bytes_received_current_addsub0000_14_G,
      O => sig_uart_bytes_received_current_addsub0000_14_XORG_6057
    );
  sig_uart_bytes_received_current_addsub0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_14_CYMUXFAST_6054,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(15)
    );
  sig_uart_bytes_received_current_addsub0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(13),
      O => sig_uart_bytes_received_current_addsub0000_14_FASTCARRY_6052
    );
  sig_uart_bytes_received_current_addsub0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_14_CYSELG_6040,
      I1 => sig_uart_bytes_received_current_addsub0000_14_CYSELF_6055,
      O => sig_uart_bytes_received_current_addsub0000_14_CYAND_6053
    );
  sig_uart_bytes_received_current_addsub0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_14_CYMUXG2_6051,
      IB => sig_uart_bytes_received_current_addsub0000_14_FASTCARRY_6052,
      SEL => sig_uart_bytes_received_current_addsub0000_14_CYAND_6053,
      O => sig_uart_bytes_received_current_addsub0000_14_CYMUXFAST_6054
    );
  sig_uart_bytes_received_current_addsub0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_14_LOGIC_ZERO_6049,
      IB => sig_uart_bytes_received_current_addsub0000_14_CYMUXF2_6050,
      SEL => sig_uart_bytes_received_current_addsub0000_14_CYSELG_6040,
      O => sig_uart_bytes_received_current_addsub0000_14_CYMUXG2_6051
    );
  sig_uart_bytes_received_current_addsub0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_14_G,
      O => sig_uart_bytes_received_current_addsub0000_14_CYSELG_6040
    );
  sig_uart_bytes_received_current_addsub0000_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_16_LOGIC_ZERO_6087
    );
  sig_uart_bytes_received_current_addsub0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_16_XORF_6107,
      O => sig_uart_bytes_received_current_addsub0000(16)
    );
  sig_uart_bytes_received_current_addsub0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_16_CYINIT_6106,
      I1 => sig_uart_bytes_received_current_addsub0000_16_F,
      O => sig_uart_bytes_received_current_addsub0000_16_XORF_6107
    );
  sig_uart_bytes_received_current_addsub0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_16_LOGIC_ZERO_6087,
      IB => sig_uart_bytes_received_current_addsub0000_16_CYINIT_6106,
      SEL => sig_uart_bytes_received_current_addsub0000_16_CYSELF_6093,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(16)
    );
  sig_uart_bytes_received_current_addsub0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_16_LOGIC_ZERO_6087,
      IB => sig_uart_bytes_received_current_addsub0000_16_LOGIC_ZERO_6087,
      SEL => sig_uart_bytes_received_current_addsub0000_16_CYSELF_6093,
      O => sig_uart_bytes_received_current_addsub0000_16_CYMUXF2_6088
    );
  sig_uart_bytes_received_current_addsub0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(15),
      O => sig_uart_bytes_received_current_addsub0000_16_CYINIT_6106
    );
  sig_uart_bytes_received_current_addsub0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_16_F,
      O => sig_uart_bytes_received_current_addsub0000_16_CYSELF_6093
    );
  sig_uart_bytes_received_current_addsub0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_16_XORG_6095,
      O => sig_uart_bytes_received_current_addsub0000(17)
    );
  sig_uart_bytes_received_current_addsub0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(16),
      I1 => sig_uart_bytes_received_current_addsub0000_16_G,
      O => sig_uart_bytes_received_current_addsub0000_16_XORG_6095
    );
  sig_uart_bytes_received_current_addsub0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_16_CYMUXFAST_6092,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(17)
    );
  sig_uart_bytes_received_current_addsub0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(15),
      O => sig_uart_bytes_received_current_addsub0000_16_FASTCARRY_6090
    );
  sig_uart_bytes_received_current_addsub0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_16_CYSELG_6078,
      I1 => sig_uart_bytes_received_current_addsub0000_16_CYSELF_6093,
      O => sig_uart_bytes_received_current_addsub0000_16_CYAND_6091
    );
  sig_uart_bytes_received_current_addsub0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_16_CYMUXG2_6089,
      IB => sig_uart_bytes_received_current_addsub0000_16_FASTCARRY_6090,
      SEL => sig_uart_bytes_received_current_addsub0000_16_CYAND_6091,
      O => sig_uart_bytes_received_current_addsub0000_16_CYMUXFAST_6092
    );
  sig_uart_bytes_received_current_addsub0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_16_LOGIC_ZERO_6087,
      IB => sig_uart_bytes_received_current_addsub0000_16_CYMUXF2_6088,
      SEL => sig_uart_bytes_received_current_addsub0000_16_CYSELG_6078,
      O => sig_uart_bytes_received_current_addsub0000_16_CYMUXG2_6089
    );
  sig_uart_bytes_received_current_addsub0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_16_G,
      O => sig_uart_bytes_received_current_addsub0000_16_CYSELG_6078
    );
  sig_uart_bytes_received_current_addsub0000_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_18_LOGIC_ZERO_6125
    );
  sig_uart_bytes_received_current_addsub0000_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_18_XORF_6145,
      O => sig_uart_bytes_received_current_addsub0000(18)
    );
  sig_uart_bytes_received_current_addsub0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_18_CYINIT_6144,
      I1 => sig_uart_bytes_received_current_addsub0000_18_F,
      O => sig_uart_bytes_received_current_addsub0000_18_XORF_6145
    );
  sig_uart_bytes_received_current_addsub0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_18_LOGIC_ZERO_6125,
      IB => sig_uart_bytes_received_current_addsub0000_18_CYINIT_6144,
      SEL => sig_uart_bytes_received_current_addsub0000_18_CYSELF_6131,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(18)
    );
  sig_uart_bytes_received_current_addsub0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_18_LOGIC_ZERO_6125,
      IB => sig_uart_bytes_received_current_addsub0000_18_LOGIC_ZERO_6125,
      SEL => sig_uart_bytes_received_current_addsub0000_18_CYSELF_6131,
      O => sig_uart_bytes_received_current_addsub0000_18_CYMUXF2_6126
    );
  sig_uart_bytes_received_current_addsub0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(17),
      O => sig_uart_bytes_received_current_addsub0000_18_CYINIT_6144
    );
  sig_uart_bytes_received_current_addsub0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_18_F,
      O => sig_uart_bytes_received_current_addsub0000_18_CYSELF_6131
    );
  sig_uart_bytes_received_current_addsub0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_18_XORG_6133,
      O => sig_uart_bytes_received_current_addsub0000(19)
    );
  sig_uart_bytes_received_current_addsub0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(18),
      I1 => sig_uart_bytes_received_current_addsub0000_18_G,
      O => sig_uart_bytes_received_current_addsub0000_18_XORG_6133
    );
  sig_uart_bytes_received_current_addsub0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_18_CYMUXFAST_6130,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(19)
    );
  sig_uart_bytes_received_current_addsub0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(17),
      O => sig_uart_bytes_received_current_addsub0000_18_FASTCARRY_6128
    );
  sig_uart_bytes_received_current_addsub0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_18_CYSELG_6116,
      I1 => sig_uart_bytes_received_current_addsub0000_18_CYSELF_6131,
      O => sig_uart_bytes_received_current_addsub0000_18_CYAND_6129
    );
  sig_uart_bytes_received_current_addsub0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_18_CYMUXG2_6127,
      IB => sig_uart_bytes_received_current_addsub0000_18_FASTCARRY_6128,
      SEL => sig_uart_bytes_received_current_addsub0000_18_CYAND_6129,
      O => sig_uart_bytes_received_current_addsub0000_18_CYMUXFAST_6130
    );
  sig_uart_bytes_received_current_addsub0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_18_LOGIC_ZERO_6125,
      IB => sig_uart_bytes_received_current_addsub0000_18_CYMUXF2_6126,
      SEL => sig_uart_bytes_received_current_addsub0000_18_CYSELG_6116,
      O => sig_uart_bytes_received_current_addsub0000_18_CYMUXG2_6127
    );
  sig_uart_bytes_received_current_addsub0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_18_G,
      O => sig_uart_bytes_received_current_addsub0000_18_CYSELG_6116
    );
  sig_uart_bytes_received_current_addsub0000_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_20_LOGIC_ZERO_6163
    );
  sig_uart_bytes_received_current_addsub0000_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_20_XORF_6183,
      O => sig_uart_bytes_received_current_addsub0000(20)
    );
  sig_uart_bytes_received_current_addsub0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_20_CYINIT_6182,
      I1 => sig_uart_bytes_received_current_addsub0000_20_F,
      O => sig_uart_bytes_received_current_addsub0000_20_XORF_6183
    );
  sig_uart_bytes_received_current_addsub0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_20_LOGIC_ZERO_6163,
      IB => sig_uart_bytes_received_current_addsub0000_20_CYINIT_6182,
      SEL => sig_uart_bytes_received_current_addsub0000_20_CYSELF_6169,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(20)
    );
  sig_uart_bytes_received_current_addsub0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_20_LOGIC_ZERO_6163,
      IB => sig_uart_bytes_received_current_addsub0000_20_LOGIC_ZERO_6163,
      SEL => sig_uart_bytes_received_current_addsub0000_20_CYSELF_6169,
      O => sig_uart_bytes_received_current_addsub0000_20_CYMUXF2_6164
    );
  sig_uart_bytes_received_current_addsub0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(19),
      O => sig_uart_bytes_received_current_addsub0000_20_CYINIT_6182
    );
  sig_uart_bytes_received_current_addsub0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_20_F,
      O => sig_uart_bytes_received_current_addsub0000_20_CYSELF_6169
    );
  sig_uart_bytes_received_current_addsub0000_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_20_XORG_6171,
      O => sig_uart_bytes_received_current_addsub0000(21)
    );
  sig_uart_bytes_received_current_addsub0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(20),
      I1 => sig_uart_bytes_received_current_addsub0000_20_G,
      O => sig_uart_bytes_received_current_addsub0000_20_XORG_6171
    );
  sig_uart_bytes_received_current_addsub0000_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_20_CYMUXFAST_6168,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(21)
    );
  sig_uart_bytes_received_current_addsub0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(19),
      O => sig_uart_bytes_received_current_addsub0000_20_FASTCARRY_6166
    );
  sig_uart_bytes_received_current_addsub0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_20_CYSELG_6154,
      I1 => sig_uart_bytes_received_current_addsub0000_20_CYSELF_6169,
      O => sig_uart_bytes_received_current_addsub0000_20_CYAND_6167
    );
  sig_uart_bytes_received_current_addsub0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_20_CYMUXG2_6165,
      IB => sig_uart_bytes_received_current_addsub0000_20_FASTCARRY_6166,
      SEL => sig_uart_bytes_received_current_addsub0000_20_CYAND_6167,
      O => sig_uart_bytes_received_current_addsub0000_20_CYMUXFAST_6168
    );
  sig_uart_bytes_received_current_addsub0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_20_LOGIC_ZERO_6163,
      IB => sig_uart_bytes_received_current_addsub0000_20_CYMUXF2_6164,
      SEL => sig_uart_bytes_received_current_addsub0000_20_CYSELG_6154,
      O => sig_uart_bytes_received_current_addsub0000_20_CYMUXG2_6165
    );
  sig_uart_bytes_received_current_addsub0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_20_G,
      O => sig_uart_bytes_received_current_addsub0000_20_CYSELG_6154
    );
  sig_uart_bytes_received_current_addsub0000_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y46"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_22_LOGIC_ZERO_6201
    );
  sig_uart_bytes_received_current_addsub0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_22_XORF_6221,
      O => sig_uart_bytes_received_current_addsub0000(22)
    );
  sig_uart_bytes_received_current_addsub0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y46"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_22_CYINIT_6220,
      I1 => sig_uart_bytes_received_current_addsub0000_22_F,
      O => sig_uart_bytes_received_current_addsub0000_22_XORF_6221
    );
  sig_uart_bytes_received_current_addsub0000_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y46"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_22_LOGIC_ZERO_6201,
      IB => sig_uart_bytes_received_current_addsub0000_22_CYINIT_6220,
      SEL => sig_uart_bytes_received_current_addsub0000_22_CYSELF_6207,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(22)
    );
  sig_uart_bytes_received_current_addsub0000_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y46"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_22_LOGIC_ZERO_6201,
      IB => sig_uart_bytes_received_current_addsub0000_22_LOGIC_ZERO_6201,
      SEL => sig_uart_bytes_received_current_addsub0000_22_CYSELF_6207,
      O => sig_uart_bytes_received_current_addsub0000_22_CYMUXF2_6202
    );
  sig_uart_bytes_received_current_addsub0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(21),
      O => sig_uart_bytes_received_current_addsub0000_22_CYINIT_6220
    );
  sig_uart_bytes_received_current_addsub0000_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_22_F,
      O => sig_uart_bytes_received_current_addsub0000_22_CYSELF_6207
    );
  sig_uart_bytes_received_current_addsub0000_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_22_XORG_6209,
      O => sig_uart_bytes_received_current_addsub0000(23)
    );
  sig_uart_bytes_received_current_addsub0000_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y46"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(22),
      I1 => sig_uart_bytes_received_current_addsub0000_22_G,
      O => sig_uart_bytes_received_current_addsub0000_22_XORG_6209
    );
  sig_uart_bytes_received_current_addsub0000_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_22_CYMUXFAST_6206,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(23)
    );
  sig_uart_bytes_received_current_addsub0000_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(21),
      O => sig_uart_bytes_received_current_addsub0000_22_FASTCARRY_6204
    );
  sig_uart_bytes_received_current_addsub0000_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y46"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_22_CYSELG_6192,
      I1 => sig_uart_bytes_received_current_addsub0000_22_CYSELF_6207,
      O => sig_uart_bytes_received_current_addsub0000_22_CYAND_6205
    );
  sig_uart_bytes_received_current_addsub0000_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y46"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_22_CYMUXG2_6203,
      IB => sig_uart_bytes_received_current_addsub0000_22_FASTCARRY_6204,
      SEL => sig_uart_bytes_received_current_addsub0000_22_CYAND_6205,
      O => sig_uart_bytes_received_current_addsub0000_22_CYMUXFAST_6206
    );
  sig_uart_bytes_received_current_addsub0000_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y46"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_22_LOGIC_ZERO_6201,
      IB => sig_uart_bytes_received_current_addsub0000_22_CYMUXF2_6202,
      SEL => sig_uart_bytes_received_current_addsub0000_22_CYSELG_6192,
      O => sig_uart_bytes_received_current_addsub0000_22_CYMUXG2_6203
    );
  sig_uart_bytes_received_current_addsub0000_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_22_G,
      O => sig_uart_bytes_received_current_addsub0000_22_CYSELG_6192
    );
  sig_uart_bytes_received_current_addsub0000_24_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y47"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_24_LOGIC_ZERO_6239
    );
  sig_uart_bytes_received_current_addsub0000_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_24_XORF_6259,
      O => sig_uart_bytes_received_current_addsub0000(24)
    );
  sig_uart_bytes_received_current_addsub0000_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y47"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_24_CYINIT_6258,
      I1 => sig_uart_bytes_received_current_addsub0000_24_F,
      O => sig_uart_bytes_received_current_addsub0000_24_XORF_6259
    );
  sig_uart_bytes_received_current_addsub0000_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y47"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_24_LOGIC_ZERO_6239,
      IB => sig_uart_bytes_received_current_addsub0000_24_CYINIT_6258,
      SEL => sig_uart_bytes_received_current_addsub0000_24_CYSELF_6245,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(24)
    );
  sig_uart_bytes_received_current_addsub0000_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y47"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_24_LOGIC_ZERO_6239,
      IB => sig_uart_bytes_received_current_addsub0000_24_LOGIC_ZERO_6239,
      SEL => sig_uart_bytes_received_current_addsub0000_24_CYSELF_6245,
      O => sig_uart_bytes_received_current_addsub0000_24_CYMUXF2_6240
    );
  sig_uart_bytes_received_current_addsub0000_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(23),
      O => sig_uart_bytes_received_current_addsub0000_24_CYINIT_6258
    );
  sig_uart_bytes_received_current_addsub0000_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_24_F,
      O => sig_uart_bytes_received_current_addsub0000_24_CYSELF_6245
    );
  sig_uart_bytes_received_current_addsub0000_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_24_XORG_6247,
      O => sig_uart_bytes_received_current_addsub0000(25)
    );
  sig_uart_bytes_received_current_addsub0000_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y47"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(24),
      I1 => sig_uart_bytes_received_current_addsub0000_24_G,
      O => sig_uart_bytes_received_current_addsub0000_24_XORG_6247
    );
  sig_uart_bytes_received_current_addsub0000_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_24_CYMUXFAST_6244,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(25)
    );
  sig_uart_bytes_received_current_addsub0000_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(23),
      O => sig_uart_bytes_received_current_addsub0000_24_FASTCARRY_6242
    );
  sig_uart_bytes_received_current_addsub0000_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y47"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_24_CYSELG_6230,
      I1 => sig_uart_bytes_received_current_addsub0000_24_CYSELF_6245,
      O => sig_uart_bytes_received_current_addsub0000_24_CYAND_6243
    );
  sig_uart_bytes_received_current_addsub0000_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y47"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_24_CYMUXG2_6241,
      IB => sig_uart_bytes_received_current_addsub0000_24_FASTCARRY_6242,
      SEL => sig_uart_bytes_received_current_addsub0000_24_CYAND_6243,
      O => sig_uart_bytes_received_current_addsub0000_24_CYMUXFAST_6244
    );
  sig_uart_bytes_received_current_addsub0000_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y47"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_24_LOGIC_ZERO_6239,
      IB => sig_uart_bytes_received_current_addsub0000_24_CYMUXF2_6240,
      SEL => sig_uart_bytes_received_current_addsub0000_24_CYSELG_6230,
      O => sig_uart_bytes_received_current_addsub0000_24_CYMUXG2_6241
    );
  sig_uart_bytes_received_current_addsub0000_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_24_G,
      O => sig_uart_bytes_received_current_addsub0000_24_CYSELG_6230
    );
  sig_uart_bytes_received_current_addsub0000_26_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y48"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_26_LOGIC_ZERO_6277
    );
  sig_uart_bytes_received_current_addsub0000_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_26_XORF_6297,
      O => sig_uart_bytes_received_current_addsub0000(26)
    );
  sig_uart_bytes_received_current_addsub0000_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y48"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_26_CYINIT_6296,
      I1 => sig_uart_bytes_received_current_addsub0000_26_F,
      O => sig_uart_bytes_received_current_addsub0000_26_XORF_6297
    );
  sig_uart_bytes_received_current_addsub0000_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y48"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_26_LOGIC_ZERO_6277,
      IB => sig_uart_bytes_received_current_addsub0000_26_CYINIT_6296,
      SEL => sig_uart_bytes_received_current_addsub0000_26_CYSELF_6283,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(26)
    );
  sig_uart_bytes_received_current_addsub0000_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y48"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_26_LOGIC_ZERO_6277,
      IB => sig_uart_bytes_received_current_addsub0000_26_LOGIC_ZERO_6277,
      SEL => sig_uart_bytes_received_current_addsub0000_26_CYSELF_6283,
      O => sig_uart_bytes_received_current_addsub0000_26_CYMUXF2_6278
    );
  sig_uart_bytes_received_current_addsub0000_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(25),
      O => sig_uart_bytes_received_current_addsub0000_26_CYINIT_6296
    );
  sig_uart_bytes_received_current_addsub0000_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_26_F,
      O => sig_uart_bytes_received_current_addsub0000_26_CYSELF_6283
    );
  sig_uart_bytes_received_current_addsub0000_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_26_XORG_6285,
      O => sig_uart_bytes_received_current_addsub0000(27)
    );
  sig_uart_bytes_received_current_addsub0000_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y48"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(26),
      I1 => sig_uart_bytes_received_current_addsub0000_26_G,
      O => sig_uart_bytes_received_current_addsub0000_26_XORG_6285
    );
  sig_uart_bytes_received_current_addsub0000_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_26_CYMUXFAST_6282,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(27)
    );
  sig_uart_bytes_received_current_addsub0000_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(25),
      O => sig_uart_bytes_received_current_addsub0000_26_FASTCARRY_6280
    );
  sig_uart_bytes_received_current_addsub0000_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y48"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_26_CYSELG_6268,
      I1 => sig_uart_bytes_received_current_addsub0000_26_CYSELF_6283,
      O => sig_uart_bytes_received_current_addsub0000_26_CYAND_6281
    );
  sig_uart_bytes_received_current_addsub0000_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y48"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_26_CYMUXG2_6279,
      IB => sig_uart_bytes_received_current_addsub0000_26_FASTCARRY_6280,
      SEL => sig_uart_bytes_received_current_addsub0000_26_CYAND_6281,
      O => sig_uart_bytes_received_current_addsub0000_26_CYMUXFAST_6282
    );
  sig_uart_bytes_received_current_addsub0000_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y48"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_26_LOGIC_ZERO_6277,
      IB => sig_uart_bytes_received_current_addsub0000_26_CYMUXF2_6278,
      SEL => sig_uart_bytes_received_current_addsub0000_26_CYSELG_6268,
      O => sig_uart_bytes_received_current_addsub0000_26_CYMUXG2_6279
    );
  sig_uart_bytes_received_current_addsub0000_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_26_G,
      O => sig_uart_bytes_received_current_addsub0000_26_CYSELG_6268
    );
  sig_uart_bytes_received_current_addsub0000_28_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y49"
    )
    port map (
      O => sig_uart_bytes_received_current_addsub0000_28_LOGIC_ZERO_6315
    );
  sig_uart_bytes_received_current_addsub0000_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_28_XORF_6335,
      O => sig_uart_bytes_received_current_addsub0000(28)
    );
  sig_uart_bytes_received_current_addsub0000_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y49"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_28_CYINIT_6334,
      I1 => sig_uart_bytes_received_current_addsub0000_28_F,
      O => sig_uart_bytes_received_current_addsub0000_28_XORF_6335
    );
  sig_uart_bytes_received_current_addsub0000_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y49"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_28_LOGIC_ZERO_6315,
      IB => sig_uart_bytes_received_current_addsub0000_28_CYINIT_6334,
      SEL => sig_uart_bytes_received_current_addsub0000_28_CYSELF_6321,
      O => Madd_sig_uart_bytes_received_current_addsub0000_cy(28)
    );
  sig_uart_bytes_received_current_addsub0000_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y49"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_28_LOGIC_ZERO_6315,
      IB => sig_uart_bytes_received_current_addsub0000_28_LOGIC_ZERO_6315,
      SEL => sig_uart_bytes_received_current_addsub0000_28_CYSELF_6321,
      O => sig_uart_bytes_received_current_addsub0000_28_CYMUXF2_6316
    );
  sig_uart_bytes_received_current_addsub0000_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(27),
      O => sig_uart_bytes_received_current_addsub0000_28_CYINIT_6334
    );
  sig_uart_bytes_received_current_addsub0000_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_28_F,
      O => sig_uart_bytes_received_current_addsub0000_28_CYSELF_6321
    );
  sig_uart_bytes_received_current_addsub0000_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_28_XORG_6323,
      O => sig_uart_bytes_received_current_addsub0000(29)
    );
  sig_uart_bytes_received_current_addsub0000_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y49"
    )
    port map (
      I0 => Madd_sig_uart_bytes_received_current_addsub0000_cy(28),
      I1 => sig_uart_bytes_received_current_addsub0000_28_G,
      O => sig_uart_bytes_received_current_addsub0000_28_XORG_6323
    );
  sig_uart_bytes_received_current_addsub0000_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_uart_bytes_received_current_addsub0000_cy(27),
      O => sig_uart_bytes_received_current_addsub0000_28_FASTCARRY_6318
    );
  sig_uart_bytes_received_current_addsub0000_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y49"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_28_CYSELG_6306,
      I1 => sig_uart_bytes_received_current_addsub0000_28_CYSELF_6321,
      O => sig_uart_bytes_received_current_addsub0000_28_CYAND_6319
    );
  sig_uart_bytes_received_current_addsub0000_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y49"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_28_CYMUXG2_6317,
      IB => sig_uart_bytes_received_current_addsub0000_28_FASTCARRY_6318,
      SEL => sig_uart_bytes_received_current_addsub0000_28_CYAND_6319,
      O => sig_uart_bytes_received_current_addsub0000_28_CYMUXFAST_6320
    );
  sig_uart_bytes_received_current_addsub0000_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y49"
    )
    port map (
      IA => sig_uart_bytes_received_current_addsub0000_28_LOGIC_ZERO_6315,
      IB => sig_uart_bytes_received_current_addsub0000_28_CYMUXF2_6316,
      SEL => sig_uart_bytes_received_current_addsub0000_28_CYSELG_6306,
      O => sig_uart_bytes_received_current_addsub0000_28_CYMUXG2_6317
    );
  sig_uart_bytes_received_current_addsub0000_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_28_G,
      O => sig_uart_bytes_received_current_addsub0000_28_CYSELG_6306
    );
  sig_uart_bytes_received_current_addsub0000_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_30_XORF_6350,
      O => sig_uart_bytes_received_current_addsub0000(30)
    );
  sig_uart_bytes_received_current_addsub0000_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y50"
    )
    port map (
      I0 => sig_uart_bytes_received_current_addsub0000_30_CYINIT_6349,
      I1 => sig_uart_bytes_received_current_30_rt_6347,
      O => sig_uart_bytes_received_current_addsub0000_30_XORF_6350
    );
  sig_uart_bytes_received_current_addsub0000_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_addsub0000_28_CYMUXFAST_6320,
      O => sig_uart_bytes_received_current_addsub0000_30_CYINIT_6349
    );
  sig_uart_bytes_received_current_30_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X41Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_uart_bytes_received_current(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_30_rt_6347
    );
  seven_segments_Count1_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y79"
    )
    port map (
      O => seven_segments_Count1_0_LOGIC_ZERO_6372
    );
  seven_segments_Count1_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X47Y79"
    )
    port map (
      O => seven_segments_Count1_0_LOGIC_ONE_6394
    );
  seven_segments_Count1_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y79",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_0_XORF_6395,
      O => seven_segments_Count1_0_DXMUX_6397
    );
  seven_segments_Count1_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y79"
    )
    port map (
      I0 => seven_segments_Count1_0_CYINIT_6393,
      I1 => seven_segments_Madd_Count1_addsub0000_lut(0),
      O => seven_segments_Count1_0_XORF_6395
    );
  seven_segments_Count1_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y79"
    )
    port map (
      IA => seven_segments_Count1_0_LOGIC_ONE_6394,
      IB => seven_segments_Count1_0_CYINIT_6393,
      SEL => seven_segments_Count1_0_CYSELF_6384,
      O => seven_segments_Madd_Count1_addsub0000_cy_0_Q
    );
  seven_segments_Count1_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y79",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_0_BXINV_6382,
      O => seven_segments_Count1_0_CYINIT_6393
    );
  seven_segments_Count1_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y79",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count1_addsub0000_lut(0),
      O => seven_segments_Count1_0_CYSELF_6384
    );
  seven_segments_Count1_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y79",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => seven_segments_Count1_0_BXINV_6382
    );
  seven_segments_Count1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y79",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_0_XORG_6375,
      O => seven_segments_Count1_0_DYMUX_6377
    );
  seven_segments_Count1_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y79"
    )
    port map (
      I0 => seven_segments_Madd_Count1_addsub0000_cy_0_Q,
      I1 => seven_segments_Count1_0_G,
      O => seven_segments_Count1_0_XORG_6375
    );
  seven_segments_Count1_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y79",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_0_CYMUXG_6374,
      O => seven_segments_Madd_Count1_addsub0000_cy_1_Q
    );
  seven_segments_Count1_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y79"
    )
    port map (
      IA => seven_segments_Count1_0_LOGIC_ZERO_6372,
      IB => seven_segments_Madd_Count1_addsub0000_cy_0_Q,
      SEL => seven_segments_Count1_0_CYSELG_6363,
      O => seven_segments_Count1_0_CYMUXG_6374
    );
  seven_segments_Count1_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y79",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_0_G,
      O => seven_segments_Count1_0_CYSELG_6363
    );
  seven_segments_Count1_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y79",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_cmp_gt0000_0,
      O => seven_segments_Count1_0_SRINV_6361
    );
  seven_segments_Count1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y79",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Period1uS_3817,
      O => seven_segments_Count1_0_CLKINV_6360
    );
  seven_segments_Count1_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y80"
    )
    port map (
      O => seven_segments_Count1_2_LOGIC_ZERO_6422
    );
  seven_segments_Count1_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_2_XORF_6447,
      O => seven_segments_Count1_2_DXMUX_6449
    );
  seven_segments_Count1_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y80"
    )
    port map (
      I0 => seven_segments_Count1_2_CYINIT_6446,
      I1 => seven_segments_Count1_2_F,
      O => seven_segments_Count1_2_XORF_6447
    );
  seven_segments_Count1_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y80"
    )
    port map (
      IA => seven_segments_Count1_2_LOGIC_ZERO_6422,
      IB => seven_segments_Count1_2_CYINIT_6446,
      SEL => seven_segments_Count1_2_CYSELF_6428,
      O => seven_segments_Madd_Count1_addsub0000_cy_2_Q
    );
  seven_segments_Count1_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y80"
    )
    port map (
      IA => seven_segments_Count1_2_LOGIC_ZERO_6422,
      IB => seven_segments_Count1_2_LOGIC_ZERO_6422,
      SEL => seven_segments_Count1_2_CYSELF_6428,
      O => seven_segments_Count1_2_CYMUXF2_6423
    );
  seven_segments_Count1_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count1_addsub0000_cy_1_Q,
      O => seven_segments_Count1_2_CYINIT_6446
    );
  seven_segments_Count1_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_2_F,
      O => seven_segments_Count1_2_CYSELF_6428
    );
  seven_segments_Count1_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_2_XORG_6430,
      O => seven_segments_Count1_2_DYMUX_6432
    );
  seven_segments_Count1_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y80"
    )
    port map (
      I0 => seven_segments_Madd_Count1_addsub0000_cy_2_Q,
      I1 => seven_segments_Count1_2_G,
      O => seven_segments_Count1_2_XORG_6430
    );
  seven_segments_Count1_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_2_CYMUXFAST_6427,
      O => seven_segments_Madd_Count1_addsub0000_cy_3_Q
    );
  seven_segments_Count1_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count1_addsub0000_cy_1_Q,
      O => seven_segments_Count1_2_FASTCARRY_6425
    );
  seven_segments_Count1_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y80"
    )
    port map (
      I0 => seven_segments_Count1_2_CYSELG_6413,
      I1 => seven_segments_Count1_2_CYSELF_6428,
      O => seven_segments_Count1_2_CYAND_6426
    );
  seven_segments_Count1_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y80"
    )
    port map (
      IA => seven_segments_Count1_2_CYMUXG2_6424,
      IB => seven_segments_Count1_2_FASTCARRY_6425,
      SEL => seven_segments_Count1_2_CYAND_6426,
      O => seven_segments_Count1_2_CYMUXFAST_6427
    );
  seven_segments_Count1_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y80"
    )
    port map (
      IA => seven_segments_Count1_2_LOGIC_ZERO_6422,
      IB => seven_segments_Count1_2_CYMUXF2_6423,
      SEL => seven_segments_Count1_2_CYSELG_6413,
      O => seven_segments_Count1_2_CYMUXG2_6424
    );
  seven_segments_Count1_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_2_G,
      O => seven_segments_Count1_2_CYSELG_6413
    );
  seven_segments_Count1_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_cmp_gt0000_0,
      O => seven_segments_Count1_2_SRINV_6411
    );
  seven_segments_Count1_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Period1uS_3817,
      O => seven_segments_Count1_2_CLKINV_6410
    );
  seven_segments_Count1_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y81"
    )
    port map (
      O => seven_segments_Count1_4_LOGIC_ZERO_6474
    );
  seven_segments_Count1_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_4_XORF_6499,
      O => seven_segments_Count1_4_DXMUX_6501
    );
  seven_segments_Count1_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y81"
    )
    port map (
      I0 => seven_segments_Count1_4_CYINIT_6498,
      I1 => seven_segments_Count1_4_F,
      O => seven_segments_Count1_4_XORF_6499
    );
  seven_segments_Count1_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y81"
    )
    port map (
      IA => seven_segments_Count1_4_LOGIC_ZERO_6474,
      IB => seven_segments_Count1_4_CYINIT_6498,
      SEL => seven_segments_Count1_4_CYSELF_6480,
      O => seven_segments_Madd_Count1_addsub0000_cy_4_Q
    );
  seven_segments_Count1_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y81"
    )
    port map (
      IA => seven_segments_Count1_4_LOGIC_ZERO_6474,
      IB => seven_segments_Count1_4_LOGIC_ZERO_6474,
      SEL => seven_segments_Count1_4_CYSELF_6480,
      O => seven_segments_Count1_4_CYMUXF2_6475
    );
  seven_segments_Count1_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count1_addsub0000_cy_3_Q,
      O => seven_segments_Count1_4_CYINIT_6498
    );
  seven_segments_Count1_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_4_F,
      O => seven_segments_Count1_4_CYSELF_6480
    );
  seven_segments_Count1_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_4_XORG_6482,
      O => seven_segments_Count1_4_DYMUX_6484
    );
  seven_segments_Count1_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y81"
    )
    port map (
      I0 => seven_segments_Madd_Count1_addsub0000_cy_4_Q,
      I1 => seven_segments_Count1_4_G,
      O => seven_segments_Count1_4_XORG_6482
    );
  seven_segments_Count1_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_4_CYMUXFAST_6479,
      O => seven_segments_Madd_Count1_addsub0000_cy_5_Q
    );
  seven_segments_Count1_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count1_addsub0000_cy_3_Q,
      O => seven_segments_Count1_4_FASTCARRY_6477
    );
  seven_segments_Count1_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y81"
    )
    port map (
      I0 => seven_segments_Count1_4_CYSELG_6465,
      I1 => seven_segments_Count1_4_CYSELF_6480,
      O => seven_segments_Count1_4_CYAND_6478
    );
  seven_segments_Count1_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y81"
    )
    port map (
      IA => seven_segments_Count1_4_CYMUXG2_6476,
      IB => seven_segments_Count1_4_FASTCARRY_6477,
      SEL => seven_segments_Count1_4_CYAND_6478,
      O => seven_segments_Count1_4_CYMUXFAST_6479
    );
  seven_segments_Count1_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y81"
    )
    port map (
      IA => seven_segments_Count1_4_LOGIC_ZERO_6474,
      IB => seven_segments_Count1_4_CYMUXF2_6475,
      SEL => seven_segments_Count1_4_CYSELG_6465,
      O => seven_segments_Count1_4_CYMUXG2_6476
    );
  seven_segments_Count1_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_4_G,
      O => seven_segments_Count1_4_CYSELG_6465
    );
  seven_segments_Count1_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_cmp_gt0000_0,
      O => seven_segments_Count1_4_SRINV_6463
    );
  seven_segments_Count1_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Period1uS_3817,
      O => seven_segments_Count1_4_CLKINV_6462
    );
  seven_segments_Count1_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y82"
    )
    port map (
      O => seven_segments_Count1_6_LOGIC_ZERO_6526
    );
  seven_segments_Count1_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_6_XORF_6551,
      O => seven_segments_Count1_6_DXMUX_6553
    );
  seven_segments_Count1_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y82"
    )
    port map (
      I0 => seven_segments_Count1_6_CYINIT_6550,
      I1 => seven_segments_Count1_6_F,
      O => seven_segments_Count1_6_XORF_6551
    );
  seven_segments_Count1_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y82"
    )
    port map (
      IA => seven_segments_Count1_6_LOGIC_ZERO_6526,
      IB => seven_segments_Count1_6_CYINIT_6550,
      SEL => seven_segments_Count1_6_CYSELF_6532,
      O => seven_segments_Madd_Count1_addsub0000_cy_6_Q
    );
  seven_segments_Count1_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y82"
    )
    port map (
      IA => seven_segments_Count1_6_LOGIC_ZERO_6526,
      IB => seven_segments_Count1_6_LOGIC_ZERO_6526,
      SEL => seven_segments_Count1_6_CYSELF_6532,
      O => seven_segments_Count1_6_CYMUXF2_6527
    );
  seven_segments_Count1_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count1_addsub0000_cy_5_Q,
      O => seven_segments_Count1_6_CYINIT_6550
    );
  seven_segments_Count1_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_6_F,
      O => seven_segments_Count1_6_CYSELF_6532
    );
  seven_segments_Count1_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_6_XORG_6534,
      O => seven_segments_Count1_6_DYMUX_6536
    );
  seven_segments_Count1_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y82"
    )
    port map (
      I0 => seven_segments_Madd_Count1_addsub0000_cy_6_Q,
      I1 => seven_segments_Count1_6_G,
      O => seven_segments_Count1_6_XORG_6534
    );
  seven_segments_Count1_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count1_addsub0000_cy_5_Q,
      O => seven_segments_Count1_6_FASTCARRY_6529
    );
  seven_segments_Count1_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y82"
    )
    port map (
      I0 => seven_segments_Count1_6_CYSELG_6517,
      I1 => seven_segments_Count1_6_CYSELF_6532,
      O => seven_segments_Count1_6_CYAND_6530
    );
  seven_segments_Count1_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y82"
    )
    port map (
      IA => seven_segments_Count1_6_CYMUXG2_6528,
      IB => seven_segments_Count1_6_FASTCARRY_6529,
      SEL => seven_segments_Count1_6_CYAND_6530,
      O => seven_segments_Count1_6_CYMUXFAST_6531
    );
  seven_segments_Count1_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y82"
    )
    port map (
      IA => seven_segments_Count1_6_LOGIC_ZERO_6526,
      IB => seven_segments_Count1_6_CYMUXF2_6527,
      SEL => seven_segments_Count1_6_CYSELG_6517,
      O => seven_segments_Count1_6_CYMUXG2_6528
    );
  seven_segments_Count1_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_6_G,
      O => seven_segments_Count1_6_CYSELG_6517
    );
  seven_segments_Count1_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_cmp_gt0000_0,
      O => seven_segments_Count1_6_SRINV_6515
    );
  seven_segments_Count1_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Period1uS_3817,
      O => seven_segments_Count1_6_CLKINV_6514
    );
  seven_segments_Count1_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y83"
    )
    port map (
      O => seven_segments_Count1_8_LOGIC_ZERO_6595
    );
  seven_segments_Count1_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_8_XORF_6596,
      O => seven_segments_Count1_8_DXMUX_6598
    );
  seven_segments_Count1_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y83"
    )
    port map (
      I0 => seven_segments_Count1_8_CYINIT_6594,
      I1 => seven_segments_Count1_8_F,
      O => seven_segments_Count1_8_XORF_6596
    );
  seven_segments_Count1_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y83"
    )
    port map (
      IA => seven_segments_Count1_8_LOGIC_ZERO_6595,
      IB => seven_segments_Count1_8_CYINIT_6594,
      SEL => seven_segments_Count1_8_CYSELF_6585,
      O => seven_segments_Madd_Count1_addsub0000_cy_8_Q
    );
  seven_segments_Count1_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_6_CYMUXFAST_6531,
      O => seven_segments_Count1_8_CYINIT_6594
    );
  seven_segments_Count1_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_8_F,
      O => seven_segments_Count1_8_CYSELF_6585
    );
  seven_segments_Count1_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_8_XORG_6577,
      O => seven_segments_Count1_8_DYMUX_6579
    );
  seven_segments_Count1_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y83"
    )
    port map (
      I0 => seven_segments_Madd_Count1_addsub0000_cy_8_Q,
      I1 => seven_segments_Count1_9_rt_6574,
      O => seven_segments_Count1_8_XORG_6577
    );
  seven_segments_Count1_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_cmp_gt0000_0,
      O => seven_segments_Count1_8_SRINV_6566
    );
  seven_segments_Count1_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Period1uS_3817,
      O => seven_segments_Count1_8_CLKINV_6565
    );
  seven_segments_Count1_9 : X_SFF
    generic map(
      LOC => "SLICE_X47Y83",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count1_8_DYMUX_6579,
      CE => VCC,
      CLK => seven_segments_Count1_8_CLKINV_6565,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count1_8_SRINV_6566,
      O => seven_segments_Count1(9)
    );
  seven_segments_Count1_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => seven_segments_Count1(9),
      O => seven_segments_Count1_9_rt_6574
    );
  vga_control_hc_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y2"
    )
    port map (
      O => vga_control_hc_0_LOGIC_ZERO_6625
    );
  vga_control_hc_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X55Y2"
    )
    port map (
      O => vga_control_hc_0_LOGIC_ONE_6648
    );
  vga_control_hc_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_0_XORF_6649,
      O => vga_control_hc_0_DXMUX_6651
    );
  vga_control_hc_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y2"
    )
    port map (
      I0 => vga_control_hc_0_CYINIT_6647,
      I1 => vga_control_Mcount_hc_lut(0),
      O => vga_control_hc_0_XORF_6649
    );
  vga_control_hc_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y2"
    )
    port map (
      IA => vga_control_hc_0_LOGIC_ONE_6648,
      IB => vga_control_hc_0_CYINIT_6647,
      SEL => vga_control_hc_0_CYSELF_6638,
      O => vga_control_Mcount_hc_cy_0_Q
    );
  vga_control_hc_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_0_BXINV_6636,
      O => vga_control_hc_0_CYINIT_6647
    );
  vga_control_hc_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_hc_lut(0),
      O => vga_control_hc_0_CYSELF_6638
    );
  vga_control_hc_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => vga_control_hc_0_BXINV_6636
    );
  vga_control_hc_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_0_XORG_6628,
      O => vga_control_hc_0_DYMUX_6630
    );
  vga_control_hc_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y2"
    )
    port map (
      I0 => vga_control_Mcount_hc_cy_0_Q,
      I1 => vga_control_hc_0_G,
      O => vga_control_hc_0_XORG_6628
    );
  vga_control_hc_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_0_CYMUXG_6627,
      O => vga_control_Mcount_hc_cy_1_Q
    );
  vga_control_hc_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y2"
    )
    port map (
      IA => vga_control_hc_0_LOGIC_ZERO_6625,
      IB => vga_control_Mcount_hc_cy_0_Q,
      SEL => vga_control_hc_0_CYSELG_6616,
      O => vga_control_hc_0_CYMUXG_6627
    );
  vga_control_hc_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_0_G,
      O => vga_control_hc_0_CYSELG_6616
    );
  vga_control_hc_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_and0000_0,
      O => vga_control_hc_0_SRINV_6614
    );
  vga_control_hc_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => vga_control_hc_0_CLKINV_6613
    );
  vga_control_hc_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_clkdiv_flag_3833,
      O => vga_control_hc_0_CEINV_6612
    );
  vga_control_hc_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y3"
    )
    port map (
      O => vga_control_hc_2_LOGIC_ZERO_6679
    );
  vga_control_hc_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_2_XORF_6705,
      O => vga_control_hc_2_DXMUX_6707
    );
  vga_control_hc_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y3"
    )
    port map (
      I0 => vga_control_hc_2_CYINIT_6704,
      I1 => vga_control_hc_2_F,
      O => vga_control_hc_2_XORF_6705
    );
  vga_control_hc_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y3"
    )
    port map (
      IA => vga_control_hc_2_LOGIC_ZERO_6679,
      IB => vga_control_hc_2_CYINIT_6704,
      SEL => vga_control_hc_2_CYSELF_6685,
      O => vga_control_Mcount_hc_cy_2_Q
    );
  vga_control_hc_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y3"
    )
    port map (
      IA => vga_control_hc_2_LOGIC_ZERO_6679,
      IB => vga_control_hc_2_LOGIC_ZERO_6679,
      SEL => vga_control_hc_2_CYSELF_6685,
      O => vga_control_hc_2_CYMUXF2_6680
    );
  vga_control_hc_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_hc_cy_1_Q,
      O => vga_control_hc_2_CYINIT_6704
    );
  vga_control_hc_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_2_F,
      O => vga_control_hc_2_CYSELF_6685
    );
  vga_control_hc_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_2_XORG_6687,
      O => vga_control_hc_2_DYMUX_6689
    );
  vga_control_hc_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y3"
    )
    port map (
      I0 => vga_control_Mcount_hc_cy_2_Q,
      I1 => vga_control_hc_2_G,
      O => vga_control_hc_2_XORG_6687
    );
  vga_control_hc_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_2_CYMUXFAST_6684,
      O => vga_control_Mcount_hc_cy_3_Q
    );
  vga_control_hc_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_hc_cy_1_Q,
      O => vga_control_hc_2_FASTCARRY_6682
    );
  vga_control_hc_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y3"
    )
    port map (
      I0 => vga_control_hc_2_CYSELG_6670,
      I1 => vga_control_hc_2_CYSELF_6685,
      O => vga_control_hc_2_CYAND_6683
    );
  vga_control_hc_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y3"
    )
    port map (
      IA => vga_control_hc_2_CYMUXG2_6681,
      IB => vga_control_hc_2_FASTCARRY_6682,
      SEL => vga_control_hc_2_CYAND_6683,
      O => vga_control_hc_2_CYMUXFAST_6684
    );
  vga_control_hc_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y3"
    )
    port map (
      IA => vga_control_hc_2_LOGIC_ZERO_6679,
      IB => vga_control_hc_2_CYMUXF2_6680,
      SEL => vga_control_hc_2_CYSELG_6670,
      O => vga_control_hc_2_CYMUXG2_6681
    );
  vga_control_hc_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_2_G,
      O => vga_control_hc_2_CYSELG_6670
    );
  vga_control_hc_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_and0000_0,
      O => vga_control_hc_2_SRINV_6668
    );
  vga_control_hc_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => vga_control_hc_2_CLKINV_6667
    );
  vga_control_hc_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_clkdiv_flag_3833,
      O => vga_control_hc_2_CEINV_6666
    );
  vga_control_hc_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y4"
    )
    port map (
      O => vga_control_hc_4_LOGIC_ZERO_6735
    );
  vga_control_hc_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_4_XORF_6761,
      O => vga_control_hc_4_DXMUX_6763
    );
  vga_control_hc_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y4"
    )
    port map (
      I0 => vga_control_hc_4_CYINIT_6760,
      I1 => vga_control_hc_4_F,
      O => vga_control_hc_4_XORF_6761
    );
  vga_control_hc_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y4"
    )
    port map (
      IA => vga_control_hc_4_LOGIC_ZERO_6735,
      IB => vga_control_hc_4_CYINIT_6760,
      SEL => vga_control_hc_4_CYSELF_6741,
      O => vga_control_Mcount_hc_cy_4_Q
    );
  vga_control_hc_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y4"
    )
    port map (
      IA => vga_control_hc_4_LOGIC_ZERO_6735,
      IB => vga_control_hc_4_LOGIC_ZERO_6735,
      SEL => vga_control_hc_4_CYSELF_6741,
      O => vga_control_hc_4_CYMUXF2_6736
    );
  vga_control_hc_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_hc_cy_3_Q,
      O => vga_control_hc_4_CYINIT_6760
    );
  vga_control_hc_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_4_F,
      O => vga_control_hc_4_CYSELF_6741
    );
  vga_control_hc_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_4_XORG_6743,
      O => vga_control_hc_4_DYMUX_6745
    );
  vga_control_hc_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y4"
    )
    port map (
      I0 => vga_control_Mcount_hc_cy_4_Q,
      I1 => vga_control_hc_4_G,
      O => vga_control_hc_4_XORG_6743
    );
  vga_control_hc_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_4_CYMUXFAST_6740,
      O => vga_control_Mcount_hc_cy_5_Q
    );
  vga_control_hc_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_hc_cy_3_Q,
      O => vga_control_hc_4_FASTCARRY_6738
    );
  vga_control_hc_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y4"
    )
    port map (
      I0 => vga_control_hc_4_CYSELG_6726,
      I1 => vga_control_hc_4_CYSELF_6741,
      O => vga_control_hc_4_CYAND_6739
    );
  vga_control_hc_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y4"
    )
    port map (
      IA => vga_control_hc_4_CYMUXG2_6737,
      IB => vga_control_hc_4_FASTCARRY_6738,
      SEL => vga_control_hc_4_CYAND_6739,
      O => vga_control_hc_4_CYMUXFAST_6740
    );
  vga_control_hc_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y4"
    )
    port map (
      IA => vga_control_hc_4_LOGIC_ZERO_6735,
      IB => vga_control_hc_4_CYMUXF2_6736,
      SEL => vga_control_hc_4_CYSELG_6726,
      O => vga_control_hc_4_CYMUXG2_6737
    );
  vga_control_hc_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_4_G,
      O => vga_control_hc_4_CYSELG_6726
    );
  vga_control_hc_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_and0000_0,
      O => vga_control_hc_4_SRINV_6724
    );
  vga_control_hc_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => vga_control_hc_4_CLKINV_6723
    );
  vga_control_hc_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_clkdiv_flag_3833,
      O => vga_control_hc_4_CEINV_6722
    );
  vga_control_hc_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      O => vga_control_hc_6_LOGIC_ZERO_6791
    );
  vga_control_hc_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_6_XORF_6817,
      O => vga_control_hc_6_DXMUX_6819
    );
  vga_control_hc_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      I0 => vga_control_hc_6_CYINIT_6816,
      I1 => vga_control_hc_6_F,
      O => vga_control_hc_6_XORF_6817
    );
  vga_control_hc_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      IA => vga_control_hc_6_LOGIC_ZERO_6791,
      IB => vga_control_hc_6_CYINIT_6816,
      SEL => vga_control_hc_6_CYSELF_6797,
      O => vga_control_Mcount_hc_cy_6_Q
    );
  vga_control_hc_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      IA => vga_control_hc_6_LOGIC_ZERO_6791,
      IB => vga_control_hc_6_LOGIC_ZERO_6791,
      SEL => vga_control_hc_6_CYSELF_6797,
      O => vga_control_hc_6_CYMUXF2_6792
    );
  vga_control_hc_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_hc_cy_5_Q,
      O => vga_control_hc_6_CYINIT_6816
    );
  vga_control_hc_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_6_F,
      O => vga_control_hc_6_CYSELF_6797
    );
  vga_control_hc_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_6_XORG_6799,
      O => vga_control_hc_6_DYMUX_6801
    );
  vga_control_hc_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      I0 => vga_control_Mcount_hc_cy_6_Q,
      I1 => vga_control_hc_6_G,
      O => vga_control_hc_6_XORG_6799
    );
  vga_control_hc_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_hc_cy_5_Q,
      O => vga_control_hc_6_FASTCARRY_6794
    );
  vga_control_hc_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      I0 => vga_control_hc_6_CYSELG_6782,
      I1 => vga_control_hc_6_CYSELF_6797,
      O => vga_control_hc_6_CYAND_6795
    );
  vga_control_hc_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      IA => vga_control_hc_6_CYMUXG2_6793,
      IB => vga_control_hc_6_FASTCARRY_6794,
      SEL => vga_control_hc_6_CYAND_6795,
      O => vga_control_hc_6_CYMUXFAST_6796
    );
  vga_control_hc_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      IA => vga_control_hc_6_LOGIC_ZERO_6791,
      IB => vga_control_hc_6_CYMUXF2_6792,
      SEL => vga_control_hc_6_CYSELG_6782,
      O => vga_control_hc_6_CYMUXG2_6793
    );
  vga_control_hc_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_6_G,
      O => vga_control_hc_6_CYSELG_6782
    );
  vga_control_hc_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_and0000_0,
      O => vga_control_hc_6_SRINV_6780
    );
  vga_control_hc_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => vga_control_hc_6_CLKINV_6779
    );
  vga_control_hc_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_clkdiv_flag_3833,
      O => vga_control_hc_6_CEINV_6778
    );
  vga_control_hc_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y6"
    )
    port map (
      O => vga_control_hc_8_LOGIC_ZERO_6865
    );
  vga_control_hc_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_8_XORF_6866,
      O => vga_control_hc_8_DXMUX_6868
    );
  vga_control_hc_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y6"
    )
    port map (
      I0 => vga_control_hc_8_CYINIT_6864,
      I1 => vga_control_hc_8_F,
      O => vga_control_hc_8_XORF_6866
    );
  vga_control_hc_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y6"
    )
    port map (
      IA => vga_control_hc_8_LOGIC_ZERO_6865,
      IB => vga_control_hc_8_CYINIT_6864,
      SEL => vga_control_hc_8_CYSELF_6855,
      O => vga_control_Mcount_hc_cy_8_Q
    );
  vga_control_hc_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_6_CYMUXFAST_6796,
      O => vga_control_hc_8_CYINIT_6864
    );
  vga_control_hc_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_8_F,
      O => vga_control_hc_8_CYSELF_6855
    );
  vga_control_hc_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_8_XORG_6846,
      O => vga_control_hc_8_DYMUX_6848
    );
  vga_control_hc_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y6"
    )
    port map (
      I0 => vga_control_Mcount_hc_cy_8_Q,
      I1 => vga_control_hc_9_rt_6843,
      O => vga_control_hc_8_XORG_6846
    );
  vga_control_hc_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_and0000_0,
      O => vga_control_hc_8_SRINV_6835
    );
  vga_control_hc_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => vga_control_hc_8_CLKINV_6834
    );
  vga_control_hc_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_clkdiv_flag_3833,
      O => vga_control_hc_8_CEINV_6833
    );
  vga_control_hc_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_control_hc(9),
      O => vga_control_hc_9_rt_6843
    );
  seven_segments_Count2_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      O => seven_segments_Count2_0_LOGIC_ZERO_6894
    );
  seven_segments_Count2_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      O => seven_segments_Count2_0_LOGIC_ONE_6916
    );
  seven_segments_Count2_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_0_XORF_6917,
      O => seven_segments_Count2_0_DXMUX_6919
    );
  seven_segments_Count2_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      I0 => seven_segments_Count2_0_CYINIT_6915,
      I1 => seven_segments_Madd_Count2_addsub0000_lut(0),
      O => seven_segments_Count2_0_XORF_6917
    );
  seven_segments_Count2_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      IA => seven_segments_Count2_0_LOGIC_ONE_6916,
      IB => seven_segments_Count2_0_CYINIT_6915,
      SEL => seven_segments_Count2_0_CYSELF_6906,
      O => seven_segments_Madd_Count2_addsub0000_cy_0_Q
    );
  seven_segments_Count2_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_0_BXINV_6904,
      O => seven_segments_Count2_0_CYINIT_6915
    );
  seven_segments_Count2_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count2_addsub0000_lut(0),
      O => seven_segments_Count2_0_CYSELF_6906
    );
  seven_segments_Count2_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => seven_segments_Count2_0_BXINV_6904
    );
  seven_segments_Count2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_0_XORG_6897,
      O => seven_segments_Count2_0_DYMUX_6899
    );
  seven_segments_Count2_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      I0 => seven_segments_Madd_Count2_addsub0000_cy_0_Q,
      I1 => seven_segments_Count2_0_G,
      O => seven_segments_Count2_0_XORG_6897
    );
  seven_segments_Count2_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_0_CYMUXG_6896,
      O => seven_segments_Madd_Count2_addsub0000_cy_1_Q
    );
  seven_segments_Count2_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      IA => seven_segments_Count2_0_LOGIC_ZERO_6894,
      IB => seven_segments_Madd_Count2_addsub0000_cy_0_Q,
      SEL => seven_segments_Count2_0_CYSELG_6885,
      O => seven_segments_Count2_0_CYMUXG_6896
    );
  seven_segments_Count2_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_0_G,
      O => seven_segments_Count2_0_CYSELG_6885
    );
  seven_segments_Count2_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_cmp_gt0000_0,
      O => seven_segments_Count2_0_SRINV_6883
    );
  seven_segments_Count2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1(9),
      O => seven_segments_Count2_0_CLKINV_6882
    );
  seven_segments_Count2_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      O => seven_segments_Count2_2_LOGIC_ZERO_6944
    );
  seven_segments_Count2_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_2_XORF_6969,
      O => seven_segments_Count2_2_DXMUX_6971
    );
  seven_segments_Count2_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      I0 => seven_segments_Count2_2_CYINIT_6968,
      I1 => seven_segments_Count2_2_F,
      O => seven_segments_Count2_2_XORF_6969
    );
  seven_segments_Count2_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      IA => seven_segments_Count2_2_LOGIC_ZERO_6944,
      IB => seven_segments_Count2_2_CYINIT_6968,
      SEL => seven_segments_Count2_2_CYSELF_6950,
      O => seven_segments_Madd_Count2_addsub0000_cy_2_Q
    );
  seven_segments_Count2_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      IA => seven_segments_Count2_2_LOGIC_ZERO_6944,
      IB => seven_segments_Count2_2_LOGIC_ZERO_6944,
      SEL => seven_segments_Count2_2_CYSELF_6950,
      O => seven_segments_Count2_2_CYMUXF2_6945
    );
  seven_segments_Count2_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count2_addsub0000_cy_1_Q,
      O => seven_segments_Count2_2_CYINIT_6968
    );
  seven_segments_Count2_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_2_F,
      O => seven_segments_Count2_2_CYSELF_6950
    );
  seven_segments_Count2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_2_XORG_6952,
      O => seven_segments_Count2_2_DYMUX_6954
    );
  seven_segments_Count2_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      I0 => seven_segments_Madd_Count2_addsub0000_cy_2_Q,
      I1 => seven_segments_Count2_2_G,
      O => seven_segments_Count2_2_XORG_6952
    );
  seven_segments_Count2_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_2_CYMUXFAST_6949,
      O => seven_segments_Madd_Count2_addsub0000_cy_3_Q
    );
  seven_segments_Count2_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count2_addsub0000_cy_1_Q,
      O => seven_segments_Count2_2_FASTCARRY_6947
    );
  seven_segments_Count2_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      I0 => seven_segments_Count2_2_CYSELG_6935,
      I1 => seven_segments_Count2_2_CYSELF_6950,
      O => seven_segments_Count2_2_CYAND_6948
    );
  seven_segments_Count2_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      IA => seven_segments_Count2_2_CYMUXG2_6946,
      IB => seven_segments_Count2_2_FASTCARRY_6947,
      SEL => seven_segments_Count2_2_CYAND_6948,
      O => seven_segments_Count2_2_CYMUXFAST_6949
    );
  seven_segments_Count2_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      IA => seven_segments_Count2_2_LOGIC_ZERO_6944,
      IB => seven_segments_Count2_2_CYMUXF2_6945,
      SEL => seven_segments_Count2_2_CYSELG_6935,
      O => seven_segments_Count2_2_CYMUXG2_6946
    );
  seven_segments_Count2_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_2_G,
      O => seven_segments_Count2_2_CYSELG_6935
    );
  seven_segments_Count2_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_cmp_gt0000_0,
      O => seven_segments_Count2_2_SRINV_6933
    );
  seven_segments_Count2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1(9),
      O => seven_segments_Count2_2_CLKINV_6932
    );
  seven_segments_Count2_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      O => seven_segments_Count2_4_LOGIC_ZERO_6996
    );
  seven_segments_Count2_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_4_XORF_7021,
      O => seven_segments_Count2_4_DXMUX_7023
    );
  seven_segments_Count2_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      I0 => seven_segments_Count2_4_CYINIT_7020,
      I1 => seven_segments_Count2_4_F,
      O => seven_segments_Count2_4_XORF_7021
    );
  seven_segments_Count2_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      IA => seven_segments_Count2_4_LOGIC_ZERO_6996,
      IB => seven_segments_Count2_4_CYINIT_7020,
      SEL => seven_segments_Count2_4_CYSELF_7002,
      O => seven_segments_Madd_Count2_addsub0000_cy_4_Q
    );
  seven_segments_Count2_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      IA => seven_segments_Count2_4_LOGIC_ZERO_6996,
      IB => seven_segments_Count2_4_LOGIC_ZERO_6996,
      SEL => seven_segments_Count2_4_CYSELF_7002,
      O => seven_segments_Count2_4_CYMUXF2_6997
    );
  seven_segments_Count2_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count2_addsub0000_cy_3_Q,
      O => seven_segments_Count2_4_CYINIT_7020
    );
  seven_segments_Count2_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_4_F,
      O => seven_segments_Count2_4_CYSELF_7002
    );
  seven_segments_Count2_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_4_XORG_7004,
      O => seven_segments_Count2_4_DYMUX_7006
    );
  seven_segments_Count2_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      I0 => seven_segments_Madd_Count2_addsub0000_cy_4_Q,
      I1 => seven_segments_Count2_4_G,
      O => seven_segments_Count2_4_XORG_7004
    );
  seven_segments_Count2_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_4_CYMUXFAST_7001,
      O => seven_segments_Madd_Count2_addsub0000_cy_5_Q
    );
  seven_segments_Count2_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count2_addsub0000_cy_3_Q,
      O => seven_segments_Count2_4_FASTCARRY_6999
    );
  seven_segments_Count2_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      I0 => seven_segments_Count2_4_CYSELG_6987,
      I1 => seven_segments_Count2_4_CYSELF_7002,
      O => seven_segments_Count2_4_CYAND_7000
    );
  seven_segments_Count2_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      IA => seven_segments_Count2_4_CYMUXG2_6998,
      IB => seven_segments_Count2_4_FASTCARRY_6999,
      SEL => seven_segments_Count2_4_CYAND_7000,
      O => seven_segments_Count2_4_CYMUXFAST_7001
    );
  seven_segments_Count2_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      IA => seven_segments_Count2_4_LOGIC_ZERO_6996,
      IB => seven_segments_Count2_4_CYMUXF2_6997,
      SEL => seven_segments_Count2_4_CYSELG_6987,
      O => seven_segments_Count2_4_CYMUXG2_6998
    );
  seven_segments_Count2_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_4_G,
      O => seven_segments_Count2_4_CYSELG_6987
    );
  seven_segments_Count2_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_cmp_gt0000_0,
      O => seven_segments_Count2_4_SRINV_6985
    );
  seven_segments_Count2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1(9),
      O => seven_segments_Count2_4_CLKINV_6984
    );
  seven_segments_Count2_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      O => seven_segments_Count2_6_LOGIC_ZERO_7048
    );
  seven_segments_Count2_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_6_XORF_7073,
      O => seven_segments_Count2_6_DXMUX_7075
    );
  seven_segments_Count2_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      I0 => seven_segments_Count2_6_CYINIT_7072,
      I1 => seven_segments_Count2_6_F,
      O => seven_segments_Count2_6_XORF_7073
    );
  seven_segments_Count2_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      IA => seven_segments_Count2_6_LOGIC_ZERO_7048,
      IB => seven_segments_Count2_6_CYINIT_7072,
      SEL => seven_segments_Count2_6_CYSELF_7054,
      O => seven_segments_Madd_Count2_addsub0000_cy_6_Q
    );
  seven_segments_Count2_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      IA => seven_segments_Count2_6_LOGIC_ZERO_7048,
      IB => seven_segments_Count2_6_LOGIC_ZERO_7048,
      SEL => seven_segments_Count2_6_CYSELF_7054,
      O => seven_segments_Count2_6_CYMUXF2_7049
    );
  seven_segments_Count2_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count2_addsub0000_cy_5_Q,
      O => seven_segments_Count2_6_CYINIT_7072
    );
  seven_segments_Count2_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_6_F,
      O => seven_segments_Count2_6_CYSELF_7054
    );
  seven_segments_Count2_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_6_XORG_7056,
      O => seven_segments_Count2_6_DYMUX_7058
    );
  seven_segments_Count2_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      I0 => seven_segments_Madd_Count2_addsub0000_cy_6_Q,
      I1 => seven_segments_Count2_6_G,
      O => seven_segments_Count2_6_XORG_7056
    );
  seven_segments_Count2_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Madd_Count2_addsub0000_cy_5_Q,
      O => seven_segments_Count2_6_FASTCARRY_7051
    );
  seven_segments_Count2_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      I0 => seven_segments_Count2_6_CYSELG_7039,
      I1 => seven_segments_Count2_6_CYSELF_7054,
      O => seven_segments_Count2_6_CYAND_7052
    );
  seven_segments_Count2_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      IA => seven_segments_Count2_6_CYMUXG2_7050,
      IB => seven_segments_Count2_6_FASTCARRY_7051,
      SEL => seven_segments_Count2_6_CYAND_7052,
      O => seven_segments_Count2_6_CYMUXFAST_7053
    );
  seven_segments_Count2_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      IA => seven_segments_Count2_6_LOGIC_ZERO_7048,
      IB => seven_segments_Count2_6_CYMUXF2_7049,
      SEL => seven_segments_Count2_6_CYSELG_7039,
      O => seven_segments_Count2_6_CYMUXG2_7050
    );
  seven_segments_Count2_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_6_G,
      O => seven_segments_Count2_6_CYSELG_7039
    );
  seven_segments_Count2_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_cmp_gt0000_0,
      O => seven_segments_Count2_6_SRINV_7037
    );
  seven_segments_Count2_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1(9),
      O => seven_segments_Count2_6_CLKINV_7036
    );
  seven_segments_Count2_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      O => seven_segments_Count2_8_LOGIC_ZERO_7117
    );
  seven_segments_Count2_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_8_XORF_7118,
      O => seven_segments_Count2_8_DXMUX_7120
    );
  seven_segments_Count2_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      I0 => seven_segments_Count2_8_CYINIT_7116,
      I1 => seven_segments_Count2_8_F,
      O => seven_segments_Count2_8_XORF_7118
    );
  seven_segments_Count2_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      IA => seven_segments_Count2_8_LOGIC_ZERO_7117,
      IB => seven_segments_Count2_8_CYINIT_7116,
      SEL => seven_segments_Count2_8_CYSELF_7107,
      O => seven_segments_Madd_Count2_addsub0000_cy_8_Q
    );
  seven_segments_Count2_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_6_CYMUXFAST_7053,
      O => seven_segments_Count2_8_CYINIT_7116
    );
  seven_segments_Count2_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_8_F,
      O => seven_segments_Count2_8_CYSELF_7107
    );
  seven_segments_Count2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_8_XORG_7099,
      O => seven_segments_Count2_8_DYMUX_7101
    );
  seven_segments_Count2_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      I0 => seven_segments_Madd_Count2_addsub0000_cy_8_Q,
      I1 => seven_segments_Count2_9_rt_7096,
      O => seven_segments_Count2_8_XORG_7099
    );
  seven_segments_Count2_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_cmp_gt0000_0,
      O => seven_segments_Count2_8_SRINV_7088
    );
  seven_segments_Count2_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1(9),
      O => seven_segments_Count2_8_CLKINV_7087
    );
  seven_segments_Count2_9 : X_SFF
    generic map(
      LOC => "SLICE_X55Y84",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count2_8_DYMUX_7101,
      CE => VCC,
      CLK => seven_segments_Count2_8_CLKINV_7087,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count2_8_SRINV_7088,
      O => seven_segments_Count2(9)
    );
  seven_segments_Count2_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y84"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => seven_segments_Count2(9),
      O => seven_segments_Count2_9_rt_7096
    );
  vga_control_vc_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y0"
    )
    port map (
      O => vga_control_vc_0_LOGIC_ZERO_7147
    );
  vga_control_vc_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X51Y0"
    )
    port map (
      O => vga_control_vc_0_LOGIC_ONE_7170
    );
  vga_control_vc_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_0_XORF_7171,
      O => vga_control_vc_0_DXMUX_7173
    );
  vga_control_vc_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y0"
    )
    port map (
      I0 => vga_control_vc_0_CYINIT_7169,
      I1 => vga_control_Mcount_vc_lut(0),
      O => vga_control_vc_0_XORF_7171
    );
  vga_control_vc_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y0"
    )
    port map (
      IA => vga_control_vc_0_LOGIC_ONE_7170,
      IB => vga_control_vc_0_CYINIT_7169,
      SEL => vga_control_vc_0_CYSELF_7160,
      O => vga_control_Mcount_vc_cy_0_Q
    );
  vga_control_vc_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_0_BXINV_7158,
      O => vga_control_vc_0_CYINIT_7169
    );
  vga_control_vc_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_vc_lut(0),
      O => vga_control_vc_0_CYSELF_7160
    );
  vga_control_vc_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => vga_control_vc_0_BXINV_7158
    );
  vga_control_vc_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_0_XORG_7150,
      O => vga_control_vc_0_DYMUX_7152
    );
  vga_control_vc_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y0"
    )
    port map (
      I0 => vga_control_Mcount_vc_cy_0_Q,
      I1 => vga_control_vc_0_G,
      O => vga_control_vc_0_XORG_7150
    );
  vga_control_vc_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_0_CYMUXG_7149,
      O => vga_control_Mcount_vc_cy_1_Q
    );
  vga_control_vc_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X51Y0"
    )
    port map (
      IA => vga_control_vc_0_LOGIC_ZERO_7147,
      IB => vga_control_Mcount_vc_cy_0_Q,
      SEL => vga_control_vc_0_CYSELG_7138,
      O => vga_control_vc_0_CYMUXG_7149
    );
  vga_control_vc_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_0_G,
      O => vga_control_vc_0_CYSELG_7138
    );
  vga_control_vc_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_and0000_0,
      O => vga_control_vc_0_SRINV_7136
    );
  vga_control_vc_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => vga_control_vc_0_CLKINV_7135
    );
  vga_control_vc_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_not0001_0,
      O => vga_control_vc_0_CEINV_7134
    );
  vga_control_vc_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      O => vga_control_vc_2_LOGIC_ZERO_7201
    );
  vga_control_vc_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_2_XORF_7227,
      O => vga_control_vc_2_DXMUX_7229
    );
  vga_control_vc_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      I0 => vga_control_vc_2_CYINIT_7226,
      I1 => vga_control_vc_2_F,
      O => vga_control_vc_2_XORF_7227
    );
  vga_control_vc_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      IA => vga_control_vc_2_LOGIC_ZERO_7201,
      IB => vga_control_vc_2_CYINIT_7226,
      SEL => vga_control_vc_2_CYSELF_7207,
      O => vga_control_Mcount_vc_cy_2_Q
    );
  vga_control_vc_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      IA => vga_control_vc_2_LOGIC_ZERO_7201,
      IB => vga_control_vc_2_LOGIC_ZERO_7201,
      SEL => vga_control_vc_2_CYSELF_7207,
      O => vga_control_vc_2_CYMUXF2_7202
    );
  vga_control_vc_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_vc_cy_1_Q,
      O => vga_control_vc_2_CYINIT_7226
    );
  vga_control_vc_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_2_F,
      O => vga_control_vc_2_CYSELF_7207
    );
  vga_control_vc_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_2_XORG_7209,
      O => vga_control_vc_2_DYMUX_7211
    );
  vga_control_vc_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      I0 => vga_control_Mcount_vc_cy_2_Q,
      I1 => vga_control_vc_2_G,
      O => vga_control_vc_2_XORG_7209
    );
  vga_control_vc_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_2_CYMUXFAST_7206,
      O => vga_control_Mcount_vc_cy_3_Q
    );
  vga_control_vc_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_vc_cy_1_Q,
      O => vga_control_vc_2_FASTCARRY_7204
    );
  vga_control_vc_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      I0 => vga_control_vc_2_CYSELG_7192,
      I1 => vga_control_vc_2_CYSELF_7207,
      O => vga_control_vc_2_CYAND_7205
    );
  vga_control_vc_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      IA => vga_control_vc_2_CYMUXG2_7203,
      IB => vga_control_vc_2_FASTCARRY_7204,
      SEL => vga_control_vc_2_CYAND_7205,
      O => vga_control_vc_2_CYMUXFAST_7206
    );
  vga_control_vc_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      IA => vga_control_vc_2_LOGIC_ZERO_7201,
      IB => vga_control_vc_2_CYMUXF2_7202,
      SEL => vga_control_vc_2_CYSELG_7192,
      O => vga_control_vc_2_CYMUXG2_7203
    );
  vga_control_vc_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_2_G,
      O => vga_control_vc_2_CYSELG_7192
    );
  vga_control_vc_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_and0000_0,
      O => vga_control_vc_2_SRINV_7190
    );
  vga_control_vc_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => vga_control_vc_2_CLKINV_7189
    );
  vga_control_vc_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_not0001_0,
      O => vga_control_vc_2_CEINV_7188
    );
  vga_control_vc_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      O => vga_control_vc_4_LOGIC_ZERO_7257
    );
  vga_control_vc_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_4_XORF_7283,
      O => vga_control_vc_4_DXMUX_7285
    );
  vga_control_vc_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      I0 => vga_control_vc_4_CYINIT_7282,
      I1 => vga_control_vc_4_F,
      O => vga_control_vc_4_XORF_7283
    );
  vga_control_vc_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      IA => vga_control_vc_4_LOGIC_ZERO_7257,
      IB => vga_control_vc_4_CYINIT_7282,
      SEL => vga_control_vc_4_CYSELF_7263,
      O => vga_control_Mcount_vc_cy_4_Q
    );
  vga_control_vc_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      IA => vga_control_vc_4_LOGIC_ZERO_7257,
      IB => vga_control_vc_4_LOGIC_ZERO_7257,
      SEL => vga_control_vc_4_CYSELF_7263,
      O => vga_control_vc_4_CYMUXF2_7258
    );
  vga_control_vc_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_vc_cy_3_Q,
      O => vga_control_vc_4_CYINIT_7282
    );
  vga_control_vc_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_4_F,
      O => vga_control_vc_4_CYSELF_7263
    );
  vga_control_vc_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_4_XORG_7265,
      O => vga_control_vc_4_DYMUX_7267
    );
  vga_control_vc_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      I0 => vga_control_Mcount_vc_cy_4_Q,
      I1 => vga_control_vc_4_G,
      O => vga_control_vc_4_XORG_7265
    );
  vga_control_vc_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_4_CYMUXFAST_7262,
      O => vga_control_Mcount_vc_cy_5_Q
    );
  vga_control_vc_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_vc_cy_3_Q,
      O => vga_control_vc_4_FASTCARRY_7260
    );
  vga_control_vc_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      I0 => vga_control_vc_4_CYSELG_7248,
      I1 => vga_control_vc_4_CYSELF_7263,
      O => vga_control_vc_4_CYAND_7261
    );
  vga_control_vc_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      IA => vga_control_vc_4_CYMUXG2_7259,
      IB => vga_control_vc_4_FASTCARRY_7260,
      SEL => vga_control_vc_4_CYAND_7261,
      O => vga_control_vc_4_CYMUXFAST_7262
    );
  vga_control_vc_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      IA => vga_control_vc_4_LOGIC_ZERO_7257,
      IB => vga_control_vc_4_CYMUXF2_7258,
      SEL => vga_control_vc_4_CYSELG_7248,
      O => vga_control_vc_4_CYMUXG2_7259
    );
  vga_control_vc_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_4_G,
      O => vga_control_vc_4_CYSELG_7248
    );
  vga_control_vc_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_and0000_0,
      O => vga_control_vc_4_SRINV_7246
    );
  vga_control_vc_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => vga_control_vc_4_CLKINV_7245
    );
  vga_control_vc_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_not0001_0,
      O => vga_control_vc_4_CEINV_7244
    );
  vga_control_vc_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      O => vga_control_vc_6_LOGIC_ZERO_7313
    );
  vga_control_vc_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_6_XORF_7339,
      O => vga_control_vc_6_DXMUX_7341
    );
  vga_control_vc_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      I0 => vga_control_vc_6_CYINIT_7338,
      I1 => vga_control_vc_6_F,
      O => vga_control_vc_6_XORF_7339
    );
  vga_control_vc_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      IA => vga_control_vc_6_LOGIC_ZERO_7313,
      IB => vga_control_vc_6_CYINIT_7338,
      SEL => vga_control_vc_6_CYSELF_7319,
      O => vga_control_Mcount_vc_cy_6_Q
    );
  vga_control_vc_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      IA => vga_control_vc_6_LOGIC_ZERO_7313,
      IB => vga_control_vc_6_LOGIC_ZERO_7313,
      SEL => vga_control_vc_6_CYSELF_7319,
      O => vga_control_vc_6_CYMUXF2_7314
    );
  vga_control_vc_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_vc_cy_5_Q,
      O => vga_control_vc_6_CYINIT_7338
    );
  vga_control_vc_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_6_F,
      O => vga_control_vc_6_CYSELF_7319
    );
  vga_control_vc_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_6_XORG_7321,
      O => vga_control_vc_6_DYMUX_7323
    );
  vga_control_vc_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      I0 => vga_control_Mcount_vc_cy_6_Q,
      I1 => vga_control_vc_6_G,
      O => vga_control_vc_6_XORG_7321
    );
  vga_control_vc_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_Mcount_vc_cy_5_Q,
      O => vga_control_vc_6_FASTCARRY_7316
    );
  vga_control_vc_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      I0 => vga_control_vc_6_CYSELG_7304,
      I1 => vga_control_vc_6_CYSELF_7319,
      O => vga_control_vc_6_CYAND_7317
    );
  vga_control_vc_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      IA => vga_control_vc_6_CYMUXG2_7315,
      IB => vga_control_vc_6_FASTCARRY_7316,
      SEL => vga_control_vc_6_CYAND_7317,
      O => vga_control_vc_6_CYMUXFAST_7318
    );
  vga_control_vc_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      IA => vga_control_vc_6_LOGIC_ZERO_7313,
      IB => vga_control_vc_6_CYMUXF2_7314,
      SEL => vga_control_vc_6_CYSELG_7304,
      O => vga_control_vc_6_CYMUXG2_7315
    );
  vga_control_vc_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_6_G,
      O => vga_control_vc_6_CYSELG_7304
    );
  vga_control_vc_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_and0000_0,
      O => vga_control_vc_6_SRINV_7302
    );
  vga_control_vc_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => vga_control_vc_6_CLKINV_7301
    );
  vga_control_vc_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_not0001_0,
      O => vga_control_vc_6_CEINV_7300
    );
  vga_control_vc_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y4"
    )
    port map (
      O => vga_control_vc_8_LOGIC_ZERO_7387
    );
  vga_control_vc_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_8_XORF_7388,
      O => vga_control_vc_8_DXMUX_7390
    );
  vga_control_vc_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y4"
    )
    port map (
      I0 => vga_control_vc_8_CYINIT_7386,
      I1 => vga_control_vc_8_F,
      O => vga_control_vc_8_XORF_7388
    );
  vga_control_vc_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y4"
    )
    port map (
      IA => vga_control_vc_8_LOGIC_ZERO_7387,
      IB => vga_control_vc_8_CYINIT_7386,
      SEL => vga_control_vc_8_CYSELF_7377,
      O => vga_control_Mcount_vc_cy_8_Q
    );
  vga_control_vc_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_6_CYMUXFAST_7318,
      O => vga_control_vc_8_CYINIT_7386
    );
  vga_control_vc_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_8_F,
      O => vga_control_vc_8_CYSELF_7377
    );
  vga_control_vc_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_8_XORG_7368,
      O => vga_control_vc_8_DYMUX_7370
    );
  vga_control_vc_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y4"
    )
    port map (
      I0 => vga_control_Mcount_vc_cy_8_Q,
      I1 => vga_control_vc_9_rt_7365,
      O => vga_control_vc_8_XORG_7368
    );
  vga_control_vc_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_and0000_0,
      O => vga_control_vc_8_SRINV_7357
    );
  vga_control_vc_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => vga_control_vc_8_CLKINV_7356
    );
  vga_control_vc_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_not0001_0,
      O => vga_control_vc_8_CEINV_7355
    );
  vga_control_vc_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X51Y4"
    )
    port map (
      ADR0 => vga_control_vc(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_control_vc_9_rt_7365
    );
  Mcompar_state_current_cmp_gt0000_cy_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y46"
    )
    port map (
      O => Mcompar_state_current_cmp_gt0000_cy_1_LOGIC_ONE_7410
    );
  Mcompar_state_current_cmp_gt0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y46"
    )
    port map (
      O => Mcompar_state_current_cmp_gt0000_cy_1_LOGIC_ZERO_7425
    );
  Mcompar_state_current_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y46"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_1_LOGIC_ZERO_7425,
      IB => Mcompar_state_current_cmp_gt0000_cy_1_CYINIT_7424,
      SEL => Mcompar_state_current_cmp_gt0000_cy_1_CYSELF_7415,
      O => Mcompar_state_current_cmp_gt0000_cy_0_Q
    );
  Mcompar_state_current_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_cy_1_BXINV_7413,
      O => Mcompar_state_current_cmp_gt0000_cy_1_CYINIT_7424
    );
  Mcompar_state_current_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_lut_0_Q,
      O => Mcompar_state_current_cmp_gt0000_cy_1_CYSELF_7415
    );
  Mcompar_state_current_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Mcompar_state_current_cmp_gt0000_cy_1_BXINV_7413
    );
  Mcompar_state_current_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X53Y46"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_1_LOGIC_ONE_7410,
      IB => Mcompar_state_current_cmp_gt0000_cy_0_Q,
      SEL => Mcompar_state_current_cmp_gt0000_cy_1_CYSELG_7404,
      O => Mcompar_state_current_cmp_gt0000_cy_1_CYMUXG_7412
    );
  Mcompar_state_current_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_lut_1_Q_7403,
      O => Mcompar_state_current_cmp_gt0000_cy_1_CYSELG_7404
    );
  Mcompar_state_current_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X53Y46"
    )
    port map (
      ADR0 => sig_ram_address_current(3),
      ADR1 => sig_ram_address_current(4),
      ADR2 => sig_ram_address_current(1),
      ADR3 => sig_ram_address_current(2),
      O => Mcompar_state_current_cmp_gt0000_lut_1_Q_7403
    );
  Mcompar_state_current_cmp_gt0000_cy_3_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      O => Mcompar_state_current_cmp_gt0000_cy_3_LOGIC_ONE_7443
    );
  Mcompar_state_current_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_3_LOGIC_ONE_7443,
      IB => Mcompar_state_current_cmp_gt0000_cy_3_LOGIC_ONE_7443,
      SEL => Mcompar_state_current_cmp_gt0000_cy_3_CYSELF_7449,
      O => Mcompar_state_current_cmp_gt0000_cy_3_CYMUXF2_7444
    );
  Mcompar_state_current_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_lut_2_Q_7450,
      O => Mcompar_state_current_cmp_gt0000_cy_3_CYSELF_7449
    );
  Mcompar_state_current_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_cy_1_CYMUXG_7412,
      O => Mcompar_state_current_cmp_gt0000_cy_3_FASTCARRY_7446
    );
  Mcompar_state_current_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      I0 => Mcompar_state_current_cmp_gt0000_cy_3_CYSELG_7434,
      I1 => Mcompar_state_current_cmp_gt0000_cy_3_CYSELF_7449,
      O => Mcompar_state_current_cmp_gt0000_cy_3_CYAND_7447
    );
  Mcompar_state_current_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_3_CYMUXG2_7445,
      IB => Mcompar_state_current_cmp_gt0000_cy_3_FASTCARRY_7446,
      SEL => Mcompar_state_current_cmp_gt0000_cy_3_CYAND_7447,
      O => Mcompar_state_current_cmp_gt0000_cy_3_CYMUXFAST_7448
    );
  Mcompar_state_current_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_3_LOGIC_ONE_7443,
      IB => Mcompar_state_current_cmp_gt0000_cy_3_CYMUXF2_7444,
      SEL => Mcompar_state_current_cmp_gt0000_cy_3_CYSELG_7434,
      O => Mcompar_state_current_cmp_gt0000_cy_3_CYMUXG2_7445
    );
  Mcompar_state_current_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_9_rt_7433,
      O => Mcompar_state_current_cmp_gt0000_cy_3_CYSELG_7434
    );
  sig_ram_address_current_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X53Y47"
    )
    port map (
      ADR0 => sig_ram_address_current(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_9_rt_7433
    );
  Mcompar_state_current_cmp_gt0000_cy_5_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      O => Mcompar_state_current_cmp_gt0000_cy_5_LOGIC_ONE_7470
    );
  Mcompar_state_current_cmp_gt0000_cy_5_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      O => Mcompar_state_current_cmp_gt0000_cy_5_LOGIC_ZERO_7486
    );
  Mcompar_state_current_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_5_LOGIC_ZERO_7486,
      IB => Mcompar_state_current_cmp_gt0000_cy_5_LOGIC_ZERO_7486,
      SEL => Mcompar_state_current_cmp_gt0000_cy_5_CYSELF_7476,
      O => Mcompar_state_current_cmp_gt0000_cy_5_CYMUXF2_7471
    );
  Mcompar_state_current_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_lut_4_Q,
      O => Mcompar_state_current_cmp_gt0000_cy_5_CYSELF_7476
    );
  Mcompar_state_current_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_cy_3_CYMUXFAST_7448,
      O => Mcompar_state_current_cmp_gt0000_cy_5_FASTCARRY_7473
    );
  Mcompar_state_current_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      I0 => Mcompar_state_current_cmp_gt0000_cy_5_CYSELG_7461,
      I1 => Mcompar_state_current_cmp_gt0000_cy_5_CYSELF_7476,
      O => Mcompar_state_current_cmp_gt0000_cy_5_CYAND_7474
    );
  Mcompar_state_current_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_5_CYMUXG2_7472,
      IB => Mcompar_state_current_cmp_gt0000_cy_5_FASTCARRY_7473,
      SEL => Mcompar_state_current_cmp_gt0000_cy_5_CYAND_7474,
      O => Mcompar_state_current_cmp_gt0000_cy_5_CYMUXFAST_7475
    );
  Mcompar_state_current_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_5_LOGIC_ONE_7470,
      IB => Mcompar_state_current_cmp_gt0000_cy_5_CYMUXF2_7471,
      SEL => Mcompar_state_current_cmp_gt0000_cy_5_CYSELG_7461,
      O => Mcompar_state_current_cmp_gt0000_cy_5_CYMUXG2_7472
    );
  Mcompar_state_current_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_11_rt_7460,
      O => Mcompar_state_current_cmp_gt0000_cy_5_CYSELG_7461
    );
  sig_ram_address_current_11_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X53Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_ram_address_current(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_11_rt_7460
    );
  Mcompar_state_current_cmp_gt0000_cy_7_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      O => Mcompar_state_current_cmp_gt0000_cy_7_LOGIC_ONE_7503
    );
  Mcompar_state_current_cmp_gt0000_cy_7_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      O => Mcompar_state_current_cmp_gt0000_cy_7_LOGIC_ZERO_7517
    );
  Mcompar_state_current_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_7_LOGIC_ZERO_7517,
      IB => Mcompar_state_current_cmp_gt0000_cy_7_LOGIC_ZERO_7517,
      SEL => Mcompar_state_current_cmp_gt0000_cy_7_CYSELF_7509,
      O => Mcompar_state_current_cmp_gt0000_cy_7_CYMUXF2_7504
    );
  Mcompar_state_current_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_lut_6_Q_7510,
      O => Mcompar_state_current_cmp_gt0000_cy_7_CYSELF_7509
    );
  Mcompar_state_current_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_cy_5_CYMUXFAST_7475,
      O => Mcompar_state_current_cmp_gt0000_cy_7_FASTCARRY_7506
    );
  Mcompar_state_current_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      I0 => Mcompar_state_current_cmp_gt0000_cy_7_CYSELG_7494,
      I1 => Mcompar_state_current_cmp_gt0000_cy_7_CYSELF_7509,
      O => Mcompar_state_current_cmp_gt0000_cy_7_CYAND_7507
    );
  Mcompar_state_current_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_7_CYMUXG2_7505,
      IB => Mcompar_state_current_cmp_gt0000_cy_7_FASTCARRY_7506,
      SEL => Mcompar_state_current_cmp_gt0000_cy_7_CYAND_7507,
      O => Mcompar_state_current_cmp_gt0000_cy_7_CYMUXFAST_7508
    );
  Mcompar_state_current_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_7_LOGIC_ONE_7503,
      IB => Mcompar_state_current_cmp_gt0000_cy_7_CYMUXF2_7504,
      SEL => Mcompar_state_current_cmp_gt0000_cy_7_CYSELG_7494,
      O => Mcompar_state_current_cmp_gt0000_cy_7_CYMUXG2_7505
    );
  Mcompar_state_current_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_15_rt_7493,
      O => Mcompar_state_current_cmp_gt0000_cy_7_CYSELG_7494
    );
  sig_ram_address_current_15_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X53Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(15),
      O => sig_ram_address_current_15_rt_7493
    );
  Mcompar_state_current_cmp_gt0000_cy_9_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      O => Mcompar_state_current_cmp_gt0000_cy_9_LOGIC_ZERO_7535
    );
  Mcompar_state_current_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_9_LOGIC_ZERO_7535,
      IB => Mcompar_state_current_cmp_gt0000_cy_9_LOGIC_ZERO_7535,
      SEL => Mcompar_state_current_cmp_gt0000_cy_9_CYSELF_7541,
      O => Mcompar_state_current_cmp_gt0000_cy_9_CYMUXF2_7536
    );
  Mcompar_state_current_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_lut_8_Q_7542,
      O => Mcompar_state_current_cmp_gt0000_cy_9_CYSELF_7541
    );
  Mcompar_state_current_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_cy_7_CYMUXFAST_7508,
      O => Mcompar_state_current_cmp_gt0000_cy_9_FASTCARRY_7538
    );
  Mcompar_state_current_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      I0 => Mcompar_state_current_cmp_gt0000_cy_9_CYSELG_7529,
      I1 => Mcompar_state_current_cmp_gt0000_cy_9_CYSELF_7541,
      O => Mcompar_state_current_cmp_gt0000_cy_9_CYAND_7539
    );
  Mcompar_state_current_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_9_CYMUXG2_7537,
      IB => Mcompar_state_current_cmp_gt0000_cy_9_FASTCARRY_7538,
      SEL => Mcompar_state_current_cmp_gt0000_cy_9_CYAND_7539,
      O => Mcompar_state_current_cmp_gt0000_cy_9_CYMUXFAST_7540
    );
  Mcompar_state_current_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_9_LOGIC_ZERO_7535,
      IB => Mcompar_state_current_cmp_gt0000_cy_9_CYMUXF2_7536,
      SEL => Mcompar_state_current_cmp_gt0000_cy_9_CYSELG_7529,
      O => Mcompar_state_current_cmp_gt0000_cy_9_CYMUXG2_7537
    );
  Mcompar_state_current_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_lut_9_Q_7528,
      O => Mcompar_state_current_cmp_gt0000_cy_9_CYSELG_7529
    );
  Mcompar_state_current_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y50"
    )
    port map (
      ADR0 => sig_ram_address_current(20),
      ADR1 => sig_ram_address_current(22),
      ADR2 => sig_ram_address_current(21),
      ADR3 => sig_ram_address_current(23),
      O => Mcompar_state_current_cmp_gt0000_lut_9_Q_7528
    );
  Mcompar_state_current_cmp_gt0000_cy_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      O => Mcompar_state_current_cmp_gt0000_cy_11_LOGIC_ZERO_7565
    );
  Mcompar_state_current_cmp_gt0000_cy_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_11_LOGIC_ZERO_7565,
      IB => Mcompar_state_current_cmp_gt0000_cy_11_LOGIC_ZERO_7565,
      SEL => Mcompar_state_current_cmp_gt0000_cy_11_CYSELF_7571,
      O => Mcompar_state_current_cmp_gt0000_cy_11_CYMUXF2_7566
    );
  Mcompar_state_current_cmp_gt0000_cy_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_lut_10_Q_7572,
      O => Mcompar_state_current_cmp_gt0000_cy_11_CYSELF_7571
    );
  Mcompar_state_current_cmp_gt0000_cy_11_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_cy_11_CYMUXFAST_7570,
      O => Mcompar_state_current_cmp_gt0000_cy_11_Q
    );
  Mcompar_state_current_cmp_gt0000_cy_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_cy_9_CYMUXFAST_7540,
      O => Mcompar_state_current_cmp_gt0000_cy_11_FASTCARRY_7568
    );
  Mcompar_state_current_cmp_gt0000_cy_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      I0 => Mcompar_state_current_cmp_gt0000_cy_11_CYSELG_7558,
      I1 => Mcompar_state_current_cmp_gt0000_cy_11_CYSELF_7571,
      O => Mcompar_state_current_cmp_gt0000_cy_11_CYAND_7569
    );
  Mcompar_state_current_cmp_gt0000_cy_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_11_CYMUXG2_7567,
      IB => Mcompar_state_current_cmp_gt0000_cy_11_FASTCARRY_7568,
      SEL => Mcompar_state_current_cmp_gt0000_cy_11_CYAND_7569,
      O => Mcompar_state_current_cmp_gt0000_cy_11_CYMUXFAST_7570
    );
  Mcompar_state_current_cmp_gt0000_cy_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      IA => Mcompar_state_current_cmp_gt0000_cy_11_LOGIC_ZERO_7565,
      IB => Mcompar_state_current_cmp_gt0000_cy_11_CYMUXF2_7566,
      SEL => Mcompar_state_current_cmp_gt0000_cy_11_CYSELG_7558,
      O => Mcompar_state_current_cmp_gt0000_cy_11_CYMUXG2_7567
    );
  Mcompar_state_current_cmp_gt0000_cy_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_state_current_cmp_gt0000_lut_11_Q_7557,
      O => Mcompar_state_current_cmp_gt0000_cy_11_CYSELG_7558
    );
  Mcompar_state_current_cmp_gt0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X53Y51"
    )
    port map (
      ADR0 => sig_ram_address_current(29),
      ADR1 => VCC,
      ADR2 => sig_ram_address_current(30),
      ADR3 => sig_ram_address_current(28),
      O => Mcompar_state_current_cmp_gt0000_lut_11_Q_7557
    );
  state_current_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y56"
    )
    port map (
      O => state_current_cmp_eq0000_wg_cy_1_LOGIC_ZERO_7594
    );
  state_current_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y56"
    )
    port map (
      IA => state_current_cmp_eq0000_wg_cy_1_LOGIC_ZERO_7594,
      IB => state_current_cmp_eq0000_wg_cy_1_CYINIT_7606,
      SEL => state_current_cmp_eq0000_wg_cy_1_CYSELF_7599,
      O => state_current_cmp_eq0000_wg_cy(0)
    );
  state_current_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0000_wg_cy_1_BXINV_7597,
      O => state_current_cmp_eq0000_wg_cy_1_CYINIT_7606
    );
  state_current_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0000_wg_lut(0),
      O => state_current_cmp_eq0000_wg_cy_1_CYSELF_7599
    );
  state_current_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => state_current_cmp_eq0000_wg_cy_1_BXINV_7597
    );
  state_current_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y56"
    )
    port map (
      IA => state_current_cmp_eq0000_wg_cy_1_LOGIC_ZERO_7594,
      IB => state_current_cmp_eq0000_wg_cy(0),
      SEL => state_current_cmp_eq0000_wg_cy_1_CYSELG_7588,
      O => state_current_cmp_eq0000_wg_cy_1_CYMUXG_7596
    );
  state_current_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0000_wg_lut(1),
      O => state_current_cmp_eq0000_wg_cy_1_CYSELG_7588
    );
  state_current_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X33Y56"
    )
    port map (
      ADR0 => cycles_current(6),
      ADR1 => cycles_current(11),
      ADR2 => cycles_current(10),
      ADR3 => cycles_current(12),
      O => state_current_cmp_eq0000_wg_lut(1)
    );
  state_current_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      O => state_current_cmp_eq0000_wg_cy_3_LOGIC_ZERO_7624
    );
  state_current_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      IA => state_current_cmp_eq0000_wg_cy_3_LOGIC_ZERO_7624,
      IB => state_current_cmp_eq0000_wg_cy_3_LOGIC_ZERO_7624,
      SEL => state_current_cmp_eq0000_wg_cy_3_CYSELF_7630,
      O => state_current_cmp_eq0000_wg_cy_3_CYMUXF2_7625
    );
  state_current_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0000_wg_lut(2),
      O => state_current_cmp_eq0000_wg_cy_3_CYSELF_7630
    );
  state_current_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0000_wg_cy_1_CYMUXG_7596,
      O => state_current_cmp_eq0000_wg_cy_3_FASTCARRY_7627
    );
  state_current_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      I0 => state_current_cmp_eq0000_wg_cy_3_CYSELG_7618,
      I1 => state_current_cmp_eq0000_wg_cy_3_CYSELF_7630,
      O => state_current_cmp_eq0000_wg_cy_3_CYAND_7628
    );
  state_current_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      IA => state_current_cmp_eq0000_wg_cy_3_CYMUXG2_7626,
      IB => state_current_cmp_eq0000_wg_cy_3_FASTCARRY_7627,
      SEL => state_current_cmp_eq0000_wg_cy_3_CYAND_7628,
      O => state_current_cmp_eq0000_wg_cy_3_CYMUXFAST_7629
    );
  state_current_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      IA => state_current_cmp_eq0000_wg_cy_3_LOGIC_ZERO_7624,
      IB => state_current_cmp_eq0000_wg_cy_3_CYMUXF2_7625,
      SEL => state_current_cmp_eq0000_wg_cy_3_CYSELG_7618,
      O => state_current_cmp_eq0000_wg_cy_3_CYMUXG2_7626
    );
  state_current_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0000_wg_lut(3),
      O => state_current_cmp_eq0000_wg_cy_3_CYSELG_7618
    );
  state_current_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X33Y57"
    )
    port map (
      ADR0 => cycles_current(18),
      ADR1 => cycles_current(17),
      ADR2 => cycles_current(4),
      ADR3 => cycles_current(16),
      O => state_current_cmp_eq0000_wg_lut(3)
    );
  state_current_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      O => state_current_cmp_eq0000_wg_cy_5_LOGIC_ZERO_7654
    );
  state_current_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      IA => state_current_cmp_eq0000_wg_cy_5_LOGIC_ZERO_7654,
      IB => state_current_cmp_eq0000_wg_cy_5_LOGIC_ZERO_7654,
      SEL => state_current_cmp_eq0000_wg_cy_5_CYSELF_7660,
      O => state_current_cmp_eq0000_wg_cy_5_CYMUXF2_7655
    );
  state_current_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0000_wg_lut(4),
      O => state_current_cmp_eq0000_wg_cy_5_CYSELF_7660
    );
  state_current_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0000_wg_cy_3_CYMUXFAST_7629,
      O => state_current_cmp_eq0000_wg_cy_5_FASTCARRY_7657
    );
  state_current_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      I0 => state_current_cmp_eq0000_wg_cy_5_CYSELG_7648,
      I1 => state_current_cmp_eq0000_wg_cy_5_CYSELF_7660,
      O => state_current_cmp_eq0000_wg_cy_5_CYAND_7658
    );
  state_current_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      IA => state_current_cmp_eq0000_wg_cy_5_CYMUXG2_7656,
      IB => state_current_cmp_eq0000_wg_cy_5_FASTCARRY_7657,
      SEL => state_current_cmp_eq0000_wg_cy_5_CYAND_7658,
      O => state_current_cmp_eq0000_wg_cy_5_CYMUXFAST_7659
    );
  state_current_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      IA => state_current_cmp_eq0000_wg_cy_5_LOGIC_ZERO_7654,
      IB => state_current_cmp_eq0000_wg_cy_5_CYMUXF2_7655,
      SEL => state_current_cmp_eq0000_wg_cy_5_CYSELG_7648,
      O => state_current_cmp_eq0000_wg_cy_5_CYMUXG2_7656
    );
  state_current_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0000_wg_lut(5),
      O => state_current_cmp_eq0000_wg_cy_5_CYSELG_7648
    );
  state_current_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X33Y58"
    )
    port map (
      ADR0 => cycles_current(22),
      ADR1 => cycles_current(2),
      ADR2 => cycles_current(23),
      ADR3 => cycles_current(24),
      O => state_current_cmp_eq0000_wg_lut(5)
    );
  cycles_current_not0001_inv_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      O => cycles_current_not0001_inv_LOGIC_ZERO_7684
    );
  cycles_current_not0001_inv_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      IA => cycles_current_not0001_inv_LOGIC_ZERO_7684,
      IB => cycles_current_not0001_inv_LOGIC_ZERO_7684,
      SEL => cycles_current_not0001_inv_CYSELF_7690,
      O => cycles_current_not0001_inv_CYMUXF2_7685
    );
  cycles_current_not0001_inv_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0000_wg_lut(6),
      O => cycles_current_not0001_inv_CYSELF_7690
    );
  cycles_current_not0001_inv_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_not0001_inv_CYMUXFAST_7689,
      O => cycles_current_not0001_inv
    );
  cycles_current_not0001_inv_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0000_wg_cy_5_CYMUXFAST_7659,
      O => cycles_current_not0001_inv_FASTCARRY_7687
    );
  cycles_current_not0001_inv_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      I0 => cycles_current_not0001_inv_CYSELG_7678,
      I1 => cycles_current_not0001_inv_CYSELF_7690,
      O => cycles_current_not0001_inv_CYAND_7688
    );
  cycles_current_not0001_inv_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      IA => cycles_current_not0001_inv_CYMUXG2_7686,
      IB => cycles_current_not0001_inv_FASTCARRY_7687,
      SEL => cycles_current_not0001_inv_CYAND_7688,
      O => cycles_current_not0001_inv_CYMUXFAST_7689
    );
  cycles_current_not0001_inv_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      IA => cycles_current_not0001_inv_LOGIC_ZERO_7684,
      IB => cycles_current_not0001_inv_CYMUXF2_7685,
      SEL => cycles_current_not0001_inv_CYSELG_7678,
      O => cycles_current_not0001_inv_CYMUXG2_7686
    );
  cycles_current_not0001_inv_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0000_wg_lut(7),
      O => cycles_current_not0001_inv_CYSELG_7678
    );
  state_current_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X33Y59"
    )
    port map (
      ADR0 => cycles_current(30),
      ADR1 => cycles_current(0),
      ADR2 => cycles_current(29),
      ADR3 => cycles_current(28),
      O => state_current_cmp_eq0000_wg_lut(7)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y27"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_0_LOGIC_ZERO_7713
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X17Y27"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_0_LOGIC_ONE_7730
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_0_XORF_7731,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(0)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y27"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_0_CYINIT_7729,
      I1 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_lut(0),
      O => uart_load_data_timings_unit_RxDiv_addsub0000_0_XORF_7731
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y27"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_0_LOGIC_ONE_7730,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_0_CYINIT_7729,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_0_CYSELF_7720,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_0_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_0_BXINV_7718,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_0_CYINIT_7729
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_lut(0),
      O => uart_load_data_timings_unit_RxDiv_addsub0000_0_CYSELF_7720
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => uart_load_data_timings_unit_RxDiv_addsub0000_0_BXINV_7718
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_0_XORG_7716,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(1)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y27"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_0_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_0_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_0_XORG_7716
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_0_CYMUXG_7715,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_1_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X17Y27"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_0_LOGIC_ZERO_7713,
      IB => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_0_Q,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_0_CYSELG_7704,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_0_CYMUXG_7715
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_0_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_0_CYSELG_7704
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_LOGIC_ZERO_7749
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_2_XORF_7769,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(2)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYINIT_7768,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_2_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_XORF_7769
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_2_LOGIC_ZERO_7749,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYINIT_7768,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYSELF_7755,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_2_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_2_LOGIC_ZERO_7749,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_2_LOGIC_ZERO_7749,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYSELF_7755,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXF2_7750
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_1_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYINIT_7768
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_2_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYSELF_7755
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_2_XORG_7757,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(3)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_2_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_2_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_XORG_7757
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXFAST_7754,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_3_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_1_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_FASTCARRY_7752
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYSELG_7740,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYSELF_7755,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYAND_7753
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXG2_7751,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_2_FASTCARRY_7752,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYAND_7753,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXFAST_7754
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_2_LOGIC_ZERO_7749,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXF2_7750,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYSELG_7740,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYMUXG2_7751
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_2_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_CYSELG_7740
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_LOGIC_ZERO_7787
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_4_XORF_7807,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(4)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYINIT_7806,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_4_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_XORF_7807
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_4_LOGIC_ZERO_7787,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYINIT_7806,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYSELF_7793,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_4_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_4_LOGIC_ZERO_7787,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_4_LOGIC_ZERO_7787,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYSELF_7793,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXF2_7788
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_3_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYINIT_7806
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_4_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYSELF_7793
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_4_XORG_7795,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(5)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_4_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_4_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_XORG_7795
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXFAST_7792,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_5_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_3_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_FASTCARRY_7790
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYSELG_7778,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYSELF_7793,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYAND_7791
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXG2_7789,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_4_FASTCARRY_7790,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYAND_7791,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXFAST_7792
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_4_LOGIC_ZERO_7787,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXF2_7788,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYSELG_7778,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYMUXG2_7789
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_4_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_CYSELG_7778
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_LOGIC_ZERO_7825
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_6_XORF_7845,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(6)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYINIT_7844,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_6_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_XORF_7845
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_6_LOGIC_ZERO_7825,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYINIT_7844,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYSELF_7831,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_6_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_6_LOGIC_ZERO_7825,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_6_LOGIC_ZERO_7825,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYSELF_7831,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXF2_7826
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_5_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYINIT_7844
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_6_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYSELF_7831
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_6_XORG_7833,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(7)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_6_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_6_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_XORG_7833
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXFAST_7830,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_7_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_5_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_FASTCARRY_7828
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYSELG_7816,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYSELF_7831,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYAND_7829
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXG2_7827,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_6_FASTCARRY_7828,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYAND_7829,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXFAST_7830
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_6_LOGIC_ZERO_7825,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXF2_7826,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYSELG_7816,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYMUXG2_7827
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_6_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_CYSELG_7816
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_LOGIC_ZERO_7863
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_8_XORF_7883,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(8)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYINIT_7882,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_8_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_XORF_7883
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_8_LOGIC_ZERO_7863,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYINIT_7882,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYSELF_7869,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_8_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_8_LOGIC_ZERO_7863,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_8_LOGIC_ZERO_7863,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYSELF_7869,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXF2_7864
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_7_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYINIT_7882
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_8_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYSELF_7869
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_8_XORG_7871,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(9)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_8_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_8_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_XORG_7871
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXFAST_7868,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_9_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_7_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_FASTCARRY_7866
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYSELG_7854,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYSELF_7869,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYAND_7867
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXG2_7865,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_8_FASTCARRY_7866,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYAND_7867,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXFAST_7868
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_8_LOGIC_ZERO_7863,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXF2_7864,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYSELG_7854,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYMUXG2_7865
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_8_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_CYSELG_7854
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y32"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_LOGIC_ZERO_7901
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_10_XORF_7921,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(10)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y32"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYINIT_7920,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_10_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_XORF_7921
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y32"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_10_LOGIC_ZERO_7901,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYINIT_7920,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYSELF_7907,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_10_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y32"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_10_LOGIC_ZERO_7901,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_10_LOGIC_ZERO_7901,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYSELF_7907,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXF2_7902
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_9_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYINIT_7920
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_10_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYSELF_7907
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_10_XORG_7909,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(11)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y32"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_10_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_10_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_XORG_7909
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXFAST_7906,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_11_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_9_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_FASTCARRY_7904
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y32"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYSELG_7892,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYSELF_7907,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYAND_7905
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y32"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXG2_7903,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_10_FASTCARRY_7904,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYAND_7905,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXFAST_7906
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y32"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_10_LOGIC_ZERO_7901,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXF2_7902,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYSELG_7892,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYMUXG2_7903
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_10_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_CYSELG_7892
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y33"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_LOGIC_ZERO_7939
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_12_XORF_7959,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(12)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y33"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYINIT_7958,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_12_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_XORF_7959
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y33"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_12_LOGIC_ZERO_7939,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYINIT_7958,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYSELF_7945,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_12_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y33"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_12_LOGIC_ZERO_7939,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_12_LOGIC_ZERO_7939,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYSELF_7945,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXF2_7940
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_11_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYINIT_7958
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_12_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYSELF_7945
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_12_XORG_7947,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(13)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y33"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_12_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_12_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_XORG_7947
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXFAST_7944,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_13_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_11_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_FASTCARRY_7942
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y33"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYSELG_7930,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYSELF_7945,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYAND_7943
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y33"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXG2_7941,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_12_FASTCARRY_7942,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYAND_7943,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXFAST_7944
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y33"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_12_LOGIC_ZERO_7939,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXF2_7940,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYSELG_7930,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYMUXG2_7941
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_12_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_CYSELG_7930
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y34"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_LOGIC_ZERO_7977
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_14_XORF_7997,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(14)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y34"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYINIT_7996,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_14_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_XORF_7997
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y34"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_14_LOGIC_ZERO_7977,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYINIT_7996,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYSELF_7983,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_14_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y34"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_14_LOGIC_ZERO_7977,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_14_LOGIC_ZERO_7977,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYSELF_7983,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXF2_7978
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_13_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYINIT_7996
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_14_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYSELF_7983
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_14_XORG_7985,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(15)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y34"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_14_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_14_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_XORG_7985
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXFAST_7982,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_15_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_13_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_FASTCARRY_7980
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y34"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYSELG_7968,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYSELF_7983,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYAND_7981
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y34"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXG2_7979,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_14_FASTCARRY_7980,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYAND_7981,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXFAST_7982
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y34"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_14_LOGIC_ZERO_7977,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXF2_7978,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYSELG_7968,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYMUXG2_7979
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_14_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_CYSELG_7968
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y35"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_LOGIC_ZERO_8015
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_16_XORF_8035,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(16)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y35"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYINIT_8034,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_16_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_XORF_8035
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y35"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_16_LOGIC_ZERO_8015,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYINIT_8034,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYSELF_8021,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_16_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y35"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_16_LOGIC_ZERO_8015,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_16_LOGIC_ZERO_8015,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYSELF_8021,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXF2_8016
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_15_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYINIT_8034
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_16_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYSELF_8021
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_16_XORG_8023,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(17)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y35"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_16_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_16_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_XORG_8023
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXFAST_8020,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_17_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_15_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_FASTCARRY_8018
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y35"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYSELG_8006,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYSELF_8021,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYAND_8019
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y35"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXG2_8017,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_16_FASTCARRY_8018,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYAND_8019,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXFAST_8020
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y35"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_16_LOGIC_ZERO_8015,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXF2_8016,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYSELG_8006,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYMUXG2_8017
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_16_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_CYSELG_8006
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y36"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_LOGIC_ZERO_8053
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_18_XORF_8073,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(18)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y36"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYINIT_8072,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_18_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_XORF_8073
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y36"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_18_LOGIC_ZERO_8053,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYINIT_8072,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYSELF_8059,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_18_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y36"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_18_LOGIC_ZERO_8053,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_18_LOGIC_ZERO_8053,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYSELF_8059,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXF2_8054
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_17_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYINIT_8072
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_18_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYSELF_8059
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_18_XORG_8061,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(19)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y36"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_18_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_18_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_XORG_8061
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXFAST_8058,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_19_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_17_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_FASTCARRY_8056
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y36"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYSELG_8044,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYSELF_8059,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYAND_8057
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y36"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXG2_8055,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_18_FASTCARRY_8056,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYAND_8057,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXFAST_8058
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y36"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_18_LOGIC_ZERO_8053,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXF2_8054,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYSELG_8044,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYMUXG2_8055
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_18_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_CYSELG_8044
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_LOGIC_ZERO_8091
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_20_XORF_8111,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(20)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYINIT_8110,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_20_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_XORF_8111
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_20_LOGIC_ZERO_8091,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYINIT_8110,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYSELF_8097,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_20_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_20_LOGIC_ZERO_8091,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_20_LOGIC_ZERO_8091,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYSELF_8097,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXF2_8092
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_19_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYINIT_8110
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_20_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYSELF_8097
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_20_XORG_8099,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(21)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_20_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_20_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_XORG_8099
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXFAST_8096,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_21_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_19_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_FASTCARRY_8094
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYSELG_8082,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYSELF_8097,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYAND_8095
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXG2_8093,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_20_FASTCARRY_8094,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYAND_8095,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXFAST_8096
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_20_LOGIC_ZERO_8091,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXF2_8092,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYSELG_8082,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYMUXG2_8093
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_20_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_CYSELG_8082
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_LOGIC_ZERO_8129
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_22_XORF_8149,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(22)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYINIT_8148,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_22_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_XORF_8149
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_22_LOGIC_ZERO_8129,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYINIT_8148,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYSELF_8135,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_22_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_22_LOGIC_ZERO_8129,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_22_LOGIC_ZERO_8129,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYSELF_8135,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXF2_8130
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_21_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYINIT_8148
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_22_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYSELF_8135
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_22_XORG_8137,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(23)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_22_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_22_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_XORG_8137
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXFAST_8134,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_23_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_21_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_FASTCARRY_8132
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYSELG_8120,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYSELF_8135,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYAND_8133
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXG2_8131,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_22_FASTCARRY_8132,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYAND_8133,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXFAST_8134
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_22_LOGIC_ZERO_8129,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXF2_8130,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYSELG_8120,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYMUXG2_8131
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_22_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_CYSELG_8120
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_LOGIC_ZERO_8167
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_24_XORF_8187,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(24)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYINIT_8186,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_24_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_XORF_8187
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_24_LOGIC_ZERO_8167,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYINIT_8186,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYSELF_8173,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_24_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_24_LOGIC_ZERO_8167,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_24_LOGIC_ZERO_8167,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYSELF_8173,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXF2_8168
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_23_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYINIT_8186
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_24_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYSELF_8173
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_24_XORG_8175,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(25)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_24_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_24_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_XORG_8175
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXFAST_8172,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_25_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_23_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_FASTCARRY_8170
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYSELG_8158,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYSELF_8173,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYAND_8171
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXG2_8169,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_24_FASTCARRY_8170,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYAND_8171,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXFAST_8172
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_24_LOGIC_ZERO_8167,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXF2_8168,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYSELG_8158,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYMUXG2_8169
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_24_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_CYSELG_8158
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y40"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_LOGIC_ZERO_8205
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_26_XORF_8225,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(26)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y40"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYINIT_8224,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_26_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_XORF_8225
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y40"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_26_LOGIC_ZERO_8205,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYINIT_8224,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYSELF_8211,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_26_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y40"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_26_LOGIC_ZERO_8205,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_26_LOGIC_ZERO_8205,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYSELF_8211,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXF2_8206
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_25_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYINIT_8224
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_26_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYSELF_8211
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_26_XORG_8213,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(27)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y40"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_26_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_26_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_XORG_8213
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXFAST_8210,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_27_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_25_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_FASTCARRY_8208
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y40"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYSELG_8196,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYSELF_8211,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYAND_8209
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y40"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXG2_8207,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_26_FASTCARRY_8208,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYAND_8209,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXFAST_8210
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y40"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_26_LOGIC_ZERO_8205,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXF2_8206,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYSELG_8196,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYMUXG2_8207
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_26_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_CYSELG_8196
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y41"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_LOGIC_ZERO_8243
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_28_XORF_8263,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(28)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y41"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYINIT_8262,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_28_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_XORF_8263
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y41"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_28_LOGIC_ZERO_8243,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYINIT_8262,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYSELF_8249,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_28_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y41"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_28_LOGIC_ZERO_8243,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_28_LOGIC_ZERO_8243,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYSELF_8249,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXF2_8244
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_27_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYINIT_8262
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_28_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYSELF_8249
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_28_XORG_8251,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(29)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y41"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_28_Q,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_28_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_XORG_8251
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_27_Q,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_FASTCARRY_8246
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y41"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYSELG_8234,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYSELF_8249,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYAND_8247
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y41"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXG2_8245,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_28_FASTCARRY_8246,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYAND_8247,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXFAST_8248
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y41"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_28_LOGIC_ZERO_8243,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXF2_8244,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYSELG_8234,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXG2_8245
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_28_G,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYSELG_8234
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_30_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y42"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_addsub0000_30_LOGIC_ZERO_8293
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_30_XORF_8294,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(30)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y42"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_addsub0000_30_CYINIT_8292,
      I1 => uart_load_data_timings_unit_RxDiv_addsub0000_30_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_30_XORF_8294
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y42"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_addsub0000_30_LOGIC_ZERO_8293,
      IB => uart_load_data_timings_unit_RxDiv_addsub0000_30_CYINIT_8292,
      SEL => uart_load_data_timings_unit_RxDiv_addsub0000_30_CYSELF_8283,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_30_Q
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_28_CYMUXFAST_8248,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_30_CYINIT_8292
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_30_F,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_30_CYSELF_8283
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_addsub0000_30_XORG_8280,
      O => uart_load_data_timings_unit_RxDiv_addsub0000(31)
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y42"
    )
    port map (
      I0 => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_cy_30_Q,
      I1 => uart_load_data_timings_unit_RxDiv_31_rt_8277,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_30_XORG_8280
    );
  uart_load_data_timings_unit_RxDiv_31_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X17Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv(31),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_31_rt_8277
    );
  state_current_cmp_eq0001_wg_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      O => state_current_cmp_eq0001_wg_cy_1_LOGIC_ZERO_8312
    );
  state_current_cmp_eq0001_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => state_current_cmp_eq0001_wg_cy_1_LOGIC_ZERO_8312,
      IB => state_current_cmp_eq0001_wg_cy_1_CYINIT_8324,
      SEL => state_current_cmp_eq0001_wg_cy_1_CYSELF_8317,
      O => state_current_cmp_eq0001_wg_cy(0)
    );
  state_current_cmp_eq0001_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_wg_cy_1_BXINV_8315,
      O => state_current_cmp_eq0001_wg_cy_1_CYINIT_8324
    );
  state_current_cmp_eq0001_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_wg_lut(0),
      O => state_current_cmp_eq0001_wg_cy_1_CYSELF_8317
    );
  state_current_cmp_eq0001_wg_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => state_current_cmp_eq0001_wg_cy_1_BXINV_8315
    );
  state_current_cmp_eq0001_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => state_current_cmp_eq0001_wg_cy_1_LOGIC_ZERO_8312,
      IB => state_current_cmp_eq0001_wg_cy(0),
      SEL => state_current_cmp_eq0001_wg_cy_1_CYSELG_8306,
      O => state_current_cmp_eq0001_wg_cy_1_CYMUXG_8314
    );
  state_current_cmp_eq0001_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_wg_lut(1),
      O => state_current_cmp_eq0001_wg_cy_1_CYSELG_8306
    );
  state_current_cmp_eq0001_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X39Y40"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(10),
      ADR1 => sig_uart_bytes_received_current(12),
      ADR2 => sig_uart_bytes_received_current(11),
      ADR3 => sig_uart_bytes_received_current(6),
      O => state_current_cmp_eq0001_wg_lut(1)
    );
  state_current_cmp_eq0001_wg_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      O => state_current_cmp_eq0001_wg_cy_3_LOGIC_ZERO_8342
    );
  state_current_cmp_eq0001_wg_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => state_current_cmp_eq0001_wg_cy_3_LOGIC_ZERO_8342,
      IB => state_current_cmp_eq0001_wg_cy_3_LOGIC_ZERO_8342,
      SEL => state_current_cmp_eq0001_wg_cy_3_CYSELF_8348,
      O => state_current_cmp_eq0001_wg_cy_3_CYMUXF2_8343
    );
  state_current_cmp_eq0001_wg_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_wg_lut(2),
      O => state_current_cmp_eq0001_wg_cy_3_CYSELF_8348
    );
  state_current_cmp_eq0001_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_wg_cy_1_CYMUXG_8314,
      O => state_current_cmp_eq0001_wg_cy_3_FASTCARRY_8345
    );
  state_current_cmp_eq0001_wg_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      I0 => state_current_cmp_eq0001_wg_cy_3_CYSELG_8336,
      I1 => state_current_cmp_eq0001_wg_cy_3_CYSELF_8348,
      O => state_current_cmp_eq0001_wg_cy_3_CYAND_8346
    );
  state_current_cmp_eq0001_wg_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => state_current_cmp_eq0001_wg_cy_3_CYMUXG2_8344,
      IB => state_current_cmp_eq0001_wg_cy_3_FASTCARRY_8345,
      SEL => state_current_cmp_eq0001_wg_cy_3_CYAND_8346,
      O => state_current_cmp_eq0001_wg_cy_3_CYMUXFAST_8347
    );
  state_current_cmp_eq0001_wg_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => state_current_cmp_eq0001_wg_cy_3_LOGIC_ZERO_8342,
      IB => state_current_cmp_eq0001_wg_cy_3_CYMUXF2_8343,
      SEL => state_current_cmp_eq0001_wg_cy_3_CYSELG_8336,
      O => state_current_cmp_eq0001_wg_cy_3_CYMUXG2_8344
    );
  state_current_cmp_eq0001_wg_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_wg_lut(3),
      O => state_current_cmp_eq0001_wg_cy_3_CYSELG_8336
    );
  state_current_cmp_eq0001_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X39Y41"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(4),
      ADR1 => sig_uart_bytes_received_current(17),
      ADR2 => sig_uart_bytes_received_current(18),
      ADR3 => sig_uart_bytes_received_current(16),
      O => state_current_cmp_eq0001_wg_lut(3)
    );
  state_current_cmp_eq0001_wg_cy_5_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      O => state_current_cmp_eq0001_wg_cy_5_LOGIC_ZERO_8372
    );
  state_current_cmp_eq0001_wg_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      IA => state_current_cmp_eq0001_wg_cy_5_LOGIC_ZERO_8372,
      IB => state_current_cmp_eq0001_wg_cy_5_LOGIC_ZERO_8372,
      SEL => state_current_cmp_eq0001_wg_cy_5_CYSELF_8378,
      O => state_current_cmp_eq0001_wg_cy_5_CYMUXF2_8373
    );
  state_current_cmp_eq0001_wg_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_wg_lut(4),
      O => state_current_cmp_eq0001_wg_cy_5_CYSELF_8378
    );
  state_current_cmp_eq0001_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_wg_cy_3_CYMUXFAST_8347,
      O => state_current_cmp_eq0001_wg_cy_5_FASTCARRY_8375
    );
  state_current_cmp_eq0001_wg_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      I0 => state_current_cmp_eq0001_wg_cy_5_CYSELG_8366,
      I1 => state_current_cmp_eq0001_wg_cy_5_CYSELF_8378,
      O => state_current_cmp_eq0001_wg_cy_5_CYAND_8376
    );
  state_current_cmp_eq0001_wg_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      IA => state_current_cmp_eq0001_wg_cy_5_CYMUXG2_8374,
      IB => state_current_cmp_eq0001_wg_cy_5_FASTCARRY_8375,
      SEL => state_current_cmp_eq0001_wg_cy_5_CYAND_8376,
      O => state_current_cmp_eq0001_wg_cy_5_CYMUXFAST_8377
    );
  state_current_cmp_eq0001_wg_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      IA => state_current_cmp_eq0001_wg_cy_5_LOGIC_ZERO_8372,
      IB => state_current_cmp_eq0001_wg_cy_5_CYMUXF2_8373,
      SEL => state_current_cmp_eq0001_wg_cy_5_CYSELG_8366,
      O => state_current_cmp_eq0001_wg_cy_5_CYMUXG2_8374
    );
  state_current_cmp_eq0001_wg_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_wg_lut(5),
      O => state_current_cmp_eq0001_wg_cy_5_CYSELG_8366
    );
  state_current_cmp_eq0001_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X39Y42"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(2),
      ADR1 => sig_uart_bytes_received_current(23),
      ADR2 => sig_uart_bytes_received_current(22),
      ADR3 => sig_uart_bytes_received_current(24),
      O => state_current_cmp_eq0001_wg_lut(5)
    );
  state_current_cmp_eq0001_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      O => state_current_cmp_eq0001_LOGIC_ZERO_8402
    );
  state_current_cmp_eq0001_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      IA => state_current_cmp_eq0001_LOGIC_ZERO_8402,
      IB => state_current_cmp_eq0001_LOGIC_ZERO_8402,
      SEL => state_current_cmp_eq0001_CYSELF_8408,
      O => state_current_cmp_eq0001_CYMUXF2_8403
    );
  state_current_cmp_eq0001_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_wg_lut(6),
      O => state_current_cmp_eq0001_CYSELF_8408
    );
  state_current_cmp_eq0001_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_CYMUXFAST_8407,
      O => state_current_cmp_eq0001
    );
  state_current_cmp_eq0001_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_wg_cy_5_CYMUXFAST_8377,
      O => state_current_cmp_eq0001_FASTCARRY_8405
    );
  state_current_cmp_eq0001_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      I0 => state_current_cmp_eq0001_CYSELG_8396,
      I1 => state_current_cmp_eq0001_CYSELF_8408,
      O => state_current_cmp_eq0001_CYAND_8406
    );
  state_current_cmp_eq0001_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      IA => state_current_cmp_eq0001_CYMUXG2_8404,
      IB => state_current_cmp_eq0001_FASTCARRY_8405,
      SEL => state_current_cmp_eq0001_CYAND_8406,
      O => state_current_cmp_eq0001_CYMUXFAST_8407
    );
  state_current_cmp_eq0001_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      IA => state_current_cmp_eq0001_LOGIC_ZERO_8402,
      IB => state_current_cmp_eq0001_CYMUXF2_8403,
      SEL => state_current_cmp_eq0001_CYSELG_8396,
      O => state_current_cmp_eq0001_CYMUXG2_8404
    );
  state_current_cmp_eq0001_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_cmp_eq0001_wg_lut(7),
      O => state_current_cmp_eq0001_CYSELG_8396
    );
  state_current_cmp_eq0001_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y43"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(29),
      ADR1 => sig_uart_bytes_received_current(30),
      ADR2 => sig_uart_bytes_received_current(28),
      ADR3 => sig_uart_bytes_received_current(0),
      O => state_current_cmp_eq0001_wg_lut(7)
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y33"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_LOGIC_ZERO_8432
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y33"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_LOGIC_ZERO_8432,
      IB => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYINIT_8443,
      SEL => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYSELF_8437,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy(0)
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_BXINV_8435,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYINIT_8443
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(0),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYSELF_8437
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_BXINV_8435
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X19Y33"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_LOGIC_ZERO_8432,
      IB => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy(0),
      SEL => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYSELG_8426,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYMUXG_8434
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(1),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYSELG_8426
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X19Y33"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(6),
      ADR1 => uart_load_data_timings_unit_RxDiv(13),
      ADR2 => uart_load_data_timings_unit_RxDiv(12),
      ADR3 => uart_load_data_timings_unit_RxDiv(11),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(1)
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y34"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_LOGIC_ZERO_8461
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y34"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_LOGIC_ZERO_8461,
      IB => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_LOGIC_ZERO_8461,
      SEL => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYSELF_8467,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYMUXF2_8462
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(2),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYSELF_8467
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_1_CYMUXG_8434,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_FASTCARRY_8464
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y34"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYSELG_8455,
      I1 => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYSELF_8467,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYAND_8465
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y34"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYMUXG2_8463,
      IB => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_FASTCARRY_8464,
      SEL => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYAND_8465,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYMUXFAST_8466
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y34"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_LOGIC_ZERO_8461,
      IB => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYMUXF2_8462,
      SEL => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYSELG_8455,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYMUXG2_8463
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(3),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYSELG_8455
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X19Y34"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(19),
      ADR1 => uart_load_data_timings_unit_RxDiv(17),
      ADR2 => uart_load_data_timings_unit_RxDiv(4),
      ADR3 => uart_load_data_timings_unit_RxDiv(18),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(3)
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y35"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_LOGIC_ZERO_8491
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y35"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_LOGIC_ZERO_8491,
      IB => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_LOGIC_ZERO_8491,
      SEL => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYSELF_8497,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYMUXF2_8492
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(4),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYSELF_8497
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_3_CYMUXFAST_8466,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_FASTCARRY_8494
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y35"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYSELG_8485,
      I1 => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYSELF_8497,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYAND_8495
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y35"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYMUXG2_8493,
      IB => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_FASTCARRY_8494,
      SEL => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYAND_8495,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYMUXFAST_8496
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y35"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_LOGIC_ZERO_8491,
      IB => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYMUXF2_8492,
      SEL => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYSELG_8485,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYMUXG2_8493
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(5),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYSELG_8485
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X19Y35"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(24),
      ADR1 => uart_load_data_timings_unit_RxDiv(2),
      ADR2 => uart_load_data_timings_unit_RxDiv(23),
      ADR3 => uart_load_data_timings_unit_RxDiv(25),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(5)
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y36"
    )
    port map (
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_LOGIC_ZERO_8521
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y36"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_cmp_eq0000_LOGIC_ZERO_8521,
      IB => uart_load_data_timings_unit_RxDiv_cmp_eq0000_LOGIC_ZERO_8521,
      SEL => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYSELF_8527,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYMUXF2_8522
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(6),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYSELF_8527
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYMUXFAST_8526,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_cy_5_CYMUXFAST_8496,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_FASTCARRY_8524
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y36"
    )
    port map (
      I0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYSELG_8515,
      I1 => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYSELF_8527,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYAND_8525
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y36"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYMUXG2_8523,
      IB => uart_load_data_timings_unit_RxDiv_cmp_eq0000_FASTCARRY_8524,
      SEL => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYAND_8525,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYMUXFAST_8526
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y36"
    )
    port map (
      IA => uart_load_data_timings_unit_RxDiv_cmp_eq0000_LOGIC_ZERO_8521,
      IB => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYMUXF2_8522,
      SEL => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYSELG_8515,
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYMUXG2_8523
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(7),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_CYSELG_8515
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X19Y36"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(31),
      ADR1 => uart_load_data_timings_unit_RxDiv(0),
      ADR2 => uart_load_data_timings_unit_RxDiv(30),
      ADR3 => uart_load_data_timings_unit_RxDiv(29),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(7)
    );
  sig_ram_address_current_share0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      O => sig_ram_address_current_share0000_0_LOGIC_ZERO_8550
    );
  sig_ram_address_current_share0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      O => sig_ram_address_current_share0000_0_LOGIC_ONE_8567
    );
  sig_ram_address_current_share0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_0_XORF_8568,
      O => sig_ram_address_current_share0000(0)
    );
  sig_ram_address_current_share0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => sig_ram_address_current_share0000_0_CYINIT_8566,
      I1 => Madd_sig_ram_address_current_share0000_lut(0),
      O => sig_ram_address_current_share0000_0_XORF_8568
    );
  sig_ram_address_current_share0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => sig_ram_address_current_share0000_0_LOGIC_ONE_8567,
      IB => sig_ram_address_current_share0000_0_CYINIT_8566,
      SEL => sig_ram_address_current_share0000_0_CYSELF_8557,
      O => Madd_sig_ram_address_current_share0000_cy(0)
    );
  sig_ram_address_current_share0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_0_BXINV_8555,
      O => sig_ram_address_current_share0000_0_CYINIT_8566
    );
  sig_ram_address_current_share0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_lut(0),
      O => sig_ram_address_current_share0000_0_CYSELF_8557
    );
  sig_ram_address_current_share0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => sig_ram_address_current_share0000_0_BXINV_8555
    );
  sig_ram_address_current_share0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_0_XORG_8553,
      O => sig_ram_address_current_share0000(1)
    );
  sig_ram_address_current_share0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(0),
      I1 => sig_ram_address_current_share0000_0_G,
      O => sig_ram_address_current_share0000_0_XORG_8553
    );
  sig_ram_address_current_share0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_0_CYMUXG_8552,
      O => Madd_sig_ram_address_current_share0000_cy(1)
    );
  sig_ram_address_current_share0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => sig_ram_address_current_share0000_0_LOGIC_ZERO_8550,
      IB => Madd_sig_ram_address_current_share0000_cy(0),
      SEL => sig_ram_address_current_share0000_0_CYSELG_8541,
      O => sig_ram_address_current_share0000_0_CYMUXG_8552
    );
  sig_ram_address_current_share0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_0_G,
      O => sig_ram_address_current_share0000_0_CYSELG_8541
    );
  sig_ram_address_current_share0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      O => sig_ram_address_current_share0000_2_LOGIC_ZERO_8586
    );
  sig_ram_address_current_share0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_2_XORF_8606,
      O => sig_ram_address_current_share0000(2)
    );
  sig_ram_address_current_share0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => sig_ram_address_current_share0000_2_CYINIT_8605,
      I1 => sig_ram_address_current_share0000_2_F,
      O => sig_ram_address_current_share0000_2_XORF_8606
    );
  sig_ram_address_current_share0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => sig_ram_address_current_share0000_2_LOGIC_ZERO_8586,
      IB => sig_ram_address_current_share0000_2_CYINIT_8605,
      SEL => sig_ram_address_current_share0000_2_CYSELF_8592,
      O => Madd_sig_ram_address_current_share0000_cy(2)
    );
  sig_ram_address_current_share0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => sig_ram_address_current_share0000_2_LOGIC_ZERO_8586,
      IB => sig_ram_address_current_share0000_2_LOGIC_ZERO_8586,
      SEL => sig_ram_address_current_share0000_2_CYSELF_8592,
      O => sig_ram_address_current_share0000_2_CYMUXF2_8587
    );
  sig_ram_address_current_share0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(1),
      O => sig_ram_address_current_share0000_2_CYINIT_8605
    );
  sig_ram_address_current_share0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_2_F,
      O => sig_ram_address_current_share0000_2_CYSELF_8592
    );
  sig_ram_address_current_share0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_2_XORG_8594,
      O => sig_ram_address_current_share0000(3)
    );
  sig_ram_address_current_share0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(2),
      I1 => sig_ram_address_current_share0000_2_G,
      O => sig_ram_address_current_share0000_2_XORG_8594
    );
  sig_ram_address_current_share0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_2_CYMUXFAST_8591,
      O => Madd_sig_ram_address_current_share0000_cy(3)
    );
  sig_ram_address_current_share0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(1),
      O => sig_ram_address_current_share0000_2_FASTCARRY_8589
    );
  sig_ram_address_current_share0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => sig_ram_address_current_share0000_2_CYSELG_8577,
      I1 => sig_ram_address_current_share0000_2_CYSELF_8592,
      O => sig_ram_address_current_share0000_2_CYAND_8590
    );
  sig_ram_address_current_share0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => sig_ram_address_current_share0000_2_CYMUXG2_8588,
      IB => sig_ram_address_current_share0000_2_FASTCARRY_8589,
      SEL => sig_ram_address_current_share0000_2_CYAND_8590,
      O => sig_ram_address_current_share0000_2_CYMUXFAST_8591
    );
  sig_ram_address_current_share0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => sig_ram_address_current_share0000_2_LOGIC_ZERO_8586,
      IB => sig_ram_address_current_share0000_2_CYMUXF2_8587,
      SEL => sig_ram_address_current_share0000_2_CYSELG_8577,
      O => sig_ram_address_current_share0000_2_CYMUXG2_8588
    );
  sig_ram_address_current_share0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_2_G,
      O => sig_ram_address_current_share0000_2_CYSELG_8577
    );
  sig_ram_address_current_share0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      O => sig_ram_address_current_share0000_4_LOGIC_ZERO_8624
    );
  sig_ram_address_current_share0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_4_XORF_8644,
      O => sig_ram_address_current_share0000(4)
    );
  sig_ram_address_current_share0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      I0 => sig_ram_address_current_share0000_4_CYINIT_8643,
      I1 => sig_ram_address_current_share0000_4_F,
      O => sig_ram_address_current_share0000_4_XORF_8644
    );
  sig_ram_address_current_share0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => sig_ram_address_current_share0000_4_LOGIC_ZERO_8624,
      IB => sig_ram_address_current_share0000_4_CYINIT_8643,
      SEL => sig_ram_address_current_share0000_4_CYSELF_8630,
      O => Madd_sig_ram_address_current_share0000_cy(4)
    );
  sig_ram_address_current_share0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => sig_ram_address_current_share0000_4_LOGIC_ZERO_8624,
      IB => sig_ram_address_current_share0000_4_LOGIC_ZERO_8624,
      SEL => sig_ram_address_current_share0000_4_CYSELF_8630,
      O => sig_ram_address_current_share0000_4_CYMUXF2_8625
    );
  sig_ram_address_current_share0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(3),
      O => sig_ram_address_current_share0000_4_CYINIT_8643
    );
  sig_ram_address_current_share0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_4_F,
      O => sig_ram_address_current_share0000_4_CYSELF_8630
    );
  sig_ram_address_current_share0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_4_XORG_8632,
      O => sig_ram_address_current_share0000(5)
    );
  sig_ram_address_current_share0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(4),
      I1 => sig_ram_address_current_share0000_4_G,
      O => sig_ram_address_current_share0000_4_XORG_8632
    );
  sig_ram_address_current_share0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_4_CYMUXFAST_8629,
      O => Madd_sig_ram_address_current_share0000_cy(5)
    );
  sig_ram_address_current_share0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(3),
      O => sig_ram_address_current_share0000_4_FASTCARRY_8627
    );
  sig_ram_address_current_share0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      I0 => sig_ram_address_current_share0000_4_CYSELG_8615,
      I1 => sig_ram_address_current_share0000_4_CYSELF_8630,
      O => sig_ram_address_current_share0000_4_CYAND_8628
    );
  sig_ram_address_current_share0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => sig_ram_address_current_share0000_4_CYMUXG2_8626,
      IB => sig_ram_address_current_share0000_4_FASTCARRY_8627,
      SEL => sig_ram_address_current_share0000_4_CYAND_8628,
      O => sig_ram_address_current_share0000_4_CYMUXFAST_8629
    );
  sig_ram_address_current_share0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => sig_ram_address_current_share0000_4_LOGIC_ZERO_8624,
      IB => sig_ram_address_current_share0000_4_CYMUXF2_8625,
      SEL => sig_ram_address_current_share0000_4_CYSELG_8615,
      O => sig_ram_address_current_share0000_4_CYMUXG2_8626
    );
  sig_ram_address_current_share0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_4_G,
      O => sig_ram_address_current_share0000_4_CYSELG_8615
    );
  sig_ram_address_current_share0000_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      O => sig_ram_address_current_share0000_6_LOGIC_ZERO_8662
    );
  sig_ram_address_current_share0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_6_XORF_8682,
      O => sig_ram_address_current_share0000(6)
    );
  sig_ram_address_current_share0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => sig_ram_address_current_share0000_6_CYINIT_8681,
      I1 => sig_ram_address_current_share0000_6_F,
      O => sig_ram_address_current_share0000_6_XORF_8682
    );
  sig_ram_address_current_share0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => sig_ram_address_current_share0000_6_LOGIC_ZERO_8662,
      IB => sig_ram_address_current_share0000_6_CYINIT_8681,
      SEL => sig_ram_address_current_share0000_6_CYSELF_8668,
      O => Madd_sig_ram_address_current_share0000_cy(6)
    );
  sig_ram_address_current_share0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => sig_ram_address_current_share0000_6_LOGIC_ZERO_8662,
      IB => sig_ram_address_current_share0000_6_LOGIC_ZERO_8662,
      SEL => sig_ram_address_current_share0000_6_CYSELF_8668,
      O => sig_ram_address_current_share0000_6_CYMUXF2_8663
    );
  sig_ram_address_current_share0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(5),
      O => sig_ram_address_current_share0000_6_CYINIT_8681
    );
  sig_ram_address_current_share0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_6_F,
      O => sig_ram_address_current_share0000_6_CYSELF_8668
    );
  sig_ram_address_current_share0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_6_XORG_8670,
      O => sig_ram_address_current_share0000(7)
    );
  sig_ram_address_current_share0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(6),
      I1 => sig_ram_address_current_share0000_6_G,
      O => sig_ram_address_current_share0000_6_XORG_8670
    );
  sig_ram_address_current_share0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_6_CYMUXFAST_8667,
      O => Madd_sig_ram_address_current_share0000_cy(7)
    );
  sig_ram_address_current_share0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(5),
      O => sig_ram_address_current_share0000_6_FASTCARRY_8665
    );
  sig_ram_address_current_share0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => sig_ram_address_current_share0000_6_CYSELG_8653,
      I1 => sig_ram_address_current_share0000_6_CYSELF_8668,
      O => sig_ram_address_current_share0000_6_CYAND_8666
    );
  sig_ram_address_current_share0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => sig_ram_address_current_share0000_6_CYMUXG2_8664,
      IB => sig_ram_address_current_share0000_6_FASTCARRY_8665,
      SEL => sig_ram_address_current_share0000_6_CYAND_8666,
      O => sig_ram_address_current_share0000_6_CYMUXFAST_8667
    );
  sig_ram_address_current_share0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => sig_ram_address_current_share0000_6_LOGIC_ZERO_8662,
      IB => sig_ram_address_current_share0000_6_CYMUXF2_8663,
      SEL => sig_ram_address_current_share0000_6_CYSELG_8653,
      O => sig_ram_address_current_share0000_6_CYMUXG2_8664
    );
  sig_ram_address_current_share0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_6_G,
      O => sig_ram_address_current_share0000_6_CYSELG_8653
    );
  sig_ram_address_current_share0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      O => sig_ram_address_current_share0000_8_LOGIC_ZERO_8700
    );
  sig_ram_address_current_share0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_8_XORF_8720,
      O => sig_ram_address_current_share0000(8)
    );
  sig_ram_address_current_share0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      I0 => sig_ram_address_current_share0000_8_CYINIT_8719,
      I1 => sig_ram_address_current_share0000_8_F,
      O => sig_ram_address_current_share0000_8_XORF_8720
    );
  sig_ram_address_current_share0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => sig_ram_address_current_share0000_8_LOGIC_ZERO_8700,
      IB => sig_ram_address_current_share0000_8_CYINIT_8719,
      SEL => sig_ram_address_current_share0000_8_CYSELF_8706,
      O => Madd_sig_ram_address_current_share0000_cy(8)
    );
  sig_ram_address_current_share0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => sig_ram_address_current_share0000_8_LOGIC_ZERO_8700,
      IB => sig_ram_address_current_share0000_8_LOGIC_ZERO_8700,
      SEL => sig_ram_address_current_share0000_8_CYSELF_8706,
      O => sig_ram_address_current_share0000_8_CYMUXF2_8701
    );
  sig_ram_address_current_share0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(7),
      O => sig_ram_address_current_share0000_8_CYINIT_8719
    );
  sig_ram_address_current_share0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_8_F,
      O => sig_ram_address_current_share0000_8_CYSELF_8706
    );
  sig_ram_address_current_share0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_8_XORG_8708,
      O => sig_ram_address_current_share0000(9)
    );
  sig_ram_address_current_share0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(8),
      I1 => sig_ram_address_current_share0000_8_G,
      O => sig_ram_address_current_share0000_8_XORG_8708
    );
  sig_ram_address_current_share0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_8_CYMUXFAST_8705,
      O => Madd_sig_ram_address_current_share0000_cy(9)
    );
  sig_ram_address_current_share0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(7),
      O => sig_ram_address_current_share0000_8_FASTCARRY_8703
    );
  sig_ram_address_current_share0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      I0 => sig_ram_address_current_share0000_8_CYSELG_8691,
      I1 => sig_ram_address_current_share0000_8_CYSELF_8706,
      O => sig_ram_address_current_share0000_8_CYAND_8704
    );
  sig_ram_address_current_share0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => sig_ram_address_current_share0000_8_CYMUXG2_8702,
      IB => sig_ram_address_current_share0000_8_FASTCARRY_8703,
      SEL => sig_ram_address_current_share0000_8_CYAND_8704,
      O => sig_ram_address_current_share0000_8_CYMUXFAST_8705
    );
  sig_ram_address_current_share0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => sig_ram_address_current_share0000_8_LOGIC_ZERO_8700,
      IB => sig_ram_address_current_share0000_8_CYMUXF2_8701,
      SEL => sig_ram_address_current_share0000_8_CYSELG_8691,
      O => sig_ram_address_current_share0000_8_CYMUXG2_8702
    );
  sig_ram_address_current_share0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_8_G,
      O => sig_ram_address_current_share0000_8_CYSELG_8691
    );
  sig_ram_address_current_share0000_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      O => sig_ram_address_current_share0000_10_LOGIC_ZERO_8738
    );
  sig_ram_address_current_share0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_10_XORF_8758,
      O => sig_ram_address_current_share0000(10)
    );
  sig_ram_address_current_share0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      I0 => sig_ram_address_current_share0000_10_CYINIT_8757,
      I1 => sig_ram_address_current_share0000_10_F,
      O => sig_ram_address_current_share0000_10_XORF_8758
    );
  sig_ram_address_current_share0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => sig_ram_address_current_share0000_10_LOGIC_ZERO_8738,
      IB => sig_ram_address_current_share0000_10_CYINIT_8757,
      SEL => sig_ram_address_current_share0000_10_CYSELF_8744,
      O => Madd_sig_ram_address_current_share0000_cy(10)
    );
  sig_ram_address_current_share0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => sig_ram_address_current_share0000_10_LOGIC_ZERO_8738,
      IB => sig_ram_address_current_share0000_10_LOGIC_ZERO_8738,
      SEL => sig_ram_address_current_share0000_10_CYSELF_8744,
      O => sig_ram_address_current_share0000_10_CYMUXF2_8739
    );
  sig_ram_address_current_share0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(9),
      O => sig_ram_address_current_share0000_10_CYINIT_8757
    );
  sig_ram_address_current_share0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_10_F,
      O => sig_ram_address_current_share0000_10_CYSELF_8744
    );
  sig_ram_address_current_share0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_10_XORG_8746,
      O => sig_ram_address_current_share0000(11)
    );
  sig_ram_address_current_share0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(10),
      I1 => sig_ram_address_current_share0000_10_G,
      O => sig_ram_address_current_share0000_10_XORG_8746
    );
  sig_ram_address_current_share0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_10_CYMUXFAST_8743,
      O => Madd_sig_ram_address_current_share0000_cy(11)
    );
  sig_ram_address_current_share0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(9),
      O => sig_ram_address_current_share0000_10_FASTCARRY_8741
    );
  sig_ram_address_current_share0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      I0 => sig_ram_address_current_share0000_10_CYSELG_8729,
      I1 => sig_ram_address_current_share0000_10_CYSELF_8744,
      O => sig_ram_address_current_share0000_10_CYAND_8742
    );
  sig_ram_address_current_share0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => sig_ram_address_current_share0000_10_CYMUXG2_8740,
      IB => sig_ram_address_current_share0000_10_FASTCARRY_8741,
      SEL => sig_ram_address_current_share0000_10_CYAND_8742,
      O => sig_ram_address_current_share0000_10_CYMUXFAST_8743
    );
  sig_ram_address_current_share0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => sig_ram_address_current_share0000_10_LOGIC_ZERO_8738,
      IB => sig_ram_address_current_share0000_10_CYMUXF2_8739,
      SEL => sig_ram_address_current_share0000_10_CYSELG_8729,
      O => sig_ram_address_current_share0000_10_CYMUXG2_8740
    );
  sig_ram_address_current_share0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_10_G,
      O => sig_ram_address_current_share0000_10_CYSELG_8729
    );
  sig_ram_address_current_share0000_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      O => sig_ram_address_current_share0000_12_LOGIC_ZERO_8776
    );
  sig_ram_address_current_share0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_12_XORF_8796,
      O => sig_ram_address_current_share0000(12)
    );
  sig_ram_address_current_share0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      I0 => sig_ram_address_current_share0000_12_CYINIT_8795,
      I1 => sig_ram_address_current_share0000_12_F,
      O => sig_ram_address_current_share0000_12_XORF_8796
    );
  sig_ram_address_current_share0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => sig_ram_address_current_share0000_12_LOGIC_ZERO_8776,
      IB => sig_ram_address_current_share0000_12_CYINIT_8795,
      SEL => sig_ram_address_current_share0000_12_CYSELF_8782,
      O => Madd_sig_ram_address_current_share0000_cy(12)
    );
  sig_ram_address_current_share0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => sig_ram_address_current_share0000_12_LOGIC_ZERO_8776,
      IB => sig_ram_address_current_share0000_12_LOGIC_ZERO_8776,
      SEL => sig_ram_address_current_share0000_12_CYSELF_8782,
      O => sig_ram_address_current_share0000_12_CYMUXF2_8777
    );
  sig_ram_address_current_share0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(11),
      O => sig_ram_address_current_share0000_12_CYINIT_8795
    );
  sig_ram_address_current_share0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_12_F,
      O => sig_ram_address_current_share0000_12_CYSELF_8782
    );
  sig_ram_address_current_share0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_12_XORG_8784,
      O => sig_ram_address_current_share0000(13)
    );
  sig_ram_address_current_share0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(12),
      I1 => sig_ram_address_current_share0000_12_G,
      O => sig_ram_address_current_share0000_12_XORG_8784
    );
  sig_ram_address_current_share0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_12_CYMUXFAST_8781,
      O => Madd_sig_ram_address_current_share0000_cy(13)
    );
  sig_ram_address_current_share0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(11),
      O => sig_ram_address_current_share0000_12_FASTCARRY_8779
    );
  sig_ram_address_current_share0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      I0 => sig_ram_address_current_share0000_12_CYSELG_8767,
      I1 => sig_ram_address_current_share0000_12_CYSELF_8782,
      O => sig_ram_address_current_share0000_12_CYAND_8780
    );
  sig_ram_address_current_share0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => sig_ram_address_current_share0000_12_CYMUXG2_8778,
      IB => sig_ram_address_current_share0000_12_FASTCARRY_8779,
      SEL => sig_ram_address_current_share0000_12_CYAND_8780,
      O => sig_ram_address_current_share0000_12_CYMUXFAST_8781
    );
  sig_ram_address_current_share0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => sig_ram_address_current_share0000_12_LOGIC_ZERO_8776,
      IB => sig_ram_address_current_share0000_12_CYMUXF2_8777,
      SEL => sig_ram_address_current_share0000_12_CYSELG_8767,
      O => sig_ram_address_current_share0000_12_CYMUXG2_8778
    );
  sig_ram_address_current_share0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_12_G,
      O => sig_ram_address_current_share0000_12_CYSELG_8767
    );
  sig_ram_address_current_share0000_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      O => sig_ram_address_current_share0000_14_LOGIC_ZERO_8814
    );
  sig_ram_address_current_share0000_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_14_XORF_8834,
      O => sig_ram_address_current_share0000(14)
    );
  sig_ram_address_current_share0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      I0 => sig_ram_address_current_share0000_14_CYINIT_8833,
      I1 => sig_ram_address_current_share0000_14_F,
      O => sig_ram_address_current_share0000_14_XORF_8834
    );
  sig_ram_address_current_share0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => sig_ram_address_current_share0000_14_LOGIC_ZERO_8814,
      IB => sig_ram_address_current_share0000_14_CYINIT_8833,
      SEL => sig_ram_address_current_share0000_14_CYSELF_8820,
      O => Madd_sig_ram_address_current_share0000_cy(14)
    );
  sig_ram_address_current_share0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => sig_ram_address_current_share0000_14_LOGIC_ZERO_8814,
      IB => sig_ram_address_current_share0000_14_LOGIC_ZERO_8814,
      SEL => sig_ram_address_current_share0000_14_CYSELF_8820,
      O => sig_ram_address_current_share0000_14_CYMUXF2_8815
    );
  sig_ram_address_current_share0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(13),
      O => sig_ram_address_current_share0000_14_CYINIT_8833
    );
  sig_ram_address_current_share0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_14_F,
      O => sig_ram_address_current_share0000_14_CYSELF_8820
    );
  sig_ram_address_current_share0000_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_14_XORG_8822,
      O => sig_ram_address_current_share0000(15)
    );
  sig_ram_address_current_share0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(14),
      I1 => sig_ram_address_current_share0000_14_G,
      O => sig_ram_address_current_share0000_14_XORG_8822
    );
  sig_ram_address_current_share0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_14_CYMUXFAST_8819,
      O => Madd_sig_ram_address_current_share0000_cy(15)
    );
  sig_ram_address_current_share0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(13),
      O => sig_ram_address_current_share0000_14_FASTCARRY_8817
    );
  sig_ram_address_current_share0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      I0 => sig_ram_address_current_share0000_14_CYSELG_8805,
      I1 => sig_ram_address_current_share0000_14_CYSELF_8820,
      O => sig_ram_address_current_share0000_14_CYAND_8818
    );
  sig_ram_address_current_share0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => sig_ram_address_current_share0000_14_CYMUXG2_8816,
      IB => sig_ram_address_current_share0000_14_FASTCARRY_8817,
      SEL => sig_ram_address_current_share0000_14_CYAND_8818,
      O => sig_ram_address_current_share0000_14_CYMUXFAST_8819
    );
  sig_ram_address_current_share0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => sig_ram_address_current_share0000_14_LOGIC_ZERO_8814,
      IB => sig_ram_address_current_share0000_14_CYMUXF2_8815,
      SEL => sig_ram_address_current_share0000_14_CYSELG_8805,
      O => sig_ram_address_current_share0000_14_CYMUXG2_8816
    );
  sig_ram_address_current_share0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_14_G,
      O => sig_ram_address_current_share0000_14_CYSELG_8805
    );
  sig_ram_address_current_share0000_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      O => sig_ram_address_current_share0000_16_LOGIC_ZERO_8852
    );
  sig_ram_address_current_share0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_16_XORF_8872,
      O => sig_ram_address_current_share0000(16)
    );
  sig_ram_address_current_share0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      I0 => sig_ram_address_current_share0000_16_CYINIT_8871,
      I1 => sig_ram_address_current_share0000_16_F,
      O => sig_ram_address_current_share0000_16_XORF_8872
    );
  sig_ram_address_current_share0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => sig_ram_address_current_share0000_16_LOGIC_ZERO_8852,
      IB => sig_ram_address_current_share0000_16_CYINIT_8871,
      SEL => sig_ram_address_current_share0000_16_CYSELF_8858,
      O => Madd_sig_ram_address_current_share0000_cy(16)
    );
  sig_ram_address_current_share0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => sig_ram_address_current_share0000_16_LOGIC_ZERO_8852,
      IB => sig_ram_address_current_share0000_16_LOGIC_ZERO_8852,
      SEL => sig_ram_address_current_share0000_16_CYSELF_8858,
      O => sig_ram_address_current_share0000_16_CYMUXF2_8853
    );
  sig_ram_address_current_share0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(15),
      O => sig_ram_address_current_share0000_16_CYINIT_8871
    );
  sig_ram_address_current_share0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_16_F,
      O => sig_ram_address_current_share0000_16_CYSELF_8858
    );
  sig_ram_address_current_share0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_16_XORG_8860,
      O => sig_ram_address_current_share0000(17)
    );
  sig_ram_address_current_share0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(16),
      I1 => sig_ram_address_current_share0000_16_G,
      O => sig_ram_address_current_share0000_16_XORG_8860
    );
  sig_ram_address_current_share0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_16_CYMUXFAST_8857,
      O => Madd_sig_ram_address_current_share0000_cy(17)
    );
  sig_ram_address_current_share0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(15),
      O => sig_ram_address_current_share0000_16_FASTCARRY_8855
    );
  sig_ram_address_current_share0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      I0 => sig_ram_address_current_share0000_16_CYSELG_8843,
      I1 => sig_ram_address_current_share0000_16_CYSELF_8858,
      O => sig_ram_address_current_share0000_16_CYAND_8856
    );
  sig_ram_address_current_share0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => sig_ram_address_current_share0000_16_CYMUXG2_8854,
      IB => sig_ram_address_current_share0000_16_FASTCARRY_8855,
      SEL => sig_ram_address_current_share0000_16_CYAND_8856,
      O => sig_ram_address_current_share0000_16_CYMUXFAST_8857
    );
  sig_ram_address_current_share0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => sig_ram_address_current_share0000_16_LOGIC_ZERO_8852,
      IB => sig_ram_address_current_share0000_16_CYMUXF2_8853,
      SEL => sig_ram_address_current_share0000_16_CYSELG_8843,
      O => sig_ram_address_current_share0000_16_CYMUXG2_8854
    );
  sig_ram_address_current_share0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_16_G,
      O => sig_ram_address_current_share0000_16_CYSELG_8843
    );
  sig_ram_address_current_share0000_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      O => sig_ram_address_current_share0000_18_LOGIC_ZERO_8890
    );
  sig_ram_address_current_share0000_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_18_XORF_8910,
      O => sig_ram_address_current_share0000(18)
    );
  sig_ram_address_current_share0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      I0 => sig_ram_address_current_share0000_18_CYINIT_8909,
      I1 => sig_ram_address_current_share0000_18_F,
      O => sig_ram_address_current_share0000_18_XORF_8910
    );
  sig_ram_address_current_share0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => sig_ram_address_current_share0000_18_LOGIC_ZERO_8890,
      IB => sig_ram_address_current_share0000_18_CYINIT_8909,
      SEL => sig_ram_address_current_share0000_18_CYSELF_8896,
      O => Madd_sig_ram_address_current_share0000_cy(18)
    );
  sig_ram_address_current_share0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => sig_ram_address_current_share0000_18_LOGIC_ZERO_8890,
      IB => sig_ram_address_current_share0000_18_LOGIC_ZERO_8890,
      SEL => sig_ram_address_current_share0000_18_CYSELF_8896,
      O => sig_ram_address_current_share0000_18_CYMUXF2_8891
    );
  sig_ram_address_current_share0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(17),
      O => sig_ram_address_current_share0000_18_CYINIT_8909
    );
  sig_ram_address_current_share0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_18_F,
      O => sig_ram_address_current_share0000_18_CYSELF_8896
    );
  sig_ram_address_current_share0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_18_XORG_8898,
      O => sig_ram_address_current_share0000(19)
    );
  sig_ram_address_current_share0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(18),
      I1 => sig_ram_address_current_share0000_18_G,
      O => sig_ram_address_current_share0000_18_XORG_8898
    );
  sig_ram_address_current_share0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_18_CYMUXFAST_8895,
      O => Madd_sig_ram_address_current_share0000_cy(19)
    );
  sig_ram_address_current_share0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(17),
      O => sig_ram_address_current_share0000_18_FASTCARRY_8893
    );
  sig_ram_address_current_share0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      I0 => sig_ram_address_current_share0000_18_CYSELG_8881,
      I1 => sig_ram_address_current_share0000_18_CYSELF_8896,
      O => sig_ram_address_current_share0000_18_CYAND_8894
    );
  sig_ram_address_current_share0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => sig_ram_address_current_share0000_18_CYMUXG2_8892,
      IB => sig_ram_address_current_share0000_18_FASTCARRY_8893,
      SEL => sig_ram_address_current_share0000_18_CYAND_8894,
      O => sig_ram_address_current_share0000_18_CYMUXFAST_8895
    );
  sig_ram_address_current_share0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => sig_ram_address_current_share0000_18_LOGIC_ZERO_8890,
      IB => sig_ram_address_current_share0000_18_CYMUXF2_8891,
      SEL => sig_ram_address_current_share0000_18_CYSELG_8881,
      O => sig_ram_address_current_share0000_18_CYMUXG2_8892
    );
  sig_ram_address_current_share0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_18_G,
      O => sig_ram_address_current_share0000_18_CYSELG_8881
    );
  sig_ram_address_current_share0000_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      O => sig_ram_address_current_share0000_20_LOGIC_ZERO_8928
    );
  sig_ram_address_current_share0000_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_20_XORF_8948,
      O => sig_ram_address_current_share0000(20)
    );
  sig_ram_address_current_share0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      I0 => sig_ram_address_current_share0000_20_CYINIT_8947,
      I1 => sig_ram_address_current_share0000_20_F,
      O => sig_ram_address_current_share0000_20_XORF_8948
    );
  sig_ram_address_current_share0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => sig_ram_address_current_share0000_20_LOGIC_ZERO_8928,
      IB => sig_ram_address_current_share0000_20_CYINIT_8947,
      SEL => sig_ram_address_current_share0000_20_CYSELF_8934,
      O => Madd_sig_ram_address_current_share0000_cy(20)
    );
  sig_ram_address_current_share0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => sig_ram_address_current_share0000_20_LOGIC_ZERO_8928,
      IB => sig_ram_address_current_share0000_20_LOGIC_ZERO_8928,
      SEL => sig_ram_address_current_share0000_20_CYSELF_8934,
      O => sig_ram_address_current_share0000_20_CYMUXF2_8929
    );
  sig_ram_address_current_share0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(19),
      O => sig_ram_address_current_share0000_20_CYINIT_8947
    );
  sig_ram_address_current_share0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_20_F,
      O => sig_ram_address_current_share0000_20_CYSELF_8934
    );
  sig_ram_address_current_share0000_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_20_XORG_8936,
      O => sig_ram_address_current_share0000(21)
    );
  sig_ram_address_current_share0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(20),
      I1 => sig_ram_address_current_share0000_20_G,
      O => sig_ram_address_current_share0000_20_XORG_8936
    );
  sig_ram_address_current_share0000_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_20_CYMUXFAST_8933,
      O => Madd_sig_ram_address_current_share0000_cy(21)
    );
  sig_ram_address_current_share0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(19),
      O => sig_ram_address_current_share0000_20_FASTCARRY_8931
    );
  sig_ram_address_current_share0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      I0 => sig_ram_address_current_share0000_20_CYSELG_8919,
      I1 => sig_ram_address_current_share0000_20_CYSELF_8934,
      O => sig_ram_address_current_share0000_20_CYAND_8932
    );
  sig_ram_address_current_share0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => sig_ram_address_current_share0000_20_CYMUXG2_8930,
      IB => sig_ram_address_current_share0000_20_FASTCARRY_8931,
      SEL => sig_ram_address_current_share0000_20_CYAND_8932,
      O => sig_ram_address_current_share0000_20_CYMUXFAST_8933
    );
  sig_ram_address_current_share0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => sig_ram_address_current_share0000_20_LOGIC_ZERO_8928,
      IB => sig_ram_address_current_share0000_20_CYMUXF2_8929,
      SEL => sig_ram_address_current_share0000_20_CYSELG_8919,
      O => sig_ram_address_current_share0000_20_CYMUXG2_8930
    );
  sig_ram_address_current_share0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_20_G,
      O => sig_ram_address_current_share0000_20_CYSELG_8919
    );
  sig_ram_address_current_share0000_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      O => sig_ram_address_current_share0000_22_LOGIC_ZERO_8966
    );
  sig_ram_address_current_share0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_22_XORF_8986,
      O => sig_ram_address_current_share0000(22)
    );
  sig_ram_address_current_share0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      I0 => sig_ram_address_current_share0000_22_CYINIT_8985,
      I1 => sig_ram_address_current_share0000_22_F,
      O => sig_ram_address_current_share0000_22_XORF_8986
    );
  sig_ram_address_current_share0000_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => sig_ram_address_current_share0000_22_LOGIC_ZERO_8966,
      IB => sig_ram_address_current_share0000_22_CYINIT_8985,
      SEL => sig_ram_address_current_share0000_22_CYSELF_8972,
      O => Madd_sig_ram_address_current_share0000_cy(22)
    );
  sig_ram_address_current_share0000_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => sig_ram_address_current_share0000_22_LOGIC_ZERO_8966,
      IB => sig_ram_address_current_share0000_22_LOGIC_ZERO_8966,
      SEL => sig_ram_address_current_share0000_22_CYSELF_8972,
      O => sig_ram_address_current_share0000_22_CYMUXF2_8967
    );
  sig_ram_address_current_share0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(21),
      O => sig_ram_address_current_share0000_22_CYINIT_8985
    );
  sig_ram_address_current_share0000_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_22_F,
      O => sig_ram_address_current_share0000_22_CYSELF_8972
    );
  sig_ram_address_current_share0000_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_22_XORG_8974,
      O => sig_ram_address_current_share0000(23)
    );
  sig_ram_address_current_share0000_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(22),
      I1 => sig_ram_address_current_share0000_22_G,
      O => sig_ram_address_current_share0000_22_XORG_8974
    );
  sig_ram_address_current_share0000_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_22_CYMUXFAST_8971,
      O => Madd_sig_ram_address_current_share0000_cy(23)
    );
  sig_ram_address_current_share0000_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(21),
      O => sig_ram_address_current_share0000_22_FASTCARRY_8969
    );
  sig_ram_address_current_share0000_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      I0 => sig_ram_address_current_share0000_22_CYSELG_8957,
      I1 => sig_ram_address_current_share0000_22_CYSELF_8972,
      O => sig_ram_address_current_share0000_22_CYAND_8970
    );
  sig_ram_address_current_share0000_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => sig_ram_address_current_share0000_22_CYMUXG2_8968,
      IB => sig_ram_address_current_share0000_22_FASTCARRY_8969,
      SEL => sig_ram_address_current_share0000_22_CYAND_8970,
      O => sig_ram_address_current_share0000_22_CYMUXFAST_8971
    );
  sig_ram_address_current_share0000_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => sig_ram_address_current_share0000_22_LOGIC_ZERO_8966,
      IB => sig_ram_address_current_share0000_22_CYMUXF2_8967,
      SEL => sig_ram_address_current_share0000_22_CYSELG_8957,
      O => sig_ram_address_current_share0000_22_CYMUXG2_8968
    );
  sig_ram_address_current_share0000_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_22_G,
      O => sig_ram_address_current_share0000_22_CYSELG_8957
    );
  sig_ram_address_current_share0000_24_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      O => sig_ram_address_current_share0000_24_LOGIC_ZERO_9004
    );
  sig_ram_address_current_share0000_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_24_XORF_9024,
      O => sig_ram_address_current_share0000(24)
    );
  sig_ram_address_current_share0000_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      I0 => sig_ram_address_current_share0000_24_CYINIT_9023,
      I1 => sig_ram_address_current_share0000_24_F,
      O => sig_ram_address_current_share0000_24_XORF_9024
    );
  sig_ram_address_current_share0000_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => sig_ram_address_current_share0000_24_LOGIC_ZERO_9004,
      IB => sig_ram_address_current_share0000_24_CYINIT_9023,
      SEL => sig_ram_address_current_share0000_24_CYSELF_9010,
      O => Madd_sig_ram_address_current_share0000_cy(24)
    );
  sig_ram_address_current_share0000_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => sig_ram_address_current_share0000_24_LOGIC_ZERO_9004,
      IB => sig_ram_address_current_share0000_24_LOGIC_ZERO_9004,
      SEL => sig_ram_address_current_share0000_24_CYSELF_9010,
      O => sig_ram_address_current_share0000_24_CYMUXF2_9005
    );
  sig_ram_address_current_share0000_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(23),
      O => sig_ram_address_current_share0000_24_CYINIT_9023
    );
  sig_ram_address_current_share0000_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_24_F,
      O => sig_ram_address_current_share0000_24_CYSELF_9010
    );
  sig_ram_address_current_share0000_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_24_XORG_9012,
      O => sig_ram_address_current_share0000(25)
    );
  sig_ram_address_current_share0000_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(24),
      I1 => sig_ram_address_current_share0000_24_G,
      O => sig_ram_address_current_share0000_24_XORG_9012
    );
  sig_ram_address_current_share0000_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_24_CYMUXFAST_9009,
      O => Madd_sig_ram_address_current_share0000_cy(25)
    );
  sig_ram_address_current_share0000_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(23),
      O => sig_ram_address_current_share0000_24_FASTCARRY_9007
    );
  sig_ram_address_current_share0000_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      I0 => sig_ram_address_current_share0000_24_CYSELG_8995,
      I1 => sig_ram_address_current_share0000_24_CYSELF_9010,
      O => sig_ram_address_current_share0000_24_CYAND_9008
    );
  sig_ram_address_current_share0000_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => sig_ram_address_current_share0000_24_CYMUXG2_9006,
      IB => sig_ram_address_current_share0000_24_FASTCARRY_9007,
      SEL => sig_ram_address_current_share0000_24_CYAND_9008,
      O => sig_ram_address_current_share0000_24_CYMUXFAST_9009
    );
  sig_ram_address_current_share0000_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => sig_ram_address_current_share0000_24_LOGIC_ZERO_9004,
      IB => sig_ram_address_current_share0000_24_CYMUXF2_9005,
      SEL => sig_ram_address_current_share0000_24_CYSELG_8995,
      O => sig_ram_address_current_share0000_24_CYMUXG2_9006
    );
  sig_ram_address_current_share0000_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_24_G,
      O => sig_ram_address_current_share0000_24_CYSELG_8995
    );
  sig_ram_address_current_share0000_26_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      O => sig_ram_address_current_share0000_26_LOGIC_ZERO_9042
    );
  sig_ram_address_current_share0000_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_26_XORF_9062,
      O => sig_ram_address_current_share0000(26)
    );
  sig_ram_address_current_share0000_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      I0 => sig_ram_address_current_share0000_26_CYINIT_9061,
      I1 => sig_ram_address_current_share0000_26_F,
      O => sig_ram_address_current_share0000_26_XORF_9062
    );
  sig_ram_address_current_share0000_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      IA => sig_ram_address_current_share0000_26_LOGIC_ZERO_9042,
      IB => sig_ram_address_current_share0000_26_CYINIT_9061,
      SEL => sig_ram_address_current_share0000_26_CYSELF_9048,
      O => Madd_sig_ram_address_current_share0000_cy(26)
    );
  sig_ram_address_current_share0000_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      IA => sig_ram_address_current_share0000_26_LOGIC_ZERO_9042,
      IB => sig_ram_address_current_share0000_26_LOGIC_ZERO_9042,
      SEL => sig_ram_address_current_share0000_26_CYSELF_9048,
      O => sig_ram_address_current_share0000_26_CYMUXF2_9043
    );
  sig_ram_address_current_share0000_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(25),
      O => sig_ram_address_current_share0000_26_CYINIT_9061
    );
  sig_ram_address_current_share0000_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_26_F,
      O => sig_ram_address_current_share0000_26_CYSELF_9048
    );
  sig_ram_address_current_share0000_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_26_XORG_9050,
      O => sig_ram_address_current_share0000(27)
    );
  sig_ram_address_current_share0000_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(26),
      I1 => sig_ram_address_current_share0000_26_G,
      O => sig_ram_address_current_share0000_26_XORG_9050
    );
  sig_ram_address_current_share0000_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_26_CYMUXFAST_9047,
      O => Madd_sig_ram_address_current_share0000_cy(27)
    );
  sig_ram_address_current_share0000_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(25),
      O => sig_ram_address_current_share0000_26_FASTCARRY_9045
    );
  sig_ram_address_current_share0000_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      I0 => sig_ram_address_current_share0000_26_CYSELG_9033,
      I1 => sig_ram_address_current_share0000_26_CYSELF_9048,
      O => sig_ram_address_current_share0000_26_CYAND_9046
    );
  sig_ram_address_current_share0000_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      IA => sig_ram_address_current_share0000_26_CYMUXG2_9044,
      IB => sig_ram_address_current_share0000_26_FASTCARRY_9045,
      SEL => sig_ram_address_current_share0000_26_CYAND_9046,
      O => sig_ram_address_current_share0000_26_CYMUXFAST_9047
    );
  sig_ram_address_current_share0000_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      IA => sig_ram_address_current_share0000_26_LOGIC_ZERO_9042,
      IB => sig_ram_address_current_share0000_26_CYMUXF2_9043,
      SEL => sig_ram_address_current_share0000_26_CYSELG_9033,
      O => sig_ram_address_current_share0000_26_CYMUXG2_9044
    );
  sig_ram_address_current_share0000_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_26_G,
      O => sig_ram_address_current_share0000_26_CYSELG_9033
    );
  sig_ram_address_current_share0000_28_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y57"
    )
    port map (
      O => sig_ram_address_current_share0000_28_LOGIC_ZERO_9080
    );
  sig_ram_address_current_share0000_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_28_XORF_9100,
      O => sig_ram_address_current_share0000(28)
    );
  sig_ram_address_current_share0000_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y57"
    )
    port map (
      I0 => sig_ram_address_current_share0000_28_CYINIT_9099,
      I1 => sig_ram_address_current_share0000_28_F,
      O => sig_ram_address_current_share0000_28_XORF_9100
    );
  sig_ram_address_current_share0000_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y57"
    )
    port map (
      IA => sig_ram_address_current_share0000_28_LOGIC_ZERO_9080,
      IB => sig_ram_address_current_share0000_28_CYINIT_9099,
      SEL => sig_ram_address_current_share0000_28_CYSELF_9086,
      O => Madd_sig_ram_address_current_share0000_cy(28)
    );
  sig_ram_address_current_share0000_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y57"
    )
    port map (
      IA => sig_ram_address_current_share0000_28_LOGIC_ZERO_9080,
      IB => sig_ram_address_current_share0000_28_LOGIC_ZERO_9080,
      SEL => sig_ram_address_current_share0000_28_CYSELF_9086,
      O => sig_ram_address_current_share0000_28_CYMUXF2_9081
    );
  sig_ram_address_current_share0000_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(27),
      O => sig_ram_address_current_share0000_28_CYINIT_9099
    );
  sig_ram_address_current_share0000_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_28_F,
      O => sig_ram_address_current_share0000_28_CYSELF_9086
    );
  sig_ram_address_current_share0000_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_28_XORG_9088,
      O => sig_ram_address_current_share0000(29)
    );
  sig_ram_address_current_share0000_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y57"
    )
    port map (
      I0 => Madd_sig_ram_address_current_share0000_cy(28),
      I1 => sig_ram_address_current_share0000_28_G,
      O => sig_ram_address_current_share0000_28_XORG_9088
    );
  sig_ram_address_current_share0000_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sig_ram_address_current_share0000_cy(27),
      O => sig_ram_address_current_share0000_28_FASTCARRY_9083
    );
  sig_ram_address_current_share0000_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y57"
    )
    port map (
      I0 => sig_ram_address_current_share0000_28_CYSELG_9071,
      I1 => sig_ram_address_current_share0000_28_CYSELF_9086,
      O => sig_ram_address_current_share0000_28_CYAND_9084
    );
  sig_ram_address_current_share0000_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y57"
    )
    port map (
      IA => sig_ram_address_current_share0000_28_CYMUXG2_9082,
      IB => sig_ram_address_current_share0000_28_FASTCARRY_9083,
      SEL => sig_ram_address_current_share0000_28_CYAND_9084,
      O => sig_ram_address_current_share0000_28_CYMUXFAST_9085
    );
  sig_ram_address_current_share0000_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y57"
    )
    port map (
      IA => sig_ram_address_current_share0000_28_LOGIC_ZERO_9080,
      IB => sig_ram_address_current_share0000_28_CYMUXF2_9081,
      SEL => sig_ram_address_current_share0000_28_CYSELG_9071,
      O => sig_ram_address_current_share0000_28_CYMUXG2_9082
    );
  sig_ram_address_current_share0000_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_28_G,
      O => sig_ram_address_current_share0000_28_CYSELG_9071
    );
  sig_ram_address_current_share0000_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_30_XORF_9115,
      O => sig_ram_address_current_share0000(30)
    );
  sig_ram_address_current_share0000_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y58"
    )
    port map (
      I0 => sig_ram_address_current_share0000_30_CYINIT_9114,
      I1 => sig_ram_address_current_30_rt_9112,
      O => sig_ram_address_current_share0000_30_XORF_9115
    );
  sig_ram_address_current_share0000_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_share0000_28_CYMUXFAST_9085,
      O => sig_ram_address_current_share0000_30_CYINIT_9114
    );
  sig_ram_address_current_30_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_ram_address_current(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_30_rt_9112
    );
  video_driver_1_sig_pixel_next_and0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_pixel_next_and0000_F5MUX_9167,
      O => video_driver_1_sig_pixel_next_and0000_f5
    );
  video_driver_1_sig_pixel_next_and0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X52Y5"
    )
    port map (
      IA => video_driver_1_sig_pixel_next_and00001_9152,
      IB => video_driver_1_sig_pixel_next_and0000_F,
      SEL => video_driver_1_sig_pixel_next_and0000_BXINV_9156,
      O => video_driver_1_sig_pixel_next_and0000_F5MUX_9167
    );
  video_driver_1_sig_pixel_next_and0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_8_XORF_5184,
      O => video_driver_1_sig_pixel_next_and0000_BXINV_9156
    );
  video_driver_1_sig_pixel_next_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_pixel_next_and0000_F6MUX_9154,
      O => video_driver_1_sig_pixel_next_and0000
    );
  video_driver_1_sig_pixel_next_and0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X52Y5"
    )
    port map (
      IA => video_driver_1_sig_pixel_next_and0000_f7_F6_I0,
      IB => video_driver_1_sig_pixel_next_and0000_f6,
      SEL => video_driver_1_sig_pixel_next_and0000_BYINV_9147,
      O => video_driver_1_sig_pixel_next_and0000_F6MUX_9154
    );
  video_driver_1_sig_pixel_next_and0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vidon_0,
      O => video_driver_1_sig_pixel_next_and0000_BYINV_9147
    );
  video_driver_1_sig_pixel_next_and00001 : X_LUT4
    generic map(
      INIT => X"1444",
      LOC => "SLICE_X52Y5"
    )
    port map (
      ADR0 => vga_control_hc(9),
      ADR1 => vga_control_hc(8),
      ADR2 => vga_control_N11_0,
      ADR3 => vga_control_hc(7),
      O => video_driver_1_sig_pixel_next_and00001_9152
    );
  vga_control_hc_and000017_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_and000017_9196,
      O => vga_control_hc_and000017_0
    );
  vga_control_hc_and000017_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X53Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_and000017_F5MUX_9198,
      O => video_driver_1_sig_pixel_next_and0000_f7_MUXF6_I0_F5_I0
    );
  vga_control_hc_and000017_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X53Y5"
    )
    port map (
      IA => video_driver_1_sig_pixel_next_and00002_9189,
      IB => vga_control_hc_and000017_9196,
      SEL => vga_control_hc_and000017_BXINV_9191,
      O => vga_control_hc_and000017_F5MUX_9198
    );
  vga_control_hc_and000017_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => vga_control_hc_and000017_BXINV_9191
    );
  video_driver_1_sig_pixel_next_and00002 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y5"
    )
    port map (
      ADR0 => vga_control_vc(9),
      ADR1 => vga_control_hc(9),
      ADR2 => vga_control_hc(8),
      ADR3 => vga_control_vc(8),
      O => video_driver_1_sig_pixel_next_and00002_9189
    );
  vga_control_hc_and000017 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X53Y5"
    )
    port map (
      ADR0 => vga_control_hc(5),
      ADR1 => vga_control_hc(9),
      ADR2 => vga_control_hc(8),
      ADR3 => vga_control_hc(6),
      O => vga_control_hc_and000017_9196
    );
  red_out_tl_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD124"
    )
    port map (
      I => red_out_tl_0_O,
      O => red_out_tl(0)
    );
  red_out_tl_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD122"
    )
    port map (
      I => red_out_tl_1_O,
      O => red_out_tl(1)
    );
  red_out_tl_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD120"
    )
    port map (
      I => red_out_tl_2_O,
      O => red_out_tl(2)
    );
  grn_out_tl_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD116"
    )
    port map (
      I => grn_out_tl_0_O,
      O => grn_out_tl(0)
    );
  grn_out_tl_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD114"
    )
    port map (
      I => grn_out_tl_1_O,
      O => grn_out_tl(1)
    );
  grn_out_tl_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD118"
    )
    port map (
      I => grn_out_tl_2_O,
      O => grn_out_tl(2)
    );
  led_tl_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => led_tl_0_O,
      O => led_tl(0)
    );
  led_tl_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD146"
    )
    port map (
      I => led_tl_1_O,
      O => led_tl(1)
    );
  led_tl_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD142"
    )
    port map (
      I => led_tl_2_O,
      O => led_tl(2)
    );
  led_tl_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD131"
    )
    port map (
      I => led_tl_3_O,
      O => led_tl(3)
    );
  hs_tl_OBUF : X_OBUF
    generic map(
      LOC => "PAD102"
    )
    port map (
      I => hs_tl_O,
      O => hs_tl
    );
  rx_tl_IBUF : X_BUF
    generic map(
      LOC => "PAD149",
      PATHPULSE => 638 ps
    )
    port map (
      I => rx_tl,
      O => rx_tl_INBUF
    );
  rx_tl_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD149",
      PATHPULSE => 638 ps
    )
    port map (
      I => rx_tl_INBUF,
      O => rx_tl_IBUF_4058
    );
  vs_tl_OBUF : X_OBUF
    generic map(
      LOC => "PAD106"
    )
    port map (
      I => vs_tl_O,
      O => vs_tl
    );
  tx_tl_OBUF : X_OBUF
    generic map(
      LOC => "PAD148"
    )
    port map (
      I => tx_tl_O,
      O => tx_tl
    );
  led_select_tl_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD74"
    )
    port map (
      I => led_select_tl_0_O,
      O => led_select_tl(0)
    );
  led_select_tl_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD71"
    )
    port map (
      I => led_select_tl_1_O,
      O => led_select_tl(1)
    );
  led_select_tl_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD62"
    )
    port map (
      I => led_select_tl_2_O,
      O => led_select_tl(2)
    );
  led_select_tl_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD60"
    )
    port map (
      I => led_select_tl_3_O,
      O => led_select_tl(3)
    );
  clk_tl_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "IPAD28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl,
      O => clk_tl_INBUF
    );
  led_out_tl_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD57"
    )
    port map (
      I => led_out_tl_0_O,
      O => led_out_tl(0)
    );
  led_out_tl_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD61"
    )
    port map (
      I => led_out_tl_1_O,
      O => led_out_tl(1)
    );
  led_out_tl_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD63"
    )
    port map (
      I => led_out_tl_2_O,
      O => led_out_tl(2)
    );
  led_out_tl_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD72"
    )
    port map (
      I => led_out_tl_3_O,
      O => led_out_tl(3)
    );
  led_out_tl_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD75"
    )
    port map (
      I => led_out_tl_4_O,
      O => led_out_tl(4)
    );
  led_out_tl_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD80"
    )
    port map (
      I => led_out_tl_5_O,
      O => led_out_tl(5)
    );
  led_out_tl_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD82"
    )
    port map (
      I => led_out_tl_6_O,
      O => led_out_tl(6)
    );
  led_out_tl_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD85"
    )
    port map (
      I => led_out_tl_7_O,
      O => led_out_tl(7)
    );
  rst_tl_PULLUP : X_PU
    generic map(
      LOC => "PAD89"
    )
    port map (
      O => NlwRenamedSig_IO_rst_tl
    );
  rst_tl_IBUF : X_BUF
    generic map(
      LOC => "PAD89",
      PATHPULSE => 638 ps
    )
    port map (
      I => NlwRenamedSig_IO_rst_tl,
      O => rst_tl_INBUF
    );
  rst_tl_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD89",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_INBUF,
      O => rst_tl_IBUF_4072
    );
  blu_out_tl_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD127"
    )
    port map (
      I => blu_out_tl_0_O,
      O => blu_out_tl(0)
    );
  blu_out_tl_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD123"
    )
    port map (
      I => blu_out_tl_1_O,
      O => blu_out_tl(1)
    );
  clk_tl_BUFGP_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y10"
    )
    port map (
      I0 => clk_tl_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => clk_tl_BUFGP_BUFG_S_INVNOT,
      O => clk_tl_BUFGP
    );
  clk_tl_BUFGP_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => clk_tl_BUFGP_BUFG_S_INVNOT
    );
  clk_tl_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_INBUF,
      O => clk_tl_BUFGP_BUFG_I0_INV
    );
  dpram_vram_Mram_ram1 : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y1",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk_tl_BUFGP,
      CLKB => clk_tl_BUFGP,
      ENA => '1',
      ENB => '1',
      SSRA => '0',
      SSRB => '0',
      WEA => sig_vram_ena_wr_current_4073,
      WEB => '0',
      ADDRA(13) => '0',
      ADDRA(12) => '0',
      ADDRA(11) => '0',
      ADDRA(10) => '0',
      ADDRA(9) => '0',
      ADDRA(8) => '0',
      ADDRA(7) => '0',
      ADDRA(6) => '0',
      ADDRA(5) => '0',
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(13),
      ADDRB(12) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(12),
      ADDRB(11) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(11),
      ADDRB(10) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(10),
      ADDRB(9) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(0),
      DIA(0) => NlwBufferSignal_dpram_vram_Mram_ram1_DIA(0),
      DIB(0) => dpram_vram_Mram_ram1_DIB0,
      DOA(0) => dpram_vram_Mram_ram1_DOA0,
      DOB(0) => N7
    );
  dpram_vram_Mram_ram4 : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y0",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk_tl_BUFGP,
      CLKB => clk_tl_BUFGP,
      ENA => '1',
      ENB => '1',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => '0',
      ADDRA(12) => '0',
      ADDRA(11) => '0',
      ADDRA(10) => '0',
      ADDRA(9) => '0',
      ADDRA(8) => '0',
      ADDRA(7) => '0',
      ADDRA(6) => '0',
      ADDRA(5) => '0',
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(13),
      ADDRB(12) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(12),
      ADDRB(11) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(11),
      ADDRB(10) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(10),
      ADDRB(9) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(0),
      DIA(0) => dpram_vram_Mram_ram4_DIA0,
      DIB(0) => dpram_vram_Mram_ram4_DIB0,
      DOA(0) => dpram_vram_Mram_ram4_DOA0,
      DOB(0) => inst_LPM_MUX_3
    );
  vs_tl_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X56Y3"
    )
    port map (
      IA => vga_control_vs2,
      IB => vs_tl_OBUF_F,
      SEL => vs_tl_OBUF_BXINV_9531,
      O => vs_tl_OBUF_F5MUX_9542
    );
  vs_tl_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc(9),
      O => vs_tl_OBUF_BXINV_9531
    );
  vga_control_vs21 : X_LUT4
    generic map(
      INIT => X"0222",
      LOC => "SLICE_X56Y3"
    )
    port map (
      ADR0 => vga_control_N16_0,
      ADR1 => vga_control_vc(3),
      ADR2 => vga_control_vc(1),
      ADR3 => vga_control_vc(0),
      O => vga_control_vs2
    );
  vga_control_hs221_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hs221_F5MUX_9567,
      O => vga_control_hs221
    );
  vga_control_hs221_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y10"
    )
    port map (
      IA => vga_control_hs2211_9554,
      IB => vga_control_hs221_F,
      SEL => vga_control_hs221_BXINV_9556,
      O => vga_control_hs221_F5MUX_9567
    );
  vga_control_hs221_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc(4),
      O => vga_control_hs221_BXINV_9556
    );
  vga_control_hs2211 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X55Y10"
    )
    port map (
      ADR0 => vga_control_hc(0),
      ADR1 => vga_control_hc(3),
      ADR2 => vga_control_hc(2),
      ADR3 => vga_control_hc(1),
      O => vga_control_hs2211_9554
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd2_F5MUX_9596,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd2_DXMUX_9598
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y18"
    )
    port map (
      IA => uart_load_data_reception_unit_RxFsm_FSM_FFd2_In2_9587,
      IB => uart_load_data_reception_unit_RxFsm_FSM_FFd2_In1_9594,
      SEL => uart_load_data_reception_unit_RxFsm_FSM_FFd2_BXINV_9589,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd2_F5MUX_9596
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_TopRx_4087,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd2_BXINV_9589
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd2_CLKINV_9580
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd2_In2 : X_LUT4
    generic map(
      INIT => X"AA0A",
      LOC => "SLICE_X31Y18"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxFsm_FSM_FFd2_4090,
      ADR1 => VCC,
      ADR2 => rx_tl_IBUF_4058,
      ADR3 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_4088,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd2_In2_9587
    );
  seven_segments_Count_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count_2_F5MUX_9632,
      O => seven_segments_Count_2_DXMUX_9634
    );
  seven_segments_Count_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y58"
    )
    port map (
      IA => seven_segments_Count_mux0000_2_21_9623,
      IB => seven_segments_Count_mux0000_2_2,
      SEL => seven_segments_Count_2_BXINV_9625,
      O => seven_segments_Count_2_F5MUX_9632
    );
  seven_segments_Count_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count(5),
      O => seven_segments_Count_2_BXINV_9625
    );
  seven_segments_Count_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => seven_segments_Count_2_CLKINV_9616
    );
  seven_segments_Count_mux0000_2_22 : X_LUT4
    generic map(
      INIT => X"5FA0",
      LOC => "SLICE_X24Y58"
    )
    port map (
      ADR0 => seven_segments_Count(1),
      ADR1 => VCC,
      ADR2 => seven_segments_Count(0),
      ADR3 => seven_segments_Count(2),
      O => seven_segments_Count_mux0000_2_21_9623
    );
  seven_segments_Count2_cmp_gt000026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_cmp_gt000026_9662,
      O => seven_segments_Count2_cmp_gt000026_0
    );
  seven_segments_Count2_cmp_gt000026_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_cmp_gt000021_O_pack_1,
      O => seven_segments_Count2_cmp_gt000021_O
    );
  seven_segments_Count2_cmp_gt000021 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X54Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => seven_segments_Count2(1),
      ADR2 => VCC,
      ADR3 => seven_segments_Count2(0),
      O => seven_segments_Count2_cmp_gt000021_O_pack_1
    );
  state_current_FSM_FFd7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_FSM_FFd7_In_9690,
      O => state_current_FSM_FFd7_DXMUX_9693
    );
  state_current_FSM_FFd7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_FSM_FFd7_In_SW0_O_pack_2,
      O => state_current_FSM_FFd7_In_SW0_O
    );
  state_current_FSM_FFd7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => state_current_FSM_FFd7_CLKINV_9676
    );
  state_current_FSM_FFd7_In_SW0 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X36Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_Sig_RxRdy_4101,
      ADR2 => state_current_cmp_eq0001,
      ADR3 => state_current_FSM_FFd7_4102,
      O => state_current_FSM_FFd7_In_SW0_O_pack_2
    );
  N44_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => N44,
      O => N44_0
    );
  N44_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In33_O_pack_1,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In33_O
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In33 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y14"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(20),
      ADR1 => uart_load_data_reception_unit_RxBitCnt(23),
      ADR2 => uart_load_data_reception_unit_RxBitCnt(21),
      ADR3 => uart_load_data_reception_unit_RxBitCnt(22),
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In33_O_pack_1
    );
  sig_vram_ena_wr_current_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_vram_ena_wr_current_mux0000,
      O => sig_vram_ena_wr_current_DXMUX_9752
    );
  sig_vram_ena_wr_current_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => N32_pack_2,
      O => N32
    );
  sig_vram_ena_wr_current_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_vram_ena_wr_current_CLKINV_9736
    );
  sig_vram_ena_wr_current_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_vram_ena_wr_current_CEINV_9735
    );
  sig_vram_ena_wr_current_mux00001_SW1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X52Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => state_current_FSM_FFd2_4110,
      ADR2 => Mcompar_state_current_cmp_gt0000_cy_11_Q,
      ADR3 => xyz_selector_current_FSM_FFd2_4111,
      O => N32_pack_2
    );
  seven_segments_Count1_cmp_gt000026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_cmp_gt000026_9778,
      O => seven_segments_Count1_cmp_gt000026_0
    );
  seven_segments_Count1_cmp_gt000026_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_cmp_gt000021_O_pack_1,
      O => seven_segments_Count1_cmp_gt000021_O
    );
  seven_segments_Count1_cmp_gt000021 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X46Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => seven_segments_Count1(1),
      ADR3 => seven_segments_Count1(0),
      O => seven_segments_Count1_cmp_gt000021_O_pack_1
    );
  seven_segments_Count1_cmp_gt0000214_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_cmp_gt0000214_9802,
      O => seven_segments_Count1_cmp_gt0000214_0
    );
  seven_segments_Count1_cmp_gt0000214_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_cmp_gt000029_O_pack_1,
      O => seven_segments_Count1_cmp_gt000029_O
    );
  seven_segments_Count1_cmp_gt000029 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X46Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => seven_segments_Count1(5),
      ADR3 => seven_segments_Count1(6),
      O => seven_segments_Count1_cmp_gt000029_O_pack_1
    );
  video_driver_1_sig_pixel_current_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_pixel_next,
      O => video_driver_1_sig_pixel_current_DXMUX_9833
    );
  video_driver_1_sig_pixel_current_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => inst_LPM_MUX_2_f51_O_pack_1,
      O => inst_LPM_MUX_2_f51_O
    );
  video_driver_1_sig_pixel_current_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => video_driver_1_sig_pixel_current_CLKINV_9815
    );
  inst_LPM_MUX_2_f51 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X53Y6"
    )
    port map (
      ADR0 => inst_LPM_FF_0_4117,
      ADR1 => inst_LPM_FF_1_4118,
      ADR2 => inst_LPM_MUX_3,
      ADR3 => N7,
      O => inst_LPM_MUX_2_f51_O_pack_1
    );
  sig_vram_data_wr_current_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_vram_data_wr_current_0_mux0000,
      O => sig_vram_data_wr_current_0_DXMUX_9868
    );
  sig_vram_data_wr_current_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_vram_data_wr_current_0_mux0000111_pack_2,
      O => sig_vram_data_wr_current_0_mux0000111_4107
    );
  sig_vram_data_wr_current_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_vram_data_wr_current_0_CLKINV_9853
    );
  sig_vram_data_wr_current_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_vram_data_wr_current_0_CEINV_9852
    );
  sig_vram_data_wr_current_0_mux0000111 : X_LUT4
    generic map(
      INIT => X"F0B0",
      LOC => "SLICE_X53Y44"
    )
    port map (
      ADR0 => xyz_selector_current_FSM_FFd4_4121,
      ADR1 => Mcompar_state_current_cmp_gt0000_cy_11_Q,
      ADR2 => state_current_FSM_FFd2_4110,
      ADR3 => xyz_selector_current_FSM_FFd3_4120,
      O => sig_vram_data_wr_current_0_mux0000111_pack_2
    );
  sig_ram_address_current_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(8),
      O => sig_ram_address_current_22_DXMUX_9901
    );
  sig_ram_address_current_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => N1_pack_2,
      O => N1
    );
  sig_ram_address_current_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_22_CLKINV_9886
    );
  sig_ram_address_current_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_22_CEINV_9885
    );
  sig_ram_address_current_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"FFCE",
      LOC => "SLICE_X52Y48"
    )
    port map (
      ADR0 => state_current_FSM_FFd2_4110,
      ADR1 => N26_0,
      ADR2 => Mcompar_state_current_cmp_gt0000_cy_11_Q,
      ADR3 => state_current_FSM_FFd7_4102,
      O => N1_pack_2
    );
  sig_ram_address_current_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(9),
      O => sig_ram_address_current_21_DXMUX_9934
    );
  sig_ram_address_current_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => N3_pack_2,
      O => N3
    );
  sig_ram_address_current_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_21_CLKINV_9918
    );
  sig_ram_address_current_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_21_CEINV_9917
    );
  sig_ram_address_current_mux0000_0_21 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X52Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => state_current_FSM_FFd3_4098,
      ADR2 => Mcompar_state_current_cmp_gt0000_cy_11_Q,
      ADR3 => state_current_FSM_FFd2_4110,
      O => N3_pack_2
    );
  vga_control_vidon_and000032_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vidon_and000032_9960,
      O => vga_control_vidon_and000032_0
    );
  vga_control_vidon_and000032_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vidon_and000014_O_pack_1,
      O => vga_control_vidon_and000014_O
    );
  vga_control_vidon_and000014 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X54Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_control_hc(5),
      ADR3 => vga_control_hc(6),
      O => vga_control_vidon_and000014_O_pack_1
    );
  vga_control_vidon_and000087_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vidon_and000087_9984,
      O => vga_control_vidon_and000087_0
    );
  vga_control_vidon_and000087_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vidon_and000082_O_pack_1,
      O => vga_control_vidon_and000082_O
    );
  vga_control_vidon_and000082 : X_LUT4
    generic map(
      INIT => X"0FFF",
      LOC => "SLICE_X54Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_control_vc(3),
      ADR3 => vga_control_vc(4),
      O => vga_control_vidon_and000082_O_pack_1
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_DXMUX_10015
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In119_O_pack_2,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In119_O
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_CLKINV_9999
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In119 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X32Y15"
    )
    port map (
      ADR0 => N44_0,
      ADR1 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In16_0,
      ADR2 => uart_load_data_reception_unit_RxFsm_FSM_FFd2_4090,
      ADR3 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In21_0,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In119_O_pack_2
    );
  N01_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => N01,
      O => N01_0
    );
  N01_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000_0_1_SW0_O_pack_1,
      O => sig_uart_bytes_received_current_mux0000_0_1_SW0_O
    );
  sig_uart_bytes_received_current_mux0000_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X42Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => state_current_FSM_FFd7_4102,
      ADR2 => state_current_FSM_FFd5_4138,
      ADR3 => state_current_FSM_FFd4_4137,
      O => sig_uart_bytes_received_current_mux0000_0_1_SW0_O_pack_1
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In97_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In97_10067,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In97_0
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In97_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In61_O_pack_1,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In61_O
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In61 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y11"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(12),
      ADR1 => uart_load_data_reception_unit_RxBitCnt(13),
      ADR2 => uart_load_data_reception_unit_RxBitCnt(14),
      ADR3 => uart_load_data_reception_unit_RxBitCnt(15),
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In61_O_pack_1
    );
  vga_control_N16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_N16,
      O => vga_control_N16_0
    );
  vga_control_N16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_and00001_SW0_O_pack_1,
      O => vga_control_vc_and00001_SW0_O
    );
  vga_control_vc_and00001_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X56Y2"
    )
    port map (
      ADR0 => vga_control_vc(2),
      ADR1 => vga_control_vc(4),
      ADR2 => vga_control_vc(5),
      ADR3 => VCC,
      O => vga_control_vc_and00001_SW0_O_pack_1
    );
  vga_control_vidon_and0000129_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vidon_and0000129_10115,
      O => vga_control_vidon_and0000129_0
    );
  vga_control_vidon_and0000129_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vidon_and0000117_O_pack_1,
      O => vga_control_vidon_and0000117_O
    );
  vga_control_vidon_and0000117 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X54Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_control_vc(6),
      ADR2 => VCC,
      ADR3 => vga_control_vc(5),
      O => vga_control_vidon_and0000117_O_pack_1
    );
  vga_control_vidon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vidon,
      O => vga_control_vidon_0
    );
  vga_control_vidon_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vidon_and000060_O_pack_1,
      O => vga_control_vidon_and000060_O
    );
  vga_control_vidon_and000060 : X_LUT4
    generic map(
      INIT => X"76FE",
      LOC => "SLICE_X54Y4"
    )
    port map (
      ADR0 => vga_control_hc(8),
      ADR1 => vga_control_hc(9),
      ADR2 => vga_control_vidon_and000032_0,
      ADR3 => N36_0,
      O => vga_control_vidon_and000060_O_pack_1
    );
  seven_segments_Count2_cmp_gt0000214_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_cmp_gt0000214_10163,
      O => seven_segments_Count2_cmp_gt0000214_0
    );
  seven_segments_Count2_cmp_gt0000214_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_cmp_gt000029_O_pack_1,
      O => seven_segments_Count2_cmp_gt000029_O
    );
  seven_segments_Count2_cmp_gt000029 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X54Y82"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => seven_segments_Count2(6),
      ADR3 => seven_segments_Count2(5),
      O => seven_segments_Count2_cmp_gt000029_O_pack_1
    );
  uart_load_data_timings_unit_RxDiv_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(20),
      O => uart_load_data_timings_unit_RxDiv_11_DXMUX_10204
    );
  uart_load_data_timings_unit_RxDiv_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(21),
      O => uart_load_data_timings_unit_RxDiv_11_DYMUX_10188
    );
  uart_load_data_timings_unit_RxDiv_11_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_11_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_11_CLKINV_10178
    );
  uart_load_data_timings_unit_RxDiv_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_11_CEINV_10177
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001141 : X_LUT4
    generic map(
      INIT => X"0050",
      LOC => "SLICE_X16Y32"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv_addsub0000(10),
      ADR3 => uart_load_data_reception_unit_ClrDiv_4153,
      O => uart_load_data_timings_unit_RxDiv_mux0001(21)
    );
  uart_load_data_timings_unit_RxDiv_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(18),
      O => uart_load_data_timings_unit_RxDiv_13_DXMUX_10250
    );
  uart_load_data_timings_unit_RxDiv_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(19),
      O => uart_load_data_timings_unit_RxDiv_13_DYMUX_10234
    );
  uart_load_data_timings_unit_RxDiv_13_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_13_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_13_CLKINV_10224
    );
  uart_load_data_timings_unit_RxDiv_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_13_CEINV_10223
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001111 : X_LUT4
    generic map(
      INIT => X"0500",
      LOC => "SLICE_X16Y33"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => uart_load_data_timings_unit_RxDiv_addsub0000(12),
      O => uart_load_data_timings_unit_RxDiv_mux0001(19)
    );
  uart_load_data_timings_unit_RxDiv_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(10),
      O => uart_load_data_timings_unit_RxDiv_21_DXMUX_10296
    );
  uart_load_data_timings_unit_RxDiv_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(11),
      O => uart_load_data_timings_unit_RxDiv_21_DYMUX_10280
    );
  uart_load_data_timings_unit_RxDiv_21_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_21_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_21_CLKINV_10270
    );
  uart_load_data_timings_unit_RxDiv_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_21_CEINV_10269
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux000133 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X16Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => uart_load_data_timings_unit_RxDiv_addsub0000(20),
      O => uart_load_data_timings_unit_RxDiv_mux0001(11)
    );
  uart_load_data_timings_unit_RxDiv_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(16),
      O => uart_load_data_timings_unit_RxDiv_15_DXMUX_10342
    );
  uart_load_data_timings_unit_RxDiv_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(17),
      O => uart_load_data_timings_unit_RxDiv_15_DYMUX_10326
    );
  uart_load_data_timings_unit_RxDiv_15_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_15_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_15_CLKINV_10316
    );
  uart_load_data_timings_unit_RxDiv_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_15_CEINV_10315
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux000191 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X18Y34"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => uart_load_data_timings_unit_RxDiv_addsub0000(14),
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_mux0001(17)
    );
  uart_load_data_timings_unit_RxDiv_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(8),
      O => uart_load_data_timings_unit_RxDiv_23_DXMUX_10388
    );
  uart_load_data_timings_unit_RxDiv_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(9),
      O => uart_load_data_timings_unit_RxDiv_23_DYMUX_10372
    );
  uart_load_data_timings_unit_RxDiv_23_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_23_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_23_CLKINV_10362
    );
  uart_load_data_timings_unit_RxDiv_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_23_CEINV_10361
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001321 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X18Y38"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => uart_load_data_timings_unit_RxDiv_addsub0000(22),
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_mux0001(9)
    );
  uart_load_data_timings_unit_RxDiv_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(0),
      O => uart_load_data_timings_unit_RxDiv_31_DXMUX_10434
    );
  uart_load_data_timings_unit_RxDiv_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(1),
      O => uart_load_data_timings_unit_RxDiv_31_DYMUX_10418
    );
  uart_load_data_timings_unit_RxDiv_31_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_31_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_31_CLKINV_10408
    );
  uart_load_data_timings_unit_RxDiv_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_31_CEINV_10407
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001121 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X18Y43"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => uart_load_data_timings_unit_RxDiv_addsub0000(30),
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_ClrDiv_4153,
      O => uart_load_data_timings_unit_RxDiv_mux0001(1)
    );
  uart_load_data_timings_unit_RxDiv_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(14),
      O => uart_load_data_timings_unit_RxDiv_17_DXMUX_10480
    );
  uart_load_data_timings_unit_RxDiv_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(15),
      O => uart_load_data_timings_unit_RxDiv_17_DYMUX_10464
    );
  uart_load_data_timings_unit_RxDiv_17_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_17_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_17_CLKINV_10454
    );
  uart_load_data_timings_unit_RxDiv_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_17_CEINV_10453
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux000171 : X_LUT4
    generic map(
      INIT => X"0500",
      LOC => "SLICE_X18Y35"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => uart_load_data_timings_unit_RxDiv_addsub0000(16),
      O => uart_load_data_timings_unit_RxDiv_mux0001(15)
    );
  uart_load_data_timings_unit_RxDiv_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(6),
      O => uart_load_data_timings_unit_RxDiv_25_DXMUX_10526
    );
  uart_load_data_timings_unit_RxDiv_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(7),
      O => uart_load_data_timings_unit_RxDiv_25_DYMUX_10510
    );
  uart_load_data_timings_unit_RxDiv_25_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_25_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_25_CLKINV_10500
    );
  uart_load_data_timings_unit_RxDiv_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_25_CEINV_10499
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001301 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X16Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => uart_load_data_timings_unit_RxDiv_addsub0000(24),
      O => uart_load_data_timings_unit_RxDiv_mux0001(7)
    );
  uart_load_data_timings_unit_RxDiv_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(12),
      O => uart_load_data_timings_unit_RxDiv_19_DXMUX_10572
    );
  uart_load_data_timings_unit_RxDiv_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(13),
      O => uart_load_data_timings_unit_RxDiv_19_DYMUX_10556
    );
  uart_load_data_timings_unit_RxDiv_19_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_19_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_19_CLKINV_10546
    );
  uart_load_data_timings_unit_RxDiv_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_19_CEINV_10545
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux000151 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X16Y36"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR1 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR2 => uart_load_data_timings_unit_RxDiv_addsub0000(18),
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_mux0001(13)
    );
  uart_load_data_timings_unit_RxDiv_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(4),
      O => uart_load_data_timings_unit_RxDiv_27_DXMUX_10618
    );
  uart_load_data_timings_unit_RxDiv_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(5),
      O => uart_load_data_timings_unit_RxDiv_27_DYMUX_10602
    );
  uart_load_data_timings_unit_RxDiv_27_SRINV : X_INV
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_27_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_27_CLKINV_10592
    );
  uart_load_data_timings_unit_RxDiv_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_27_CEINV_10591
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001281 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X19Y40"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR1 => uart_load_data_timings_unit_RxDiv_addsub0000(26),
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      O => uart_load_data_timings_unit_RxDiv_mux0001(5)
    );
  uart_load_data_timings_unit_RxDiv_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(2),
      O => uart_load_data_timings_unit_RxDiv_29_DXMUX_10664
    );
  uart_load_data_timings_unit_RxDiv_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(3),
      O => uart_load_data_timings_unit_RxDiv_29_DYMUX_10648
    );
  uart_load_data_timings_unit_RxDiv_29_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_29_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_29_CLKINV_10638
    );
  uart_load_data_timings_unit_RxDiv_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_29_CEINV_10637
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001261 : X_LUT4
    generic map(
      INIT => X"0500",
      LOC => "SLICE_X16Y41"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR3 => uart_load_data_timings_unit_RxDiv_addsub0000(28),
      O => uart_load_data_timings_unit_RxDiv_mux0001(3)
    );
  uart_load_data_timings_unit_TopRx_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002,
      O => uart_load_data_timings_unit_RxDiv_not0002_0
    );
  uart_load_data_timings_unit_TopRx_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_TopRx_mux0003,
      O => uart_load_data_timings_unit_TopRx_DYMUX_10691
    );
  uart_load_data_timings_unit_TopRx_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_TopRx_CLKINV_10681
    );
  uart_load_data_timings_unit_TopRx_mux00031 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X25Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR2 => uart_load_data_timings_unit_Top16_4154,
      ADR3 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      O => uart_load_data_timings_unit_TopRx_mux0003
    );
  uart_load_data_reception_unit_Sig_RxRdy_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_N01,
      O => uart_load_data_reception_unit_N01_0
    );
  uart_load_data_reception_unit_Sig_RxRdy_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_Sig_RxRdy_mux0000,
      O => uart_load_data_reception_unit_Sig_RxRdy_DYMUX_10728
    );
  uart_load_data_reception_unit_Sig_RxRdy_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_Sig_RxRdy_CLKINV_10718
    );
  uart_load_data_reception_unit_Dout_not000111 : X_LUT4
    generic map(
      INIT => X"00C0",
      LOC => "SLICE_X33Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxFsm_FSM_FFd1_4089,
      ADR2 => uart_load_data_timings_unit_TopRx_4087,
      ADR3 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_4088,
      O => uart_load_data_reception_unit_Sig_RxRdy_mux0000
    );
  state_current_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_FSM_FFd2_In,
      O => state_current_FSM_FFd2_DXMUX_10777
    );
  state_current_FSM_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_FSM_FFd1_In,
      O => state_current_FSM_FFd2_DYMUX_10762
    );
  state_current_FSM_FFd2_SRINV : X_INV
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => state_current_FSM_FFd2_SRINVNOT
    );
  state_current_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => state_current_FSM_FFd2_CLKINV_10752
    );
  state_current_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"AAFA",
      LOC => "SLICE_X43Y46"
    )
    port map (
      ADR0 => state_current_FSM_FFd1_4135,
      ADR1 => VCC,
      ADR2 => state_current_FSM_FFd2_4110,
      ADR3 => Mcompar_state_current_cmp_gt0000_cy_11_Q,
      O => state_current_FSM_FFd1_In
    );
  state_current_FSM_FFd6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_FSM_FFd6_In,
      O => state_current_FSM_FFd6_DXMUX_10819
    );
  state_current_FSM_FFd6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_FSM_FFd5_In,
      O => state_current_FSM_FFd6_DYMUX_10803
    );
  state_current_FSM_FFd6_SRINV : X_INV
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => state_current_FSM_FFd6_SRINVNOT
    );
  state_current_FSM_FFd6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => state_current_FSM_FFd6_CLKINV_10793
    );
  state_current_FSM_FFd5_In1 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X37Y49"
    )
    port map (
      ADR0 => state_current_FSM_FFd7_4102,
      ADR1 => state_current_cmp_eq0001,
      ADR2 => uart_load_data_reception_unit_Sig_RxRdy_4101,
      ADR3 => VCC,
      O => state_current_FSM_FFd5_In
    );
  uart_load_data_reception_unit_RxBitCnt_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(20),
      O => uart_load_data_reception_unit_RxBitCnt_11_DXMUX_10861
    );
  uart_load_data_reception_unit_RxBitCnt_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(21),
      O => uart_load_data_reception_unit_RxBitCnt_11_DYMUX_10847
    );
  uart_load_data_reception_unit_RxBitCnt_11_SRINV : X_INV
    generic map(
      LOC => "SLICE_X32Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_11_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_11_CLKINV_10838
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_21_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X32Y13"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(10),
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(10),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(21)
    );
  uart_load_data_reception_unit_RxBitCnt_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(18),
      O => uart_load_data_reception_unit_RxBitCnt_13_DXMUX_10903
    );
  uart_load_data_reception_unit_RxBitCnt_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(19),
      O => uart_load_data_reception_unit_RxBitCnt_13_DYMUX_10889
    );
  uart_load_data_reception_unit_RxBitCnt_13_SRINV : X_INV
    generic map(
      LOC => "SLICE_X35Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_13_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_13_CLKINV_10880
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_19_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X35Y11"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt_addsub0000(12),
      ADR1 => uart_load_data_reception_unit_N01_0,
      ADR2 => uart_load_data_reception_unit_N11,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(12),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(19)
    );
  uart_load_data_reception_unit_RxBitCnt_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(10),
      O => uart_load_data_reception_unit_RxBitCnt_21_DXMUX_10945
    );
  uart_load_data_reception_unit_RxBitCnt_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(11),
      O => uart_load_data_reception_unit_RxBitCnt_21_DYMUX_10931
    );
  uart_load_data_reception_unit_RxBitCnt_21_SRINV : X_INV
    generic map(
      LOC => "SLICE_X32Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_21_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_21_CLKINV_10922
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X32Y19"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N11,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(20),
      ADR2 => uart_load_data_reception_unit_RxBitCnt_addsub0000(20),
      ADR3 => uart_load_data_reception_unit_N01_0,
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(11)
    );
  uart_load_data_reception_unit_RxBitCnt_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(16),
      O => uart_load_data_reception_unit_RxBitCnt_15_DXMUX_10987
    );
  uart_load_data_reception_unit_RxBitCnt_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(17),
      O => uart_load_data_reception_unit_RxBitCnt_15_DYMUX_10973
    );
  uart_load_data_reception_unit_RxBitCnt_15_SRINV : X_INV
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_15_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_15_CLKINV_10964
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_17_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X30Y10"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N01_0,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(14),
      ADR2 => uart_load_data_reception_unit_N11,
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(14),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(17)
    );
  uart_load_data_reception_unit_RxBitCnt_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(8),
      O => uart_load_data_reception_unit_RxBitCnt_23_DXMUX_11029
    );
  uart_load_data_reception_unit_RxBitCnt_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(9),
      O => uart_load_data_reception_unit_RxBitCnt_23_DYMUX_11015
    );
  uart_load_data_reception_unit_RxBitCnt_23_SRINV : X_INV
    generic map(
      LOC => "SLICE_X32Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_23_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_23_CLKINV_11006
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X32Y18"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(22),
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(22),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(9)
    );
  uart_load_data_reception_unit_RxBitCnt_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(0),
      O => uart_load_data_reception_unit_RxBitCnt_31_DXMUX_11071
    );
  uart_load_data_reception_unit_RxBitCnt_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(1),
      O => uart_load_data_reception_unit_RxBitCnt_31_DYMUX_11057
    );
  uart_load_data_reception_unit_RxBitCnt_31_SRINV : X_INV
    generic map(
      LOC => "SLICE_X32Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_31_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_31_CLKINV_11048
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X32Y23"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(30),
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(30),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(1)
    );
  uart_load_data_reception_unit_RxBitCnt_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(14),
      O => uart_load_data_reception_unit_RxBitCnt_17_DXMUX_11113
    );
  uart_load_data_reception_unit_RxBitCnt_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(15),
      O => uart_load_data_reception_unit_RxBitCnt_17_DYMUX_11099
    );
  uart_load_data_reception_unit_RxBitCnt_17_SRINV : X_INV
    generic map(
      LOC => "SLICE_X32Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_17_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_17_CLKINV_11090
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X32Y16"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N11,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(16),
      ADR2 => uart_load_data_reception_unit_RxBitCnt_addsub0000(16),
      ADR3 => uart_load_data_reception_unit_N01_0,
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(15)
    );
  uart_load_data_reception_unit_RxBitCnt_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(6),
      O => uart_load_data_reception_unit_RxBitCnt_25_DXMUX_11155
    );
  uart_load_data_reception_unit_RxBitCnt_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(7),
      O => uart_load_data_reception_unit_RxBitCnt_25_DYMUX_11141
    );
  uart_load_data_reception_unit_RxBitCnt_25_SRINV : X_INV
    generic map(
      LOC => "SLICE_X32Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_25_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_25_CLKINV_11132
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X32Y20"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(24),
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_RxBitCnt_addsub0000(24),
      ADR3 => uart_load_data_reception_unit_N01_0,
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(7)
    );
  uart_load_data_reception_unit_RxBitCnt_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(12),
      O => uart_load_data_reception_unit_RxBitCnt_19_DXMUX_11197
    );
  uart_load_data_reception_unit_RxBitCnt_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(13),
      O => uart_load_data_reception_unit_RxBitCnt_19_DYMUX_11183
    );
  uart_load_data_reception_unit_RxBitCnt_19_SRINV : X_INV
    generic map(
      LOC => "SLICE_X32Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_19_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_19_CLKINV_11174
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X32Y17"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N11,
      ADR1 => uart_load_data_reception_unit_N01_0,
      ADR2 => uart_load_data_reception_unit_RxBitCnt(18),
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(18),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(13)
    );
  uart_load_data_reception_unit_RxBitCnt_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(4),
      O => uart_load_data_reception_unit_RxBitCnt_27_DXMUX_11239
    );
  uart_load_data_reception_unit_RxBitCnt_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(5),
      O => uart_load_data_reception_unit_RxBitCnt_27_DYMUX_11225
    );
  uart_load_data_reception_unit_RxBitCnt_27_SRINV : X_INV
    generic map(
      LOC => "SLICE_X35Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_27_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_27_CLKINV_11216
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X35Y21"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N01_0,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(26),
      ADR2 => uart_load_data_reception_unit_RxBitCnt_addsub0000(26),
      ADR3 => uart_load_data_reception_unit_N11,
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(5)
    );
  uart_load_data_reception_unit_RxBitCnt_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(2),
      O => uart_load_data_reception_unit_RxBitCnt_29_DXMUX_11281
    );
  uart_load_data_reception_unit_RxBitCnt_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(3),
      O => uart_load_data_reception_unit_RxBitCnt_29_DYMUX_11267
    );
  uart_load_data_reception_unit_RxBitCnt_29_SRINV : X_INV
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_29_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_29_CLKINV_11258
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X31Y21"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(28),
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(28),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(3)
    );
  sig_ram_address_current_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(19),
      O => sig_ram_address_current_11_DXMUX_11321
    );
  sig_ram_address_current_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(20),
      O => sig_ram_address_current_11_DYMUX_11309
    );
  sig_ram_address_current_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_11_CLKINV_11301
    );
  sig_ram_address_current_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_11_CEINV_11300
    );
  sig_ram_address_current_mux0000_20_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X50Y48"
    )
    port map (
      ADR0 => N3,
      ADR1 => sig_ram_address_current(10),
      ADR2 => N1,
      ADR3 => sig_ram_address_current_share0000(10),
      O => sig_ram_address_current_mux0000(20)
    );
  sig_ram_address_current_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(0),
      O => sig_ram_address_current_30_DXMUX_11359
    );
  sig_ram_address_current_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(10),
      O => sig_ram_address_current_30_DYMUX_11347
    );
  sig_ram_address_current_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_30_CLKINV_11339
    );
  sig_ram_address_current_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_30_CEINV_11338
    );
  sig_ram_address_current_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X52Y49"
    )
    port map (
      ADR0 => sig_ram_address_current_share0000(20),
      ADR1 => sig_ram_address_current(20),
      ADR2 => N3,
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(10)
    );
  sig_ram_address_current_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(17),
      O => sig_ram_address_current_13_DXMUX_11397
    );
  sig_ram_address_current_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(18),
      O => sig_ram_address_current_13_DYMUX_11385
    );
  sig_ram_address_current_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_13_CLKINV_11377
    );
  sig_ram_address_current_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_13_CEINV_11376
    );
  sig_ram_address_current_mux0000_18_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X51Y48"
    )
    port map (
      ADR0 => sig_ram_address_current(12),
      ADR1 => N3,
      ADR2 => sig_ram_address_current_share0000(12),
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(18)
    );
  sig_ram_address_current_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(15),
      O => sig_ram_address_current_15_DXMUX_11435
    );
  sig_ram_address_current_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(16),
      O => sig_ram_address_current_15_DYMUX_11423
    );
  sig_ram_address_current_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_15_CLKINV_11415
    );
  sig_ram_address_current_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_15_CEINV_11414
    );
  sig_ram_address_current_mux0000_16_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X54Y50"
    )
    port map (
      ADR0 => sig_ram_address_current(14),
      ADR1 => N3,
      ADR2 => sig_ram_address_current_share0000(14),
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(16)
    );
  sig_ram_address_current_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(7),
      O => sig_ram_address_current_23_DYMUX_11456
    );
  sig_ram_address_current_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_23_CLKINV_11448
    );
  sig_ram_address_current_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_23_CEINV_11447
    );
  sig_ram_address_current_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(5),
      O => sig_ram_address_current_25_DXMUX_11494
    );
  sig_ram_address_current_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(6),
      O => sig_ram_address_current_25_DYMUX_11482
    );
  sig_ram_address_current_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_25_CLKINV_11474
    );
  sig_ram_address_current_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_25_CEINV_11473
    );
  sig_ram_address_current_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X52Y53"
    )
    port map (
      ADR0 => sig_ram_address_current(24),
      ADR1 => N1,
      ADR2 => N3,
      ADR3 => sig_ram_address_current_share0000(24),
      O => sig_ram_address_current_mux0000(6)
    );
  sig_ram_address_current_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(13),
      O => sig_ram_address_current_17_DXMUX_11532
    );
  sig_ram_address_current_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(14),
      O => sig_ram_address_current_17_DYMUX_11520
    );
  sig_ram_address_current_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_17_CLKINV_11512
    );
  sig_ram_address_current_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_17_CEINV_11511
    );
  sig_ram_address_current_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X52Y51"
    )
    port map (
      ADR0 => N3,
      ADR1 => sig_ram_address_current_share0000(16),
      ADR2 => sig_ram_address_current(16),
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(14)
    );
  sig_ram_address_current_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(3),
      O => sig_ram_address_current_27_DXMUX_11570
    );
  sig_ram_address_current_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(4),
      O => sig_ram_address_current_27_DYMUX_11558
    );
  sig_ram_address_current_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_27_CLKINV_11550
    );
  sig_ram_address_current_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_27_CEINV_11549
    );
  sig_ram_address_current_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X52Y52"
    )
    port map (
      ADR0 => sig_ram_address_current_share0000(26),
      ADR1 => sig_ram_address_current(26),
      ADR2 => N3,
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(4)
    );
  sig_ram_address_current_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(11),
      O => sig_ram_address_current_19_DXMUX_11608
    );
  sig_ram_address_current_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(12),
      O => sig_ram_address_current_19_DYMUX_11596
    );
  sig_ram_address_current_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_19_CLKINV_11588
    );
  sig_ram_address_current_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_19_CEINV_11587
    );
  sig_ram_address_current_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X54Y48"
    )
    port map (
      ADR0 => sig_ram_address_current_share0000(18),
      ADR1 => N1,
      ADR2 => N3,
      ADR3 => sig_ram_address_current(18),
      O => sig_ram_address_current_mux0000(12)
    );
  sig_ram_address_current_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(1),
      O => sig_ram_address_current_29_DXMUX_11646
    );
  sig_ram_address_current_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(2),
      O => sig_ram_address_current_29_DYMUX_11634
    );
  sig_ram_address_current_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_29_CLKINV_11626
    );
  sig_ram_address_current_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_29_CEINV_11625
    );
  sig_ram_address_current_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X52Y55"
    )
    port map (
      ADR0 => sig_ram_address_current(28),
      ADR1 => N3,
      ADR2 => N1,
      ADR3 => sig_ram_address_current_share0000(28),
      O => sig_ram_address_current_mux0000(2)
    );
  xyz_selector_current_FSM_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mshreg_xyz_selector_current_FSM_FFd4_11675,
      O => xyz_selector_current_FSM_FFd4_DYMUX_11678
    );
  xyz_selector_current_FSM_FFd4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => xyz_selector_current_FSM_FFd2_4111,
      O => xyz_selector_current_FSM_FFd4_DIG_MUX_11667
    );
  xyz_selector_current_FSM_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => xyz_selector_current_FSM_FFd4_CLKINV_11665
    );
  xyz_selector_current_FSM_FFd4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => xyz_selector_current_and0000_0,
      O => xyz_selector_current_FSM_FFd4_CEINV_11664
    );
  cycles_current_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_1,
      O => cycles_current_1_DXMUX_11716
    );
  cycles_current_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_0,
      O => cycles_current_1_DYMUX_11702
    );
  cycles_current_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_1_CLKINV_11692
    );
  cycles_current_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_1_CEINV_11691
    );
  Mcount_cycles_current_eqn_01 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X30Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => cycles_current_not0001_inv,
      ADR3 => Result(0),
      O => Mcount_cycles_current_eqn_0
    );
  cycles_current_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_3,
      O => cycles_current_3_DXMUX_11754
    );
  cycles_current_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_2,
      O => cycles_current_3_DYMUX_11740
    );
  cycles_current_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_3_CLKINV_11730
    );
  cycles_current_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_3_CEINV_11729
    );
  Mcount_cycles_current_eqn_210 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X30Y55"
    )
    port map (
      ADR0 => cycles_current_not0001_inv,
      ADR1 => VCC,
      ADR2 => Result(2),
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_2
    );
  cycles_current_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_5,
      O => cycles_current_5_DXMUX_11792
    );
  cycles_current_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_4,
      O => cycles_current_5_DYMUX_11778
    );
  cycles_current_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_5_CLKINV_11768
    );
  cycles_current_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_5_CEINV_11767
    );
  Mcount_cycles_current_eqn_41 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X30Y54"
    )
    port map (
      ADR0 => cycles_current_not0001_inv,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => Result(4),
      O => Mcount_cycles_current_eqn_4
    );
  cycles_current_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_7,
      O => cycles_current_7_DXMUX_11830
    );
  cycles_current_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_6,
      O => cycles_current_7_DYMUX_11816
    );
  cycles_current_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_7_CLKINV_11806
    );
  cycles_current_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_7_CEINV_11805
    );
  Mcount_cycles_current_eqn_61 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X30Y56"
    )
    port map (
      ADR0 => cycles_current_not0001_inv,
      ADR1 => VCC,
      ADR2 => Result(6),
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_6
    );
  cycles_current_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_9,
      O => cycles_current_9_DXMUX_11868
    );
  cycles_current_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_8,
      O => cycles_current_9_DYMUX_11854
    );
  cycles_current_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_9_CLKINV_11844
    );
  cycles_current_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_9_CEINV_11843
    );
  Mcount_cycles_current_eqn_81 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X30Y57"
    )
    port map (
      ADR0 => cycles_current_not0001_inv,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => Result(8),
      O => Mcount_cycles_current_eqn_8
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In11_11908,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In11_0
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd1_In1,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd1_DYMUX_11896
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd1_CLKINV_11885
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_TopRx_4087,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd1_CEINV_11884
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd1_In11 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X30Y14"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_4088,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_RxFsm_FSM_FFd2_4090,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd1_In1
    );
  seven_segments_DigitSelect_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_DigitSelect_mux0000(2),
      O => seven_segments_DigitSelect_1_DXMUX_11944
    );
  seven_segments_DigitSelect_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_DigitSelect_mux0000(3),
      O => seven_segments_DigitSelect_1_DYMUX_11930
    );
  seven_segments_DigitSelect_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2(9),
      O => seven_segments_DigitSelect_1_CLKINV_11920
    );
  seven_segments_DigitSelect_1_CEINV : X_INV
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => seven_segments_DigitSelect_1_CEINVNOT
    );
  seven_segments_Mdecod_DigitSelect_mux000001 : X_LUT4
    generic map(
      INIT => X"0505",
      LOC => "SLICE_X67Y80"
    )
    port map (
      ADR0 => seven_segments_reflash(0),
      ADR1 => VCC,
      ADR2 => seven_segments_reflash(1),
      ADR3 => VCC,
      O => seven_segments_DigitSelect_mux0000(3)
    );
  seven_segments_DigitSelect_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_DigitSelect_mux0000(0),
      O => seven_segments_DigitSelect_3_DXMUX_11982
    );
  seven_segments_DigitSelect_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_DigitSelect_mux0000(1),
      O => seven_segments_DigitSelect_3_DYMUX_11968
    );
  seven_segments_DigitSelect_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2(9),
      O => seven_segments_DigitSelect_3_CLKINV_11958
    );
  seven_segments_DigitSelect_3_CEINV : X_INV
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => seven_segments_DigitSelect_3_CEINVNOT
    );
  seven_segments_Mdecod_DigitSelect_mux000021 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X67Y83"
    )
    port map (
      ADR0 => seven_segments_reflash(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => seven_segments_reflash(1),
      O => seven_segments_DigitSelect_mux0000(1)
    );
  sig_uart_bytes_received_current_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(19),
      O => sig_uart_bytes_received_current_11_DXMUX_12020
    );
  sig_uart_bytes_received_current_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(20),
      O => sig_uart_bytes_received_current_11_DYMUX_12008
    );
  sig_uart_bytes_received_current_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_11_CLKINV_12000
    );
  sig_uart_bytes_received_current_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_11_CEINV_11999
    );
  sig_uart_bytes_received_current_mux0000_20_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X40Y40"
    )
    port map (
      ADR0 => N01_0,
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => sig_uart_bytes_received_current_addsub0000(10),
      ADR3 => sig_uart_bytes_received_current(10),
      O => sig_uart_bytes_received_current_mux0000(20)
    );
  sig_uart_bytes_received_current_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(9),
      O => sig_uart_bytes_received_current_21_DXMUX_12058
    );
  sig_uart_bytes_received_current_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(10),
      O => sig_uart_bytes_received_current_21_DYMUX_12046
    );
  sig_uart_bytes_received_current_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_21_CLKINV_12038
    );
  sig_uart_bytes_received_current_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_21_CEINV_12037
    );
  sig_uart_bytes_received_current_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y44"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(20),
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current_addsub0000(20),
      O => sig_uart_bytes_received_current_mux0000(10)
    );
  sig_uart_bytes_received_current_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(17),
      O => sig_uart_bytes_received_current_13_DXMUX_12096
    );
  sig_uart_bytes_received_current_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(18),
      O => sig_uart_bytes_received_current_13_DYMUX_12084
    );
  sig_uart_bytes_received_current_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_13_CLKINV_12076
    );
  sig_uart_bytes_received_current_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_13_CEINV_12075
    );
  sig_uart_bytes_received_current_mux0000_18_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X42Y41"
    )
    port map (
      ADR0 => N01_0,
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => sig_uart_bytes_received_current(12),
      ADR3 => sig_uart_bytes_received_current_addsub0000(12),
      O => sig_uart_bytes_received_current_mux0000(18)
    );
  sig_uart_bytes_received_current_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => N26,
      O => N26_0
    );
  sig_uart_bytes_received_current_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(0),
      O => sig_uart_bytes_received_current_30_DYMUX_12121
    );
  sig_uart_bytes_received_current_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_30_CLKINV_12113
    );
  sig_uart_bytes_received_current_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_30_CEINV_12112
    );
  sig_uart_bytes_received_current_mux0000_0_2 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X40Y47"
    )
    port map (
      ADR0 => N01_0,
      ADR1 => sig_uart_bytes_received_current(30),
      ADR2 => sig_uart_bytes_received_current_addsub0000(30),
      ADR3 => state_current_FSM_FFd6_4156,
      O => sig_uart_bytes_received_current_mux0000(0)
    );
  sig_uart_bytes_received_current_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(7),
      O => sig_uart_bytes_received_current_23_DXMUX_12167
    );
  sig_uart_bytes_received_current_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(8),
      O => sig_uart_bytes_received_current_23_DYMUX_12155
    );
  sig_uart_bytes_received_current_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_23_CLKINV_12147
    );
  sig_uart_bytes_received_current_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_23_CEINV_12146
    );
  sig_uart_bytes_received_current_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X40Y45"
    )
    port map (
      ADR0 => state_current_FSM_FFd6_4156,
      ADR1 => sig_uart_bytes_received_current(22),
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current_addsub0000(22),
      O => sig_uart_bytes_received_current_mux0000(8)
    );
  sig_uart_bytes_received_current_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(15),
      O => sig_uart_bytes_received_current_15_DXMUX_12205
    );
  sig_uart_bytes_received_current_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(16),
      O => sig_uart_bytes_received_current_15_DYMUX_12193
    );
  sig_uart_bytes_received_current_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_15_CLKINV_12185
    );
  sig_uart_bytes_received_current_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_15_CEINV_12184
    );
  sig_uart_bytes_received_current_mux0000_16_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y41"
    )
    port map (
      ADR0 => N01_0,
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => sig_uart_bytes_received_current(14),
      ADR3 => sig_uart_bytes_received_current_addsub0000(14),
      O => sig_uart_bytes_received_current_mux0000(16)
    );
  sig_uart_bytes_received_current_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(5),
      O => sig_uart_bytes_received_current_25_DXMUX_12243
    );
  sig_uart_bytes_received_current_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(6),
      O => sig_uart_bytes_received_current_25_DYMUX_12231
    );
  sig_uart_bytes_received_current_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_25_CLKINV_12223
    );
  sig_uart_bytes_received_current_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_25_CEINV_12222
    );
  sig_uart_bytes_received_current_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y46"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(24),
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current_addsub0000(24),
      O => sig_uart_bytes_received_current_mux0000(6)
    );
  sig_uart_bytes_received_current_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(13),
      O => sig_uart_bytes_received_current_17_DXMUX_12281
    );
  sig_uart_bytes_received_current_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(14),
      O => sig_uart_bytes_received_current_17_DYMUX_12269
    );
  sig_uart_bytes_received_current_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_17_CLKINV_12261
    );
  sig_uart_bytes_received_current_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_17_CEINV_12260
    );
  sig_uart_bytes_received_current_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y42"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(16),
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current_addsub0000(16),
      O => sig_uart_bytes_received_current_mux0000(14)
    );
  sig_uart_bytes_received_current_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(3),
      O => sig_uart_bytes_received_current_27_DXMUX_12319
    );
  sig_uart_bytes_received_current_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(4),
      O => sig_uart_bytes_received_current_27_DYMUX_12307
    );
  sig_uart_bytes_received_current_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_27_CLKINV_12299
    );
  sig_uart_bytes_received_current_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_27_CEINV_12298
    );
  sig_uart_bytes_received_current_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X42Y49"
    )
    port map (
      ADR0 => N01_0,
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => sig_uart_bytes_received_current(26),
      ADR3 => sig_uart_bytes_received_current_addsub0000(26),
      O => sig_uart_bytes_received_current_mux0000(4)
    );
  sig_uart_bytes_received_current_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(11),
      O => sig_uart_bytes_received_current_19_DXMUX_12357
    );
  sig_uart_bytes_received_current_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(12),
      O => sig_uart_bytes_received_current_19_DYMUX_12345
    );
  sig_uart_bytes_received_current_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_19_CLKINV_12337
    );
  sig_uart_bytes_received_current_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_19_CEINV_12336
    );
  sig_uart_bytes_received_current_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X40Y43"
    )
    port map (
      ADR0 => state_current_FSM_FFd6_4156,
      ADR1 => sig_uart_bytes_received_current(18),
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current_addsub0000(18),
      O => sig_uart_bytes_received_current_mux0000(12)
    );
  sig_uart_bytes_received_current_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(1),
      O => sig_uart_bytes_received_current_29_DXMUX_12395
    );
  sig_uart_bytes_received_current_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(2),
      O => sig_uart_bytes_received_current_29_DYMUX_12383
    );
  sig_uart_bytes_received_current_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_29_CLKINV_12375
    );
  sig_uart_bytes_received_current_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_29_CEINV_12374
    );
  sig_uart_bytes_received_current_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y48"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(28),
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current_addsub0000(28),
      O => sig_uart_bytes_received_current_mux0000(2)
    );
  cycles_current_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_11,
      O => cycles_current_11_DXMUX_12433
    );
  cycles_current_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_10,
      O => cycles_current_11_DYMUX_12419
    );
  cycles_current_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_11_CLKINV_12409
    );
  cycles_current_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_11_CEINV_12408
    );
  Mcount_cycles_current_eqn_101 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X32Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current_not0001_inv,
      ADR2 => VCC,
      ADR3 => Result(10),
      O => Mcount_cycles_current_eqn_10
    );
  cycles_current_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y63",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_21,
      O => cycles_current_21_DXMUX_12471
    );
  cycles_current_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y63",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_20,
      O => cycles_current_21_DYMUX_12457
    );
  cycles_current_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y63",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_21_CLKINV_12447
    );
  cycles_current_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y63",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_21_CEINV_12446
    );
  Mcount_cycles_current_eqn_201 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X30Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => cycles_current_not0001_inv,
      ADR3 => Result(20),
      O => Mcount_cycles_current_eqn_20
    );
  cycles_current_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_13,
      O => cycles_current_13_DXMUX_12509
    );
  cycles_current_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_12,
      O => cycles_current_13_DYMUX_12495
    );
  cycles_current_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_13_CLKINV_12485
    );
  cycles_current_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_13_CEINV_12484
    );
  Mcount_cycles_current_eqn_121 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X30Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => Result(12),
      ADR2 => VCC,
      ADR3 => cycles_current_not0001_inv,
      O => Mcount_cycles_current_eqn_12
    );
  cycles_current_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y68",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_30,
      O => cycles_current_30_DYMUX_12530
    );
  cycles_current_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y68",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_30_CLKINV_12520
    );
  cycles_current_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y68",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_30_CEINV_12519
    );
  cycles_current_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_23,
      O => cycles_current_23_DXMUX_12568
    );
  cycles_current_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_22,
      O => cycles_current_23_DYMUX_12554
    );
  cycles_current_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_23_CLKINV_12544
    );
  cycles_current_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_23_CEINV_12543
    );
  Mcount_cycles_current_eqn_221 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X32Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => cycles_current_not0001_inv,
      ADR3 => Result(22),
      O => Mcount_cycles_current_eqn_22
    );
  cycles_current_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_15,
      O => cycles_current_15_DXMUX_12606
    );
  cycles_current_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_14,
      O => cycles_current_15_DYMUX_12592
    );
  cycles_current_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_15_CLKINV_12582
    );
  cycles_current_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_15_CEINV_12581
    );
  Mcount_cycles_current_eqn_141 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X32Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current_not0001_inv,
      ADR2 => VCC,
      ADR3 => Result(14),
      O => Mcount_cycles_current_eqn_14
    );
  cycles_current_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y65",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_25,
      O => cycles_current_25_DXMUX_12644
    );
  cycles_current_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y65",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_24,
      O => cycles_current_25_DYMUX_12630
    );
  cycles_current_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y65",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_25_CLKINV_12620
    );
  cycles_current_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y65",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_25_CEINV_12619
    );
  Mcount_cycles_current_eqn_241 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X30Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => cycles_current_not0001_inv,
      ADR3 => Result(24),
      O => Mcount_cycles_current_eqn_24
    );
  cycles_current_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y60",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_17,
      O => cycles_current_17_DXMUX_12682
    );
  cycles_current_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y60",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_16,
      O => cycles_current_17_DYMUX_12668
    );
  cycles_current_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y60",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_17_CLKINV_12658
    );
  cycles_current_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y60",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_17_CEINV_12657
    );
  Mcount_cycles_current_eqn_161 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X30Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current_not0001_inv,
      ADR2 => VCC,
      ADR3 => Result(16),
      O => Mcount_cycles_current_eqn_16
    );
  cycles_current_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y66",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_27,
      O => cycles_current_27_DXMUX_12720
    );
  cycles_current_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y66",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_26,
      O => cycles_current_27_DYMUX_12706
    );
  cycles_current_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y66",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_27_CLKINV_12696
    );
  cycles_current_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y66",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_27_CEINV_12695
    );
  Mcount_cycles_current_eqn_261 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X30Y66"
    )
    port map (
      ADR0 => cycles_current_not0001_inv,
      ADR1 => VCC,
      ADR2 => Result(26),
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_26
    );
  cycles_current_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_19,
      O => cycles_current_19_DXMUX_12758
    );
  cycles_current_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_18,
      O => cycles_current_19_DYMUX_12744
    );
  cycles_current_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_19_CLKINV_12734
    );
  cycles_current_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y61",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_19_CEINV_12733
    );
  Mcount_cycles_current_eqn_181 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X30Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => Result(18),
      ADR2 => VCC,
      ADR3 => cycles_current_not0001_inv,
      O => Mcount_cycles_current_eqn_18
    );
  cycles_current_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y67",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_29,
      O => cycles_current_29_DXMUX_12796
    );
  cycles_current_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y67",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_cycles_current_eqn_28,
      O => cycles_current_29_DYMUX_12782
    );
  cycles_current_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y67",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => cycles_current_29_CLKINV_12772
    );
  cycles_current_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y67",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000_0,
      O => cycles_current_29_CEINV_12771
    );
  Mcount_cycles_current_eqn_281 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X30Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current_not0001_inv,
      ADR2 => VCC,
      ADR3 => Result(28),
      O => Mcount_cycles_current_eqn_28
    );
  video_driver_1_sig_vram_addr_rd_current_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_next_1_Q,
      O => video_driver_1_sig_vram_addr_rd_current_1_DXMUX_12836
    );
  video_driver_1_sig_vram_addr_rd_current_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_next_0_Q,
      O => video_driver_1_sig_vram_addr_rd_current_1_DYMUX_12822
    );
  video_driver_1_sig_vram_addr_rd_current_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X52Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => video_driver_1_sig_vram_addr_rd_current_1_SRINVNOT
    );
  video_driver_1_sig_vram_addr_rd_current_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => video_driver_1_sig_vram_addr_rd_current_1_CLKINV_12813
    );
  video_driver_1_sig_vram_addr_rd_next_0_1 : X_LUT4
    generic map(
      INIT => X"B080",
      LOC => "SLICE_X52Y7"
    )
    port map (
      ADR0 => vga_control_pixel_row_addsub0000(0),
      ADR1 => vga_control_vidon_0,
      ADR2 => video_driver_1_sig_pixel_next_and0000,
      ADR3 => vga_control_vc(0),
      O => video_driver_1_sig_vram_addr_rd_next_0_Q
    );
  video_driver_1_sig_vram_addr_rd_current_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_next_11_Q,
      O => video_driver_1_sig_vram_addr_rd_current_3_DXMUX_12878
    );
  video_driver_1_sig_vram_addr_rd_current_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_next_10_Q,
      O => video_driver_1_sig_vram_addr_rd_current_3_DYMUX_12864
    );
  video_driver_1_sig_vram_addr_rd_current_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X50Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => video_driver_1_sig_vram_addr_rd_current_3_SRINVNOT
    );
  video_driver_1_sig_vram_addr_rd_current_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => video_driver_1_sig_vram_addr_rd_current_3_CLKINV_12855
    );
  video_driver_1_sig_vram_addr_rd_next_10_1 : X_LUT4
    generic map(
      INIT => X"D080",
      LOC => "SLICE_X50Y5"
    )
    port map (
      ADR0 => vga_control_vidon_0,
      ADR1 => vga_control_pixel_row_addsub0000(2),
      ADR2 => video_driver_1_sig_pixel_next_and0000,
      ADR3 => vga_control_vc(2),
      O => video_driver_1_sig_vram_addr_rd_next_10_Q
    );
  video_driver_1_sig_vram_addr_rd_current_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_next_13_Q,
      O => video_driver_1_sig_vram_addr_rd_current_5_DXMUX_12920
    );
  video_driver_1_sig_vram_addr_rd_current_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_next_12_Q,
      O => video_driver_1_sig_vram_addr_rd_current_5_DYMUX_12906
    );
  video_driver_1_sig_vram_addr_rd_current_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X52Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => video_driver_1_sig_vram_addr_rd_current_5_SRINVNOT
    );
  video_driver_1_sig_vram_addr_rd_current_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => video_driver_1_sig_vram_addr_rd_current_5_CLKINV_12897
    );
  video_driver_1_sig_vram_addr_rd_next_12_1 : X_LUT4
    generic map(
      INIT => X"A0C0",
      LOC => "SLICE_X52Y6"
    )
    port map (
      ADR0 => vga_control_pixel_row_addsub0000(4),
      ADR1 => vga_control_vc(4),
      ADR2 => video_driver_1_sig_pixel_next_and0000,
      ADR3 => vga_control_vidon_0,
      O => video_driver_1_sig_vram_addr_rd_next_12_Q
    );
  video_driver_1_sig_vram_addr_rd_current_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_next_15_Q,
      O => video_driver_1_sig_vram_addr_rd_current_7_DXMUX_12962
    );
  video_driver_1_sig_vram_addr_rd_current_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_next_14_Q,
      O => video_driver_1_sig_vram_addr_rd_current_7_DYMUX_12948
    );
  video_driver_1_sig_vram_addr_rd_current_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X50Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => video_driver_1_sig_vram_addr_rd_current_7_SRINVNOT
    );
  video_driver_1_sig_vram_addr_rd_current_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => video_driver_1_sig_vram_addr_rd_current_7_CLKINV_12939
    );
  video_driver_1_sig_vram_addr_rd_next_14_1 : X_LUT4
    generic map(
      INIT => X"D080",
      LOC => "SLICE_X50Y4"
    )
    port map (
      ADR0 => vga_control_vidon_0,
      ADR1 => vga_control_pixel_row_addsub0000(6),
      ADR2 => video_driver_1_sig_pixel_next_and0000,
      ADR3 => vga_control_vc(6),
      O => video_driver_1_sig_vram_addr_rd_next_14_Q
    );
  uart_load_data_reception_unit_RxBitCnt_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In86_13001,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In86_0
    );
  uart_load_data_reception_unit_RxBitCnt_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(30),
      O => uart_load_data_reception_unit_RxBitCnt_1_DYMUX_12990
    );
  uart_load_data_reception_unit_RxBitCnt_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_1_CLKINV_12981
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_30_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X34Y11"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(1),
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(1),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(30)
    );
  uart_load_data_reception_unit_RxBitCnt_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(28),
      O => uart_load_data_reception_unit_RxBitCnt_3_DXMUX_13039
    );
  uart_load_data_reception_unit_RxBitCnt_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(29),
      O => uart_load_data_reception_unit_RxBitCnt_3_DYMUX_13025
    );
  uart_load_data_reception_unit_RxBitCnt_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X34Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_3_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_3_CLKINV_13016
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_29_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X34Y10"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(2),
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(2),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(29)
    );
  uart_load_data_reception_unit_RxBitCnt_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(26),
      O => uart_load_data_reception_unit_RxBitCnt_5_DXMUX_13081
    );
  uart_load_data_reception_unit_RxBitCnt_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(27),
      O => uart_load_data_reception_unit_RxBitCnt_5_DYMUX_13067
    );
  uart_load_data_reception_unit_RxBitCnt_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X32Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_5_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_5_CLKINV_13058
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_27_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X32Y9"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N11,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(4),
      ADR2 => uart_load_data_reception_unit_RxBitCnt_addsub0000(4),
      ADR3 => uart_load_data_reception_unit_N01_0,
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(27)
    );
  uart_load_data_reception_unit_RxBitCnt_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(24),
      O => uart_load_data_reception_unit_RxBitCnt_7_DXMUX_13123
    );
  uart_load_data_reception_unit_RxBitCnt_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(25),
      O => uart_load_data_reception_unit_RxBitCnt_7_DYMUX_13109
    );
  uart_load_data_reception_unit_RxBitCnt_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X32Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_7_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_7_CLKINV_13100
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_25_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X32Y8"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N11,
      ADR1 => uart_load_data_reception_unit_N01_0,
      ADR2 => uart_load_data_reception_unit_RxBitCnt(6),
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(6),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(25)
    );
  uart_load_data_reception_unit_RxBitCnt_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(22),
      O => uart_load_data_reception_unit_RxBitCnt_9_DXMUX_13165
    );
  uart_load_data_reception_unit_RxBitCnt_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(23),
      O => uart_load_data_reception_unit_RxBitCnt_9_DYMUX_13151
    );
  uart_load_data_reception_unit_RxBitCnt_9_SRINV : X_INV
    generic map(
      LOC => "SLICE_X34Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_9_SRINVNOT
    );
  uart_load_data_reception_unit_RxBitCnt_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_9_CLKINV_13142
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_23_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X34Y12"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N11,
      ADR1 => uart_load_data_reception_unit_RxBitCnt_addsub0000(8),
      ADR2 => uart_load_data_reception_unit_RxBitCnt(8),
      ADR3 => uart_load_data_reception_unit_N01_0,
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(23)
    );
  sig_ram_address_current_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(29),
      O => sig_ram_address_current_1_DXMUX_13205
    );
  sig_ram_address_current_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(30),
      O => sig_ram_address_current_1_DYMUX_13193
    );
  sig_ram_address_current_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_1_CLKINV_13185
    );
  sig_ram_address_current_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_1_CEINV_13184
    );
  sig_ram_address_current_mux0000_30_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X52Y46"
    )
    port map (
      ADR0 => sig_ram_address_current(0),
      ADR1 => N3,
      ADR2 => sig_ram_address_current_share0000(0),
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(30)
    );
  sig_ram_address_current_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(27),
      O => sig_ram_address_current_3_DXMUX_13243
    );
  sig_ram_address_current_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(28),
      O => sig_ram_address_current_3_DYMUX_13231
    );
  sig_ram_address_current_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_3_CLKINV_13223
    );
  sig_ram_address_current_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_3_CEINV_13222
    );
  sig_ram_address_current_mux0000_28_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X53Y45"
    )
    port map (
      ADR0 => N1,
      ADR1 => sig_ram_address_current_share0000(2),
      ADR2 => N3,
      ADR3 => sig_ram_address_current(2),
      O => sig_ram_address_current_mux0000(28)
    );
  sig_ram_address_current_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(25),
      O => sig_ram_address_current_5_DXMUX_13281
    );
  sig_ram_address_current_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(26),
      O => sig_ram_address_current_5_DYMUX_13269
    );
  sig_ram_address_current_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_5_CLKINV_13261
    );
  sig_ram_address_current_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_5_CEINV_13260
    );
  sig_ram_address_current_mux0000_26_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X52Y44"
    )
    port map (
      ADR0 => sig_ram_address_current(4),
      ADR1 => N1,
      ADR2 => sig_ram_address_current_share0000(4),
      ADR3 => N3,
      O => sig_ram_address_current_mux0000(26)
    );
  sig_ram_address_current_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(23),
      O => sig_ram_address_current_7_DXMUX_13319
    );
  sig_ram_address_current_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(24),
      O => sig_ram_address_current_7_DYMUX_13307
    );
  sig_ram_address_current_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_7_CLKINV_13299
    );
  sig_ram_address_current_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_7_CEINV_13298
    );
  sig_ram_address_current_mux0000_24_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X52Y42"
    )
    port map (
      ADR0 => sig_ram_address_current(6),
      ADR1 => N1,
      ADR2 => sig_ram_address_current_share0000(6),
      ADR3 => N3,
      O => sig_ram_address_current_mux0000(24)
    );
  sig_ram_address_current_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(21),
      O => sig_ram_address_current_9_DXMUX_13357
    );
  sig_ram_address_current_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_ram_address_current_mux0000(22),
      O => sig_ram_address_current_9_DYMUX_13345
    );
  sig_ram_address_current_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_ram_address_current_9_CLKINV_13337
    );
  sig_ram_address_current_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_ram_address_current_9_CEINV_13336
    );
  sig_ram_address_current_mux0000_22_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X53Y52"
    )
    port map (
      ADR0 => N1,
      ADR1 => sig_ram_address_current(8),
      ADR2 => N3,
      ADR3 => sig_ram_address_current_share0000(8),
      O => sig_ram_address_current_mux0000(22)
    );
  uart_load_data_timings_unit_Div16_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_eqn_11,
      O => uart_load_data_timings_unit_Div16_11_DXMUX_13397
    );
  uart_load_data_timings_unit_Div16_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_eqn_10,
      O => uart_load_data_timings_unit_Div16_11_DYMUX_13383
    );
  uart_load_data_timings_unit_Div16_11_SRINV : X_INV
    generic map(
      LOC => "SLICE_X14Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_Div16_11_SRINVNOT
    );
  uart_load_data_timings_unit_Div16_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_Div16_11_CLKINV_13374
    );
  uart_load_data_timings_unit_Mcount_Div16_eqn_101 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X14Y59"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Result_10_1,
      ADR1 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      ADR2 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      ADR3 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      O => uart_load_data_timings_unit_Mcount_Div16_eqn_10
    );
  uart_load_data_timings_unit_Div16_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_eqn_1,
      O => uart_load_data_timings_unit_Div16_1_DXMUX_13439
    );
  uart_load_data_timings_unit_Div16_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_eqn_0,
      O => uart_load_data_timings_unit_Div16_1_DYMUX_13425
    );
  uart_load_data_timings_unit_Div16_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X14Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_Div16_1_SRINVNOT
    );
  uart_load_data_timings_unit_Div16_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_Div16_1_CLKINV_13416
    );
  uart_load_data_timings_unit_Mcount_Div16_eqn_01 : X_LUT4
    generic map(
      INIT => X"70F0",
      LOC => "SLICE_X14Y54"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      ADR1 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      ADR2 => uart_load_data_timings_unit_Result_0_1,
      ADR3 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      O => uart_load_data_timings_unit_Mcount_Div16_eqn_0
    );
  uart_load_data_timings_unit_Div16_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_eqn_3,
      O => uart_load_data_timings_unit_Div16_3_DXMUX_13481
    );
  uart_load_data_timings_unit_Div16_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_eqn_2,
      O => uart_load_data_timings_unit_Div16_3_DYMUX_13467
    );
  uart_load_data_timings_unit_Div16_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X14Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_Div16_3_SRINVNOT
    );
  uart_load_data_timings_unit_Div16_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y55",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_Div16_3_CLKINV_13458
    );
  uart_load_data_timings_unit_Mcount_Div16_eqn_21 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X14Y55"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      ADR1 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      ADR2 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      ADR3 => uart_load_data_timings_unit_Result_2_1,
      O => uart_load_data_timings_unit_Mcount_Div16_eqn_2
    );
  uart_load_data_timings_unit_Div16_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_eqn_5,
      O => uart_load_data_timings_unit_Div16_5_DXMUX_13523
    );
  uart_load_data_timings_unit_Div16_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_eqn_4,
      O => uart_load_data_timings_unit_Div16_5_DYMUX_13509
    );
  uart_load_data_timings_unit_Div16_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_Div16_5_SRINVNOT
    );
  uart_load_data_timings_unit_Div16_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_Div16_5_CLKINV_13500
    );
  uart_load_data_timings_unit_Mcount_Div16_eqn_41 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X16Y57"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      ADR1 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      ADR2 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      ADR3 => uart_load_data_timings_unit_Result_4_1,
      O => uart_load_data_timings_unit_Mcount_Div16_eqn_4
    );
  uart_load_data_timings_unit_Div16_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_eqn_7,
      O => uart_load_data_timings_unit_Div16_7_DXMUX_13565
    );
  uart_load_data_timings_unit_Div16_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_eqn_6,
      O => uart_load_data_timings_unit_Div16_7_DYMUX_13551
    );
  uart_load_data_timings_unit_Div16_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X14Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_Div16_7_SRINVNOT
    );
  uart_load_data_timings_unit_Div16_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y57",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_Div16_7_CLKINV_13542
    );
  uart_load_data_timings_unit_Mcount_Div16_eqn_61 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X14Y57"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      ADR1 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      ADR2 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      ADR3 => uart_load_data_timings_unit_Result_6_1,
      O => uart_load_data_timings_unit_Mcount_Div16_eqn_6
    );
  uart_load_data_timings_unit_Div16_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_eqn_9,
      O => uart_load_data_timings_unit_Div16_9_DXMUX_13607
    );
  uart_load_data_timings_unit_Div16_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Mcount_Div16_eqn_8,
      O => uart_load_data_timings_unit_Div16_9_DYMUX_13593
    );
  uart_load_data_timings_unit_Div16_9_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_Div16_9_SRINVNOT
    );
  uart_load_data_timings_unit_Div16_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_Div16_9_CLKINV_13584
    );
  uart_load_data_timings_unit_Mcount_Div16_eqn_81 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X16Y59"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      ADR1 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      ADR2 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      ADR3 => uart_load_data_timings_unit_Result_8_1,
      O => uart_load_data_timings_unit_Mcount_Div16_eqn_8
    );
  vga_control_vsenable_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_and0000,
      O => vga_control_hc_and0000_0
    );
  vga_control_vsenable_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vsenable_GYMUX_13633,
      O => vga_control_vsenable_DYMUX_13634
    );
  vga_control_vsenable_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vsenable_GYMUX_13633,
      O => vga_control_vsenable_cmp_eq0000
    );
  vga_control_vsenable_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vsenable_cmp_eq0000_pack_2,
      O => vga_control_vsenable_GYMUX_13633
    );
  vga_control_vsenable_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => vga_control_vsenable_CLKINV_13626
    );
  vga_control_vsenable_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_clkdiv_flag_3833,
      O => vga_control_vsenable_CEINV_13625
    );
  vga_control_hc_and0000133 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X54Y7"
    )
    port map (
      ADR0 => vga_control_hc(1),
      ADR1 => vga_control_hc_and000017_0,
      ADR2 => vga_control_hc_and0000131_0,
      ADR3 => vga_control_hc(0),
      O => vga_control_vsenable_cmp_eq0000_pack_2
    );
  sig_uart_bytes_received_current_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(29),
      O => sig_uart_bytes_received_current_1_DXMUX_13681
    );
  sig_uart_bytes_received_current_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(30),
      O => sig_uart_bytes_received_current_1_DYMUX_13669
    );
  sig_uart_bytes_received_current_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_1_CLKINV_13661
    );
  sig_uart_bytes_received_current_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_1_CEINV_13660
    );
  sig_uart_bytes_received_current_mux0000_30_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X40Y34"
    )
    port map (
      ADR0 => N01_0,
      ADR1 => sig_uart_bytes_received_current(0),
      ADR2 => state_current_FSM_FFd6_4156,
      ADR3 => sig_uart_bytes_received_current_addsub0000(0),
      O => sig_uart_bytes_received_current_mux0000(30)
    );
  sig_uart_bytes_received_current_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(27),
      O => sig_uart_bytes_received_current_3_DXMUX_13719
    );
  sig_uart_bytes_received_current_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(28),
      O => sig_uart_bytes_received_current_3_DYMUX_13707
    );
  sig_uart_bytes_received_current_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_3_CLKINV_13699
    );
  sig_uart_bytes_received_current_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_3_CEINV_13698
    );
  sig_uart_bytes_received_current_mux0000_28_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X41Y34"
    )
    port map (
      ADR0 => state_current_FSM_FFd6_4156,
      ADR1 => sig_uart_bytes_received_current(2),
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current_addsub0000(2),
      O => sig_uart_bytes_received_current_mux0000(28)
    );
  sig_uart_bytes_received_current_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(25),
      O => sig_uart_bytes_received_current_5_DXMUX_13757
    );
  sig_uart_bytes_received_current_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(26),
      O => sig_uart_bytes_received_current_5_DYMUX_13745
    );
  sig_uart_bytes_received_current_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_5_CLKINV_13737
    );
  sig_uart_bytes_received_current_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_5_CEINV_13736
    );
  uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(0),
      O => uart_load_data_reception_unit_Madd_RxBitCnt_addsub0000_lut(0)
    );
  sig_uart_bytes_received_current_mux0000_26_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y37"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(4),
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current_addsub0000(4),
      O => sig_uart_bytes_received_current_mux0000(26)
    );
  sig_uart_bytes_received_current_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(23),
      O => sig_uart_bytes_received_current_7_DXMUX_13795
    );
  sig_uart_bytes_received_current_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(24),
      O => sig_uart_bytes_received_current_7_DYMUX_13783
    );
  sig_uart_bytes_received_current_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_7_CLKINV_13775
    );
  sig_uart_bytes_received_current_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_7_CEINV_13774
    );
  sig_uart_bytes_received_current_mux0000_24_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y36"
    )
    port map (
      ADR0 => N01_0,
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => sig_uart_bytes_received_current(6),
      ADR3 => sig_uart_bytes_received_current_addsub0000(6),
      O => sig_uart_bytes_received_current_mux0000(24)
    );
  sig_uart_bytes_received_current_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(21),
      O => sig_uart_bytes_received_current_9_DXMUX_13833
    );
  sig_uart_bytes_received_current_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_uart_bytes_received_current_mux0000(22),
      O => sig_uart_bytes_received_current_9_DYMUX_13821
    );
  sig_uart_bytes_received_current_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => sig_uart_bytes_received_current_9_CLKINV_13813
    );
  sig_uart_bytes_received_current_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => sig_uart_bytes_received_current_9_CEINV_13812
    );
  sig_uart_bytes_received_current_mux0000_22_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y39"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(8),
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current_addsub0000(8),
      O => sig_uart_bytes_received_current_mux0000(22)
    );
  seven_segments_LED_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y75",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_LED_3_FXMUX_13872,
      O => seven_segments_LED_3_DXMUX_13873
    );
  seven_segments_LED_3_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y75",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Result(3),
      O => seven_segments_LED_3_FXMUX_13872
    );
  seven_segments_LED_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y75",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_LED_3_GYMUX_13860,
      O => seven_segments_LED_3_DYMUX_13861
    );
  seven_segments_LED_3_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y75",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Result(2),
      O => seven_segments_LED_3_GYMUX_13860
    );
  seven_segments_LED_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y75",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2(9),
      O => seven_segments_LED_3_CLKINV_13852
    );
  seven_segments_LED_3_CEINV : X_INV
    generic map(
      LOC => "SLICE_X64Y75",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => seven_segments_LED_3_CEINVNOT
    );
  seven_segments_Result_2_1 : X_LUT4
    generic map(
      INIT => X"3CCC",
      LOC => "SLICE_X64Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => seven_segments_Glide(2),
      ADR2 => seven_segments_Glide(1),
      ADR3 => seven_segments_Glide(0),
      O => seven_segments_Result(2)
    );
  uart_load_data_timings_unit_RxDiv_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(30),
      O => uart_load_data_timings_unit_RxDiv_1_DXMUX_13916
    );
  uart_load_data_timings_unit_RxDiv_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(31),
      O => uart_load_data_timings_unit_RxDiv_1_DYMUX_13900
    );
  uart_load_data_timings_unit_RxDiv_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_1_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_1_CLKINV_13890
    );
  uart_load_data_timings_unit_RxDiv_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_1_CEINV_13889
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001251 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X16Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR2 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR3 => uart_load_data_timings_unit_RxDiv_addsub0000(0),
      O => uart_load_data_timings_unit_RxDiv_mux0001(31)
    );
  seven_segments_Count_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count_mux0000_1_Q,
      O => seven_segments_Count_1_DXMUX_13959
    );
  seven_segments_Count_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count_mux0000_0_Q,
      O => seven_segments_Count_1_DYMUX_13945
    );
  seven_segments_Count_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => seven_segments_Count_1_SRINV_13937
    );
  seven_segments_Count_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => seven_segments_Count_1_CLKINV_13936
    );
  seven_segments_Count_mux0000_0_11 : X_LUT4
    generic map(
      INIT => X"1B33",
      LOC => "SLICE_X27Y59"
    )
    port map (
      ADR0 => seven_segments_Count(4),
      ADR1 => seven_segments_Count(0),
      ADR2 => seven_segments_Count_mux0000_0_bdd0,
      ADR3 => seven_segments_Count(5),
      O => seven_segments_Count_mux0000_0_Q
    );
  uart_load_data_timings_unit_RxDiv_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(28),
      O => uart_load_data_timings_unit_RxDiv_3_DXMUX_14004
    );
  uart_load_data_timings_unit_RxDiv_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(29),
      O => uart_load_data_timings_unit_RxDiv_3_DYMUX_13988
    );
  uart_load_data_timings_unit_RxDiv_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_3_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_3_CLKINV_13978
    );
  uart_load_data_timings_unit_RxDiv_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_3_CEINV_13977
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001221 : X_LUT4
    generic map(
      INIT => X"0050",
      LOC => "SLICE_X16Y29"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv_addsub0000(2),
      ADR3 => uart_load_data_reception_unit_ClrDiv_4153,
      O => uart_load_data_timings_unit_RxDiv_mux0001(29)
    );
  uart_load_data_timings_unit_RxDiv_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(26),
      O => uart_load_data_timings_unit_RxDiv_5_DXMUX_14050
    );
  uart_load_data_timings_unit_RxDiv_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(27),
      O => uart_load_data_timings_unit_RxDiv_5_DYMUX_14034
    );
  uart_load_data_timings_unit_RxDiv_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_5_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_5_CLKINV_14024
    );
  uart_load_data_timings_unit_RxDiv_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_5_CEINV_14023
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001201 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X16Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR2 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR3 => uart_load_data_timings_unit_RxDiv_addsub0000(4),
      O => uart_load_data_timings_unit_RxDiv_mux0001(27)
    );
  seven_segments_Count_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Period1uS_FXMUX_14319,
      O => seven_segments_Count_5_DXMUX_14084
    );
  seven_segments_Count_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count_mux0000_4_Q,
      O => seven_segments_Count_5_DYMUX_14076
    );
  seven_segments_Count_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => seven_segments_Count_5_SRINV_14068
    );
  seven_segments_Count_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => seven_segments_Count_5_CLKINV_14067
    );
  seven_segments_Count_mux0000_4_11 : X_LUT4
    generic map(
      INIT => X"725A",
      LOC => "SLICE_X26Y58"
    )
    port map (
      ADR0 => seven_segments_Count(4),
      ADR1 => seven_segments_Count_mux0000_0_bdd0,
      ADR2 => seven_segments_Count_mux0000_4_bdd0_0,
      ADR3 => seven_segments_Count(5),
      O => seven_segments_Count_mux0000_4_Q
    );
  uart_load_data_timings_unit_RxDiv_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(24),
      O => uart_load_data_timings_unit_RxDiv_7_DXMUX_14129
    );
  uart_load_data_timings_unit_RxDiv_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(25),
      O => uart_load_data_timings_unit_RxDiv_7_DYMUX_14113
    );
  uart_load_data_timings_unit_RxDiv_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_7_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_7_CLKINV_14103
    );
  uart_load_data_timings_unit_RxDiv_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_7_CEINV_14102
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001181 : X_LUT4
    generic map(
      INIT => X"0050",
      LOC => "SLICE_X16Y30"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv_addsub0000(6),
      ADR3 => uart_load_data_reception_unit_ClrDiv_4153,
      O => uart_load_data_timings_unit_RxDiv_mux0001(25)
    );
  uart_load_data_timings_unit_RxDiv_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(22),
      O => uart_load_data_timings_unit_RxDiv_9_DXMUX_14175
    );
  uart_load_data_timings_unit_RxDiv_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_mux0001(23),
      O => uart_load_data_timings_unit_RxDiv_9_DYMUX_14159
    );
  uart_load_data_timings_unit_RxDiv_9_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_RxDiv_9_SRINVNOT
    );
  uart_load_data_timings_unit_RxDiv_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_RxDiv_9_CLKINV_14149
    );
  uart_load_data_timings_unit_RxDiv_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_not0002_0,
      O => uart_load_data_timings_unit_RxDiv_9_CEINV_14148
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001161 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X16Y31"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR1 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv_addsub0000(8),
      O => uart_load_data_timings_unit_RxDiv_mux0001(23)
    );
  N36_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => N36,
      O => N36_0
    );
  N36_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_N11,
      O => vga_control_N11_0
    );
  vga_control_pixel_col_9_11 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X55Y7"
    )
    port map (
      ADR0 => vga_control_hc(5),
      ADR1 => vga_control_hc(4),
      ADR2 => vga_control_hc(6),
      ADR3 => VCC,
      O => vga_control_N11
    );
  seven_segments_Mrom_LEDOut11 : X_LUT4
    generic map(
      INIT => X"2806",
      LOC => "SLICE_X66Y77"
    )
    port map (
      ADR0 => seven_segments_LED(0),
      ADR1 => seven_segments_LED(2),
      ADR2 => seven_segments_LED(1),
      ADR3 => seven_segments_LED(3),
      O => led_out_tl_0_OBUF_14221
    );
  seven_segments_Mrom_LEDOut21 : X_LUT4
    generic map(
      INIT => X"80A4",
      LOC => "SLICE_X67Y77"
    )
    port map (
      ADR0 => seven_segments_LED(3),
      ADR1 => seven_segments_LED(1),
      ADR2 => seven_segments_LED(2),
      ADR3 => seven_segments_LED(0),
      O => led_out_tl_2_OBUF_14245
    );
  seven_segments_Mrom_LEDOut41 : X_LUT4
    generic map(
      INIT => X"1F04",
      LOC => "SLICE_X66Y75"
    )
    port map (
      ADR0 => seven_segments_LED(1),
      ADR1 => seven_segments_LED(2),
      ADR2 => seven_segments_LED(3),
      ADR3 => seven_segments_LED(0),
      O => led_out_tl_4_OBUF_14269
    );
  seven_segments_Mrom_LEDOut61 : X_LUT4
    generic map(
      INIT => X"1083",
      LOC => "SLICE_X67Y75"
    )
    port map (
      ADR0 => seven_segments_LED(0),
      ADR1 => seven_segments_LED(1),
      ADR2 => seven_segments_LED(2),
      ADR3 => seven_segments_LED(3),
      O => led_out_tl_6_OBUF_14288
    );
  seven_segments_Period1uS_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Period1uS_FXMUX_14319,
      O => seven_segments_Period1uS_DXMUX_14320
    );
  seven_segments_Period1uS_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count_mux0000_5_Q,
      O => seven_segments_Period1uS_FXMUX_14319
    );
  seven_segments_Period1uS_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count_mux0000_0_bdd0_pack_1,
      O => seven_segments_Count_mux0000_0_bdd0
    );
  seven_segments_Period1uS_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => seven_segments_Period1uS_CLKINV_14305
    );
  seven_segments_Period1uS_CEINV : X_INV
    generic map(
      LOC => "SLICE_X30Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => seven_segments_Period1uS_CEINVNOT
    );
  seven_segments_Count_mux0000_0_21 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X30Y58"
    )
    port map (
      ADR0 => seven_segments_Count(0),
      ADR1 => seven_segments_Count(2),
      ADR2 => seven_segments_Count(1),
      ADR3 => seven_segments_Count(3),
      O => seven_segments_Count_mux0000_0_bdd0_pack_1
    );
  seven_segments_Count_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count_mux0000_3_Q,
      O => seven_segments_Count_3_DXMUX_14353
    );
  seven_segments_Count_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count_mux0000_3_bdd0_pack_2,
      O => seven_segments_Count_mux0000_3_bdd0
    );
  seven_segments_Count_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => seven_segments_Count_3_CLKINV_14336
    );
  seven_segments_Count_mux0000_3_21 : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X26Y59"
    )
    port map (
      ADR0 => seven_segments_Count(2),
      ADR1 => seven_segments_Count(1),
      ADR2 => seven_segments_Count(0),
      ADR3 => seven_segments_Count(3),
      O => seven_segments_Count_mux0000_3_bdd0_pack_2
    );
  seven_segments_Count_mux0000_4_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count_mux0000_4_bdd0,
      O => seven_segments_Count_mux0000_4_bdd0_0
    );
  seven_segments_Count_mux0000_4_31 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X27Y58"
    )
    port map (
      ADR0 => seven_segments_Count(2),
      ADR1 => seven_segments_Count(0),
      ADR2 => seven_segments_Count(1),
      ADR3 => seven_segments_Count(3),
      O => seven_segments_Count_mux0000_4_bdd0
    );
  N38_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => N38,
      O => N38_0
    );
  N38_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_not0001,
      O => vga_control_vc_not0001_0
    );
  vga_control_vc_not00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X54Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_control_vsenable_4167,
      ADR2 => VCC,
      ADR3 => vga_control_clkdiv_flag_3833,
      O => vga_control_vc_not0001
    );
  state_current_FSM_FFd4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_FSM_FFd6_4156,
      O => state_current_FSM_FFd4_DXMUX_14413
    );
  state_current_FSM_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_FSM_FFd4_4137,
      O => state_current_FSM_FFd4_DYMUX_14405
    );
  state_current_FSM_FFd4_SRINV : X_INV
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => state_current_FSM_FFd4_SRINVNOT
    );
  state_current_FSM_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => state_current_FSM_FFd4_CLKINV_14402
    );
  state_current_FSM_FFd8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_current_FSM_FFd8_BYINV_14428,
      O => state_current_FSM_FFd8_DYMUX_14429
    );
  state_current_FSM_FFd8_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => state_current_FSM_FFd8_BYINV_14428
    );
  state_current_FSM_FFd8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => state_current_FSM_FFd8_CLKINV_14426
    );
  state_current_FSM_FFd8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_not0001_inv,
      O => state_current_FSM_FFd8_CEINV_14425
    );
  xyz_selector_current_FSM_FFd3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => xyz_selector_current_FSM_FFd4_4121,
      O => xyz_selector_current_FSM_FFd3_DXMUX_14451
    );
  xyz_selector_current_FSM_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => xyz_selector_current_FSM_FFd3_4120,
      O => xyz_selector_current_FSM_FFd3_DYMUX_14445
    );
  xyz_selector_current_FSM_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => xyz_selector_current_FSM_FFd3_CLKINV_14443
    );
  xyz_selector_current_FSM_FFd3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => xyz_selector_current_and0000_0,
      O => xyz_selector_current_FSM_FFd3_CEINV_14442
    );
  uart_load_data_timings_unit_Top16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Div16_cmp_eq0000,
      O => uart_load_data_timings_unit_Top16_DXMUX_14484
    );
  uart_load_data_timings_unit_Top16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Div16_cmp_eq000042_pack_1,
      O => uart_load_data_timings_unit_Div16_cmp_eq000042_4164
    );
  uart_load_data_timings_unit_Top16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_timings_unit_Top16_CLKINV_14467
    );
  uart_load_data_timings_unit_Div16_cmp_eq000042 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X19Y59"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16(10),
      ADR1 => uart_load_data_timings_unit_Div16(8),
      ADR2 => uart_load_data_timings_unit_Div16(11),
      ADR3 => uart_load_data_timings_unit_Div16(9),
      O => uart_load_data_timings_unit_Div16_cmp_eq000042_pack_1
    );
  uart_load_data_timings_unit_Div16_cmp_eq000019_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y56",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Div16_cmp_eq000019_14500,
      O => uart_load_data_timings_unit_Div16_cmp_eq000019_0
    );
  uart_load_data_timings_unit_Div16_cmp_eq000019 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X14Y56"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16(6),
      ADR1 => uart_load_data_timings_unit_Div16(5),
      ADR2 => uart_load_data_timings_unit_Div16(4),
      ADR3 => uart_load_data_timings_unit_Div16(7),
      O => uart_load_data_timings_unit_Div16_cmp_eq000019_14500
    );
  seven_segments_Count1_cmp_gt0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count1_cmp_gt0000,
      O => seven_segments_Count1_cmp_gt0000_0
    );
  seven_segments_Count1_cmp_gt0000216 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X46Y81"
    )
    port map (
      ADR0 => seven_segments_Count1_cmp_gt000026_0,
      ADR1 => VCC,
      ADR2 => seven_segments_Count1_cmp_gt0000214_0,
      ADR3 => VCC,
      O => seven_segments_Count1_cmp_gt0000
    );
  blu_out_tl_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => blu_out_tl_0_OBUF_14524,
      O => blu_out_tl_0_OBUF_0
    );
  vga_control_red_o_and00001 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X59Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_control_vidon_0,
      ADR3 => video_driver_1_sig_pixel_current_4119,
      O => blu_out_tl_0_OBUF_14524
    );
  sig_vram_data_wr_current_0_mux000015_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_vram_data_wr_current_0_mux000015_14548,
      O => sig_vram_data_wr_current_0_mux000015_0
    );
  sig_vram_data_wr_current_0_mux000015_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => N6_pack_1,
      O => N6
    );
  sig_vram_data_wr_current_0_mux0000121 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X43Y48"
    )
    port map (
      ADR0 => state_current_FSM_FFd7_4102,
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => state_current_FSM_FFd1_4135,
      ADR3 => state_current_FSM_FFd8_4099,
      O => N6_pack_1
    );
  vga_control_hc_and0000131_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_hc_and0000131_14572,
      O => vga_control_hc_and0000131_0
    );
  vga_control_hc_and0000131_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vidon_and000019_14565,
      O => vga_control_vidon_and000019_0
    );
  vga_control_vidon_and000019 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X54Y2"
    )
    port map (
      ADR0 => vga_control_hc(3),
      ADR1 => vga_control_hc(0),
      ADR2 => vga_control_hc(1),
      ADR3 => vga_control_hc(2),
      O => vga_control_vidon_and000019_14565
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In21_14584,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In21_0
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In211 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X35Y20"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(25),
      ADR1 => uart_load_data_reception_unit_RxBitCnt(26),
      ADR2 => uart_load_data_reception_unit_RxBitCnt(24),
      ADR3 => uart_load_data_reception_unit_RxBitCnt(27),
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In21_14584
    );
  inst_LPM_FF_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(6),
      O => inst_LPM_FF_1_DXMUX_14599
    );
  inst_LPM_FF_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(7),
      O => inst_LPM_FF_1_DYMUX_14594
    );
  inst_LPM_FF_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => inst_LPM_FF_1_CLKINV_14592
    );
  led_tl_0_1 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X37Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => state_current_FSM_FFd7_4102,
      ADR3 => state_current_FSM_FFd2_4110,
      O => led_tl_0_OBUF_14615
    );
  uart_load_data_timings_unit_Div16_cmp_eq00007_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y54",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_timings_unit_Div16_cmp_eq00007_14636,
      O => uart_load_data_timings_unit_Div16_cmp_eq00007_0
    );
  uart_load_data_timings_unit_Div16_cmp_eq00007 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X12Y54"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16(3),
      ADR1 => uart_load_data_timings_unit_Div16(1),
      ADR2 => uart_load_data_timings_unit_Div16(2),
      ADR3 => uart_load_data_timings_unit_Div16(0),
      O => uart_load_data_timings_unit_Div16_cmp_eq00007_14636
    );
  xyz_selector_current_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 638 ps
    )
    port map (
      I => xyz_selector_current_and0000,
      O => xyz_selector_current_and0000_0
    );
  xyz_selector_current_and00001 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X54Y49"
    )
    port map (
      ADR0 => state_current_FSM_FFd2_4110,
      ADR1 => VCC,
      ADR2 => Mcompar_state_current_cmp_gt0000_cy_11_Q,
      ADR3 => rst_tl_IBUF_4072,
      O => xyz_selector_current_and0000
    );
  hs_tl_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => N42_pack_1,
      O => N42
    );
  vga_control_hs244_SW0 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X64Y9"
    )
    port map (
      ADR0 => vga_control_hc(6),
      ADR1 => VCC,
      ADR2 => vga_control_hs221,
      ADR3 => vga_control_hc(5),
      O => N42_pack_1
    );
  uart_load_data_reception_unit_RxBitCnt_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_mux0000(31),
      O => uart_load_data_reception_unit_RxBitCnt_0_DXMUX_14703
    );
  uart_load_data_reception_unit_RxBitCnt_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_N11_pack_2,
      O => uart_load_data_reception_unit_N11
    );
  uart_load_data_reception_unit_RxBitCnt_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_RxBitCnt_0_CLKINV_14686
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd2_In11 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X35Y10"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxFsm_FSM_FFd1_4089,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_TopRx_4087,
      ADR3 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_4088,
      O => uart_load_data_reception_unit_N11_pack_2
    );
  uart_load_data_reception_unit_ClrDiv_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_ClrDiv_mux0003,
      O => uart_load_data_reception_unit_ClrDiv_DXMUX_14738
    );
  uart_load_data_reception_unit_ClrDiv_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_N5_pack_1,
      O => uart_load_data_reception_unit_N5
    );
  uart_load_data_reception_unit_ClrDiv_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => uart_load_data_reception_unit_ClrDiv_CLKINV_14720
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In21 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Top16_4154,
      ADR1 => rx_tl_IBUF_4058,
      ADR2 => uart_load_data_reception_unit_RxFsm_FSM_FFd2_4090,
      ADR3 => uart_load_data_reception_unit_RxFsm_FSM_FFd1_4089,
      O => uart_load_data_reception_unit_N5_pack_1
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In16_14754,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In16_0
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In16 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X34Y23"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(30),
      ADR1 => uart_load_data_reception_unit_RxBitCnt(28),
      ADR2 => uart_load_data_reception_unit_RxBitCnt(31),
      ADR3 => uart_load_data_reception_unit_RxBitCnt(29),
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In16_14754
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In38_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In38_14766,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In38_0
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In38 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X34Y14"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(18),
      ADR1 => uart_load_data_reception_unit_RxBitCnt(16),
      ADR2 => uart_load_data_reception_unit_RxBitCnt(19),
      ADR3 => uart_load_data_reception_unit_RxBitCnt(17),
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In38_14766
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In66_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In66_14778,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In66_0
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In66 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y12"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(10),
      ADR1 => uart_load_data_reception_unit_RxBitCnt(9),
      ADR2 => uart_load_data_reception_unit_RxBitCnt(11),
      ADR3 => uart_load_data_reception_unit_RxBitCnt(8),
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In66_14778
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In78_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In78_14790,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In78_0
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In78 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y10"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(5),
      ADR1 => uart_load_data_reception_unit_RxBitCnt(4),
      ADR2 => uart_load_data_reception_unit_RxBitCnt(6),
      ADR3 => uart_load_data_reception_unit_RxBitCnt(7),
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In78_14790
    );
  vga_control_vc_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vc_and0000_14814,
      O => vga_control_vc_and0000_0
    );
  vga_control_vc_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_vidon_and0000102_14807,
      O => vga_control_vidon_and0000102_0
    );
  vga_control_vidon_and0000102 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X57Y2"
    )
    port map (
      ADR0 => vga_control_vc(6),
      ADR1 => vga_control_vc(7),
      ADR2 => vga_control_vc(0),
      ADR3 => vga_control_vc(5),
      O => vga_control_vidon_and0000102_14807
    );
  seven_segments_Count2_cmp_gt0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y81",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2_cmp_gt0000,
      O => seven_segments_Count2_cmp_gt0000_0
    );
  seven_segments_Count2_cmp_gt0000216 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X54Y81"
    )
    port map (
      ADR0 => seven_segments_Count2_cmp_gt000026_0,
      ADR1 => seven_segments_Count2_cmp_gt0000214_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => seven_segments_Count2_cmp_gt0000
    );
  vga_control_clkdiv_flag_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_clkdiv_flag_BYINV_14835,
      O => vga_control_clkdiv_flag_DYMUX_14836
    );
  vga_control_clkdiv_flag_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => vga_control_clkdiv_flag_BYINV_14835
    );
  vga_control_clkdiv_flag_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_clkdiv_flag_3833,
      O => vga_control_clkdiv_flag_SRINV_14834
    );
  vga_control_clkdiv_flag_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_tl_BUFGP,
      O => vga_control_clkdiv_flag_CLKINV_14833
    );
  seven_segments_LED_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X65Y74",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Glide(0),
      O => seven_segments_LED_0_DXMUX_14866
    );
  seven_segments_LED_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y74",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_LED_0_GYMUX_14859,
      O => seven_segments_LED_0_DYMUX_14860
    );
  seven_segments_LED_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y74",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Result(1),
      O => seven_segments_LED_0_GYMUX_14859
    );
  seven_segments_LED_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y74",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2(9),
      O => seven_segments_LED_0_CLKINV_14850
    );
  seven_segments_LED_0_CEINV : X_INV
    generic map(
      LOC => "SLICE_X65Y74",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => seven_segments_LED_0_CEINVNOT
    );
  seven_segments_Result_1_1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X65Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => seven_segments_Glide(1),
      ADR2 => VCC,
      ADR3 => seven_segments_Glide(0),
      O => seven_segments_Result(1)
    );
  seven_segments_Glide_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y74",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_LED_0_GYMUX_14859,
      O => seven_segments_Glide_1_DXMUX_14888
    );
  seven_segments_Glide_1_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X64Y74",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Glide(0),
      O => seven_segments_Glide_1_DYMUX_14880
    );
  seven_segments_Glide_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y74",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => seven_segments_Glide_1_SRINV_14878
    );
  seven_segments_Glide_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y74",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2(9),
      O => seven_segments_Glide_1_CLKINV_14877
    );
  seven_segments_Glide_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y75",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_LED_3_FXMUX_13872,
      O => seven_segments_Glide_3_DXMUX_14912
    );
  seven_segments_Glide_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y75",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_LED_3_GYMUX_13860,
      O => seven_segments_Glide_3_DYMUX_14904
    );
  seven_segments_Glide_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y75",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => seven_segments_Glide_3_SRINV_14902
    );
  seven_segments_Glide_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y75",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2(9),
      O => seven_segments_Glide_3_CLKINV_14901
    );
  seven_segments_reflash_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_reflash(0),
      O => seven_segments_reflash_0_DXMUX_14943
    );
  seven_segments_reflash_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Result_1_1_14934,
      O => seven_segments_reflash_0_DYMUX_14937
    );
  seven_segments_reflash_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_Count2(9),
      O => seven_segments_reflash_0_CLKINV_14927
    );
  seven_segments_reflash_0_CEINV : X_INV
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => seven_segments_reflash_0_CEINVNOT
    );
  seven_segments_Mcount_reflash_xor_1_11 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X67Y82"
    )
    port map (
      ADR0 => seven_segments_reflash(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => seven_segments_reflash(1),
      O => seven_segments_Result_1_1_14934
    );
  cycles_current_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y52",
      PATHPULSE => 638 ps
    )
    port map (
      I => cycles_current_and0000,
      O => cycles_current_and0000_0
    );
  cycles_current_and00001 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X34Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => state_current_FSM_FFd8_4099,
      ADR2 => rst_tl_IBUF_4072,
      ADR3 => VCC,
      O => cycles_current_and0000
    );
  Mcount_cycles_current_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(2)
    );
  Mcount_cycles_current_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X31Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => cycles_current(4),
      O => Mcount_cycles_current_lut(4)
    );
  Mcount_cycles_current_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X31Y56"
    )
    port map (
      ADR0 => cycles_current(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(6)
    );
  seven_segments_Count1_0 : X_SFF
    generic map(
      LOC => "SLICE_X47Y79",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count1_0_DXMUX_6397,
      CE => VCC,
      CLK => seven_segments_Count1_0_CLKINV_6360,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count1_0_SRINV_6361,
      O => seven_segments_Count1(0)
    );
  seven_segments_Count1_3 : X_SFF
    generic map(
      LOC => "SLICE_X47Y80",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count1_2_DYMUX_6432,
      CE => VCC,
      CLK => seven_segments_Count1_2_CLKINV_6410,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count1_2_SRINV_6411,
      O => seven_segments_Count1(3)
    );
  seven_segments_Count1_2 : X_SFF
    generic map(
      LOC => "SLICE_X47Y80",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count1_2_DXMUX_6449,
      CE => VCC,
      CLK => seven_segments_Count1_2_CLKINV_6410,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count1_2_SRINV_6411,
      O => seven_segments_Count1(2)
    );
  seven_segments_Count1_5 : X_SFF
    generic map(
      LOC => "SLICE_X47Y81",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count1_4_DYMUX_6484,
      CE => VCC,
      CLK => seven_segments_Count1_4_CLKINV_6462,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count1_4_SRINV_6463,
      O => seven_segments_Count1(5)
    );
  seven_segments_Count1_4 : X_SFF
    generic map(
      LOC => "SLICE_X47Y81",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count1_4_DXMUX_6501,
      CE => VCC,
      CLK => seven_segments_Count1_4_CLKINV_6462,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count1_4_SRINV_6463,
      O => seven_segments_Count1(4)
    );
  uart_load_data_timings_unit_Mcount_Div16_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X15Y54"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_Mcount_Div16_lut(0)
    );
  vga_control_Msub_pixel_row_addsub0000_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_control_vc(6),
      ADR3 => VCC,
      O => vga_control_Msub_pixel_row_addsub0000_lut(6)
    );
  vga_control_Msub_pixel_row_addsub0000_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_control_vc(8),
      O => vga_control_Msub_pixel_row_addsub0000_lut(8)
    );
  state_current_cmp_eq0001_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X39Y43"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(1),
      ADR1 => sig_uart_bytes_received_current(26),
      ADR2 => sig_uart_bytes_received_current(27),
      ADR3 => sig_uart_bytes_received_current(25),
      O => state_current_cmp_eq0001_wg_lut(6)
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X19Y33"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(10),
      ADR1 => uart_load_data_timings_unit_RxDiv(7),
      ADR2 => uart_load_data_timings_unit_RxDiv(9),
      ADR3 => uart_load_data_timings_unit_RxDiv(8),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(0)
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X19Y34"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(16),
      ADR1 => uart_load_data_timings_unit_RxDiv(5),
      ADR2 => uart_load_data_timings_unit_RxDiv(15),
      ADR3 => uart_load_data_timings_unit_RxDiv(14),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(2)
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X19Y35"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(3),
      ADR1 => uart_load_data_timings_unit_RxDiv(22),
      ADR2 => uart_load_data_timings_unit_RxDiv(21),
      ADR3 => uart_load_data_timings_unit_RxDiv(20),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(4)
    );
  uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X19Y36"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(1),
      ADR1 => uart_load_data_timings_unit_RxDiv(27),
      ADR2 => uart_load_data_timings_unit_RxDiv(26),
      ADR3 => uart_load_data_timings_unit_RxDiv(28),
      O => uart_load_data_timings_unit_RxDiv_cmp_eq0000_wg_lut(6)
    );
  Madd_sig_ram_address_current_share0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X55Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(0),
      O => Madd_sig_ram_address_current_share0000_lut(0)
    );
  seven_segments_Count1_7 : X_SFF
    generic map(
      LOC => "SLICE_X47Y82",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count1_6_DYMUX_6536,
      CE => VCC,
      CLK => seven_segments_Count1_6_CLKINV_6514,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count1_6_SRINV_6515,
      O => seven_segments_Count1(7)
    );
  seven_segments_Count1_6 : X_SFF
    generic map(
      LOC => "SLICE_X47Y82",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count1_6_DXMUX_6553,
      CE => VCC,
      CLK => seven_segments_Count1_6_CLKINV_6514,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count1_6_SRINV_6515,
      O => seven_segments_Count1(6)
    );
  seven_segments_Count1_8 : X_SFF
    generic map(
      LOC => "SLICE_X47Y83",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count1_8_DXMUX_6598,
      CE => VCC,
      CLK => seven_segments_Count1_8_CLKINV_6565,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count1_8_SRINV_6566,
      O => seven_segments_Count1(8)
    );
  vga_control_hc_1 : X_SFF
    generic map(
      LOC => "SLICE_X55Y2",
      INIT => '0'
    )
    port map (
      I => vga_control_hc_0_DYMUX_6630,
      CE => vga_control_hc_0_CEINV_6612,
      CLK => vga_control_hc_0_CLKINV_6613,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_hc_0_SRINV_6614,
      O => vga_control_hc(1)
    );
  vga_control_Mcount_hc_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X55Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_control_hc(0),
      ADR3 => VCC,
      O => vga_control_Mcount_hc_lut(0)
    );
  Mcount_cycles_current_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X31Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => cycles_current(20),
      O => Mcount_cycles_current_lut(20)
    );
  Mcount_cycles_current_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(22)
    );
  Mcount_cycles_current_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X31Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => cycles_current(24),
      O => Mcount_cycles_current_lut(24)
    );
  Mcount_cycles_current_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(8)
    );
  Mcount_cycles_current_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(10)
    );
  Mcount_cycles_current_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X31Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => cycles_current(12),
      O => Mcount_cycles_current_lut(12)
    );
  Mcount_cycles_current_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X31Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => cycles_current(14),
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(14)
    );
  Mcount_cycles_current_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X31Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => cycles_current(16),
      O => Mcount_cycles_current_lut(16)
    );
  Mcount_cycles_current_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X31Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => cycles_current(18),
      O => Mcount_cycles_current_lut(18)
    );
  Mcount_cycles_current_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X31Y66"
    )
    port map (
      ADR0 => cycles_current(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(26)
    );
  Mcount_cycles_current_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current(28),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_lut(28)
    );
  Madd_sig_uart_bytes_received_current_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X41Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_uart_bytes_received_current(0),
      ADR3 => VCC,
      O => Madd_sig_uart_bytes_received_current_addsub0000_lut(0)
    );
  seven_segments_Count1_1 : X_SFF
    generic map(
      LOC => "SLICE_X47Y79",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count1_0_DYMUX_6377,
      CE => VCC,
      CLK => seven_segments_Count1_0_CLKINV_6360,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count1_0_SRINV_6361,
      O => seven_segments_Count1(1)
    );
  seven_segments_Madd_Count1_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X47Y79"
    )
    port map (
      ADR0 => seven_segments_Count1(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => seven_segments_Madd_Count1_addsub0000_lut(0)
    );
  seven_segments_Count2_0 : X_SFF
    generic map(
      LOC => "SLICE_X55Y80",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count2_0_DXMUX_6919,
      CE => VCC,
      CLK => seven_segments_Count2_0_CLKINV_6882,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count2_0_SRINV_6883,
      O => seven_segments_Count2(0)
    );
  seven_segments_Count2_3 : X_SFF
    generic map(
      LOC => "SLICE_X55Y81",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count2_2_DYMUX_6954,
      CE => VCC,
      CLK => seven_segments_Count2_2_CLKINV_6932,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count2_2_SRINV_6933,
      O => seven_segments_Count2(3)
    );
  seven_segments_Count2_2 : X_SFF
    generic map(
      LOC => "SLICE_X55Y81",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count2_2_DXMUX_6971,
      CE => VCC,
      CLK => seven_segments_Count2_2_CLKINV_6932,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count2_2_SRINV_6933,
      O => seven_segments_Count2(2)
    );
  seven_segments_Count2_5 : X_SFF
    generic map(
      LOC => "SLICE_X55Y82",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count2_4_DYMUX_7006,
      CE => VCC,
      CLK => seven_segments_Count2_4_CLKINV_6984,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count2_4_SRINV_6985,
      O => seven_segments_Count2(5)
    );
  seven_segments_Count2_4 : X_SFF
    generic map(
      LOC => "SLICE_X55Y82",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count2_4_DXMUX_7023,
      CE => VCC,
      CLK => seven_segments_Count2_4_CLKINV_6984,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count2_4_SRINV_6985,
      O => seven_segments_Count2(4)
    );
  vga_control_hc_0 : X_SFF
    generic map(
      LOC => "SLICE_X55Y2",
      INIT => '0'
    )
    port map (
      I => vga_control_hc_0_DXMUX_6651,
      CE => vga_control_hc_0_CEINV_6612,
      CLK => vga_control_hc_0_CLKINV_6613,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_hc_0_SRINV_6614,
      O => vga_control_hc(0)
    );
  vga_control_hc_3 : X_SFF
    generic map(
      LOC => "SLICE_X55Y3",
      INIT => '0'
    )
    port map (
      I => vga_control_hc_2_DYMUX_6689,
      CE => vga_control_hc_2_CEINV_6666,
      CLK => vga_control_hc_2_CLKINV_6667,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_hc_2_SRINV_6668,
      O => vga_control_hc(3)
    );
  vga_control_hc_2 : X_SFF
    generic map(
      LOC => "SLICE_X55Y3",
      INIT => '0'
    )
    port map (
      I => vga_control_hc_2_DXMUX_6707,
      CE => vga_control_hc_2_CEINV_6666,
      CLK => vga_control_hc_2_CLKINV_6667,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_hc_2_SRINV_6668,
      O => vga_control_hc(2)
    );
  vga_control_hc_5 : X_SFF
    generic map(
      LOC => "SLICE_X55Y4",
      INIT => '0'
    )
    port map (
      I => vga_control_hc_4_DYMUX_6745,
      CE => vga_control_hc_4_CEINV_6722,
      CLK => vga_control_hc_4_CLKINV_6723,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_hc_4_SRINV_6724,
      O => vga_control_hc(5)
    );
  vga_control_hc_4 : X_SFF
    generic map(
      LOC => "SLICE_X55Y4",
      INIT => '0'
    )
    port map (
      I => vga_control_hc_4_DXMUX_6763,
      CE => vga_control_hc_4_CEINV_6722,
      CLK => vga_control_hc_4_CLKINV_6723,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_hc_4_SRINV_6724,
      O => vga_control_hc(4)
    );
  vga_control_vc_7 : X_SFF
    generic map(
      LOC => "SLICE_X51Y3",
      INIT => '0'
    )
    port map (
      I => vga_control_vc_6_DYMUX_7323,
      CE => vga_control_vc_6_CEINV_7300,
      CLK => vga_control_vc_6_CLKINV_7301,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_vc_6_SRINV_7302,
      O => vga_control_vc(7)
    );
  vga_control_vc_6 : X_SFF
    generic map(
      LOC => "SLICE_X51Y3",
      INIT => '0'
    )
    port map (
      I => vga_control_vc_6_DXMUX_7341,
      CE => vga_control_vc_6_CEINV_7300,
      CLK => vga_control_vc_6_CLKINV_7301,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_vc_6_SRINV_7302,
      O => vga_control_vc(6)
    );
  vga_control_vc_9 : X_SFF
    generic map(
      LOC => "SLICE_X51Y4",
      INIT => '0'
    )
    port map (
      I => vga_control_vc_8_DYMUX_7370,
      CE => vga_control_vc_8_CEINV_7355,
      CLK => vga_control_vc_8_CLKINV_7356,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_vc_8_SRINV_7357,
      O => vga_control_vc(9)
    );
  vga_control_vc_8 : X_SFF
    generic map(
      LOC => "SLICE_X51Y4",
      INIT => '0'
    )
    port map (
      I => vga_control_vc_8_DXMUX_7390,
      CE => vga_control_vc_8_CEINV_7355,
      CLK => vga_control_vc_8_CLKINV_7356,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_vc_8_SRINV_7357,
      O => vga_control_vc(8)
    );
  Mcompar_state_current_cmp_gt0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X53Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(0),
      O => Mcompar_state_current_cmp_gt0000_lut_0_Q
    );
  vga_control_hc_7 : X_SFF
    generic map(
      LOC => "SLICE_X55Y5",
      INIT => '0'
    )
    port map (
      I => vga_control_hc_6_DYMUX_6801,
      CE => vga_control_hc_6_CEINV_6778,
      CLK => vga_control_hc_6_CLKINV_6779,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_hc_6_SRINV_6780,
      O => vga_control_hc(7)
    );
  vga_control_hc_6 : X_SFF
    generic map(
      LOC => "SLICE_X55Y5",
      INIT => '0'
    )
    port map (
      I => vga_control_hc_6_DXMUX_6819,
      CE => vga_control_hc_6_CEINV_6778,
      CLK => vga_control_hc_6_CLKINV_6779,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_hc_6_SRINV_6780,
      O => vga_control_hc(6)
    );
  vga_control_hc_9 : X_SFF
    generic map(
      LOC => "SLICE_X55Y6",
      INIT => '0'
    )
    port map (
      I => vga_control_hc_8_DYMUX_6848,
      CE => vga_control_hc_8_CEINV_6833,
      CLK => vga_control_hc_8_CLKINV_6834,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_hc_8_SRINV_6835,
      O => vga_control_hc(9)
    );
  vga_control_hc_8 : X_SFF
    generic map(
      LOC => "SLICE_X55Y6",
      INIT => '0'
    )
    port map (
      I => vga_control_hc_8_DXMUX_6868,
      CE => vga_control_hc_8_CEINV_6833,
      CLK => vga_control_hc_8_CLKINV_6834,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_hc_8_SRINV_6835,
      O => vga_control_hc(8)
    );
  seven_segments_Count2_1 : X_SFF
    generic map(
      LOC => "SLICE_X55Y80",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count2_0_DYMUX_6899,
      CE => VCC,
      CLK => seven_segments_Count2_0_CLKINV_6882,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count2_0_SRINV_6883,
      O => seven_segments_Count2(1)
    );
  seven_segments_Madd_Count2_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X55Y80"
    )
    port map (
      ADR0 => seven_segments_Count2(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => seven_segments_Madd_Count2_addsub0000_lut(0)
    );
  seven_segments_Count2_7 : X_SFF
    generic map(
      LOC => "SLICE_X55Y83",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count2_6_DYMUX_7058,
      CE => VCC,
      CLK => seven_segments_Count2_6_CLKINV_7036,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count2_6_SRINV_7037,
      O => seven_segments_Count2(7)
    );
  seven_segments_Count2_6 : X_SFF
    generic map(
      LOC => "SLICE_X55Y83",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count2_6_DXMUX_7075,
      CE => VCC,
      CLK => seven_segments_Count2_6_CLKINV_7036,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count2_6_SRINV_7037,
      O => seven_segments_Count2(6)
    );
  seven_segments_Count2_8 : X_SFF
    generic map(
      LOC => "SLICE_X55Y84",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count2_8_DXMUX_7120,
      CE => VCC,
      CLK => seven_segments_Count2_8_CLKINV_7087,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => seven_segments_Count2_8_SRINV_7088,
      O => seven_segments_Count2(8)
    );
  vga_control_vc_1 : X_SFF
    generic map(
      LOC => "SLICE_X51Y0",
      INIT => '0'
    )
    port map (
      I => vga_control_vc_0_DYMUX_7152,
      CE => vga_control_vc_0_CEINV_7134,
      CLK => vga_control_vc_0_CLKINV_7135,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_vc_0_SRINV_7136,
      O => vga_control_vc(1)
    );
  vga_control_Mcount_vc_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X51Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_control_vc(0),
      O => vga_control_Mcount_vc_lut(0)
    );
  vga_control_vc_0 : X_SFF
    generic map(
      LOC => "SLICE_X51Y0",
      INIT => '0'
    )
    port map (
      I => vga_control_vc_0_DXMUX_7173,
      CE => vga_control_vc_0_CEINV_7134,
      CLK => vga_control_vc_0_CLKINV_7135,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_vc_0_SRINV_7136,
      O => vga_control_vc(0)
    );
  vga_control_vc_3 : X_SFF
    generic map(
      LOC => "SLICE_X51Y1",
      INIT => '0'
    )
    port map (
      I => vga_control_vc_2_DYMUX_7211,
      CE => vga_control_vc_2_CEINV_7188,
      CLK => vga_control_vc_2_CLKINV_7189,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_vc_2_SRINV_7190,
      O => vga_control_vc(3)
    );
  vga_control_vc_2 : X_SFF
    generic map(
      LOC => "SLICE_X51Y1",
      INIT => '0'
    )
    port map (
      I => vga_control_vc_2_DXMUX_7229,
      CE => vga_control_vc_2_CEINV_7188,
      CLK => vga_control_vc_2_CLKINV_7189,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_vc_2_SRINV_7190,
      O => vga_control_vc(2)
    );
  vga_control_vc_5 : X_SFF
    generic map(
      LOC => "SLICE_X51Y2",
      INIT => '0'
    )
    port map (
      I => vga_control_vc_4_DYMUX_7267,
      CE => vga_control_vc_4_CEINV_7244,
      CLK => vga_control_vc_4_CLKINV_7245,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_vc_4_SRINV_7246,
      O => vga_control_vc(5)
    );
  vga_control_vc_4 : X_SFF
    generic map(
      LOC => "SLICE_X51Y2",
      INIT => '0'
    )
    port map (
      I => vga_control_vc_4_DXMUX_7285,
      CE => vga_control_vc_4_CEINV_7244,
      CLK => vga_control_vc_4_CLKINV_7245,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_vc_4_SRINV_7246,
      O => vga_control_vc(4)
    );
  Mcompar_state_current_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X53Y47"
    )
    port map (
      ADR0 => sig_ram_address_current(5),
      ADR1 => sig_ram_address_current(7),
      ADR2 => sig_ram_address_current(8),
      ADR3 => sig_ram_address_current(6),
      O => Mcompar_state_current_cmp_gt0000_lut_2_Q_7450
    );
  Mcompar_state_current_cmp_gt0000_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X53Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(10),
      O => Mcompar_state_current_cmp_gt0000_lut_4_Q
    );
  Mcompar_state_current_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X53Y49"
    )
    port map (
      ADR0 => sig_ram_address_current(13),
      ADR1 => sig_ram_address_current(14),
      ADR2 => sig_ram_address_current(12),
      ADR3 => VCC,
      O => Mcompar_state_current_cmp_gt0000_lut_6_Q_7510
    );
  Mcompar_state_current_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y50"
    )
    port map (
      ADR0 => sig_ram_address_current(18),
      ADR1 => sig_ram_address_current(19),
      ADR2 => sig_ram_address_current(17),
      ADR3 => sig_ram_address_current(16),
      O => Mcompar_state_current_cmp_gt0000_lut_8_Q_7542
    );
  Mcompar_state_current_cmp_gt0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y51"
    )
    port map (
      ADR0 => sig_ram_address_current(26),
      ADR1 => sig_ram_address_current(25),
      ADR2 => sig_ram_address_current(24),
      ADR3 => sig_ram_address_current(27),
      O => Mcompar_state_current_cmp_gt0000_lut_10_Q_7572
    );
  state_current_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X33Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cycles_current(8),
      ADR2 => cycles_current(9),
      ADR3 => cycles_current(7),
      O => state_current_cmp_eq0000_wg_lut(0)
    );
  state_current_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X33Y57"
    )
    port map (
      ADR0 => cycles_current(5),
      ADR1 => cycles_current(13),
      ADR2 => cycles_current(15),
      ADR3 => cycles_current(14),
      O => state_current_cmp_eq0000_wg_lut(2)
    );
  state_current_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X33Y58"
    )
    port map (
      ADR0 => cycles_current(21),
      ADR1 => cycles_current(3),
      ADR2 => cycles_current(20),
      ADR3 => cycles_current(19),
      O => state_current_cmp_eq0000_wg_lut(4)
    );
  state_current_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X33Y59"
    )
    port map (
      ADR0 => cycles_current(1),
      ADR1 => cycles_current(25),
      ADR2 => cycles_current(27),
      ADR3 => cycles_current(26),
      O => state_current_cmp_eq0000_wg_lut(6)
    );
  uart_load_data_timings_unit_Madd_RxDiv_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X17Y27"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_Madd_RxDiv_addsub0000_lut(0)
    );
  Mcount_cycles_current_eqn_111 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X32Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => Result(11),
      ADR2 => VCC,
      ADR3 => cycles_current_not0001_inv,
      O => Mcount_cycles_current_eqn_11
    );
  cycles_current_11 : X_FF
    generic map(
      LOC => "SLICE_X32Y59",
      INIT => '1'
    )
    port map (
      I => cycles_current_11_DXMUX_12433,
      CE => cycles_current_11_CEINV_12408,
      CLK => cycles_current_11_CLKINV_12409,
      SET => GND,
      RST => GND,
      O => cycles_current(11)
    );
  cycles_current_20 : X_FF
    generic map(
      LOC => "SLICE_X30Y63",
      INIT => '0'
    )
    port map (
      I => cycles_current_21_DYMUX_12457,
      CE => cycles_current_21_CEINV_12446,
      CLK => cycles_current_21_CLKINV_12447,
      SET => GND,
      RST => GND,
      O => cycles_current(20)
    );
  Mcount_cycles_current_eqn_211 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X30Y63"
    )
    port map (
      ADR0 => Result(21),
      ADR1 => VCC,
      ADR2 => cycles_current_not0001_inv,
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_21
    );
  cycles_current_21 : X_FF
    generic map(
      LOC => "SLICE_X30Y63",
      INIT => '0'
    )
    port map (
      I => cycles_current_21_DXMUX_12471,
      CE => cycles_current_21_CEINV_12446,
      CLK => cycles_current_21_CLKINV_12447,
      SET => GND,
      RST => GND,
      O => cycles_current(21)
    );
  cycles_current_12 : X_FF
    generic map(
      LOC => "SLICE_X30Y59",
      INIT => '0'
    )
    port map (
      I => cycles_current_13_DYMUX_12495,
      CE => cycles_current_13_CEINV_12484,
      CLK => cycles_current_13_CLKINV_12485,
      SET => GND,
      RST => GND,
      O => cycles_current(12)
    );
  Mcount_cycles_current_eqn_131 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X30Y59"
    )
    port map (
      ADR0 => Result(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => cycles_current_not0001_inv,
      O => Mcount_cycles_current_eqn_13
    );
  cycles_current_13 : X_FF
    generic map(
      LOC => "SLICE_X30Y59",
      INIT => '0'
    )
    port map (
      I => cycles_current_13_DXMUX_12509,
      CE => cycles_current_13_CEINV_12484,
      CLK => cycles_current_13_CLKINV_12485,
      SET => GND,
      RST => GND,
      O => cycles_current(13)
    );
  Mcount_cycles_current_eqn_301 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X32Y68"
    )
    port map (
      ADR0 => cycles_current_not0001_inv,
      ADR1 => Result(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_30
    );
  cycles_current_30 : X_FF
    generic map(
      LOC => "SLICE_X32Y68",
      INIT => '0'
    )
    port map (
      I => cycles_current_30_DYMUX_12530,
      CE => cycles_current_30_CEINV_12519,
      CLK => cycles_current_30_CLKINV_12520,
      SET => GND,
      RST => GND,
      O => cycles_current(30)
    );
  cycles_current_22 : X_FF
    generic map(
      LOC => "SLICE_X32Y64",
      INIT => '0'
    )
    port map (
      I => cycles_current_23_DYMUX_12554,
      CE => cycles_current_23_CEINV_12543,
      CLK => cycles_current_23_CLKINV_12544,
      SET => GND,
      RST => GND,
      O => cycles_current(22)
    );
  Mcount_cycles_current_eqn_231 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X32Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => Result(23),
      ADR2 => cycles_current_not0001_inv,
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_23
    );
  state_current_cmp_eq0001_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X39Y40"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(8),
      ADR1 => sig_uart_bytes_received_current(7),
      ADR2 => sig_uart_bytes_received_current(9),
      ADR3 => VCC,
      O => state_current_cmp_eq0001_wg_lut(0)
    );
  state_current_cmp_eq0001_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X39Y41"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(13),
      ADR1 => sig_uart_bytes_received_current(14),
      ADR2 => sig_uart_bytes_received_current(5),
      ADR3 => sig_uart_bytes_received_current(15),
      O => state_current_cmp_eq0001_wg_lut(2)
    );
  state_current_cmp_eq0001_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X39Y42"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(20),
      ADR1 => sig_uart_bytes_received_current(21),
      ADR2 => sig_uart_bytes_received_current(3),
      ADR3 => sig_uart_bytes_received_current(19),
      O => state_current_cmp_eq0001_wg_lut(4)
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd2_In1 : X_LUT4
    generic map(
      INIT => X"DD0A",
      LOC => "SLICE_X31Y18"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxFsm_FSM_FFd2_4090,
      ADR1 => uart_load_data_reception_unit_RxFsm_FSM_FFd1_4089,
      ADR2 => rx_tl_IBUF_4058,
      ADR3 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_4088,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd2_In1_9594
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X31Y18",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd2_DXMUX_9598,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxFsm_FSM_FFd2_CLKINV_9580,
      SET => GND,
      RST => uart_load_data_reception_unit_RxFsm_FSM_FFd2_FFX_RSTAND_9603,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd2_4090
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd2_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd2_FFX_RSTAND_9603
    );
  seven_segments_Count_mux0000_2_21 : X_LUT4
    generic map(
      INIT => X"1320",
      LOC => "SLICE_X24Y58"
    )
    port map (
      ADR0 => seven_segments_Count(1),
      ADR1 => seven_segments_Count(4),
      ADR2 => seven_segments_Count(0),
      ADR3 => seven_segments_Count(2),
      O => seven_segments_Count_mux0000_2_2
    );
  seven_segments_Count_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y58",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count_2_DXMUX_9634,
      CE => VCC,
      CLK => seven_segments_Count_2_CLKINV_9616,
      SET => GND,
      RST => seven_segments_Count_2_FFX_RSTAND_9639,
      O => seven_segments_Count(2)
    );
  seven_segments_Count_2_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X24Y58",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => seven_segments_Count_2_FFX_RSTAND_9639
    );
  seven_segments_Count2_cmp_gt000026 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X54Y80"
    )
    port map (
      ADR0 => seven_segments_Count2(2),
      ADR1 => seven_segments_Count2(4),
      ADR2 => seven_segments_Count2(3),
      ADR3 => seven_segments_Count2_cmp_gt000021_O,
      O => seven_segments_Count2_cmp_gt000026_9662
    );
  uart_load_data_timings_unit_RxDiv_13 : X_FF
    generic map(
      LOC => "SLICE_X16Y33",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_13_DXMUX_10250,
      CE => uart_load_data_timings_unit_RxDiv_13_CEINV_10223,
      CLK => uart_load_data_timings_unit_RxDiv_13_CLKINV_10224,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_13_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(13)
    );
  uart_load_data_timings_unit_RxDiv_20 : X_FF
    generic map(
      LOC => "SLICE_X16Y37",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_21_DYMUX_10280,
      CE => uart_load_data_timings_unit_RxDiv_21_CEINV_10269,
      CLK => uart_load_data_timings_unit_RxDiv_21_CLKINV_10270,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_21_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(20)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux000121 : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X16Y37"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_addsub0000(21),
      ADR1 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_mux0001(10)
    );
  uart_load_data_timings_unit_RxDiv_21 : X_FF
    generic map(
      LOC => "SLICE_X16Y37",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_21_DXMUX_10296,
      CE => uart_load_data_timings_unit_RxDiv_21_CEINV_10269,
      CLK => uart_load_data_timings_unit_RxDiv_21_CLKINV_10270,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_21_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(21)
    );
  uart_load_data_timings_unit_RxDiv_14 : X_FF
    generic map(
      LOC => "SLICE_X18Y34",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_15_DYMUX_10326,
      CE => uart_load_data_timings_unit_RxDiv_15_CEINV_10315,
      CLK => uart_load_data_timings_unit_RxDiv_15_CLKINV_10316,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_15_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(14)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux000181 : X_LUT4
    generic map(
      INIT => X"0500",
      LOC => "SLICE_X18Y34"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => uart_load_data_timings_unit_RxDiv_addsub0000(15),
      O => uart_load_data_timings_unit_RxDiv_mux0001(16)
    );
  uart_load_data_timings_unit_RxDiv_15 : X_FF
    generic map(
      LOC => "SLICE_X18Y34",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_15_DXMUX_10342,
      CE => uart_load_data_timings_unit_RxDiv_15_CEINV_10315,
      CLK => uart_load_data_timings_unit_RxDiv_15_CLKINV_10316,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_15_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(15)
    );
  uart_load_data_timings_unit_RxDiv_22 : X_FF
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_23_DYMUX_10372,
      CE => uart_load_data_timings_unit_RxDiv_23_CEINV_10361,
      CLK => uart_load_data_timings_unit_RxDiv_23_CLKINV_10362,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_23_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(22)
    );
  state_current_FSM_FFd7_In : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X36Y48"
    )
    port map (
      ADR0 => state_current_FSM_FFd3_4098,
      ADR1 => state_current_FSM_FFd8_4099,
      ADR2 => cycles_current_not0001_inv,
      ADR3 => state_current_FSM_FFd7_In_SW0_O,
      O => state_current_FSM_FFd7_In_9690
    );
  state_current_FSM_FFd7 : X_FF
    generic map(
      LOC => "SLICE_X36Y48",
      INIT => '0'
    )
    port map (
      I => state_current_FSM_FFd7_DXMUX_9693,
      CE => VCC,
      CLK => state_current_FSM_FFd7_CLKINV_9676,
      SET => GND,
      RST => state_current_FSM_FFd7_FFX_RSTAND_9698,
      O => state_current_FSM_FFd7_4102
    );
  state_current_FSM_FFd7_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => state_current_FSM_FFd7_FFX_RSTAND_9698
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In119_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X32Y14"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In33_O,
      ADR1 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In38_0,
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In97_0,
      O => N44
    );
  sig_vram_ena_wr_current_mux00001 : X_LUT4
    generic map(
      INIT => X"FEF0",
      LOC => "SLICE_X52Y45"
    )
    port map (
      ADR0 => sig_vram_data_wr_current_0_mux000015_0,
      ADR1 => sig_vram_data_wr_current_0_mux0000111_4107,
      ADR2 => N32,
      ADR3 => sig_vram_ena_wr_current_4073,
      O => sig_vram_ena_wr_current_mux0000
    );
  sig_vram_ena_wr_current : X_FF
    generic map(
      LOC => "SLICE_X52Y45",
      INIT => '0'
    )
    port map (
      I => sig_vram_ena_wr_current_DXMUX_9752,
      CE => sig_vram_ena_wr_current_CEINV_9735,
      CLK => sig_vram_ena_wr_current_CLKINV_9736,
      SET => GND,
      RST => GND,
      O => sig_vram_ena_wr_current_4073
    );
  seven_segments_Count1_cmp_gt000026 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X46Y80"
    )
    port map (
      ADR0 => seven_segments_Count1(2),
      ADR1 => seven_segments_Count1_cmp_gt000021_O,
      ADR2 => seven_segments_Count1(4),
      ADR3 => seven_segments_Count1(3),
      O => seven_segments_Count1_cmp_gt000026_9778
    );
  seven_segments_Count1_cmp_gt0000214 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X46Y83"
    )
    port map (
      ADR0 => seven_segments_Count1(9),
      ADR1 => seven_segments_Count1(8),
      ADR2 => seven_segments_Count1_cmp_gt000029_O,
      ADR3 => seven_segments_Count1(7),
      O => seven_segments_Count1_cmp_gt0000214_9802
    );
  vga_control_vidon_and000087 : X_LUT4
    generic map(
      INIT => X"FF7F",
      LOC => "SLICE_X54Y6"
    )
    port map (
      ADR0 => vga_control_vc(1),
      ADR1 => vga_control_vc(2),
      ADR2 => vga_control_vc(8),
      ADR3 => vga_control_vidon_and000082_O,
      O => vga_control_vidon_and000087_9984
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In152 : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X32Y15"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_4088,
      ADR1 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In11_0,
      ADR2 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In119_O,
      ADR3 => uart_load_data_reception_unit_N5,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X32Y15",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd3_DXMUX_10015,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxFsm_FSM_FFd3_CLKINV_9999,
      SET => GND,
      RST => uart_load_data_reception_unit_RxFsm_FSM_FFd3_FFX_RSTAND_10020,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_4088
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_FFX_RSTAND_10020
    );
  sig_uart_bytes_received_current_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X42Y48"
    )
    port map (
      ADR0 => state_current_FSM_FFd3_4098,
      ADR1 => state_current_FSM_FFd1_4135,
      ADR2 => state_current_FSM_FFd2_4110,
      ADR3 => sig_uart_bytes_received_current_mux0000_0_1_SW0_O,
      O => N01
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In97 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y11"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In78_0,
      ADR1 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In66_0,
      ADR2 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In61_O,
      ADR3 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In86_0,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In97_10067
    );
  vga_control_vc_and00001 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X56Y2"
    )
    port map (
      ADR0 => vga_control_vc(7),
      ADR1 => vga_control_vc(8),
      ADR2 => vga_control_vc(6),
      ADR3 => vga_control_vc_and00001_SW0_O,
      O => vga_control_N16
    );
  vga_control_vidon_and0000129 : X_LUT4
    generic map(
      INIT => X"00FE",
      LOC => "SLICE_X54Y5"
    )
    port map (
      ADR0 => vga_control_vc(8),
      ADR1 => vga_control_vc(7),
      ADR2 => vga_control_vidon_and0000117_O,
      ADR3 => vga_control_vc(9),
      O => vga_control_vidon_and0000129_10115
    );
  vga_control_vidon_and0000147 : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X54Y4"
    )
    port map (
      ADR0 => vga_control_vidon_and000087_0,
      ADR1 => vga_control_vidon_and0000129_0,
      ADR2 => vga_control_vidon_and0000102_0,
      ADR3 => vga_control_vidon_and000060_O,
      O => vga_control_vidon
    );
  seven_segments_Count2_cmp_gt0000214 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X54Y82"
    )
    port map (
      ADR0 => seven_segments_Count2(7),
      ADR1 => seven_segments_Count2(8),
      ADR2 => seven_segments_Count2(9),
      ADR3 => seven_segments_Count2_cmp_gt000029_O,
      O => seven_segments_Count2_cmp_gt0000214_10163
    );
  uart_load_data_timings_unit_RxDiv_10 : X_FF
    generic map(
      LOC => "SLICE_X16Y32",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_11_DYMUX_10188,
      CE => uart_load_data_timings_unit_RxDiv_11_CEINV_10177,
      CLK => uart_load_data_timings_unit_RxDiv_11_CLKINV_10178,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_11_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(10)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001131 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X16Y32"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => uart_load_data_timings_unit_RxDiv_addsub0000(11),
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_mux0001(20)
    );
  uart_load_data_timings_unit_RxDiv_11 : X_FF
    generic map(
      LOC => "SLICE_X16Y32",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_11_DXMUX_10204,
      CE => uart_load_data_timings_unit_RxDiv_11_CEINV_10177,
      CLK => uart_load_data_timings_unit_RxDiv_11_CLKINV_10178,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_11_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(11)
    );
  uart_load_data_timings_unit_RxDiv_12 : X_FF
    generic map(
      LOC => "SLICE_X16Y33",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_13_DYMUX_10234,
      CE => uart_load_data_timings_unit_RxDiv_13_CEINV_10223,
      CLK => uart_load_data_timings_unit_RxDiv_13_CLKINV_10224,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_13_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(12)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001101 : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X16Y33"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_addsub0000(13),
      ADR1 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_mux0001(18)
    );
  video_driver_1_sig_pixel_next1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X53Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => inst_LPM_MUX_2_f51_O,
      ADR3 => video_driver_1_sig_pixel_next_and0000,
      O => video_driver_1_sig_pixel_next
    );
  video_driver_1_sig_pixel_current : X_FF
    generic map(
      LOC => "SLICE_X53Y6",
      INIT => '0'
    )
    port map (
      I => video_driver_1_sig_pixel_current_DXMUX_9833,
      CE => VCC,
      CLK => video_driver_1_sig_pixel_current_CLKINV_9815,
      SET => GND,
      RST => video_driver_1_sig_pixel_current_FFX_RSTAND_9838,
      O => video_driver_1_sig_pixel_current_4119
    );
  video_driver_1_sig_pixel_current_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X53Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => video_driver_1_sig_pixel_current_FFX_RSTAND_9838
    );
  sig_vram_data_wr_current_0_mux00002 : X_LUT4
    generic map(
      INIT => X"EEEC",
      LOC => "SLICE_X53Y44"
    )
    port map (
      ADR0 => sig_vram_data_wr_current(0),
      ADR1 => N32,
      ADR2 => sig_vram_data_wr_current_0_mux0000111_4107,
      ADR3 => sig_vram_data_wr_current_0_mux000015_0,
      O => sig_vram_data_wr_current_0_mux0000
    );
  sig_vram_data_wr_current_0 : X_FF
    generic map(
      LOC => "SLICE_X53Y44",
      INIT => '0'
    )
    port map (
      I => sig_vram_data_wr_current_0_DXMUX_9868,
      CE => sig_vram_data_wr_current_0_CEINV_9852,
      CLK => sig_vram_data_wr_current_0_CLKINV_9853,
      SET => GND,
      RST => GND,
      O => sig_vram_data_wr_current(0)
    );
  sig_ram_address_current_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X52Y48"
    )
    port map (
      ADR0 => sig_ram_address_current_share0000(22),
      ADR1 => N1,
      ADR2 => sig_ram_address_current(22),
      ADR3 => N3,
      O => sig_ram_address_current_mux0000(8)
    );
  sig_ram_address_current_22 : X_FF
    generic map(
      LOC => "SLICE_X52Y48",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_22_DXMUX_9901,
      CE => sig_ram_address_current_22_CEINV_9885,
      CLK => sig_ram_address_current_22_CLKINV_9886,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(22)
    );
  sig_ram_address_current_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X52Y50"
    )
    port map (
      ADR0 => sig_ram_address_current(21),
      ADR1 => N3,
      ADR2 => sig_ram_address_current_share0000(21),
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(9)
    );
  sig_ram_address_current_21 : X_FF
    generic map(
      LOC => "SLICE_X52Y50",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_21_DXMUX_9934,
      CE => sig_ram_address_current_21_CEINV_9917,
      CLK => sig_ram_address_current_21_CLKINV_9918,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(21)
    );
  vga_control_vidon_and000032 : X_LUT4
    generic map(
      INIT => X"C8C0",
      LOC => "SLICE_X54Y3"
    )
    port map (
      ADR0 => vga_control_hc(4),
      ADR1 => vga_control_hc(7),
      ADR2 => vga_control_vidon_and000014_O,
      ADR3 => vga_control_vidon_and000019_0,
      O => vga_control_vidon_and000032_9960
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001311 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X18Y38"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv_addsub0000(23),
      O => uart_load_data_timings_unit_RxDiv_mux0001(8)
    );
  uart_load_data_timings_unit_RxDiv_23 : X_FF
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_23_DXMUX_10388,
      CE => uart_load_data_timings_unit_RxDiv_23_CEINV_10361,
      CLK => uart_load_data_timings_unit_RxDiv_23_CLKINV_10362,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_23_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(23)
    );
  uart_load_data_timings_unit_RxDiv_30 : X_FF
    generic map(
      LOC => "SLICE_X18Y43",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_31_DYMUX_10418,
      CE => uart_load_data_timings_unit_RxDiv_31_CEINV_10407,
      CLK => uart_load_data_timings_unit_RxDiv_31_CLKINV_10408,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_31_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(30)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux000111 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X18Y43"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv_addsub0000(31),
      O => uart_load_data_timings_unit_RxDiv_mux0001(0)
    );
  uart_load_data_timings_unit_RxDiv_31 : X_FF
    generic map(
      LOC => "SLICE_X18Y43",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_31_DXMUX_10434,
      CE => uart_load_data_timings_unit_RxDiv_31_CEINV_10407,
      CLK => uart_load_data_timings_unit_RxDiv_31_CLKINV_10408,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_31_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(31)
    );
  uart_load_data_timings_unit_RxDiv_16 : X_FF
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_17_DYMUX_10464,
      CE => uart_load_data_timings_unit_RxDiv_17_CEINV_10453,
      CLK => uart_load_data_timings_unit_RxDiv_17_CLKINV_10454,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_17_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(16)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux000161 : X_LUT4
    generic map(
      INIT => X"0500",
      LOC => "SLICE_X18Y35"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => uart_load_data_timings_unit_RxDiv_addsub0000(17),
      O => uart_load_data_timings_unit_RxDiv_mux0001(14)
    );
  uart_load_data_timings_unit_RxDiv_17 : X_FF
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_17_DXMUX_10480,
      CE => uart_load_data_timings_unit_RxDiv_17_CEINV_10453,
      CLK => uart_load_data_timings_unit_RxDiv_17_CLKINV_10454,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_17_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(17)
    );
  uart_load_data_timings_unit_RxDiv_27 : X_FF
    generic map(
      LOC => "SLICE_X19Y40",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_27_DXMUX_10618,
      CE => uart_load_data_timings_unit_RxDiv_27_CEINV_10591,
      CLK => uart_load_data_timings_unit_RxDiv_27_CLKINV_10592,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_27_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(27)
    );
  uart_load_data_timings_unit_RxDiv_28 : X_FF
    generic map(
      LOC => "SLICE_X16Y41",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_29_DYMUX_10648,
      CE => uart_load_data_timings_unit_RxDiv_29_CEINV_10637,
      CLK => uart_load_data_timings_unit_RxDiv_29_CLKINV_10638,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_29_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(28)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001231 : X_LUT4
    generic map(
      INIT => X"000A",
      LOC => "SLICE_X16Y41"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_addsub0000(29),
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR3 => uart_load_data_reception_unit_ClrDiv_4153,
      O => uart_load_data_timings_unit_RxDiv_mux0001(2)
    );
  uart_load_data_timings_unit_RxDiv_29 : X_FF
    generic map(
      LOC => "SLICE_X16Y41",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_29_DXMUX_10664,
      CE => uart_load_data_timings_unit_RxDiv_29_CEINV_10637,
      CLK => uart_load_data_timings_unit_RxDiv_29_CLKINV_10638,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_29_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(29)
    );
  uart_load_data_timings_unit_TopRx : X_FF
    generic map(
      LOC => "SLICE_X25Y35",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_TopRx_DYMUX_10691,
      CE => VCC,
      CLK => uart_load_data_timings_unit_TopRx_CLKINV_10681,
      SET => GND,
      RST => uart_load_data_timings_unit_TopRx_FFY_RSTAND_10696,
      O => uart_load_data_timings_unit_TopRx_4087
    );
  uart_load_data_timings_unit_TopRx_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_TopRx_FFY_RSTAND_10696
    );
  uart_load_data_timings_unit_RxDiv_not00021 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X25Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR2 => uart_load_data_timings_unit_Top16_4154,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_not0002
    );
  uart_load_data_reception_unit_Sig_RxRdy : X_FF
    generic map(
      LOC => "SLICE_X33Y28",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_Sig_RxRdy_DYMUX_10728,
      CE => VCC,
      CLK => uart_load_data_reception_unit_Sig_RxRdy_CLKINV_10718,
      SET => GND,
      RST => uart_load_data_reception_unit_Sig_RxRdy_FFY_RSTAND_10733,
      O => uart_load_data_reception_unit_Sig_RxRdy_4101
    );
  uart_load_data_reception_unit_Sig_RxRdy_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_Sig_RxRdy_FFY_RSTAND_10733
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_0_11 : X_LUT4
    generic map(
      INIT => X"BFEE",
      LOC => "SLICE_X33Y28"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxFsm_FSM_FFd2_4090,
      ADR1 => uart_load_data_reception_unit_RxFsm_FSM_FFd1_4089,
      ADR2 => uart_load_data_timings_unit_TopRx_4087,
      ADR3 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_4088,
      O => uart_load_data_reception_unit_N01
    );
  uart_load_data_timings_unit_RxDiv_24 : X_FF
    generic map(
      LOC => "SLICE_X16Y39",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_25_DYMUX_10510,
      CE => uart_load_data_timings_unit_RxDiv_25_CEINV_10499,
      CLK => uart_load_data_timings_unit_RxDiv_25_CLKINV_10500,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_25_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(24)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001291 : X_LUT4
    generic map(
      INIT => X"000A",
      LOC => "SLICE_X16Y39"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_addsub0000(25),
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      O => uart_load_data_timings_unit_RxDiv_mux0001(6)
    );
  uart_load_data_timings_unit_RxDiv_25 : X_FF
    generic map(
      LOC => "SLICE_X16Y39",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_25_DXMUX_10526,
      CE => uart_load_data_timings_unit_RxDiv_25_CEINV_10499,
      CLK => uart_load_data_timings_unit_RxDiv_25_CLKINV_10500,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_25_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(25)
    );
  uart_load_data_timings_unit_RxDiv_18 : X_FF
    generic map(
      LOC => "SLICE_X16Y36",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_19_DYMUX_10556,
      CE => uart_load_data_timings_unit_RxDiv_19_CEINV_10545,
      CLK => uart_load_data_timings_unit_RxDiv_19_CLKINV_10546,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_19_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(18)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux000141 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X16Y36"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => uart_load_data_timings_unit_RxDiv_addsub0000(19),
      ADR2 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_mux0001(12)
    );
  uart_load_data_timings_unit_RxDiv_19 : X_FF
    generic map(
      LOC => "SLICE_X16Y36",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_19_DXMUX_10572,
      CE => uart_load_data_timings_unit_RxDiv_19_CEINV_10545,
      CLK => uart_load_data_timings_unit_RxDiv_19_CLKINV_10546,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_19_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(19)
    );
  uart_load_data_timings_unit_RxDiv_26 : X_FF
    generic map(
      LOC => "SLICE_X19Y40",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_27_DYMUX_10602,
      CE => uart_load_data_timings_unit_RxDiv_27_CEINV_10591,
      CLK => uart_load_data_timings_unit_RxDiv_27_CLKINV_10592,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_27_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(26)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001271 : X_LUT4
    generic map(
      INIT => X"0022",
      LOC => "SLICE_X19Y40"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_addsub0000(27),
      ADR1 => uart_load_data_reception_unit_ClrDiv_4153,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      O => uart_load_data_timings_unit_RxDiv_mux0001(4)
    );
  uart_load_data_reception_unit_RxBitCnt_12 : X_FF
    generic map(
      LOC => "SLICE_X35Y11",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_13_DYMUX_10889,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_13_CLKINV_10880,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_13_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(12)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_18_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X35Y11"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N01_0,
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_RxBitCnt(13),
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(13),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(18)
    );
  uart_load_data_reception_unit_RxBitCnt_13 : X_FF
    generic map(
      LOC => "SLICE_X35Y11",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_13_DXMUX_10903,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_13_CLKINV_10880,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_13_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(13)
    );
  uart_load_data_reception_unit_RxBitCnt_20 : X_FF
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_21_DYMUX_10931,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_21_CLKINV_10922,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_21_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(20)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X32Y19"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N11,
      ADR1 => uart_load_data_reception_unit_RxBitCnt_addsub0000(21),
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(21),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(10)
    );
  uart_load_data_reception_unit_RxBitCnt_21 : X_FF
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_21_DXMUX_10945,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_21_CLKINV_10922,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_21_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(21)
    );
  uart_load_data_reception_unit_RxBitCnt_14 : X_FF
    generic map(
      LOC => "SLICE_X30Y10",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_15_DYMUX_10973,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_15_CLKINV_10964,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_15_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(14)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_16_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X30Y10"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt_addsub0000(15),
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(15),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(16)
    );
  uart_load_data_reception_unit_RxBitCnt_15 : X_FF
    generic map(
      LOC => "SLICE_X30Y10",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_15_DXMUX_10987,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_15_CLKINV_10964,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_15_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(15)
    );
  state_current_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X43Y46",
      INIT => '0'
    )
    port map (
      I => state_current_FSM_FFd2_DYMUX_10762,
      CE => VCC,
      CLK => state_current_FSM_FFd2_CLKINV_10752,
      SET => GND,
      RST => state_current_FSM_FFd2_SRINVNOT,
      O => state_current_FSM_FFd1_4135
    );
  state_current_FSM_FFd2_In1 : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X43Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => state_current_FSM_FFd2_4110,
      ADR2 => state_current_FSM_FFd5_4138,
      ADR3 => Mcompar_state_current_cmp_gt0000_cy_11_Q,
      O => state_current_FSM_FFd2_In
    );
  state_current_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X43Y46",
      INIT => '0'
    )
    port map (
      I => state_current_FSM_FFd2_DXMUX_10777,
      CE => VCC,
      CLK => state_current_FSM_FFd2_CLKINV_10752,
      SET => GND,
      RST => state_current_FSM_FFd2_SRINVNOT,
      O => state_current_FSM_FFd2_4110
    );
  state_current_FSM_FFd5 : X_FF
    generic map(
      LOC => "SLICE_X37Y49",
      INIT => '0'
    )
    port map (
      I => state_current_FSM_FFd6_DYMUX_10803,
      CE => VCC,
      CLK => state_current_FSM_FFd6_CLKINV_10793,
      SET => GND,
      RST => state_current_FSM_FFd6_SRINVNOT,
      O => state_current_FSM_FFd5_4138
    );
  state_current_FSM_FFd6_In1 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X37Y49"
    )
    port map (
      ADR0 => state_current_FSM_FFd7_4102,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_Sig_RxRdy_4101,
      ADR3 => VCC,
      O => state_current_FSM_FFd6_In
    );
  state_current_FSM_FFd6 : X_FF
    generic map(
      LOC => "SLICE_X37Y49",
      INIT => '0'
    )
    port map (
      I => state_current_FSM_FFd6_DXMUX_10819,
      CE => VCC,
      CLK => state_current_FSM_FFd6_CLKINV_10793,
      SET => GND,
      RST => state_current_FSM_FFd6_SRINVNOT,
      O => state_current_FSM_FFd6_4156
    );
  uart_load_data_reception_unit_RxBitCnt_10 : X_FF
    generic map(
      LOC => "SLICE_X32Y13",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_11_DYMUX_10847,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_11_CLKINV_10838,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_11_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(10)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_20_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X32Y13"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt_addsub0000(11),
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(11),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(20)
    );
  uart_load_data_reception_unit_RxBitCnt_11 : X_FF
    generic map(
      LOC => "SLICE_X32Y13",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_11_DXMUX_10861,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_11_CLKINV_10838,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_11_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(11)
    );
  uart_load_data_reception_unit_RxBitCnt_22 : X_FF
    generic map(
      LOC => "SLICE_X32Y18",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_23_DYMUX_11015,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_23_CLKINV_11006,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_23_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(22)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X32Y18"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt_addsub0000(23),
      ADR1 => uart_load_data_reception_unit_RxBitCnt(23),
      ADR2 => uart_load_data_reception_unit_N11,
      ADR3 => uart_load_data_reception_unit_N01_0,
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(8)
    );
  uart_load_data_reception_unit_RxBitCnt_23 : X_FF
    generic map(
      LOC => "SLICE_X32Y18",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_23_DXMUX_11029,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_23_CLKINV_11006,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_23_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(23)
    );
  uart_load_data_reception_unit_RxBitCnt_30 : X_FF
    generic map(
      LOC => "SLICE_X32Y23",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_31_DYMUX_11057,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_31_CLKINV_11048,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_31_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(30)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X32Y23"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt_addsub0000(31),
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_RxBitCnt(31),
      ADR3 => uart_load_data_reception_unit_N01_0,
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(0)
    );
  uart_load_data_reception_unit_RxBitCnt_31 : X_FF
    generic map(
      LOC => "SLICE_X32Y23",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_31_DXMUX_11071,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_31_CLKINV_11048,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_31_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(31)
    );
  uart_load_data_reception_unit_RxBitCnt_16 : X_FF
    generic map(
      LOC => "SLICE_X32Y16",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_17_DYMUX_11099,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_17_CLKINV_11090,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_17_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(16)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X32Y16"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N11,
      ADR1 => uart_load_data_reception_unit_RxBitCnt_addsub0000(17),
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(17),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(14)
    );
  uart_load_data_reception_unit_RxBitCnt_17 : X_FF
    generic map(
      LOC => "SLICE_X32Y16",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_17_DXMUX_11113,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_17_CLKINV_11090,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_17_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(17)
    );
  uart_load_data_reception_unit_RxBitCnt_24 : X_FF
    generic map(
      LOC => "SLICE_X32Y20",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_25_DYMUX_11141,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_25_CLKINV_11132,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_25_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(24)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X32Y20"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N11,
      ADR1 => uart_load_data_reception_unit_RxBitCnt_addsub0000(25),
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(25),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(6)
    );
  uart_load_data_reception_unit_RxBitCnt_25 : X_FF
    generic map(
      LOC => "SLICE_X32Y20",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_25_DXMUX_11155,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_25_CLKINV_11132,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_25_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(25)
    );
  uart_load_data_reception_unit_RxBitCnt_18 : X_FF
    generic map(
      LOC => "SLICE_X32Y17",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_19_DYMUX_11183,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_19_CLKINV_11174,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_19_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(18)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X32Y17"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt_addsub0000(19),
      ADR1 => uart_load_data_reception_unit_RxBitCnt(19),
      ADR2 => uart_load_data_reception_unit_N11,
      ADR3 => uart_load_data_reception_unit_N01_0,
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(12)
    );
  uart_load_data_reception_unit_RxBitCnt_19 : X_FF
    generic map(
      LOC => "SLICE_X32Y17",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_19_DXMUX_11197,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_19_CLKINV_11174,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_19_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(19)
    );
  uart_load_data_reception_unit_RxBitCnt_26 : X_FF
    generic map(
      LOC => "SLICE_X35Y21",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_27_DYMUX_11225,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_27_CLKINV_11216,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_27_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(26)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X35Y21"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N01_0,
      ADR1 => uart_load_data_reception_unit_RxBitCnt_addsub0000(27),
      ADR2 => uart_load_data_reception_unit_N11,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(27),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(4)
    );
  Mshreg_xyz_selector_current_FSM_FFd4 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X52Y47"
    )
    port map (
      A0 => GND,
      A1 => GND,
      A2 => GND,
      A3 => GND,
      D => xyz_selector_current_FSM_FFd4_DIG_MUX_11667,
      CE => xyz_selector_current_FSM_FFd4_WSG,
      CLK => xyz_selector_current_FSM_FFd4_CLKINV_11665,
      Q => Mshreg_xyz_selector_current_FSM_FFd4_11675,
      Q15 => NLW_Mshreg_xyz_selector_current_FSM_FFd4_Q15_UNCONNECTED
    );
  xyz_selector_current_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X52Y47",
      INIT => '1'
    )
    port map (
      I => xyz_selector_current_FSM_FFd4_DYMUX_11678,
      CE => xyz_selector_current_FSM_FFd4_CEINV_11664,
      CLK => xyz_selector_current_FSM_FFd4_CLKINV_11665,
      SET => GND,
      RST => GND,
      O => xyz_selector_current_FSM_FFd4_4121
    );
  cycles_current_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y53",
      INIT => '0'
    )
    port map (
      I => cycles_current_1_DYMUX_11702,
      CE => cycles_current_1_CEINV_11691,
      CLK => cycles_current_1_CLKINV_11692,
      SET => GND,
      RST => GND,
      O => cycles_current(0)
    );
  Mcount_cycles_current_eqn_110 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X30Y53"
    )
    port map (
      ADR0 => Result(1),
      ADR1 => VCC,
      ADR2 => cycles_current_not0001_inv,
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_1
    );
  cycles_current_1 : X_FF
    generic map(
      LOC => "SLICE_X30Y53",
      INIT => '0'
    )
    port map (
      I => cycles_current_1_DXMUX_11716,
      CE => cycles_current_1_CEINV_11691,
      CLK => cycles_current_1_CLKINV_11692,
      SET => GND,
      RST => GND,
      O => cycles_current(1)
    );
  cycles_current_2 : X_FF
    generic map(
      LOC => "SLICE_X30Y55",
      INIT => '0'
    )
    port map (
      I => cycles_current_3_DYMUX_11740,
      CE => cycles_current_3_CEINV_11729,
      CLK => cycles_current_3_CLKINV_11730,
      SET => GND,
      RST => GND,
      O => cycles_current(2)
    );
  Mcount_cycles_current_eqn_31 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X30Y55"
    )
    port map (
      ADR0 => cycles_current_not0001_inv,
      ADR1 => Result(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_3
    );
  cycles_current_3 : X_FF
    generic map(
      LOC => "SLICE_X30Y55",
      INIT => '0'
    )
    port map (
      I => cycles_current_3_DXMUX_11754,
      CE => cycles_current_3_CEINV_11729,
      CLK => cycles_current_3_CLKINV_11730,
      SET => GND,
      RST => GND,
      O => cycles_current(3)
    );
  cycles_current_4 : X_FF
    generic map(
      LOC => "SLICE_X30Y54",
      INIT => '0'
    )
    port map (
      I => cycles_current_5_DYMUX_11778,
      CE => cycles_current_5_CEINV_11767,
      CLK => cycles_current_5_CLKINV_11768,
      SET => GND,
      RST => GND,
      O => cycles_current(4)
    );
  Mcount_cycles_current_eqn_51 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X30Y54"
    )
    port map (
      ADR0 => Result(5),
      ADR1 => cycles_current_not0001_inv,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_5
    );
  cycles_current_5 : X_FF
    generic map(
      LOC => "SLICE_X30Y54",
      INIT => '1'
    )
    port map (
      I => cycles_current_5_DXMUX_11792,
      CE => cycles_current_5_CEINV_11767,
      CLK => cycles_current_5_CLKINV_11768,
      SET => GND,
      RST => GND,
      O => cycles_current(5)
    );
  cycles_current_6 : X_FF
    generic map(
      LOC => "SLICE_X30Y56",
      INIT => '0'
    )
    port map (
      I => cycles_current_7_DYMUX_11816,
      CE => cycles_current_7_CEINV_11805,
      CLK => cycles_current_7_CLKINV_11806,
      SET => GND,
      RST => GND,
      O => cycles_current(6)
    );
  uart_load_data_reception_unit_RxBitCnt_27 : X_FF
    generic map(
      LOC => "SLICE_X35Y21",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_27_DXMUX_11239,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_27_CLKINV_11216,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_27_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(27)
    );
  uart_load_data_reception_unit_RxBitCnt_28 : X_FF
    generic map(
      LOC => "SLICE_X31Y21",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_29_DYMUX_11267,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_29_CLKINV_11258,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_29_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(28)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X31Y21"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(29),
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(29),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(2)
    );
  uart_load_data_reception_unit_RxBitCnt_29 : X_FF
    generic map(
      LOC => "SLICE_X31Y21",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_29_DXMUX_11281,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_29_CLKINV_11258,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_29_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(29)
    );
  sig_ram_address_current_10 : X_FF
    generic map(
      LOC => "SLICE_X50Y48",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_11_DYMUX_11309,
      CE => sig_ram_address_current_11_CEINV_11300,
      CLK => sig_ram_address_current_11_CLKINV_11301,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(10)
    );
  sig_ram_address_current_mux0000_19_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X50Y48"
    )
    port map (
      ADR0 => N3,
      ADR1 => sig_ram_address_current(11),
      ADR2 => sig_ram_address_current_share0000(11),
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(19)
    );
  sig_ram_address_current_11 : X_FF
    generic map(
      LOC => "SLICE_X50Y48",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_11_DXMUX_11321,
      CE => sig_ram_address_current_11_CEINV_11300,
      CLK => sig_ram_address_current_11_CLKINV_11301,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(11)
    );
  sig_ram_address_current_20 : X_FF
    generic map(
      LOC => "SLICE_X52Y49",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_30_DYMUX_11347,
      CE => sig_ram_address_current_30_CEINV_11338,
      CLK => sig_ram_address_current_30_CLKINV_11339,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(20)
    );
  sig_ram_address_current_mux0000_0_2 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X52Y49"
    )
    port map (
      ADR0 => N3,
      ADR1 => sig_ram_address_current(30),
      ADR2 => sig_ram_address_current_share0000(30),
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(0)
    );
  sig_ram_address_current_30 : X_FF
    generic map(
      LOC => "SLICE_X52Y49",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_30_DXMUX_11359,
      CE => sig_ram_address_current_30_CEINV_11338,
      CLK => sig_ram_address_current_30_CLKINV_11339,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(30)
    );
  sig_ram_address_current_12 : X_FF
    generic map(
      LOC => "SLICE_X51Y48",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_13_DYMUX_11385,
      CE => sig_ram_address_current_13_CEINV_11376,
      CLK => sig_ram_address_current_13_CLKINV_11377,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(12)
    );
  sig_ram_address_current_mux0000_17_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X51Y48"
    )
    port map (
      ADR0 => sig_ram_address_current_share0000(13),
      ADR1 => sig_ram_address_current(13),
      ADR2 => N1,
      ADR3 => N3,
      O => sig_ram_address_current_mux0000(17)
    );
  sig_ram_address_current_13 : X_FF
    generic map(
      LOC => "SLICE_X51Y48",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_13_DXMUX_11397,
      CE => sig_ram_address_current_13_CEINV_11376,
      CLK => sig_ram_address_current_13_CLKINV_11377,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(13)
    );
  sig_ram_address_current_14 : X_FF
    generic map(
      LOC => "SLICE_X54Y50",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_15_DYMUX_11423,
      CE => sig_ram_address_current_15_CEINV_11414,
      CLK => sig_ram_address_current_15_CLKINV_11415,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(14)
    );
  sig_ram_address_current_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X54Y50"
    )
    port map (
      ADR0 => sig_ram_address_current(15),
      ADR1 => N3,
      ADR2 => sig_ram_address_current_share0000(15),
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(15)
    );
  sig_ram_address_current_15 : X_FF
    generic map(
      LOC => "SLICE_X54Y50",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_15_DXMUX_11435,
      CE => sig_ram_address_current_15_CEINV_11414,
      CLK => sig_ram_address_current_15_CLKINV_11415,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(15)
    );
  sig_ram_address_current_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X53Y55"
    )
    port map (
      ADR0 => sig_ram_address_current(23),
      ADR1 => sig_ram_address_current_share0000(23),
      ADR2 => N3,
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(7)
    );
  sig_ram_address_current_23 : X_FF
    generic map(
      LOC => "SLICE_X53Y55",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_23_DYMUX_11456,
      CE => sig_ram_address_current_23_CEINV_11447,
      CLK => sig_ram_address_current_23_CLKINV_11448,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(23)
    );
  sig_ram_address_current_24 : X_FF
    generic map(
      LOC => "SLICE_X52Y53",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_25_DYMUX_11482,
      CE => sig_ram_address_current_25_CEINV_11473,
      CLK => sig_ram_address_current_25_CLKINV_11474,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(24)
    );
  sig_ram_address_current_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X52Y53"
    )
    port map (
      ADR0 => sig_ram_address_current(25),
      ADR1 => N1,
      ADR2 => sig_ram_address_current_share0000(25),
      ADR3 => N3,
      O => sig_ram_address_current_mux0000(5)
    );
  sig_ram_address_current_25 : X_FF
    generic map(
      LOC => "SLICE_X52Y53",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_25_DXMUX_11494,
      CE => sig_ram_address_current_25_CEINV_11473,
      CLK => sig_ram_address_current_25_CLKINV_11474,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(25)
    );
  sig_ram_address_current_16 : X_FF
    generic map(
      LOC => "SLICE_X52Y51",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_17_DYMUX_11520,
      CE => sig_ram_address_current_17_CEINV_11511,
      CLK => sig_ram_address_current_17_CLKINV_11512,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(16)
    );
  sig_ram_address_current_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X52Y51"
    )
    port map (
      ADR0 => N3,
      ADR1 => N1,
      ADR2 => sig_ram_address_current_share0000(17),
      ADR3 => sig_ram_address_current(17),
      O => sig_ram_address_current_mux0000(13)
    );
  sig_ram_address_current_17 : X_FF
    generic map(
      LOC => "SLICE_X52Y51",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_17_DXMUX_11532,
      CE => sig_ram_address_current_17_CEINV_11511,
      CLK => sig_ram_address_current_17_CLKINV_11512,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(17)
    );
  sig_ram_address_current_26 : X_FF
    generic map(
      LOC => "SLICE_X52Y52",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_27_DYMUX_11558,
      CE => sig_ram_address_current_27_CEINV_11549,
      CLK => sig_ram_address_current_27_CLKINV_11550,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(26)
    );
  sig_ram_address_current_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X52Y52"
    )
    port map (
      ADR0 => N3,
      ADR1 => sig_ram_address_current_share0000(27),
      ADR2 => sig_ram_address_current(27),
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(3)
    );
  sig_ram_address_current_27 : X_FF
    generic map(
      LOC => "SLICE_X52Y52",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_27_DXMUX_11570,
      CE => sig_ram_address_current_27_CEINV_11549,
      CLK => sig_ram_address_current_27_CLKINV_11550,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(27)
    );
  sig_ram_address_current_18 : X_FF
    generic map(
      LOC => "SLICE_X54Y48",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_19_DYMUX_11596,
      CE => sig_ram_address_current_19_CEINV_11587,
      CLK => sig_ram_address_current_19_CLKINV_11588,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(18)
    );
  sig_ram_address_current_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X54Y48"
    )
    port map (
      ADR0 => N3,
      ADR1 => sig_ram_address_current(19),
      ADR2 => N1,
      ADR3 => sig_ram_address_current_share0000(19),
      O => sig_ram_address_current_mux0000(11)
    );
  sig_ram_address_current_19 : X_FF
    generic map(
      LOC => "SLICE_X54Y48",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_19_DXMUX_11608,
      CE => sig_ram_address_current_19_CEINV_11587,
      CLK => sig_ram_address_current_19_CLKINV_11588,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(19)
    );
  sig_ram_address_current_28 : X_FF
    generic map(
      LOC => "SLICE_X52Y55",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_29_DYMUX_11634,
      CE => sig_ram_address_current_29_CEINV_11625,
      CLK => sig_ram_address_current_29_CLKINV_11626,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(28)
    );
  sig_ram_address_current_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X52Y55"
    )
    port map (
      ADR0 => sig_ram_address_current(29),
      ADR1 => N3,
      ADR2 => sig_ram_address_current_share0000(29),
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(1)
    );
  sig_ram_address_current_29 : X_FF
    generic map(
      LOC => "SLICE_X52Y55",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_29_DXMUX_11646,
      CE => sig_ram_address_current_29_CEINV_11625,
      CLK => sig_ram_address_current_29_CLKINV_11626,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(29)
    );
  Mcount_cycles_current_eqn_71 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X30Y56"
    )
    port map (
      ADR0 => cycles_current_not0001_inv,
      ADR1 => Result(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_7
    );
  cycles_current_7 : X_FF
    generic map(
      LOC => "SLICE_X30Y56",
      INIT => '1'
    )
    port map (
      I => cycles_current_7_DXMUX_11830,
      CE => cycles_current_7_CEINV_11805,
      CLK => cycles_current_7_CLKINV_11806,
      SET => GND,
      RST => GND,
      O => cycles_current(7)
    );
  cycles_current_8 : X_FF
    generic map(
      LOC => "SLICE_X30Y57",
      INIT => '1'
    )
    port map (
      I => cycles_current_9_DYMUX_11854,
      CE => cycles_current_9_CEINV_11843,
      CLK => cycles_current_9_CLKINV_11844,
      SET => GND,
      RST => GND,
      O => cycles_current(8)
    );
  Mcount_cycles_current_eqn_91 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X30Y57"
    )
    port map (
      ADR0 => Result(9),
      ADR1 => cycles_current_not0001_inv,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_9
    );
  cycles_current_9 : X_FF
    generic map(
      LOC => "SLICE_X30Y57",
      INIT => '1'
    )
    port map (
      I => cycles_current_9_DXMUX_11868,
      CE => cycles_current_9_CEINV_11843,
      CLK => cycles_current_9_CLKINV_11844,
      SET => GND,
      RST => GND,
      O => cycles_current(9)
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X30Y14",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxFsm_FSM_FFd1_DYMUX_11896,
      CE => uart_load_data_reception_unit_RxFsm_FSM_FFd1_CEINV_11884,
      CLK => uart_load_data_reception_unit_RxFsm_FSM_FFd1_CLKINV_11885,
      SET => GND,
      RST => uart_load_data_reception_unit_RxFsm_FSM_FFd1_FFY_RSTAND_11902,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd1_4089
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd1_FFY_RSTAND_11902
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In11 : X_LUT4
    generic map(
      INIT => X"FF57",
      LOC => "SLICE_X30Y14"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_TopRx_4087,
      ADR1 => rx_tl_IBUF_4058,
      ADR2 => uart_load_data_reception_unit_RxFsm_FSM_FFd2_4090,
      ADR3 => uart_load_data_reception_unit_RxFsm_FSM_FFd1_4089,
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In11_11908
    );
  seven_segments_DigitSelect_0 : X_FF
    generic map(
      LOC => "SLICE_X67Y80",
      INIT => '0'
    )
    port map (
      I => seven_segments_DigitSelect_1_DYMUX_11930,
      CE => seven_segments_DigitSelect_1_CEINVNOT,
      CLK => seven_segments_DigitSelect_1_CLKINV_11920,
      SET => GND,
      RST => GND,
      O => seven_segments_DigitSelect(0)
    );
  seven_segments_Mdecod_DigitSelect_mux000011 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X67Y80"
    )
    port map (
      ADR0 => seven_segments_reflash(0),
      ADR1 => VCC,
      ADR2 => seven_segments_reflash(1),
      ADR3 => VCC,
      O => seven_segments_DigitSelect_mux0000(2)
    );
  seven_segments_DigitSelect_1 : X_FF
    generic map(
      LOC => "SLICE_X67Y80",
      INIT => '0'
    )
    port map (
      I => seven_segments_DigitSelect_1_DXMUX_11944,
      CE => seven_segments_DigitSelect_1_CEINVNOT,
      CLK => seven_segments_DigitSelect_1_CLKINV_11920,
      SET => GND,
      RST => GND,
      O => seven_segments_DigitSelect(1)
    );
  sig_uart_bytes_received_current_30 : X_FF
    generic map(
      LOC => "SLICE_X40Y47",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_30_DYMUX_12121,
      CE => sig_uart_bytes_received_current_30_CEINV_12112,
      CLK => sig_uart_bytes_received_current_30_CLKINV_12113,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(30)
    );
  sig_ram_address_current_mux0000_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X40Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => state_current_FSM_FFd4_4137,
      ADR3 => state_current_FSM_FFd1_4135,
      O => N26
    );
  sig_uart_bytes_received_current_22 : X_FF
    generic map(
      LOC => "SLICE_X40Y45",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_23_DYMUX_12155,
      CE => sig_uart_bytes_received_current_23_CEINV_12146,
      CLK => sig_uart_bytes_received_current_23_CLKINV_12147,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(22)
    );
  sig_uart_bytes_received_current_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y45"
    )
    port map (
      ADR0 => N01_0,
      ADR1 => sig_uart_bytes_received_current_addsub0000(23),
      ADR2 => sig_uart_bytes_received_current(23),
      ADR3 => state_current_FSM_FFd6_4156,
      O => sig_uart_bytes_received_current_mux0000(7)
    );
  sig_uart_bytes_received_current_23 : X_FF
    generic map(
      LOC => "SLICE_X40Y45",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_23_DXMUX_12167,
      CE => sig_uart_bytes_received_current_23_CEINV_12146,
      CLK => sig_uart_bytes_received_current_23_CLKINV_12147,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(23)
    );
  sig_uart_bytes_received_current_14 : X_FF
    generic map(
      LOC => "SLICE_X40Y41",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_15_DYMUX_12193,
      CE => sig_uart_bytes_received_current_15_CEINV_12184,
      CLK => sig_uart_bytes_received_current_15_CLKINV_12185,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(14)
    );
  sig_uart_bytes_received_current_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y41"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(15),
      ADR1 => sig_uart_bytes_received_current_addsub0000(15),
      ADR2 => N01_0,
      ADR3 => state_current_FSM_FFd6_4156,
      O => sig_uart_bytes_received_current_mux0000(15)
    );
  sig_uart_bytes_received_current_15 : X_FF
    generic map(
      LOC => "SLICE_X40Y41",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_15_DXMUX_12205,
      CE => sig_uart_bytes_received_current_15_CEINV_12184,
      CLK => sig_uart_bytes_received_current_15_CLKINV_12185,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(15)
    );
  sig_uart_bytes_received_current_24 : X_FF
    generic map(
      LOC => "SLICE_X40Y46",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_25_DYMUX_12231,
      CE => sig_uart_bytes_received_current_25_CEINV_12222,
      CLK => sig_uart_bytes_received_current_25_CLKINV_12223,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(24)
    );
  sig_uart_bytes_received_current_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y46"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current_addsub0000(25),
      ADR1 => N01_0,
      ADR2 => state_current_FSM_FFd6_4156,
      ADR3 => sig_uart_bytes_received_current(25),
      O => sig_uart_bytes_received_current_mux0000(5)
    );
  sig_uart_bytes_received_current_25 : X_FF
    generic map(
      LOC => "SLICE_X40Y46",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_25_DXMUX_12243,
      CE => sig_uart_bytes_received_current_25_CEINV_12222,
      CLK => sig_uart_bytes_received_current_25_CLKINV_12223,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(25)
    );
  sig_uart_bytes_received_current_16 : X_FF
    generic map(
      LOC => "SLICE_X40Y42",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_17_DYMUX_12269,
      CE => sig_uart_bytes_received_current_17_CEINV_12260,
      CLK => sig_uart_bytes_received_current_17_CLKINV_12261,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(16)
    );
  sig_uart_bytes_received_current_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X40Y42"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current_addsub0000(17),
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current(17),
      O => sig_uart_bytes_received_current_mux0000(13)
    );
  sig_uart_bytes_received_current_17 : X_FF
    generic map(
      LOC => "SLICE_X40Y42",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_17_DXMUX_12281,
      CE => sig_uart_bytes_received_current_17_CEINV_12260,
      CLK => sig_uart_bytes_received_current_17_CLKINV_12261,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(17)
    );
  sig_uart_bytes_received_current_26 : X_FF
    generic map(
      LOC => "SLICE_X42Y49",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_27_DYMUX_12307,
      CE => sig_uart_bytes_received_current_27_CEINV_12298,
      CLK => sig_uart_bytes_received_current_27_CLKINV_12299,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(26)
    );
  sig_uart_bytes_received_current_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X42Y49"
    )
    port map (
      ADR0 => N01_0,
      ADR1 => sig_uart_bytes_received_current_addsub0000(27),
      ADR2 => sig_uart_bytes_received_current(27),
      ADR3 => state_current_FSM_FFd6_4156,
      O => sig_uart_bytes_received_current_mux0000(3)
    );
  sig_uart_bytes_received_current_27 : X_FF
    generic map(
      LOC => "SLICE_X42Y49",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_27_DXMUX_12319,
      CE => sig_uart_bytes_received_current_27_CEINV_12298,
      CLK => sig_uart_bytes_received_current_27_CLKINV_12299,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(27)
    );
  sig_uart_bytes_received_current_18 : X_FF
    generic map(
      LOC => "SLICE_X40Y43",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_19_DYMUX_12345,
      CE => sig_uart_bytes_received_current_19_CEINV_12336,
      CLK => sig_uart_bytes_received_current_19_CLKINV_12337,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(18)
    );
  sig_uart_bytes_received_current_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y43"
    )
    port map (
      ADR0 => N01_0,
      ADR1 => sig_uart_bytes_received_current_addsub0000(19),
      ADR2 => sig_uart_bytes_received_current(19),
      ADR3 => state_current_FSM_FFd6_4156,
      O => sig_uart_bytes_received_current_mux0000(11)
    );
  sig_uart_bytes_received_current_19 : X_FF
    generic map(
      LOC => "SLICE_X40Y43",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_19_DXMUX_12357,
      CE => sig_uart_bytes_received_current_19_CEINV_12336,
      CLK => sig_uart_bytes_received_current_19_CLKINV_12337,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(19)
    );
  sig_uart_bytes_received_current_28 : X_FF
    generic map(
      LOC => "SLICE_X40Y48",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_29_DYMUX_12383,
      CE => sig_uart_bytes_received_current_29_CEINV_12374,
      CLK => sig_uart_bytes_received_current_29_CLKINV_12375,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(28)
    );
  sig_uart_bytes_received_current_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X40Y48"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current_addsub0000(29),
      ADR1 => N01_0,
      ADR2 => sig_uart_bytes_received_current(29),
      ADR3 => state_current_FSM_FFd6_4156,
      O => sig_uart_bytes_received_current_mux0000(1)
    );
  sig_uart_bytes_received_current_29 : X_FF
    generic map(
      LOC => "SLICE_X40Y48",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_29_DXMUX_12395,
      CE => sig_uart_bytes_received_current_29_CEINV_12374,
      CLK => sig_uart_bytes_received_current_29_CLKINV_12375,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(29)
    );
  cycles_current_10 : X_FF
    generic map(
      LOC => "SLICE_X32Y59",
      INIT => '1'
    )
    port map (
      I => cycles_current_11_DYMUX_12419,
      CE => cycles_current_11_CEINV_12408,
      CLK => cycles_current_11_CLKINV_12409,
      SET => GND,
      RST => GND,
      O => cycles_current(10)
    );
  seven_segments_DigitSelect_2 : X_FF
    generic map(
      LOC => "SLICE_X67Y83",
      INIT => '0'
    )
    port map (
      I => seven_segments_DigitSelect_3_DYMUX_11968,
      CE => seven_segments_DigitSelect_3_CEINVNOT,
      CLK => seven_segments_DigitSelect_3_CLKINV_11958,
      SET => GND,
      RST => GND,
      O => seven_segments_DigitSelect(2)
    );
  seven_segments_Mdecod_DigitSelect_mux000031 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X67Y83"
    )
    port map (
      ADR0 => seven_segments_reflash(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => seven_segments_reflash(1),
      O => seven_segments_DigitSelect_mux0000(0)
    );
  seven_segments_DigitSelect_3 : X_FF
    generic map(
      LOC => "SLICE_X67Y83",
      INIT => '0'
    )
    port map (
      I => seven_segments_DigitSelect_3_DXMUX_11982,
      CE => seven_segments_DigitSelect_3_CEINVNOT,
      CLK => seven_segments_DigitSelect_3_CLKINV_11958,
      SET => GND,
      RST => GND,
      O => seven_segments_DigitSelect(3)
    );
  sig_uart_bytes_received_current_10 : X_FF
    generic map(
      LOC => "SLICE_X40Y40",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_11_DYMUX_12008,
      CE => sig_uart_bytes_received_current_11_CEINV_11999,
      CLK => sig_uart_bytes_received_current_11_CLKINV_12000,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(10)
    );
  sig_uart_bytes_received_current_mux0000_19_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y40"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(11),
      ADR1 => sig_uart_bytes_received_current_addsub0000(11),
      ADR2 => N01_0,
      ADR3 => state_current_FSM_FFd6_4156,
      O => sig_uart_bytes_received_current_mux0000(19)
    );
  sig_uart_bytes_received_current_11 : X_FF
    generic map(
      LOC => "SLICE_X40Y40",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_11_DXMUX_12020,
      CE => sig_uart_bytes_received_current_11_CEINV_11999,
      CLK => sig_uart_bytes_received_current_11_CLKINV_12000,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(11)
    );
  sig_uart_bytes_received_current_20 : X_FF
    generic map(
      LOC => "SLICE_X40Y44",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_21_DYMUX_12046,
      CE => sig_uart_bytes_received_current_21_CEINV_12037,
      CLK => sig_uart_bytes_received_current_21_CLKINV_12038,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(20)
    );
  sig_uart_bytes_received_current_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X40Y44"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current_addsub0000(21),
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current(21),
      O => sig_uart_bytes_received_current_mux0000(9)
    );
  sig_uart_bytes_received_current_21 : X_FF
    generic map(
      LOC => "SLICE_X40Y44",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_21_DXMUX_12058,
      CE => sig_uart_bytes_received_current_21_CEINV_12037,
      CLK => sig_uart_bytes_received_current_21_CLKINV_12038,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(21)
    );
  sig_uart_bytes_received_current_12 : X_FF
    generic map(
      LOC => "SLICE_X42Y41",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_13_DYMUX_12084,
      CE => sig_uart_bytes_received_current_13_CEINV_12075,
      CLK => sig_uart_bytes_received_current_13_CLKINV_12076,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(12)
    );
  sig_uart_bytes_received_current_mux0000_17_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X42Y41"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(13),
      ADR1 => sig_uart_bytes_received_current_addsub0000(13),
      ADR2 => N01_0,
      ADR3 => state_current_FSM_FFd6_4156,
      O => sig_uart_bytes_received_current_mux0000(17)
    );
  sig_uart_bytes_received_current_13 : X_FF
    generic map(
      LOC => "SLICE_X42Y41",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_13_DXMUX_12096,
      CE => sig_uart_bytes_received_current_13_CEINV_12075,
      CLK => sig_uart_bytes_received_current_13_CLKINV_12076,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(13)
    );
  cycles_current_23 : X_FF
    generic map(
      LOC => "SLICE_X32Y64",
      INIT => '0'
    )
    port map (
      I => cycles_current_23_DXMUX_12568,
      CE => cycles_current_23_CEINV_12543,
      CLK => cycles_current_23_CLKINV_12544,
      SET => GND,
      RST => GND,
      O => cycles_current(23)
    );
  cycles_current_14 : X_FF
    generic map(
      LOC => "SLICE_X32Y61",
      INIT => '0'
    )
    port map (
      I => cycles_current_15_DYMUX_12592,
      CE => cycles_current_15_CEINV_12581,
      CLK => cycles_current_15_CLKINV_12582,
      SET => GND,
      RST => GND,
      O => cycles_current(14)
    );
  Mcount_cycles_current_eqn_151 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X32Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => Result(15),
      ADR3 => cycles_current_not0001_inv,
      O => Mcount_cycles_current_eqn_15
    );
  cycles_current_15 : X_FF
    generic map(
      LOC => "SLICE_X32Y61",
      INIT => '0'
    )
    port map (
      I => cycles_current_15_DXMUX_12606,
      CE => cycles_current_15_CEINV_12581,
      CLK => cycles_current_15_CLKINV_12582,
      SET => GND,
      RST => GND,
      O => cycles_current(15)
    );
  cycles_current_24 : X_FF
    generic map(
      LOC => "SLICE_X30Y65",
      INIT => '0'
    )
    port map (
      I => cycles_current_25_DYMUX_12630,
      CE => cycles_current_25_CEINV_12619,
      CLK => cycles_current_25_CLKINV_12620,
      SET => GND,
      RST => GND,
      O => cycles_current(24)
    );
  Mcount_cycles_current_eqn_251 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X30Y65"
    )
    port map (
      ADR0 => Result(25),
      ADR1 => VCC,
      ADR2 => cycles_current_not0001_inv,
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_25
    );
  cycles_current_25 : X_FF
    generic map(
      LOC => "SLICE_X30Y65",
      INIT => '0'
    )
    port map (
      I => cycles_current_25_DXMUX_12644,
      CE => cycles_current_25_CEINV_12619,
      CLK => cycles_current_25_CLKINV_12620,
      SET => GND,
      RST => GND,
      O => cycles_current(25)
    );
  cycles_current_16 : X_FF
    generic map(
      LOC => "SLICE_X30Y60",
      INIT => '0'
    )
    port map (
      I => cycles_current_17_DYMUX_12668,
      CE => cycles_current_17_CEINV_12657,
      CLK => cycles_current_17_CLKINV_12658,
      SET => GND,
      RST => GND,
      O => cycles_current(16)
    );
  Mcount_cycles_current_eqn_171 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X30Y60"
    )
    port map (
      ADR0 => Result(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => cycles_current_not0001_inv,
      O => Mcount_cycles_current_eqn_17
    );
  cycles_current_17 : X_FF
    generic map(
      LOC => "SLICE_X30Y60",
      INIT => '0'
    )
    port map (
      I => cycles_current_17_DXMUX_12682,
      CE => cycles_current_17_CEINV_12657,
      CLK => cycles_current_17_CLKINV_12658,
      SET => GND,
      RST => GND,
      O => cycles_current(17)
    );
  cycles_current_26 : X_FF
    generic map(
      LOC => "SLICE_X30Y66",
      INIT => '0'
    )
    port map (
      I => cycles_current_27_DYMUX_12706,
      CE => cycles_current_27_CEINV_12695,
      CLK => cycles_current_27_CLKINV_12696,
      SET => GND,
      RST => GND,
      O => cycles_current(26)
    );
  Mcount_cycles_current_eqn_271 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X30Y66"
    )
    port map (
      ADR0 => cycles_current_not0001_inv,
      ADR1 => Result(27),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_27
    );
  video_driver_1_sig_vram_addr_rd_next_11_1 : X_LUT4
    generic map(
      INIT => X"E040",
      LOC => "SLICE_X50Y5"
    )
    port map (
      ADR0 => vga_control_vidon_0,
      ADR1 => vga_control_vc(3),
      ADR2 => video_driver_1_sig_pixel_next_and0000,
      ADR3 => vga_control_pixel_row_addsub0000(3),
      O => video_driver_1_sig_vram_addr_rd_next_11_Q
    );
  video_driver_1_sig_vram_addr_rd_current_3 : X_FF
    generic map(
      LOC => "SLICE_X50Y5",
      INIT => '0'
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current_3_DXMUX_12878,
      CE => VCC,
      CLK => video_driver_1_sig_vram_addr_rd_current_3_CLKINV_12855,
      SET => GND,
      RST => video_driver_1_sig_vram_addr_rd_current_3_SRINVNOT,
      O => video_driver_1_sig_vram_addr_rd_current(3)
    );
  video_driver_1_sig_vram_addr_rd_current_4 : X_FF
    generic map(
      LOC => "SLICE_X52Y6",
      INIT => '0'
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current_5_DYMUX_12906,
      CE => VCC,
      CLK => video_driver_1_sig_vram_addr_rd_current_5_CLKINV_12897,
      SET => GND,
      RST => video_driver_1_sig_vram_addr_rd_current_5_SRINVNOT,
      O => video_driver_1_sig_vram_addr_rd_current(4)
    );
  video_driver_1_sig_vram_addr_rd_next_13_1 : X_LUT4
    generic map(
      INIT => X"E020",
      LOC => "SLICE_X52Y6"
    )
    port map (
      ADR0 => vga_control_vc(5),
      ADR1 => vga_control_vidon_0,
      ADR2 => video_driver_1_sig_pixel_next_and0000,
      ADR3 => vga_control_pixel_row_addsub0000(5),
      O => video_driver_1_sig_vram_addr_rd_next_13_Q
    );
  video_driver_1_sig_vram_addr_rd_current_5 : X_FF
    generic map(
      LOC => "SLICE_X52Y6",
      INIT => '0'
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current_5_DXMUX_12920,
      CE => VCC,
      CLK => video_driver_1_sig_vram_addr_rd_current_5_CLKINV_12897,
      SET => GND,
      RST => video_driver_1_sig_vram_addr_rd_current_5_SRINVNOT,
      O => video_driver_1_sig_vram_addr_rd_current(5)
    );
  video_driver_1_sig_vram_addr_rd_current_6 : X_FF
    generic map(
      LOC => "SLICE_X50Y4",
      INIT => '0'
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current_7_DYMUX_12948,
      CE => VCC,
      CLK => video_driver_1_sig_vram_addr_rd_current_7_CLKINV_12939,
      SET => GND,
      RST => video_driver_1_sig_vram_addr_rd_current_7_SRINVNOT,
      O => video_driver_1_sig_vram_addr_rd_current(6)
    );
  video_driver_1_sig_vram_addr_rd_next_15_1 : X_LUT4
    generic map(
      INIT => X"E040",
      LOC => "SLICE_X50Y4"
    )
    port map (
      ADR0 => vga_control_vidon_0,
      ADR1 => vga_control_vc(7),
      ADR2 => video_driver_1_sig_pixel_next_and0000,
      ADR3 => vga_control_pixel_row_addsub0000(7),
      O => video_driver_1_sig_vram_addr_rd_next_15_Q
    );
  video_driver_1_sig_vram_addr_rd_current_7 : X_FF
    generic map(
      LOC => "SLICE_X50Y4",
      INIT => '0'
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current_7_DXMUX_12962,
      CE => VCC,
      CLK => video_driver_1_sig_vram_addr_rd_current_7_CLKINV_12939,
      SET => GND,
      RST => video_driver_1_sig_vram_addr_rd_current_7_SRINVNOT,
      O => video_driver_1_sig_vram_addr_rd_current(7)
    );
  cycles_current_27 : X_FF
    generic map(
      LOC => "SLICE_X30Y66",
      INIT => '0'
    )
    port map (
      I => cycles_current_27_DXMUX_12720,
      CE => cycles_current_27_CEINV_12695,
      CLK => cycles_current_27_CLKINV_12696,
      SET => GND,
      RST => GND,
      O => cycles_current(27)
    );
  cycles_current_18 : X_FF
    generic map(
      LOC => "SLICE_X30Y61",
      INIT => '0'
    )
    port map (
      I => cycles_current_19_DYMUX_12744,
      CE => cycles_current_19_CEINV_12733,
      CLK => cycles_current_19_CLKINV_12734,
      SET => GND,
      RST => GND,
      O => cycles_current(18)
    );
  Mcount_cycles_current_eqn_191 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X30Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => Result(19),
      ADR3 => cycles_current_not0001_inv,
      O => Mcount_cycles_current_eqn_19
    );
  cycles_current_19 : X_FF
    generic map(
      LOC => "SLICE_X30Y61",
      INIT => '0'
    )
    port map (
      I => cycles_current_19_DXMUX_12758,
      CE => cycles_current_19_CEINV_12733,
      CLK => cycles_current_19_CLKINV_12734,
      SET => GND,
      RST => GND,
      O => cycles_current(19)
    );
  cycles_current_28 : X_FF
    generic map(
      LOC => "SLICE_X30Y67",
      INIT => '0'
    )
    port map (
      I => cycles_current_29_DYMUX_12782,
      CE => cycles_current_29_CEINV_12771,
      CLK => cycles_current_29_CLKINV_12772,
      SET => GND,
      RST => GND,
      O => cycles_current(28)
    );
  Mcount_cycles_current_eqn_291 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X30Y67"
    )
    port map (
      ADR0 => Result(29),
      ADR1 => cycles_current_not0001_inv,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_cycles_current_eqn_29
    );
  cycles_current_29 : X_FF
    generic map(
      LOC => "SLICE_X30Y67",
      INIT => '0'
    )
    port map (
      I => cycles_current_29_DXMUX_12796,
      CE => cycles_current_29_CEINV_12771,
      CLK => cycles_current_29_CLKINV_12772,
      SET => GND,
      RST => GND,
      O => cycles_current(29)
    );
  video_driver_1_sig_vram_addr_rd_current_0 : X_FF
    generic map(
      LOC => "SLICE_X52Y7",
      INIT => '0'
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current_1_DYMUX_12822,
      CE => VCC,
      CLK => video_driver_1_sig_vram_addr_rd_current_1_CLKINV_12813,
      SET => GND,
      RST => video_driver_1_sig_vram_addr_rd_current_1_SRINVNOT,
      O => video_driver_1_sig_vram_addr_rd_current(0)
    );
  video_driver_1_sig_vram_addr_rd_next_1_1 : X_LUT4
    generic map(
      INIT => X"C0A0",
      LOC => "SLICE_X52Y7"
    )
    port map (
      ADR0 => vga_control_vc(1),
      ADR1 => vga_control_pixel_row_addsub0000(1),
      ADR2 => video_driver_1_sig_pixel_next_and0000,
      ADR3 => vga_control_vidon_0,
      O => video_driver_1_sig_vram_addr_rd_next_1_Q
    );
  video_driver_1_sig_vram_addr_rd_current_1 : X_FF
    generic map(
      LOC => "SLICE_X52Y7",
      INIT => '0'
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current_1_DXMUX_12836,
      CE => VCC,
      CLK => video_driver_1_sig_vram_addr_rd_current_1_CLKINV_12813,
      SET => GND,
      RST => video_driver_1_sig_vram_addr_rd_current_1_SRINVNOT,
      O => video_driver_1_sig_vram_addr_rd_current(1)
    );
  video_driver_1_sig_vram_addr_rd_current_2 : X_FF
    generic map(
      LOC => "SLICE_X50Y5",
      INIT => '0'
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current_3_DYMUX_12864,
      CE => VCC,
      CLK => video_driver_1_sig_vram_addr_rd_current_3_CLKINV_12855,
      SET => GND,
      RST => video_driver_1_sig_vram_addr_rd_current_3_SRINVNOT,
      O => video_driver_1_sig_vram_addr_rd_current(2)
    );
  uart_load_data_reception_unit_RxBitCnt_1 : X_FF
    generic map(
      LOC => "SLICE_X34Y11",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_1_DYMUX_12990,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_1_CLKINV_12981,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_1_FFY_RSTAND_12995,
      O => uart_load_data_reception_unit_RxBitCnt(1)
    );
  uart_load_data_reception_unit_RxBitCnt_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X34Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_1_FFY_RSTAND_12995
    );
  uart_load_data_reception_unit_RxFsm_FSM_FFd3_In86 : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X34Y11"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(2),
      ADR1 => uart_load_data_reception_unit_RxBitCnt(1),
      ADR2 => uart_load_data_reception_unit_RxBitCnt(3),
      ADR3 => uart_load_data_reception_unit_RxBitCnt(0),
      O => uart_load_data_reception_unit_RxFsm_FSM_FFd3_In86_13001
    );
  uart_load_data_reception_unit_RxBitCnt_2 : X_FF
    generic map(
      LOC => "SLICE_X34Y10",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_3_DYMUX_13025,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_3_CLKINV_13016,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_3_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(2)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_28_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X34Y10"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(3),
      ADR1 => uart_load_data_reception_unit_N11,
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(3),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(28)
    );
  uart_load_data_reception_unit_RxBitCnt_3 : X_FF
    generic map(
      LOC => "SLICE_X34Y10",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_3_DXMUX_13039,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_3_CLKINV_13016,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_3_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(3)
    );
  uart_load_data_reception_unit_RxBitCnt_4 : X_FF
    generic map(
      LOC => "SLICE_X32Y9",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_5_DYMUX_13067,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_5_CLKINV_13058,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_5_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(4)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_26_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X32Y9"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt_addsub0000(5),
      ADR1 => uart_load_data_reception_unit_RxBitCnt(5),
      ADR2 => uart_load_data_reception_unit_N11,
      ADR3 => uart_load_data_reception_unit_N01_0,
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(26)
    );
  uart_load_data_reception_unit_RxBitCnt_5 : X_FF
    generic map(
      LOC => "SLICE_X32Y9",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_5_DXMUX_13081,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_5_CLKINV_13058,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_5_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(5)
    );
  uart_load_data_reception_unit_RxBitCnt_6 : X_FF
    generic map(
      LOC => "SLICE_X32Y8",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_7_DYMUX_13109,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_7_CLKINV_13100,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_7_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(6)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_24_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X32Y8"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N11,
      ADR1 => uart_load_data_reception_unit_RxBitCnt_addsub0000(7),
      ADR2 => uart_load_data_reception_unit_RxBitCnt(7),
      ADR3 => uart_load_data_reception_unit_N01_0,
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(24)
    );
  uart_load_data_reception_unit_RxBitCnt_7 : X_FF
    generic map(
      LOC => "SLICE_X32Y8",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_7_DXMUX_13123,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_7_CLKINV_13100,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_7_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(7)
    );
  uart_load_data_reception_unit_RxBitCnt_8 : X_FF
    generic map(
      LOC => "SLICE_X34Y12",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_9_DYMUX_13151,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_9_CLKINV_13142,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_9_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(8)
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_22_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X34Y12"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_N11,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(9),
      ADR2 => uart_load_data_reception_unit_N01_0,
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(9),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(22)
    );
  uart_load_data_reception_unit_RxBitCnt_9 : X_FF
    generic map(
      LOC => "SLICE_X34Y12",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_9_DXMUX_13165,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_9_CLKINV_13142,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_9_SRINVNOT,
      O => uart_load_data_reception_unit_RxBitCnt(9)
    );
  sig_ram_address_current_0 : X_FF
    generic map(
      LOC => "SLICE_X52Y46",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_1_DYMUX_13193,
      CE => sig_ram_address_current_1_CEINV_13184,
      CLK => sig_ram_address_current_1_CLKINV_13185,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(0)
    );
  sig_ram_address_current_mux0000_29_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X52Y46"
    )
    port map (
      ADR0 => sig_ram_address_current_share0000(1),
      ADR1 => sig_ram_address_current(1),
      ADR2 => N3,
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(29)
    );
  sig_ram_address_current_1 : X_FF
    generic map(
      LOC => "SLICE_X52Y46",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_1_DXMUX_13205,
      CE => sig_ram_address_current_1_CEINV_13184,
      CLK => sig_ram_address_current_1_CLKINV_13185,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(1)
    );
  sig_ram_address_current_2 : X_FF
    generic map(
      LOC => "SLICE_X53Y45",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_3_DYMUX_13231,
      CE => sig_ram_address_current_3_CEINV_13222,
      CLK => sig_ram_address_current_3_CLKINV_13223,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(2)
    );
  sig_ram_address_current_mux0000_27_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X53Y45"
    )
    port map (
      ADR0 => sig_ram_address_current(3),
      ADR1 => sig_ram_address_current_share0000(3),
      ADR2 => N1,
      ADR3 => N3,
      O => sig_ram_address_current_mux0000(27)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001191 : X_LUT4
    generic map(
      INIT => X"000A",
      LOC => "SLICE_X16Y28"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_addsub0000(5),
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR3 => uart_load_data_reception_unit_ClrDiv_4153,
      O => uart_load_data_timings_unit_RxDiv_mux0001(26)
    );
  uart_load_data_timings_unit_RxDiv_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_5_DXMUX_14050,
      CE => uart_load_data_timings_unit_RxDiv_5_CEINV_14023,
      CLK => uart_load_data_timings_unit_RxDiv_5_CLKINV_14024,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_5_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(5)
    );
  seven_segments_Count_4 : X_FF
    generic map(
      LOC => "SLICE_X26Y58",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count_5_DYMUX_14076,
      CE => VCC,
      CLK => seven_segments_Count_5_CLKINV_14067,
      SET => GND,
      RST => seven_segments_Count_5_SRINV_14068,
      O => seven_segments_Count(4)
    );
  seven_segments_Count_5 : X_FF
    generic map(
      LOC => "SLICE_X26Y58",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count_5_DXMUX_14084,
      CE => VCC,
      CLK => seven_segments_Count_5_CLKINV_14067,
      SET => GND,
      RST => seven_segments_Count_5_SRINV_14068,
      O => seven_segments_Count(5)
    );
  uart_load_data_timings_unit_RxDiv_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y30",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_7_DYMUX_14113,
      CE => uart_load_data_timings_unit_RxDiv_7_CEINV_14102,
      CLK => uart_load_data_timings_unit_RxDiv_7_CLKINV_14103,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_7_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(6)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001171 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X16Y30"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR1 => uart_load_data_timings_unit_RxDiv_addsub0000(7),
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_ClrDiv_4153,
      O => uart_load_data_timings_unit_RxDiv_mux0001(24)
    );
  uart_load_data_timings_unit_RxDiv_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y30",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_7_DXMUX_14129,
      CE => uart_load_data_timings_unit_RxDiv_7_CEINV_14102,
      CLK => uart_load_data_timings_unit_RxDiv_7_CLKINV_14103,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_7_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(7)
    );
  uart_load_data_reception_unit_RxBitCnt_0 : X_FF
    generic map(
      LOC => "SLICE_X35Y10",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_RxBitCnt_0_DXMUX_14703,
      CE => VCC,
      CLK => uart_load_data_reception_unit_RxBitCnt_0_CLKINV_14686,
      SET => GND,
      RST => uart_load_data_reception_unit_RxBitCnt_0_FFX_RSTAND_14708,
      O => uart_load_data_reception_unit_RxBitCnt(0)
    );
  uart_load_data_reception_unit_RxBitCnt_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X35Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_RxBitCnt_0_FFX_RSTAND_14708
    );
  uart_load_data_reception_unit_ClrDiv_mux00031 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxFsm_FSM_FFd3_4088,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_N5,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_ClrDiv_mux0003
    );
  uart_load_data_reception_unit_ClrDiv : X_FF
    generic map(
      LOC => "SLICE_X27Y28",
      INIT => '0'
    )
    port map (
      I => uart_load_data_reception_unit_ClrDiv_DXMUX_14738,
      CE => VCC,
      CLK => uart_load_data_reception_unit_ClrDiv_CLKINV_14720,
      SET => GND,
      RST => uart_load_data_reception_unit_ClrDiv_FFX_RSTAND_14743,
      O => uart_load_data_reception_unit_ClrDiv_4153
    );
  uart_load_data_reception_unit_ClrDiv_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_reception_unit_ClrDiv_FFX_RSTAND_14743
    );
  vga_control_vc_and0000 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X57Y2"
    )
    port map (
      ADR0 => vga_control_vc(0),
      ADR1 => vga_control_vc(1),
      ADR2 => N38_0,
      ADR3 => vga_control_N16_0,
      O => vga_control_vc_and0000_14814
    );
  sig_ram_address_current_3 : X_FF
    generic map(
      LOC => "SLICE_X53Y45",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_3_DXMUX_13243,
      CE => sig_ram_address_current_3_CEINV_13222,
      CLK => sig_ram_address_current_3_CLKINV_13223,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(3)
    );
  sig_ram_address_current_4 : X_FF
    generic map(
      LOC => "SLICE_X52Y44",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_5_DYMUX_13269,
      CE => sig_ram_address_current_5_CEINV_13260,
      CLK => sig_ram_address_current_5_CLKINV_13261,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(4)
    );
  sig_ram_address_current_mux0000_25_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X52Y44"
    )
    port map (
      ADR0 => sig_ram_address_current_share0000(5),
      ADR1 => N1,
      ADR2 => sig_ram_address_current(5),
      ADR3 => N3,
      O => sig_ram_address_current_mux0000(25)
    );
  sig_ram_address_current_5 : X_FF
    generic map(
      LOC => "SLICE_X52Y44",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_5_DXMUX_13281,
      CE => sig_ram_address_current_5_CEINV_13260,
      CLK => sig_ram_address_current_5_CLKINV_13261,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(5)
    );
  sig_ram_address_current_6 : X_FF
    generic map(
      LOC => "SLICE_X52Y42",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_7_DYMUX_13307,
      CE => sig_ram_address_current_7_CEINV_13298,
      CLK => sig_ram_address_current_7_CLKINV_13299,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(6)
    );
  sig_ram_address_current_mux0000_23_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X52Y42"
    )
    port map (
      ADR0 => sig_ram_address_current(7),
      ADR1 => N3,
      ADR2 => sig_ram_address_current_share0000(7),
      ADR3 => N1,
      O => sig_ram_address_current_mux0000(23)
    );
  sig_ram_address_current_7 : X_FF
    generic map(
      LOC => "SLICE_X52Y42",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_7_DXMUX_13319,
      CE => sig_ram_address_current_7_CEINV_13298,
      CLK => sig_ram_address_current_7_CLKINV_13299,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(7)
    );
  sig_ram_address_current_8 : X_FF
    generic map(
      LOC => "SLICE_X53Y52",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_9_DYMUX_13345,
      CE => sig_ram_address_current_9_CEINV_13336,
      CLK => sig_ram_address_current_9_CLKINV_13337,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(8)
    );
  sig_ram_address_current_mux0000_21_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X53Y52"
    )
    port map (
      ADR0 => sig_ram_address_current(9),
      ADR1 => sig_ram_address_current_share0000(9),
      ADR2 => N1,
      ADR3 => N3,
      O => sig_ram_address_current_mux0000(21)
    );
  sig_ram_address_current_9 : X_FF
    generic map(
      LOC => "SLICE_X53Y52",
      INIT => '0'
    )
    port map (
      I => sig_ram_address_current_9_DXMUX_13357,
      CE => sig_ram_address_current_9_CEINV_13336,
      CLK => sig_ram_address_current_9_CLKINV_13337,
      SET => GND,
      RST => GND,
      O => sig_ram_address_current(9)
    );
  uart_load_data_timings_unit_Div16_10 : X_FF
    generic map(
      LOC => "SLICE_X14Y59",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Div16_11_DYMUX_13383,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Div16_11_CLKINV_13374,
      SET => GND,
      RST => uart_load_data_timings_unit_Div16_11_SRINVNOT,
      O => uart_load_data_timings_unit_Div16(10)
    );
  vga_control_vsenable : X_FF
    generic map(
      LOC => "SLICE_X54Y7",
      INIT => '0'
    )
    port map (
      I => vga_control_vsenable_DYMUX_13634,
      CE => vga_control_vsenable_CEINV_13625,
      CLK => vga_control_vsenable_CLKINV_13626,
      SET => GND,
      RST => GND,
      O => vga_control_vsenable_4167
    );
  vga_control_hc_and00002 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X54Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_control_vsenable_cmp_eq0000,
      ADR3 => vga_control_clkdiv_flag_3833,
      O => vga_control_hc_and0000
    );
  sig_uart_bytes_received_current_0 : X_FF
    generic map(
      LOC => "SLICE_X40Y34",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_1_DYMUX_13669,
      CE => sig_uart_bytes_received_current_1_CEINV_13660,
      CLK => sig_uart_bytes_received_current_1_CLKINV_13661,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(0)
    );
  sig_uart_bytes_received_current_mux0000_29_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X40Y34"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current_addsub0000(1),
      ADR1 => N01_0,
      ADR2 => state_current_FSM_FFd6_4156,
      ADR3 => sig_uart_bytes_received_current(1),
      O => sig_uart_bytes_received_current_mux0000(29)
    );
  sig_uart_bytes_received_current_1 : X_FF
    generic map(
      LOC => "SLICE_X40Y34",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_1_DXMUX_13681,
      CE => sig_uart_bytes_received_current_1_CEINV_13660,
      CLK => sig_uart_bytes_received_current_1_CLKINV_13661,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(1)
    );
  sig_uart_bytes_received_current_2 : X_FF
    generic map(
      LOC => "SLICE_X41Y34",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_3_DYMUX_13707,
      CE => sig_uart_bytes_received_current_3_CEINV_13698,
      CLK => sig_uart_bytes_received_current_3_CLKINV_13699,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(2)
    );
  sig_uart_bytes_received_current_mux0000_27_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X41Y34"
    )
    port map (
      ADR0 => state_current_FSM_FFd6_4156,
      ADR1 => sig_uart_bytes_received_current_addsub0000(3),
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current(3),
      O => sig_uart_bytes_received_current_mux0000(27)
    );
  sig_uart_bytes_received_current_3 : X_FF
    generic map(
      LOC => "SLICE_X41Y34",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_3_DXMUX_13719,
      CE => sig_uart_bytes_received_current_3_CEINV_13698,
      CLK => sig_uart_bytes_received_current_3_CLKINV_13699,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(3)
    );
  sig_uart_bytes_received_current_4 : X_FF
    generic map(
      LOC => "SLICE_X40Y37",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_5_DYMUX_13745,
      CE => sig_uart_bytes_received_current_5_CEINV_13736,
      CLK => sig_uart_bytes_received_current_5_CLKINV_13737,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(4)
    );
  sig_uart_bytes_received_current_mux0000_25_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X40Y37"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current_addsub0000(5),
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current(5),
      O => sig_uart_bytes_received_current_mux0000(25)
    );
  sig_uart_bytes_received_current_5 : X_FF
    generic map(
      LOC => "SLICE_X40Y37",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_5_DXMUX_13757,
      CE => sig_uart_bytes_received_current_5_CEINV_13736,
      CLK => sig_uart_bytes_received_current_5_CLKINV_13737,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(5)
    );
  uart_load_data_timings_unit_Mcount_Div16_eqn_111 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X14Y59"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Result_11_1,
      ADR1 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      ADR2 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      ADR3 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      O => uart_load_data_timings_unit_Mcount_Div16_eqn_11
    );
  uart_load_data_timings_unit_Div16_11 : X_FF
    generic map(
      LOC => "SLICE_X14Y59",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Div16_11_DXMUX_13397,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Div16_11_CLKINV_13374,
      SET => GND,
      RST => uart_load_data_timings_unit_Div16_11_SRINVNOT,
      O => uart_load_data_timings_unit_Div16(11)
    );
  uart_load_data_timings_unit_Div16_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Div16_1_DYMUX_13425,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Div16_1_CLKINV_13416,
      SET => GND,
      RST => uart_load_data_timings_unit_Div16_1_SRINVNOT,
      O => uart_load_data_timings_unit_Div16(0)
    );
  uart_load_data_timings_unit_Mcount_Div16_eqn_12 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X14Y54"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      ADR1 => uart_load_data_timings_unit_Result_1_1,
      ADR2 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      ADR3 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      O => uart_load_data_timings_unit_Mcount_Div16_eqn_1
    );
  uart_load_data_timings_unit_Div16_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Div16_1_DXMUX_13439,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Div16_1_CLKINV_13416,
      SET => GND,
      RST => uart_load_data_timings_unit_Div16_1_SRINVNOT,
      O => uart_load_data_timings_unit_Div16(1)
    );
  uart_load_data_timings_unit_Div16_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y55",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Div16_3_DYMUX_13467,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Div16_3_CLKINV_13458,
      SET => GND,
      RST => uart_load_data_timings_unit_Div16_3_SRINVNOT,
      O => uart_load_data_timings_unit_Div16(2)
    );
  uart_load_data_timings_unit_Mcount_Div16_eqn_31 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X14Y55"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Result_3_1,
      ADR1 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      ADR2 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      ADR3 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      O => uart_load_data_timings_unit_Mcount_Div16_eqn_3
    );
  uart_load_data_timings_unit_Div16_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y55",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Div16_3_DXMUX_13481,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Div16_3_CLKINV_13458,
      SET => GND,
      RST => uart_load_data_timings_unit_Div16_3_SRINVNOT,
      O => uart_load_data_timings_unit_Div16(3)
    );
  uart_load_data_timings_unit_Div16_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y57",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Div16_5_DYMUX_13509,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Div16_5_CLKINV_13500,
      SET => GND,
      RST => uart_load_data_timings_unit_Div16_5_SRINVNOT,
      O => uart_load_data_timings_unit_Div16(4)
    );
  uart_load_data_timings_unit_Mcount_Div16_eqn_51 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X16Y57"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      ADR1 => uart_load_data_timings_unit_Result_5_1,
      ADR2 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      ADR3 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      O => uart_load_data_timings_unit_Mcount_Div16_eqn_5
    );
  uart_load_data_timings_unit_Div16_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y57",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Div16_5_DXMUX_13523,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Div16_5_CLKINV_13500,
      SET => GND,
      RST => uart_load_data_timings_unit_Div16_5_SRINVNOT,
      O => uart_load_data_timings_unit_Div16(5)
    );
  uart_load_data_timings_unit_Div16_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y57",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Div16_7_DYMUX_13551,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Div16_7_CLKINV_13542,
      SET => GND,
      RST => uart_load_data_timings_unit_Div16_7_SRINVNOT,
      O => uart_load_data_timings_unit_Div16(6)
    );
  uart_load_data_timings_unit_Mcount_Div16_eqn_71 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X14Y57"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Result_7_1,
      ADR1 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      ADR2 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      ADR3 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      O => uart_load_data_timings_unit_Mcount_Div16_eqn_7
    );
  uart_load_data_timings_unit_Div16_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y57",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Div16_7_DXMUX_13565,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Div16_7_CLKINV_13542,
      SET => GND,
      RST => uart_load_data_timings_unit_Div16_7_SRINVNOT,
      O => uart_load_data_timings_unit_Div16(7)
    );
  uart_load_data_timings_unit_Div16_8 : X_FF
    generic map(
      LOC => "SLICE_X16Y59",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Div16_9_DYMUX_13593,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Div16_9_CLKINV_13584,
      SET => GND,
      RST => uart_load_data_timings_unit_Div16_9_SRINVNOT,
      O => uart_load_data_timings_unit_Div16(8)
    );
  uart_load_data_timings_unit_Mcount_Div16_eqn_91 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X16Y59"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      ADR1 => uart_load_data_timings_unit_Result_9_1,
      ADR2 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      ADR3 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      O => uart_load_data_timings_unit_Mcount_Div16_eqn_9
    );
  uart_load_data_timings_unit_Div16_9 : X_FF
    generic map(
      LOC => "SLICE_X16Y59",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Div16_9_DXMUX_13607,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Div16_9_CLKINV_13584,
      SET => GND,
      RST => uart_load_data_timings_unit_Div16_9_SRINVNOT,
      O => uart_load_data_timings_unit_Div16(9)
    );
  state_current_FSM_FFd8 : X_FF
    generic map(
      LOC => "SLICE_X37Y53",
      INIT => '1'
    )
    port map (
      I => state_current_FSM_FFd8_DYMUX_14429,
      CE => state_current_FSM_FFd8_CEINV_14425,
      CLK => state_current_FSM_FFd8_CLKINV_14426,
      SET => state_current_FSM_FFd8_FFY_SET,
      RST => GND,
      O => state_current_FSM_FFd8_4099
    );
  state_current_FSM_FFd8_FFY_SETOR : X_INV
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => state_current_FSM_FFd8_FFY_SET
    );
  xyz_selector_current_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X53Y42",
      INIT => '0'
    )
    port map (
      I => xyz_selector_current_FSM_FFd3_DYMUX_14445,
      CE => xyz_selector_current_FSM_FFd3_CEINV_14442,
      CLK => xyz_selector_current_FSM_FFd3_CLKINV_14443,
      SET => GND,
      RST => GND,
      O => xyz_selector_current_FSM_FFd2_4111
    );
  xyz_selector_current_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X53Y42",
      INIT => '0'
    )
    port map (
      I => xyz_selector_current_FSM_FFd3_DXMUX_14451,
      CE => xyz_selector_current_FSM_FFd3_CEINV_14442,
      CLK => xyz_selector_current_FSM_FFd3_CLKINV_14443,
      SET => GND,
      RST => GND,
      O => xyz_selector_current_FSM_FFd3_4120
    );
  uart_load_data_timings_unit_Div16_cmp_eq000044 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X19Y59"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_Div16_cmp_eq00007_0,
      ADR1 => uart_load_data_timings_unit_Div16_cmp_eq000019_0,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_Div16_cmp_eq000042_4164,
      O => uart_load_data_timings_unit_Div16_cmp_eq0000
    );
  uart_load_data_timings_unit_Top16 : X_FF
    generic map(
      LOC => "SLICE_X19Y59",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_Top16_DXMUX_14484,
      CE => VCC,
      CLK => uart_load_data_timings_unit_Top16_CLKINV_14467,
      SET => GND,
      RST => uart_load_data_timings_unit_Top16_FFX_RSTAND_14489,
      O => uart_load_data_timings_unit_Top16_4154
    );
  uart_load_data_timings_unit_Top16_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X19Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => uart_load_data_timings_unit_Top16_FFX_RSTAND_14489
    );
  sig_vram_data_wr_current_0_mux000015 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X43Y48"
    )
    port map (
      ADR0 => state_current_FSM_FFd4_4137,
      ADR1 => state_current_FSM_FFd5_4138,
      ADR2 => N6,
      ADR3 => state_current_FSM_FFd3_4098,
      O => sig_vram_data_wr_current_0_mux000015_14548
    );
  uart_load_data_timings_unit_RxDiv_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_1_DXMUX_13916,
      CE => uart_load_data_timings_unit_RxDiv_1_CEINV_13889,
      CLK => uart_load_data_timings_unit_RxDiv_1_CLKINV_13890,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_1_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(1)
    );
  seven_segments_Count_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y59",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count_1_DYMUX_13945,
      CE => VCC,
      CLK => seven_segments_Count_1_CLKINV_13936,
      SET => GND,
      RST => seven_segments_Count_1_SRINV_13937,
      O => seven_segments_Count(0)
    );
  seven_segments_Count_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"0666",
      LOC => "SLICE_X27Y59"
    )
    port map (
      ADR0 => seven_segments_Count(1),
      ADR1 => seven_segments_Count(0),
      ADR2 => seven_segments_Count(5),
      ADR3 => seven_segments_Count(4),
      O => seven_segments_Count_mux0000_1_Q
    );
  seven_segments_Count_1 : X_FF
    generic map(
      LOC => "SLICE_X27Y59",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count_1_DXMUX_13959,
      CE => VCC,
      CLK => seven_segments_Count_1_CLKINV_13936,
      SET => GND,
      RST => seven_segments_Count_1_SRINV_13937,
      O => seven_segments_Count(1)
    );
  uart_load_data_timings_unit_RxDiv_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_3_DYMUX_13988,
      CE => uart_load_data_timings_unit_RxDiv_3_CEINV_13977,
      CLK => uart_load_data_timings_unit_RxDiv_3_CLKINV_13978,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_3_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(2)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001211 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X16Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv_addsub0000(3),
      ADR2 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR3 => uart_load_data_reception_unit_ClrDiv_4153,
      O => uart_load_data_timings_unit_RxDiv_mux0001(28)
    );
  uart_load_data_timings_unit_RxDiv_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_3_DXMUX_14004,
      CE => uart_load_data_timings_unit_RxDiv_3_CEINV_13977,
      CLK => uart_load_data_timings_unit_RxDiv_3_CLKINV_13978,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_3_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(3)
    );
  uart_load_data_timings_unit_RxDiv_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_5_DYMUX_14034,
      CE => uart_load_data_timings_unit_RxDiv_5_CEINV_14023,
      CLK => uart_load_data_timings_unit_RxDiv_5_CLKINV_14024,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_5_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(4)
    );
  sig_uart_bytes_received_current_6 : X_FF
    generic map(
      LOC => "SLICE_X40Y36",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_7_DYMUX_13783,
      CE => sig_uart_bytes_received_current_7_CEINV_13774,
      CLK => sig_uart_bytes_received_current_7_CLKINV_13775,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(6)
    );
  sig_uart_bytes_received_current_mux0000_23_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X40Y36"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current_addsub0000(7),
      ADR1 => sig_uart_bytes_received_current(7),
      ADR2 => N01_0,
      ADR3 => state_current_FSM_FFd6_4156,
      O => sig_uart_bytes_received_current_mux0000(23)
    );
  sig_uart_bytes_received_current_7 : X_FF
    generic map(
      LOC => "SLICE_X40Y36",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_7_DXMUX_13795,
      CE => sig_uart_bytes_received_current_7_CEINV_13774,
      CLK => sig_uart_bytes_received_current_7_CLKINV_13775,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(7)
    );
  sig_uart_bytes_received_current_8 : X_FF
    generic map(
      LOC => "SLICE_X40Y39",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_9_DYMUX_13821,
      CE => sig_uart_bytes_received_current_9_CEINV_13812,
      CLK => sig_uart_bytes_received_current_9_CLKINV_13813,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(8)
    );
  sig_uart_bytes_received_current_mux0000_21_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X40Y39"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current_addsub0000(9),
      ADR1 => state_current_FSM_FFd6_4156,
      ADR2 => N01_0,
      ADR3 => sig_uart_bytes_received_current(9),
      O => sig_uart_bytes_received_current_mux0000(21)
    );
  sig_uart_bytes_received_current_9 : X_FF
    generic map(
      LOC => "SLICE_X40Y39",
      INIT => '0'
    )
    port map (
      I => sig_uart_bytes_received_current_9_DXMUX_13833,
      CE => sig_uart_bytes_received_current_9_CEINV_13812,
      CLK => sig_uart_bytes_received_current_9_CLKINV_13813,
      SET => GND,
      RST => GND,
      O => sig_uart_bytes_received_current(9)
    );
  seven_segments_LED_2 : X_FF
    generic map(
      LOC => "SLICE_X64Y75",
      INIT => '0'
    )
    port map (
      I => seven_segments_LED_3_DYMUX_13861,
      CE => seven_segments_LED_3_CEINVNOT,
      CLK => seven_segments_LED_3_CLKINV_13852,
      SET => GND,
      RST => GND,
      O => seven_segments_LED(2)
    );
  seven_segments_Result_3_1 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X64Y75"
    )
    port map (
      ADR0 => seven_segments_Glide(0),
      ADR1 => seven_segments_Glide(2),
      ADR2 => seven_segments_Glide(1),
      ADR3 => seven_segments_Glide(3),
      O => seven_segments_Result(3)
    );
  seven_segments_LED_3 : X_FF
    generic map(
      LOC => "SLICE_X64Y75",
      INIT => '0'
    )
    port map (
      I => seven_segments_LED_3_DXMUX_13873,
      CE => seven_segments_LED_3_CEINVNOT,
      CLK => seven_segments_LED_3_CLKINV_13852,
      SET => GND,
      RST => GND,
      O => seven_segments_LED(3)
    );
  uart_load_data_timings_unit_RxDiv_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_1_DYMUX_13900,
      CE => uart_load_data_timings_unit_RxDiv_1_CEINV_13889,
      CLK => uart_load_data_timings_unit_RxDiv_1_CLKINV_13890,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_1_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(0)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001241 : X_LUT4
    generic map(
      INIT => X"000A",
      LOC => "SLICE_X16Y26"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_addsub0000(1),
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR3 => uart_load_data_reception_unit_ClrDiv_4153,
      O => uart_load_data_timings_unit_RxDiv_mux0001(30)
    );
  vga_control_hc_and0000131 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X54Y2"
    )
    port map (
      ADR0 => vga_control_hc(3),
      ADR1 => vga_control_hc(4),
      ADR2 => vga_control_hc(2),
      ADR3 => vga_control_hc(7),
      O => vga_control_hc_and0000131_14572
    );
  inst_LPM_FF_0 : X_FF
    generic map(
      LOC => "SLICE_X58Y3",
      INIT => '0'
    )
    port map (
      I => inst_LPM_FF_1_DYMUX_14594,
      CE => VCC,
      CLK => inst_LPM_FF_1_CLKINV_14592,
      SET => GND,
      RST => GND,
      O => inst_LPM_FF_0_4117
    );
  inst_LPM_FF_1 : X_FF
    generic map(
      LOC => "SLICE_X58Y3",
      INIT => '0'
    )
    port map (
      I => inst_LPM_FF_1_DXMUX_14599,
      CE => VCC,
      CLK => inst_LPM_FF_1_CLKINV_14592,
      SET => GND,
      RST => GND,
      O => inst_LPM_FF_1_4118
    );
  led_tl_1_1 : X_LUT4
    generic map(
      INIT => X"0033",
      LOC => "SLICE_X37Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => state_current_FSM_FFd1_4135,
      ADR2 => VCC,
      ADR3 => state_current_FSM_FFd2_4110,
      O => led_tl_1_OBUF_14624
    );
  vga_control_hs244 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X64Y9"
    )
    port map (
      ADR0 => vga_control_hc(7),
      ADR1 => vga_control_hc(8),
      ADR2 => N42,
      ADR3 => vga_control_hc(9),
      O => hs_tl_OBUF_14672
    );
  uart_load_data_reception_unit_RxBitCnt_mux0000_31_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X35Y10"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(0),
      ADR1 => uart_load_data_reception_unit_N01_0,
      ADR2 => uart_load_data_reception_unit_N11,
      ADR3 => uart_load_data_reception_unit_RxBitCnt_addsub0000(0),
      O => uart_load_data_reception_unit_RxBitCnt_mux0000(31)
    );
  uart_load_data_timings_unit_RxDiv_8 : X_FF
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_9_DYMUX_14159,
      CE => uart_load_data_timings_unit_RxDiv_9_CEINV_14148,
      CLK => uart_load_data_timings_unit_RxDiv_9_CLKINV_14149,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_9_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(8)
    );
  uart_load_data_timings_unit_Mmux_RxDiv_mux0001151 : X_LUT4
    generic map(
      INIT => X"0022",
      LOC => "SLICE_X16Y31"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv_addsub0000(9),
      ADR1 => uart_load_data_timings_unit_RxDiv_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_ClrDiv_4153,
      O => uart_load_data_timings_unit_RxDiv_mux0001(22)
    );
  uart_load_data_timings_unit_RxDiv_9 : X_FF
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => '0'
    )
    port map (
      I => uart_load_data_timings_unit_RxDiv_9_DXMUX_14175,
      CE => uart_load_data_timings_unit_RxDiv_9_CEINV_14148,
      CLK => uart_load_data_timings_unit_RxDiv_9_CLKINV_14149,
      SET => GND,
      RST => uart_load_data_timings_unit_RxDiv_9_SRINVNOT,
      O => uart_load_data_timings_unit_RxDiv(9)
    );
  vga_control_vidon_and00008_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X55Y7"
    )
    port map (
      ADR0 => vga_control_hc(5),
      ADR1 => vga_control_hc(4),
      ADR2 => vga_control_hc(6),
      ADR3 => vga_control_hc(7),
      O => N36
    );
  seven_segments_Mrom_LEDOut31 : X_LUT4
    generic map(
      INIT => X"9086",
      LOC => "SLICE_X66Y77"
    )
    port map (
      ADR0 => seven_segments_LED(0),
      ADR1 => seven_segments_LED(2),
      ADR2 => seven_segments_LED(1),
      ADR3 => seven_segments_LED(3),
      O => led_out_tl_3_OBUF_14228
    );
  seven_segments_Mrom_LEDOut111 : X_LUT4
    generic map(
      INIT => X"98E0",
      LOC => "SLICE_X67Y77"
    )
    port map (
      ADR0 => seven_segments_LED(3),
      ADR1 => seven_segments_LED(1),
      ADR2 => seven_segments_LED(2),
      ADR3 => seven_segments_LED(0),
      O => led_out_tl_1_OBUF_14252
    );
  seven_segments_Mrom_LEDOut51 : X_LUT4
    generic map(
      INIT => X"4B02",
      LOC => "SLICE_X66Y75"
    )
    port map (
      ADR0 => seven_segments_LED(1),
      ADR1 => seven_segments_LED(2),
      ADR2 => seven_segments_LED(3),
      ADR3 => seven_segments_LED(0),
      O => led_out_tl_5_OBUF_14276
    );
  seven_segments_Count_mux0000_5_11 : X_LUT4
    generic map(
      INIT => X"64EC",
      LOC => "SLICE_X30Y58"
    )
    port map (
      ADR0 => seven_segments_Count(4),
      ADR1 => seven_segments_Count(5),
      ADR2 => seven_segments_Count_mux0000_4_bdd0_0,
      ADR3 => seven_segments_Count_mux0000_0_bdd0,
      O => seven_segments_Count_mux0000_5_Q
    );
  seven_segments_Period1uS : X_FF
    generic map(
      LOC => "SLICE_X30Y58",
      INIT => '0'
    )
    port map (
      I => seven_segments_Period1uS_DXMUX_14320,
      CE => seven_segments_Period1uS_CEINVNOT,
      CLK => seven_segments_Period1uS_CLKINV_14305,
      SET => GND,
      RST => GND,
      O => seven_segments_Period1uS_3817
    );
  seven_segments_Count_mux0000_3_11 : X_LUT4
    generic map(
      INIT => X"0707",
      LOC => "SLICE_X26Y59"
    )
    port map (
      ADR0 => seven_segments_Count(4),
      ADR1 => seven_segments_Count(5),
      ADR2 => seven_segments_Count_mux0000_3_bdd0,
      ADR3 => VCC,
      O => seven_segments_Count_mux0000_3_Q
    );
  seven_segments_Count_3 : X_FF
    generic map(
      LOC => "SLICE_X26Y59",
      INIT => '0'
    )
    port map (
      I => seven_segments_Count_3_DXMUX_14353,
      CE => VCC,
      CLK => seven_segments_Count_3_CLKINV_14336,
      SET => GND,
      RST => seven_segments_Count_3_FFX_RSTAND_14358,
      O => seven_segments_Count(3)
    );
  seven_segments_Count_3_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y59",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_tl_IBUF_4072,
      O => seven_segments_Count_3_FFX_RSTAND_14358
    );
  vga_control_vc_and0000_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X54Y1"
    )
    port map (
      ADR0 => vga_control_vc(3),
      ADR1 => vga_control_vsenable_4167,
      ADR2 => vga_control_clkdiv_flag_3833,
      ADR3 => vga_control_vc(9),
      O => N38
    );
  state_current_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X43Y49",
      INIT => '0'
    )
    port map (
      I => state_current_FSM_FFd4_DYMUX_14405,
      CE => VCC,
      CLK => state_current_FSM_FFd4_CLKINV_14402,
      SET => GND,
      RST => state_current_FSM_FFd4_SRINVNOT,
      O => state_current_FSM_FFd3_4098
    );
  state_current_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X43Y49",
      INIT => '0'
    )
    port map (
      I => state_current_FSM_FFd4_DXMUX_14413,
      CE => VCC,
      CLK => state_current_FSM_FFd4_CLKINV_14402,
      SET => GND,
      RST => state_current_FSM_FFd4_SRINVNOT,
      O => state_current_FSM_FFd4_4137
    );
  vga_control_clkdiv_flag : X_SFF
    generic map(
      LOC => "SLICE_X53Y11",
      INIT => '1'
    )
    port map (
      I => vga_control_clkdiv_flag_DYMUX_14836,
      CE => VCC,
      CLK => vga_control_clkdiv_flag_CLKINV_14833,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => vga_control_clkdiv_flag_SRINV_14834,
      O => vga_control_clkdiv_flag_3833
    );
  seven_segments_LED_1 : X_FF
    generic map(
      LOC => "SLICE_X65Y74",
      INIT => '0'
    )
    port map (
      I => seven_segments_LED_0_DYMUX_14860,
      CE => seven_segments_LED_0_CEINVNOT,
      CLK => seven_segments_LED_0_CLKINV_14850,
      SET => GND,
      RST => GND,
      O => seven_segments_LED(1)
    );
  seven_segments_LED_0 : X_FF
    generic map(
      LOC => "SLICE_X65Y74",
      INIT => '0'
    )
    port map (
      I => seven_segments_LED_0_DXMUX_14866,
      CE => seven_segments_LED_0_CEINVNOT,
      CLK => seven_segments_LED_0_CLKINV_14850,
      SET => GND,
      RST => GND,
      O => seven_segments_LED(0)
    );
  seven_segments_Glide_0 : X_FF
    generic map(
      LOC => "SLICE_X64Y74",
      INIT => '0'
    )
    port map (
      I => seven_segments_Glide_1_DYMUX_14880,
      CE => VCC,
      CLK => seven_segments_Glide_1_CLKINV_14877,
      SET => GND,
      RST => seven_segments_Glide_1_SRINV_14878,
      O => seven_segments_Glide(0)
    );
  seven_segments_Glide_1 : X_FF
    generic map(
      LOC => "SLICE_X64Y74",
      INIT => '0'
    )
    port map (
      I => seven_segments_Glide_1_DXMUX_14888,
      CE => VCC,
      CLK => seven_segments_Glide_1_CLKINV_14877,
      SET => GND,
      RST => seven_segments_Glide_1_SRINV_14878,
      O => seven_segments_Glide(1)
    );
  seven_segments_Glide_2 : X_FF
    generic map(
      LOC => "SLICE_X65Y75",
      INIT => '0'
    )
    port map (
      I => seven_segments_Glide_3_DYMUX_14904,
      CE => VCC,
      CLK => seven_segments_Glide_3_CLKINV_14901,
      SET => GND,
      RST => seven_segments_Glide_3_SRINV_14902,
      O => seven_segments_Glide(2)
    );
  seven_segments_Glide_3 : X_FF
    generic map(
      LOC => "SLICE_X65Y75",
      INIT => '0'
    )
    port map (
      I => seven_segments_Glide_3_DXMUX_14912,
      CE => VCC,
      CLK => seven_segments_Glide_3_CLKINV_14901,
      SET => GND,
      RST => seven_segments_Glide_3_SRINV_14902,
      O => seven_segments_Glide(3)
    );
  seven_segments_reflash_1 : X_FF
    generic map(
      LOC => "SLICE_X67Y82",
      INIT => '0'
    )
    port map (
      I => seven_segments_reflash_0_DYMUX_14937,
      CE => seven_segments_reflash_0_CEINVNOT,
      CLK => seven_segments_reflash_0_CLKINV_14927,
      SET => GND,
      RST => GND,
      O => seven_segments_reflash(1)
    );
  seven_segments_reflash_0 : X_FF
    generic map(
      LOC => "SLICE_X67Y82",
      INIT => '0'
    )
    port map (
      I => seven_segments_reflash_0_DXMUX_14943,
      CE => seven_segments_reflash_0_CEINVNOT,
      CLK => seven_segments_reflash_0_CLKINV_14927,
      SET => GND,
      RST => GND,
      O => seven_segments_reflash(0)
    );
  video_driver_1_sig_pixel_next_and0000_f6_F5_I1_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_pixel_next_and0000_f6_F5_I1_F5MUX_9136,
      O => video_driver_1_sig_pixel_next_and0000_f6_F5_I1
    );
  video_driver_1_sig_pixel_next_and0000_f6_F5_I1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X52Y4"
    )
    port map (
      IA => video_driver_1_sig_pixel_next_and0000_f6_F5_I1_G,
      IB => NLW_video_driver_1_sig_pixel_next_and0000_f6_F5_I1_F5MUX_IB_UNCONNECTED,
      SEL => video_driver_1_sig_pixel_next_and0000_f6_F5_I1_BXINV_9135,
      O => video_driver_1_sig_pixel_next_and0000_f6_F5_I1_F5MUX_9136
    );
  video_driver_1_sig_pixel_next_and0000_f6_F5_I1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => video_driver_1_sig_pixel_next_and0000_f6_F5_I1_BXINV_9135
    );
  video_driver_1_sig_pixel_next_and0000_f6_F5_I1_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_pixel_next_and0000_f6_F5_I1_F6MUX_9134,
      O => video_driver_1_sig_pixel_next_and0000_f6
    );
  video_driver_1_sig_pixel_next_and0000_f6_F5_I1_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X52Y4"
    )
    port map (
      IA => video_driver_1_sig_pixel_next_and0000_f5,
      IB => video_driver_1_sig_pixel_next_and0000_f6_F5_I1,
      SEL => video_driver_1_sig_pixel_next_and0000_f6_F5_I1_BYINV_9123,
      O => video_driver_1_sig_pixel_next_and0000_f6_F5_I1_F6MUX_9134
    );
  video_driver_1_sig_pixel_next_and0000_f6_F5_I1_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => vga_control_pixel_row_addsub0000_8_XORG_5170,
      O => video_driver_1_sig_pixel_next_and0000_f6_F5_I1_BYINV_9123
    );
  video_driver_1_sig_pixel_next_and0000_f6_F5_I1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X52Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => video_driver_1_sig_pixel_next_and0000_f6_F5_I1_G
    );
  video_driver_1_sig_pixel_next_and0000_f7_F6_I0_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_pixel_next_and0000_f7_F6_I0_F6MUX_9173,
      O => video_driver_1_sig_pixel_next_and0000_f7_F6_I0
    );
  video_driver_1_sig_pixel_next_and0000_f7_F6_I0_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X53Y4"
    )
    port map (
      IA => video_driver_1_sig_pixel_next_and0000_f7_MUXF6_I0_F5_I0,
      IB => video_driver_1_sig_pixel_next_and0000_f7_F6_I0_FXINA,
      SEL => video_driver_1_sig_pixel_next_and0000_f7_F6_I0_BYINV_9171,
      O => video_driver_1_sig_pixel_next_and0000_f7_F6_I0_F6MUX_9173
    );
  video_driver_1_sig_pixel_next_and0000_f7_F6_I0_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => video_driver_1_sig_pixel_next_and0000_f7_F6_I0_BYINV_9171
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_RxBitCnt(1),
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_0_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(3),
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_2_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(4),
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_RxBitCnt(5),
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_4_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y11"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_6_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(9),
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_8_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(10),
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_10_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_12_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_RxBitCnt(14),
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_14_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_RxBitCnt(16),
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y16"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_16_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(19),
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_18_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_RxBitCnt(20),
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y18"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_20_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(23),
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_22_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(24),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y20"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_24_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_reception_unit_RxBitCnt(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(27),
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_26_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_reception_unit_RxBitCnt(28),
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_F
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y22"
    )
    port map (
      ADR0 => uart_load_data_reception_unit_RxBitCnt(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_28_G
    );
  uart_load_data_reception_unit_RxBitCnt_addsub0000_30_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_reception_unit_RxBitCnt(30),
      O => uart_load_data_reception_unit_RxBitCnt_addsub0000_30_F
    );
  uart_load_data_timings_unit_Result_0_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X15Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_Div16(1),
      O => uart_load_data_timings_unit_Result_0_1_G
    );
  uart_load_data_timings_unit_Result_2_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X15Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_Div16(2),
      ADR3 => VCC,
      O => uart_load_data_timings_unit_Result_2_1_F
    );
  uart_load_data_timings_unit_Result_2_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X15Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_Div16(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_Result_2_1_G
    );
  uart_load_data_timings_unit_Result_4_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X15Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_Div16(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_Result_4_1_F
    );
  uart_load_data_timings_unit_Result_4_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X15Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_Div16(5),
      ADR3 => VCC,
      O => uart_load_data_timings_unit_Result_4_1_G
    );
  uart_load_data_timings_unit_Result_6_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X15Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_Div16(6),
      O => uart_load_data_timings_unit_Result_6_1_F
    );
  uart_load_data_timings_unit_Result_6_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X15Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_Div16(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_Result_6_1_G
    );
  uart_load_data_timings_unit_Result_8_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X15Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_Div16(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_Result_8_1_F
    );
  uart_load_data_timings_unit_Result_8_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X15Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_Div16(9),
      ADR3 => VCC,
      O => uart_load_data_timings_unit_Result_8_1_G
    );
  uart_load_data_timings_unit_Result_10_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X15Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_Div16(10),
      O => uart_load_data_timings_unit_Result_10_1_F
    );
  vga_control_pixel_row_addsub0000_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X49Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_control_vc(0),
      O => vga_control_pixel_row_addsub0000_0_F
    );
  vga_control_pixel_row_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X49Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_control_vc(1),
      O => vga_control_pixel_row_addsub0000_0_G
    );
  vga_control_pixel_row_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X49Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_control_vc(2),
      ADR3 => VCC,
      O => vga_control_pixel_row_addsub0000_2_F
    );
  vga_control_pixel_row_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X49Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_control_vc(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_control_pixel_row_addsub0000_2_G
    );
  vga_control_pixel_row_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X49Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_control_vc(4),
      ADR3 => VCC,
      O => vga_control_pixel_row_addsub0000_4_F
    );
  Result_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => cycles_current(0),
      O => Result_0_F
    );
  sig_uart_bytes_received_current_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X41Y35"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_0_G
    );
  sig_uart_bytes_received_current_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X41Y36"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_2_F
    );
  sig_uart_bytes_received_current_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_uart_bytes_received_current(3),
      O => sig_uart_bytes_received_current_addsub0000_2_G
    );
  sig_uart_bytes_received_current_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X41Y37"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_4_F
    );
  sig_uart_bytes_received_current_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_uart_bytes_received_current(5),
      O => sig_uart_bytes_received_current_addsub0000_4_G
    );
  sig_uart_bytes_received_current_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_uart_bytes_received_current(6),
      O => sig_uart_bytes_received_current_addsub0000_6_F
    );
  sig_uart_bytes_received_current_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X41Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_uart_bytes_received_current(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_6_G
    );
  sig_uart_bytes_received_current_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_uart_bytes_received_current(8),
      O => sig_uart_bytes_received_current_addsub0000_8_F
    );
  sig_uart_bytes_received_current_addsub0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X41Y39"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_8_G
    );
  sig_uart_bytes_received_current_addsub0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X41Y40"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_10_F
    );
  sig_uart_bytes_received_current_addsub0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X41Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_uart_bytes_received_current(11),
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_10_G
    );
  sig_uart_bytes_received_current_addsub0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X41Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_uart_bytes_received_current(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_12_F
    );
  sig_uart_bytes_received_current_addsub0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_uart_bytes_received_current(13),
      O => sig_uart_bytes_received_current_addsub0000_12_G
    );
  sig_uart_bytes_received_current_addsub0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_uart_bytes_received_current(14),
      O => sig_uart_bytes_received_current_addsub0000_14_F
    );
  sig_uart_bytes_received_current_addsub0000_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X41Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_uart_bytes_received_current(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_14_G
    );
  sig_uart_bytes_received_current_addsub0000_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_uart_bytes_received_current(16),
      O => sig_uart_bytes_received_current_addsub0000_16_F
    );
  sig_uart_bytes_received_current_addsub0000_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X41Y43"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_16_G
    );
  sig_uart_bytes_received_current_addsub0000_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_uart_bytes_received_current(18),
      O => sig_uart_bytes_received_current_addsub0000_18_F
    );
  sig_uart_bytes_received_current_addsub0000_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X41Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_uart_bytes_received_current(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_18_G
    );
  sig_uart_bytes_received_current_addsub0000_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_uart_bytes_received_current(20),
      O => sig_uart_bytes_received_current_addsub0000_20_F
    );
  sig_uart_bytes_received_current_addsub0000_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X41Y45"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_20_G
    );
  sig_uart_bytes_received_current_addsub0000_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_uart_bytes_received_current(22),
      O => sig_uart_bytes_received_current_addsub0000_22_F
    );
  sig_uart_bytes_received_current_addsub0000_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X41Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_uart_bytes_received_current(23),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_22_G
    );
  sig_uart_bytes_received_current_addsub0000_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_uart_bytes_received_current(24),
      O => sig_uart_bytes_received_current_addsub0000_24_F
    );
  sig_uart_bytes_received_current_addsub0000_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X41Y47"
    )
    port map (
      ADR0 => sig_uart_bytes_received_current(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_24_G
    );
  sig_uart_bytes_received_current_addsub0000_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X41Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_uart_bytes_received_current(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_26_F
    );
  sig_uart_bytes_received_current_addsub0000_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X41Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_uart_bytes_received_current(27),
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_26_G
    );
  sig_uart_bytes_received_current_addsub0000_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_uart_bytes_received_current(28),
      O => sig_uart_bytes_received_current_addsub0000_28_F
    );
  sig_uart_bytes_received_current_addsub0000_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X41Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_uart_bytes_received_current(29),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_uart_bytes_received_current_addsub0000_28_G
    );
  seven_segments_Count1_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X47Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => seven_segments_Count1(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => seven_segments_Count1_0_G
    );
  seven_segments_Count1_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => seven_segments_Count1(2),
      O => seven_segments_Count1_2_F
    );
  seven_segments_Count1_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X47Y80"
    )
    port map (
      ADR0 => seven_segments_Count1(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => seven_segments_Count1_2_G
    );
  seven_segments_Count1_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X47Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => seven_segments_Count1(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => seven_segments_Count1_4_F
    );
  seven_segments_Count1_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X47Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => seven_segments_Count1(5),
      ADR3 => VCC,
      O => seven_segments_Count1_4_G
    );
  seven_segments_Count1_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X47Y82"
    )
    port map (
      ADR0 => seven_segments_Count1(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => seven_segments_Count1_6_F
    );
  seven_segments_Count1_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X47Y82"
    )
    port map (
      ADR0 => VCC,
      ADR1 => seven_segments_Count1(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => seven_segments_Count1_6_G
    );
  seven_segments_Count1_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X47Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => seven_segments_Count1(8),
      ADR3 => VCC,
      O => seven_segments_Count1_8_F
    );
  vga_control_hc_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_control_hc(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_control_hc_0_G
    );
  vga_control_hc_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y3"
    )
    port map (
      ADR0 => vga_control_hc(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_control_hc_2_F
    );
  vga_control_hc_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_control_hc(3),
      O => vga_control_hc_2_G
    );
  vga_control_hc_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_control_hc(4),
      O => vga_control_hc_4_F
    );
  vga_control_hc_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y4"
    )
    port map (
      ADR0 => vga_control_hc(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_control_hc_4_G
    );
  vga_control_hc_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_control_hc(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_control_hc_6_F
    );
  vga_control_hc_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_control_hc(7),
      O => vga_control_hc_6_G
    );
  vga_control_hc_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y6"
    )
    port map (
      ADR0 => vga_control_hc(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_control_hc_8_F
    );
  seven_segments_Count2_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => seven_segments_Count2(1),
      ADR3 => VCC,
      O => seven_segments_Count2_0_G
    );
  seven_segments_Count2_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => seven_segments_Count2(2),
      O => seven_segments_Count2_2_F
    );
  seven_segments_Count2_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => seven_segments_Count2(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => seven_segments_Count2_2_G
    );
  seven_segments_Count2_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y82"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => seven_segments_Count2(4),
      ADR3 => VCC,
      O => seven_segments_Count2_4_F
    );
  seven_segments_Count2_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y82"
    )
    port map (
      ADR0 => seven_segments_Count2(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => seven_segments_Count2_4_G
    );
  seven_segments_Count2_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => seven_segments_Count2(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => seven_segments_Count2_6_F
    );
  seven_segments_Count2_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => seven_segments_Count2(7),
      O => seven_segments_Count2_6_G
    );
  seven_segments_Count2_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y84"
    )
    port map (
      ADR0 => seven_segments_Count2(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => seven_segments_Count2_8_F
    );
  vga_control_vc_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X51Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_control_vc(1),
      O => vga_control_vc_0_G
    );
  vga_control_vc_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X51Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_control_vc(2),
      ADR3 => VCC,
      O => vga_control_vc_2_F
    );
  vga_control_vc_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X51Y1"
    )
    port map (
      ADR0 => vga_control_vc(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_control_vc_2_G
    );
  vga_control_vc_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X51Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_control_vc(4),
      ADR3 => VCC,
      O => vga_control_vc_4_F
    );
  vga_control_vc_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X51Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_control_vc(5),
      O => vga_control_vc_4_G
    );
  vga_control_vc_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X51Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_control_vc(6),
      ADR3 => VCC,
      O => vga_control_vc_6_F
    );
  vga_control_vc_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X51Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_control_vc(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_control_vc_6_G
    );
  vga_control_vc_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X51Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_control_vc(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_control_vc_8_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X17Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_0_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X17Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X17Y28"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_2_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X17Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv(4),
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X17Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv(5),
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_4_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X17Y30"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X17Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv(7),
      O => uart_load_data_timings_unit_RxDiv_addsub0000_6_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X17Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X17Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv(9),
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_8_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X17Y32"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X17Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv(11),
      O => uart_load_data_timings_unit_RxDiv_addsub0000_10_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X17Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv(12),
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X17Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_12_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X17Y34"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X17Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv(15),
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_14_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X17Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv(16),
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X17Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_16_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X17Y36"
    )
    port map (
      ADR0 => uart_load_data_timings_unit_RxDiv(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X17Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv(19),
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_18_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X17Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv(20),
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X17Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_20_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X17Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X17Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv(23),
      O => uart_load_data_timings_unit_RxDiv_addsub0000_22_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X17Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv(24),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X17Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv(25),
      O => uart_load_data_timings_unit_RxDiv_addsub0000_24_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X17Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X17Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv(27),
      O => uart_load_data_timings_unit_RxDiv_addsub0000_26_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X17Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => uart_load_data_timings_unit_RxDiv(28),
      ADR2 => VCC,
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_F
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X17Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => uart_load_data_timings_unit_RxDiv(29),
      O => uart_load_data_timings_unit_RxDiv_addsub0000_28_G
    );
  uart_load_data_timings_unit_RxDiv_addsub0000_30_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X17Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => uart_load_data_timings_unit_RxDiv(30),
      ADR3 => VCC,
      O => uart_load_data_timings_unit_RxDiv_addsub0000_30_F
    );
  sig_ram_address_current_share0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(1),
      O => sig_ram_address_current_share0000_0_G
    );
  sig_ram_address_current_share0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_ram_address_current(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_2_F
    );
  sig_ram_address_current_share0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(3),
      O => sig_ram_address_current_share0000_2_G
    );
  sig_ram_address_current_share0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(4),
      O => sig_ram_address_current_share0000_4_F
    );
  sig_ram_address_current_share0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_ram_address_current(5),
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_4_G
    );
  sig_ram_address_current_share0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(6),
      O => sig_ram_address_current_share0000_6_F
    );
  sig_ram_address_current_share0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y46"
    )
    port map (
      ADR0 => sig_ram_address_current(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_6_G
    );
  sig_ram_address_current_share0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y47"
    )
    port map (
      ADR0 => sig_ram_address_current(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_8_F
    );
  sig_ram_address_current_share0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(9),
      O => sig_ram_address_current_share0000_8_G
    );
  sig_ram_address_current_share0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(10),
      O => sig_ram_address_current_share0000_10_F
    );
  sig_ram_address_current_share0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_ram_address_current(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_10_G
    );
  sig_ram_address_current_share0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_ram_address_current(12),
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_12_F
    );
  sig_ram_address_current_share0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y49"
    )
    port map (
      ADR0 => sig_ram_address_current(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_12_G
    );
  sig_ram_address_current_share0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(14),
      O => sig_ram_address_current_share0000_14_F
    );
  sig_ram_address_current_share0000_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y50"
    )
    port map (
      ADR0 => sig_ram_address_current(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_14_G
    );
  sig_ram_address_current_share0000_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_ram_address_current(16),
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_16_F
    );
  sig_ram_address_current_share0000_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y51"
    )
    port map (
      ADR0 => sig_ram_address_current(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_16_G
    );
  sig_ram_address_current_share0000_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_ram_address_current(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_18_F
    );
  sig_ram_address_current_share0000_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_ram_address_current(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_18_G
    );
  sig_ram_address_current_share0000_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y53"
    )
    port map (
      ADR0 => sig_ram_address_current(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_20_F
    );
  sig_ram_address_current_share0000_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_ram_address_current(21),
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_20_G
    );
  sig_ram_address_current_share0000_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_ram_address_current(22),
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_22_F
    );
  sig_ram_address_current_share0000_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_ram_address_current(23),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_22_G
    );
  sig_ram_address_current_share0000_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_ram_address_current(24),
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_24_F
    );
  sig_ram_address_current_share0000_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(25),
      O => sig_ram_address_current_share0000_24_G
    );
  sig_ram_address_current_share0000_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_ram_address_current(26),
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_26_F
    );
  sig_ram_address_current_share0000_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_ram_address_current(27),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_26_G
    );
  sig_ram_address_current_share0000_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_ram_address_current(28),
      O => sig_ram_address_current_share0000_28_F
    );
  sig_ram_address_current_share0000_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_ram_address_current(29),
      ADR3 => VCC,
      O => sig_ram_address_current_share0000_28_G
    );
  video_driver_1_sig_pixel_next_and0000_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X52Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => video_driver_1_sig_pixel_next_and0000_F
    );
  red_out_tl_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD124",
      PATHPULSE => 638 ps
    )
    port map (
      I => blu_out_tl_0_OBUF_0,
      O => red_out_tl_0_O
    );
  red_out_tl_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD122",
      PATHPULSE => 638 ps
    )
    port map (
      I => blu_out_tl_0_OBUF_0,
      O => red_out_tl_1_O
    );
  red_out_tl_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD120",
      PATHPULSE => 638 ps
    )
    port map (
      I => blu_out_tl_0_OBUF_0,
      O => red_out_tl_2_O
    );
  grn_out_tl_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD116",
      PATHPULSE => 638 ps
    )
    port map (
      I => blu_out_tl_0_OBUF_0,
      O => grn_out_tl_0_O
    );
  grn_out_tl_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD114",
      PATHPULSE => 638 ps
    )
    port map (
      I => blu_out_tl_0_OBUF_0,
      O => grn_out_tl_1_O
    );
  grn_out_tl_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD118",
      PATHPULSE => 638 ps
    )
    port map (
      I => blu_out_tl_0_OBUF_0,
      O => grn_out_tl_2_O
    );
  led_tl_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD157",
      PATHPULSE => 638 ps
    )
    port map (
      I => led_tl_0_OBUF_14615,
      O => led_tl_0_O
    );
  led_tl_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD146",
      PATHPULSE => 638 ps
    )
    port map (
      I => led_tl_1_OBUF_14624,
      O => led_tl_1_O
    );
  led_tl_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD142",
      PATHPULSE => 638 ps
    )
    port map (
      I => led_tl_2_OUTPUT_OFF_O1INV_9271,
      O => led_tl_2_O
    );
  led_tl_2_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD142",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => led_tl_2_OUTPUT_OFF_O1INV_9271
    );
  led_tl_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD131",
      PATHPULSE => 638 ps
    )
    port map (
      I => led_tl_3_OUTPUT_OFF_O1INV_9279,
      O => led_tl_3_O
    );
  led_tl_3_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD131",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => led_tl_3_OUTPUT_OFF_O1INV_9279
    );
  hs_tl_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD102",
      PATHPULSE => 638 ps
    )
    port map (
      I => hs_tl_OBUF_14672,
      O => hs_tl_O
    );
  vs_tl_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD106",
      PATHPULSE => 638 ps
    )
    port map (
      I => vs_tl_OBUF_F5MUX_9542,
      O => vs_tl_O
    );
  tx_tl_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD148",
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_tl_OUTPUT_OFF_O1INV_9309,
      O => tx_tl_O
    );
  tx_tl_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD148",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => tx_tl_OUTPUT_OFF_O1INV_9309
    );
  led_select_tl_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD74",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_DigitSelect(0),
      O => led_select_tl_0_O
    );
  led_select_tl_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD71",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_DigitSelect(1),
      O => led_select_tl_1_O
    );
  led_select_tl_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD62",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_DigitSelect(2),
      O => led_select_tl_2_O
    );
  led_select_tl_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD60",
      PATHPULSE => 638 ps
    )
    port map (
      I => seven_segments_DigitSelect(3),
      O => led_select_tl_3_O
    );
  led_out_tl_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD57",
      PATHPULSE => 638 ps
    )
    port map (
      I => led_out_tl_0_OBUF_14221,
      O => led_out_tl_0_O
    );
  led_out_tl_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD61",
      PATHPULSE => 638 ps
    )
    port map (
      I => led_out_tl_1_OBUF_14252,
      O => led_out_tl_1_O
    );
  led_out_tl_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD63",
      PATHPULSE => 638 ps
    )
    port map (
      I => led_out_tl_2_OBUF_14245,
      O => led_out_tl_2_O
    );
  led_out_tl_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD72",
      PATHPULSE => 638 ps
    )
    port map (
      I => led_out_tl_3_OBUF_14228,
      O => led_out_tl_3_O
    );
  led_out_tl_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD75",
      PATHPULSE => 638 ps
    )
    port map (
      I => led_out_tl_4_OBUF_14269,
      O => led_out_tl_4_O
    );
  led_out_tl_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD80",
      PATHPULSE => 638 ps
    )
    port map (
      I => led_out_tl_5_OBUF_14276,
      O => led_out_tl_5_O
    );
  led_out_tl_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD82",
      PATHPULSE => 638 ps
    )
    port map (
      I => led_out_tl_6_OBUF_14288,
      O => led_out_tl_6_O
    );
  led_out_tl_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD85",
      PATHPULSE => 638 ps
    )
    port map (
      I => led_out_tl_7_OUTPUT_OFF_O1INV_9411,
      O => led_out_tl_7_O
    );
  led_out_tl_7_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD85",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => led_out_tl_7_OUTPUT_OFF_O1INV_9411
    );
  blu_out_tl_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD127",
      PATHPULSE => 638 ps
    )
    port map (
      I => blu_out_tl_0_OBUF_0,
      O => blu_out_tl_0_O
    );
  blu_out_tl_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD123",
      PATHPULSE => 638 ps
    )
    port map (
      I => blu_out_tl_0_OBUF_0,
      O => blu_out_tl_1_O
    );
  vs_tl_OBUF_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X56Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vs_tl_OBUF_F
    );
  vga_control_hs221_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X55Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_control_hs221_F
    );
  Mshreg_xyz_selector_current_FSM_FFd4_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 638 ps
    )
    port map (
      I => xyz_selector_current_and0000_0,
      O => xyz_selector_current_FSM_FFd4_WSG
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_13_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(5),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(13)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_12_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(4),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(12)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_11_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(3),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(11)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_10_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(2),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(10)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(1),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(9)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(0),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(8)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(7),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(7)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(6),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(6)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(5),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(5)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(4),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(4)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(3),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(3)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(2),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(2)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(1),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(1)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(0),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_ADDRB(0)
    );
  NlwBufferBlock_dpram_vram_Mram_ram1_DIA_0_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sig_vram_data_wr_current(0),
      O => NlwBufferSignal_dpram_vram_Mram_ram1_DIA(0)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_13_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(5),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(13)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_12_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(4),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(12)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_11_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(3),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(11)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_10_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(2),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(10)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(1),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(9)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(0),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(8)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(7),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(7)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(6),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(6)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(5),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(5)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(4),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(4)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(3),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(3)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(2),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(2)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(1),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(1)
    );
  NlwBufferBlock_dpram_vram_Mram_ram4_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => video_driver_1_sig_vram_addr_rd_current(0),
      O => NlwBufferSignal_dpram_vram_Mram_ram4_ADDRB(0)
    );
  NlwBlock_top_level_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_top_level_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

