// Seed: 3118916247
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  input id_3;
  output id_2;
  inout id_1;
  type_5(
      id_4, 1'h0 != 1'b0, 1
  );
  always @(posedge id_1, posedge 1) begin
    SystemTFIdentifier(id_3, 1);
    id_5 <= 1;
  end
endmodule
`default_nettype wire
