0.6
2016.4
Jan 23 2017
19:19:20
/home/dual/cs5170402/project_8/project_8.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
/home/dual/cs5170402/project_8/project_8.srcs/sim_1/imports/new/progcounter.vhd,1550178967,vhdl,/home/dual/cs5170402/project_8/project_8.srcs/sources_1/imports/new/main.vhd,,,progcounter,,,,,,,,
/home/dual/cs5170402/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd,1550192739,vhdl,/home/dual/cs5170402/project_8/project_8.srcs/sources_1/imports/new/testbencher.vhd;/home/dual/cs5170402/project_8/project_8.srcs/sources_1/new/displayinterface.vhd,,,binary_to_7segment;clockslower;debounce;four7segment,,,,,,,,
/home/dual/cs5170402/project_8/project_8.srcs/sources_1/imports/new/main.vhd,1550176560,vhdl,/home/dual/cs5170402/project_8/project_8.srcs/sources_1/imports/new/testbencher.vhd,,,main,,,,,,,,
/home/dual/cs5170402/project_8/project_8.srcs/sources_1/imports/new/testbencher.vhd,1550177846,vhdl,/home/dual/cs5170402/project_8/project_8.srcs/sources_1/new/displayinterface.vhd,,,testbencher,,,,,,,,
/home/dual/cs5170402/project_8/project_8.srcs/sources_1/new/alu.vhd,1549906472,vhdl,/home/dual/cs5170402/project_8/project_8.srcs/sources_1/imports/new/main.vhd,,,alu,,,,,,,,
/home/dual/cs5170402/project_8/project_8.srcs/sources_1/new/displayinterface.vhd,1550196863,vhdl,,,,displayinterface,,,,,,,,
/home/dual/cs5170402/project_8/project_8.srcs/sources_1/new/registerfiles.vhd,1550175535,vhdl,/home/dual/cs5170402/project_8/project_8.srcs/sources_1/imports/new/main.vhd,,,registerfiles,,,,,,,,
