# Lecture 12PVT VariationsDevice Mismatch

Copyright © 2013 by Boris Murmann

# Re-cap



* What we’ve covered so far
  * Device modeling
  * Analysis tools \(Miller approximation\, ZVTC\)
  * Fundamental stage configurations \(CS\, CG\, CD\)
* What we have implicitly assumed
  * We have nearly ideal current and voltage sources available to set up the transistors’ bias points
  * Transistor parameters and supply voltage do not vary
* The next set of lectures will move us toward the  _practical_  implementation of transistor stages
  * Focusing on biasing schemes that are insensitive to variations commonly seen in IC technology


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Overview

<span style="color:#1f497d"> _P_ </span>  <span style="color:#1f497d">rocess\, </span>  <span style="color:#1f497d"> _V_ </span>  <span style="color:#1f497d">oltage and </span>  <span style="color:#1f497d"> _T_ </span>  <span style="color:#1f497d">emperature Variations\, Device mismatch </span>

<span style="color:#1f497d">Current Mirrors</span>  <span style="color:#1f497d">Lecture 13</span>

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# PVT Variations



* PROCESS
  * Variations between production lots
  * "Slow\, Nominal and Fast" corners
* VOLTAGE
  * VDD is usually specified only within ≈10%
  * E\.g\. VDD= 3\.0…3\.6 V for our technology
* TEMPERATURE
  * Ambient temperature variations
  * \-40…85°C \(consumer\) or \-40…140°C \(automotive\)


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Process Variations

_Wafer made yesterday_ All NMOS are “slow”All PMOS are “nominal”All R are nominalAll C are “fast”

_Wafer made today_ All NMOS are “fast”All PMOS are “fast”All R are nominalAll C are “slow”

![](img/lec-12-proc_var_0.jpg)

![](img/lec-12-proc_var_1.jpg)

| <span style="color:#ffffff">Parameter</span> | <span style="color:#ffffff">“</span>  <span style="color:#ffffff">Slow</span>  <span style="color:#ffffff">”</span> | <span style="color:#ffffff">“</span>  <span style="color:#ffffff">Nominal</span>  <span style="color:#ffffff">”</span> | <span style="color:#ffffff">“</span>  <span style="color:#ffffff">Fast</span>  <span style="color:#ffffff">”</span> |
| :-: | :-: | :-: | :-: |
| <span style="color:#000000">V</span>  <span style="color:#000000">t</span> | <span style="color:#000000">0\.65V</span> | <span style="color:#000000">0\.5V</span> | <span style="color:#000000">0\.35V</span> |
| <span style="color:#000000">μC</span>  <span style="color:#000000">ox</span>  <span style="color:#000000"> \(NMOS\)</span> | <span style="color:#000000">40 </span>  <span style="color:#000000">μA</span>  <span style="color:#000000">/V</span>  <span style="color:#000000">2</span> | <span style="color:#000000">50 </span>  <span style="color:#000000">μA</span>  <span style="color:#000000">/V</span>  <span style="color:#000000">2</span> | <span style="color:#000000">60 </span>  <span style="color:#000000">μA</span>  <span style="color:#000000">/V</span>  <span style="color:#000000">2</span> |
| <span style="color:#000000">μC</span>  <span style="color:#000000">ox</span>  <span style="color:#000000"> \(PMOS\)</span> | <span style="color:#000000">20 </span>  <span style="color:#000000">μA</span>  <span style="color:#000000">/V</span>  <span style="color:#000000">2</span> | <span style="color:#000000">25 </span>  <span style="color:#000000">μA</span>  <span style="color:#000000">/V</span>  <span style="color:#000000">2</span> | <span style="color:#000000">30 </span>  <span style="color:#000000">μA</span>  <span style="color:#000000">/V</span>  <span style="color:#000000">2</span> |
| <span style="color:#000000">R</span>  <span style="color:#000000">poly2</span> | 60Ω/□ | 50Ω/□ | 40Ω/□ |
| Rnwell | 1\.4 kΩ/□ | 1 kΩ/□ | 0\.6 kΩ/□ |
| <span style="color:#000000">C</span>  <span style="color:#000000">poly\-poly2</span> | <span style="color:#000000">1\.15 </span>  <span style="color:#000000">fF</span>  <span style="color:#000000">/μm</span>  <span style="color:#000000">2</span> | <span style="color:#000000">1 </span>  <span style="color:#000000">fF</span>  <span style="color:#000000">/μm</span>  <span style="color:#000000">2</span> | <span style="color:#000000">0\.85 </span>  <span style="color:#000000">fF</span>  <span style="color:#000000">/μm</span>  <span style="color:#000000">2</span> |

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Temperature Coefficients

| <span style="color:#ffffff">Parameter</span> | <span style="color:#ffffff">Approximate TC</span> |
| :-: | :-: |
| <span style="color:#000000">V</span>  <span style="color:#000000">t</span> | \-1\.2 mV/°C |
| <span style="color:#000000">μC</span>  <span style="color:#000000">ox</span>  <span style="color:#000000"> \(NMOS\)</span> | \-0\.33 %/°C |
| <span style="color:#000000">μC</span>  <span style="color:#000000">ox</span>  <span style="color:#000000"> \(PMOS\)</span> | \-0\.33 %/°C |
| <span style="color:#000000">R</span>  <span style="color:#000000">poly2</span> | \+0\.2 %/°C |
| Rnwell | \+1 %/°C |
| <span style="color:#000000">C</span>  <span style="color:#000000">poly\-poly2</span> | \-30 ppm/°C |

\* The default temperature in Spice is 25 degrees Celsius

\* The following command sets the temperature to 100 degrees Celsius

\.temp 100

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# CS Amplifier Revisited

VB = 2\.5V

VI = 1\.5V

IB = 500μA

W/L = 10μm/1μm

R = 5kΩ

Ri = 50kΩ



* The next slide compares \.op results using two sets of conditions
  * Nominal conditions \(as in previous lectures\)
  * Fast parameters for NMOS\, temperature = \-20°C


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Spectre .dcOp Output

Instance: mn1 of modn

Model: mn1\.mosinsub

Primitive: bsim3v3

d : V\(vo\) = 2\.39129 V

g : V\(vg\) = 1\.5 V

s : val\(0\) = 0

b : val\(0\) = 0

type = n

region = sat

reversed = no

ids = 521\.704 uA

isub = 46\.2403 nA

vgs = 1\.5 V

vds = 2\.39129 V

vbs = 0 V

vgb = 1\.5 V

vdb = 2\.39129 V

vgd = \-891\.292 mV

vth = 537\.865 mV

vdsat = 631\.085

Instance: mn1 of modn

Model: mn1\.mosinsub

Primitive: bsim3v3

d : V\(vo\) = 572\.487 mV

g : V\(vg\) = 1\.5 V

s : val\(0\) = 0

b : val\(0\) = 0

type = n

region = triode

reversed = no

ids = 885\.497 uA

isub = 184\.67 aA

vgs = 1\.5 V

vds = 572\.487 mV

vbs = 0 V

vgb = 1\.5 V

vdb = 572\.487 mV

vgd = 927\.513 mV

vth = 437\.186 mV

vdsat = 722\.34 mV

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# The Challenge for Circuit Designers



* Making sure that the circuit is biased properly across all possible conditions
  * And also maintain a set of performance specs \(gain\, bandwidth\, power dissipation\, …\) in presence of parameter variations


\[Razavi\, p\. 599\]

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Process Variations in ANS



* For simplicity\, we do not want to go overboard in ANS in terms of checking our designs across PVT conditions
  * You will have ample opportunity to practice this on the job
* Nonetheless\, all of our thinking should direct us toward circuits that have a “chance” to function when PVT variations are being considered
  * The circuit as drawn and biased on slide 7 is definitely not a good candidate for practical implementation
    * We’ll look at ways to fix these issues as we go…


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Mismatch



* Upon closer inspection\, device parameters not only vary from lot\-to\-lot or wafer\-to\-wafer\, but there are also differences between closely spaced\, nominally identical devices on the same chip
  * These differences are called mismatch


![](img/lec-12-proc_var_2.jpg)

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Statistical Model



* Experiments over the past decades have shown that mismatches in device parameters \(ΔVt\, ΔC\, …\) are typically “random” and well\-described by a Gaussian distribution
  * With zero mean and a standard deviation that depends on the process and the size of the device
* Empirically\, the standard deviation of the mismatch between two closely spaced devices can be modeled using the following expression


where W·L represents the area of the device\, and X is the device parameter under consideration

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Coefficients for the EE114 Technology

| Parameter | Value |
| :-: | :-: |
| AVt | 20 mV\-μm |
| ADb/b | 2 %\-μm |
| ADC/C   __\(Poly\-Poly2 capacitor\)__ | 2\.5 %\-μm |
| AD __R__ / __R __  __  \(Poly2 resistor\)__ | 10 %\-μm |

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Example

Example: MOSFET with W= 20μm\, L=1μm

http://en\.wikipedia\.org/wiki/Image:Standard\_deviation\_diagram\.svg

![](img/lec-12-proc_var_3.png)

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Mismatch in ANS



* Again\, for simplicity\, we do not want to go overboard in ANS in terms of taking mismatch into account
* Nonetheless\, we should use the information from the previous slides to guide our expectation on how well two transistors on the same chip can match
  * Important e\.g\. in the context of current mirrors \(lecture 13\)
* Typical numbers to remember
  * Vt of a close\-by pair of MOSFETS typically shows mismatch on the order of  5…20 mV
  * β=μCoxW/L of a close\-by pair of MOSFETS typically shows mismatch on the order of 0\.5…2%


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

