############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "Conv_Core/Loop_output_row_write"
set_directive_pipeline "Conv_Core/Loop_kernel_row"
