// Seed: 3698955122
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  inout id_4;
  output id_3;
  input id_2;
  output id_1;
  logic id_6;
  assign id_1 = 1;
  type_8(
      1, id_1, id_4[1], 1
  );
endmodule
