{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 21:14:19 2014 " "Info: Processing started: Tue Feb 04 21:14:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off design8template -c design8template " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off design8template -c design8template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_Y " "Info: Assuming node \"CLK_Y\" is an undefined clock" {  } { { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 360 448 616 376 "CLK_Y" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_Y" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "INT_CLK_GEN:INT_CLK_GEN_1\|ADC_CLK_Z " "Info: Detected ripple clock \"INT_CLK_GEN:INT_CLK_GEN_1\|ADC_CLK_Z\" as buffer" {  } { { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "INT_CLK_GEN:INT_CLK_GEN_1\|ADC_CLK_Z" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "INT_CLK_GEN:INT_CLK_GEN_1\|FSM_CLK_Z " "Info: Detected ripple clock \"INT_CLK_GEN:INT_CLK_GEN_1\|FSM_CLK_Z\" as buffer" {  } { { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "INT_CLK_GEN:INT_CLK_GEN_1\|FSM_CLK_Z" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_Y register INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] register INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 44.25 MHz 22.6 ns Internal " "Info: Clock \"CLK_Y\" has Internal fmax of 44.25 MHz between source register \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" and destination register \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" (period= 22.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.600 ns + Longest register register " "Info: + Longest register to register delay is 18.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 1 REG LC6_I38 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_I38; Fanout = 4; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 5.500 ns INT_CLK_GEN:INT_CLK_GEN_1\|LessThan1~0 2 COMB LC2_I39 1 " "Info: 2: + IC(2.800 ns) + CELL(2.700 ns) = 5.500 ns; Loc. = LC2_I39; Fanout = 1; COMB Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|LessThan1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~0 } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 8.700 ns INT_CLK_GEN:INT_CLK_GEN_1\|LessThan1~2 3 COMB LC1_I39 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 8.700 ns; Loc. = LC1_I39; Fanout = 2; COMB Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|LessThan1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~0 INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~2 } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 13.800 ns INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~1 4 COMB LC3_I37 7 " "Info: 4: + IC(2.700 ns) + CELL(2.400 ns) = 13.800 ns; Loc. = LC3_I37; Fanout = 7; COMB Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~2 INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 18.600 ns INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 5 REG LC8_I38 2 " "Info: 5: + IC(2.800 ns) + CELL(2.000 ns) = 18.600 ns; Loc. = LC8_I38; Fanout = 2; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.800 ns ( 52.69 % ) " "Info: Total cell delay = 9.800 ns ( 52.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.800 ns ( 47.31 % ) " "Info: Total interconnect delay = 8.800 ns ( 47.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.600 ns" { INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~0 INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~2 INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.600 ns" { INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] {} INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~0 {} INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~2 {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 2.800ns 0.500ns 2.700ns 2.800ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_Y\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 360 448 616 376 "CLK_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 2 REG LC8_I38 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC8_I38; Fanout = 2; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK_Y\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 360 448 616 376 "CLK_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 2 REG LC6_I38 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_I38; Fanout = 4; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.600 ns" { INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~0 INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~2 INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.600 ns" { INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] {} INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~0 {} INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~2 {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 2.800ns 0.500ns 2.700ns 2.800ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] CLK_RST_LY CLK_Y 22.200 ns register " "Info: tsu for register \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" (data pin = \"CLK_RST_LY\", clock pin = \"CLK_Y\") is 22.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.600 ns + Longest pin register " "Info: + Longest pin to register delay is 26.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns CLK_RST_LY 1 PIN PIN_29 38 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 38; PIN Node = 'CLK_RST_LY'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_RST_LY } "NODE_NAME" } } { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 376 448 616 392 "CLK_RST_LY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.800 ns) + CELL(2.700 ns) 21.800 ns INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~1 2 COMB LC3_I37 7 " "Info: 2: + IC(8.800 ns) + CELL(2.700 ns) = 21.800 ns; Loc. = LC3_I37; Fanout = 7; COMB Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { CLK_RST_LY INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 26.600 ns INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_I38 2 " "Info: 3: + IC(2.800 ns) + CELL(2.000 ns) = 26.600 ns; Loc. = LC8_I38; Fanout = 2; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 56.39 % ) " "Info: Total cell delay = 15.000 ns ( 56.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.600 ns ( 43.61 % ) " "Info: Total interconnect delay = 11.600 ns ( 43.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.600 ns" { CLK_RST_LY INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.600 ns" { CLK_RST_LY {} CLK_RST_LY~out {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 8.800ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_Y\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 360 448 616 376 "CLK_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 2 REG LC8_I38 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC8_I38; Fanout = 2; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.600 ns" { CLK_RST_LY INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.600 ns" { CLK_RST_LY {} CLK_RST_LY~out {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 8.800ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_Y RGT_LZ\[6\] DFFE_1\[2\] 63.900 ns register " "Info: tco from clock \"CLK_Y\" to destination pin \"RGT_LZ\[6\]\" through register \"DFFE_1\[2\]\" is 63.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 18.700 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Y\" to source register is 18.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 360 448 616 376 "CLK_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns INT_CLK_GEN:INT_CLK_GEN_1\|FSM_CLK_Z 2 REG LC1_I37 26 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I37; Fanout = 26; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|FSM_CLK_Z'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.300 ns) + CELL(0.000 ns) 18.700 ns DFFE_1\[2\] 3 REG LC5_I18 41 " "Info: 3: + IC(10.300 ns) + CELL(0.000 ns) = 18.700 ns; Loc. = LC5_I18; Fanout = 41; REG Node = 'DFFE_1\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z DFFE_1[2] } "NODE_NAME" } } { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 0 664 728 80 "DFFE_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 22.99 % ) " "Info: Total cell delay = 4.300 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.400 ns ( 77.01 % ) " "Info: Total interconnect delay = 14.400 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z DFFE_1[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z {} DFFE_1[2] {} } { 0.000ns 0.000ns 4.100ns 10.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 0 664 728 80 "DFFE_1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "43.800 ns + Longest register pin " "Info: + Longest register to pin delay is 43.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFFE_1\[2\] 1 REG LC5_I18 41 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_I18; Fanout = 41; REG Node = 'DFFE_1\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFFE_1[2] } "NODE_NAME" } } { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 0 664 728 80 "DFFE_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.600 ns) + CELL(2.700 ns) 12.300 ns TABLE:TABLE_1\|Mux2~0 2 COMB LC3_A52 3 " "Info: 2: + IC(9.600 ns) + CELL(2.700 ns) = 12.300 ns; Loc. = LC3_A52; Fanout = 3; COMB Node = 'TABLE:TABLE_1\|Mux2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.300 ns" { DFFE_1[2] TABLE:TABLE_1|Mux2~0 } "NODE_NAME" } } { "TABLE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/TABLE.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.400 ns) 19.800 ns TABLE:TABLE_1\|Mux5~4 3 COMB LC2_C31 1 " "Info: 3: + IC(5.100 ns) + CELL(2.400 ns) = 19.800 ns; Loc. = LC2_C31; Fanout = 1; COMB Node = 'TABLE:TABLE_1\|Mux5~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { TABLE:TABLE_1|Mux2~0 TABLE:TABLE_1|Mux5~4 } "NODE_NAME" } } { "TABLE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/TABLE.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 25.200 ns TABLE:TABLE_1\|Mux5~5 4 COMB LC8_C32 1 " "Info: 4: + IC(2.700 ns) + CELL(2.700 ns) = 25.200 ns; Loc. = LC8_C32; Fanout = 1; COMB Node = 'TABLE:TABLE_1\|Mux5~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { TABLE:TABLE_1|Mux5~4 TABLE:TABLE_1|Mux5~5 } "NODE_NAME" } } { "TABLE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/TABLE.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 28.400 ns TABLE:TABLE_1\|Mux5~11 5 COMB LC1_C32 7 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 28.400 ns; Loc. = LC1_C32; Fanout = 7; COMB Node = 'TABLE:TABLE_1\|Mux5~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { TABLE:TABLE_1|Mux5~5 TABLE:TABLE_1|Mux5~11 } "NODE_NAME" } } { "TABLE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/TABLE.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.700 ns) 34.800 ns SEG7DEC:SEG7DEC_1\|Mux8~0 6 COMB LC8_C42 1 " "Info: 6: + IC(3.700 ns) + CELL(2.700 ns) = 34.800 ns; Loc. = LC8_C42; Fanout = 1; COMB Node = 'SEG7DEC:SEG7DEC_1\|Mux8~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { TABLE:TABLE_1|Mux5~11 SEG7DEC:SEG7DEC_1|Mux8~0 } "NODE_NAME" } } { "SEG7DEC.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/SEG7DEC.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(5.000 ns) 43.800 ns RGT_LZ\[6\] 7 PIN PIN_18 0 " "Info: 7: + IC(4.000 ns) + CELL(5.000 ns) = 43.800 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'RGT_LZ\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { SEG7DEC:SEG7DEC_1|Mux8~0 RGT_LZ[6] } "NODE_NAME" } } { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 32 1152 1328 48 "RGT_LZ\[7..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.200 ns ( 41.55 % ) " "Info: Total cell delay = 18.200 ns ( 41.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "25.600 ns ( 58.45 % ) " "Info: Total interconnect delay = 25.600 ns ( 58.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.800 ns" { DFFE_1[2] TABLE:TABLE_1|Mux2~0 TABLE:TABLE_1|Mux5~4 TABLE:TABLE_1|Mux5~5 TABLE:TABLE_1|Mux5~11 SEG7DEC:SEG7DEC_1|Mux8~0 RGT_LZ[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.800 ns" { DFFE_1[2] {} TABLE:TABLE_1|Mux2~0 {} TABLE:TABLE_1|Mux5~4 {} TABLE:TABLE_1|Mux5~5 {} TABLE:TABLE_1|Mux5~11 {} SEG7DEC:SEG7DEC_1|Mux8~0 {} RGT_LZ[6] {} } { 0.000ns 9.600ns 5.100ns 2.700ns 0.500ns 3.700ns 4.000ns } { 0.000ns 2.700ns 2.400ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z DFFE_1[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z {} DFFE_1[2] {} } { 0.000ns 0.000ns 4.100ns 10.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.800 ns" { DFFE_1[2] TABLE:TABLE_1|Mux2~0 TABLE:TABLE_1|Mux5~4 TABLE:TABLE_1|Mux5~5 TABLE:TABLE_1|Mux5~11 SEG7DEC:SEG7DEC_1|Mux8~0 RGT_LZ[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.800 ns" { DFFE_1[2] {} TABLE:TABLE_1|Mux2~0 {} TABLE:TABLE_1|Mux5~4 {} TABLE:TABLE_1|Mux5~5 {} TABLE:TABLE_1|Mux5~11 {} SEG7DEC:SEG7DEC_1|Mux8~0 {} RGT_LZ[6] {} } { 0.000ns 9.600ns 5.100ns 2.700ns 0.500ns 3.700ns 4.000ns } { 0.000ns 2.700ns 2.400ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DFFE_1\[3\] ADC_BYTE_Y\[4\] CLK_Y 7.200 ns register " "Info: th for register \"DFFE_1\[3\]\" (data pin = \"ADC_BYTE_Y\[4\]\", clock pin = \"CLK_Y\") is 7.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 18.700 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Y\" to destination register is 18.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 360 448 616 376 "CLK_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns INT_CLK_GEN:INT_CLK_GEN_1\|FSM_CLK_Z 2 REG LC1_I37 26 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I37; Fanout = 26; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1\|FSM_CLK_Z'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.300 ns) + CELL(0.000 ns) 18.700 ns DFFE_1\[3\] 3 REG LC1_I51 40 " "Info: 3: + IC(10.300 ns) + CELL(0.000 ns) = 18.700 ns; Loc. = LC1_I51; Fanout = 40; REG Node = 'DFFE_1\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z DFFE_1[3] } "NODE_NAME" } } { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 0 664 728 80 "DFFE_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 22.99 % ) " "Info: Total cell delay = 4.300 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.400 ns ( 77.01 % ) " "Info: Total interconnect delay = 14.400 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z DFFE_1[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z {} DFFE_1[3] {} } { 0.000ns 0.000ns 4.100ns 10.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 0 664 728 80 "DFFE_1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns ADC_BYTE_Y\[4\] 1 PIN PIN_54 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_54; Fanout = 1; PIN Node = 'ADC_BYTE_Y\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_BYTE_Y[4] } "NODE_NAME" } } { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 16 448 616 32 "ADC_BYTE_Y\[8..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.700 ns) 14.600 ns DFFE_1\[3\] 2 REG LC1_I51 40 " "Info: 2: + IC(2.600 ns) + CELL(1.700 ns) = 14.600 ns; Loc. = LC1_I51; Fanout = 40; REG Node = 'DFFE_1\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { ADC_BYTE_Y[4] DFFE_1[3] } "NODE_NAME" } } { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 0 664 728 80 "DFFE_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 82.19 % ) " "Info: Total cell delay = 12.000 ns ( 82.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 17.81 % ) " "Info: Total interconnect delay = 2.600 ns ( 17.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.600 ns" { ADC_BYTE_Y[4] DFFE_1[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.600 ns" { ADC_BYTE_Y[4] {} ADC_BYTE_Y[4]~out {} DFFE_1[3] {} } { 0.000ns 0.000ns 2.600ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { CLK_Y INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z DFFE_1[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { CLK_Y {} CLK_Y~out {} INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z {} DFFE_1[3] {} } { 0.000ns 0.000ns 4.100ns 10.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.600 ns" { ADC_BYTE_Y[4] DFFE_1[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.600 ns" { ADC_BYTE_Y[4] {} ADC_BYTE_Y[4]~out {} DFFE_1[3] {} } { 0.000ns 0.000ns 2.600ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 21:14:20 2014 " "Info: Processing ended: Tue Feb 04 21:14:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
