
fat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a340  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  0800a4d0  0800a4d0  0001a4d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8e0  0800a8e0  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a8e0  0800a8e0  0001a8e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8e8  0800a8e8  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8e8  0800a8e8  0001a8e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a8ec  0800a8ec  0001a8ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800a8f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c00  2000008c  0800a97c  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c8c  0800a97c  00020c8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000228ff  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000043b6  00000000  00000000  000429bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001af0  00000000  00000000  00046d78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001920  00000000  00000000  00048868  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026712  00000000  00000000  0004a188  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00017221  00000000  00000000  0007089a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d9f51  00000000  00000000  00087abb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00161a0c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000785c  00000000  00000000  00161a88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a4b8 	.word	0x0800a4b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	0800a4b8 	.word	0x0800a4b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800057a:	79fb      	ldrb	r3, [r7, #7]
 800057c:	4a08      	ldr	r2, [pc, #32]	; (80005a0 <disk_status+0x30>)
 800057e:	009b      	lsls	r3, r3, #2
 8000580:	4413      	add	r3, r2
 8000582:	685b      	ldr	r3, [r3, #4]
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	79fa      	ldrb	r2, [r7, #7]
 8000588:	4905      	ldr	r1, [pc, #20]	; (80005a0 <disk_status+0x30>)
 800058a:	440a      	add	r2, r1
 800058c:	7a12      	ldrb	r2, [r2, #8]
 800058e:	4610      	mov	r0, r2
 8000590:	4798      	blx	r3
 8000592:	4603      	mov	r3, r0
 8000594:	73fb      	strb	r3, [r7, #15]
  return stat;
 8000596:	7bfb      	ldrb	r3, [r7, #15]
}
 8000598:	4618      	mov	r0, r3
 800059a:	3710      	adds	r7, #16
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	200000bc 	.word	0x200000bc

080005a4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80005ae:	2300      	movs	r3, #0
 80005b0:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 80005b2:	79fb      	ldrb	r3, [r7, #7]
 80005b4:	4a0d      	ldr	r2, [pc, #52]	; (80005ec <disk_initialize+0x48>)
 80005b6:	5cd3      	ldrb	r3, [r2, r3]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d111      	bne.n	80005e0 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 80005bc:	79fb      	ldrb	r3, [r7, #7]
 80005be:	4a0b      	ldr	r2, [pc, #44]	; (80005ec <disk_initialize+0x48>)
 80005c0:	2101      	movs	r1, #1
 80005c2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80005c4:	79fb      	ldrb	r3, [r7, #7]
 80005c6:	4a09      	ldr	r2, [pc, #36]	; (80005ec <disk_initialize+0x48>)
 80005c8:	009b      	lsls	r3, r3, #2
 80005ca:	4413      	add	r3, r2
 80005cc:	685b      	ldr	r3, [r3, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	79fa      	ldrb	r2, [r7, #7]
 80005d2:	4906      	ldr	r1, [pc, #24]	; (80005ec <disk_initialize+0x48>)
 80005d4:	440a      	add	r2, r1
 80005d6:	7a12      	ldrb	r2, [r2, #8]
 80005d8:	4610      	mov	r0, r2
 80005da:	4798      	blx	r3
 80005dc:	4603      	mov	r3, r0
 80005de:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80005e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	3710      	adds	r7, #16
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	200000bc 	.word	0x200000bc

080005f0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80005f0:	b590      	push	{r4, r7, lr}
 80005f2:	b087      	sub	sp, #28
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	60b9      	str	r1, [r7, #8]
 80005f8:	607a      	str	r2, [r7, #4]
 80005fa:	603b      	str	r3, [r7, #0]
 80005fc:	4603      	mov	r3, r0
 80005fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8000600:	7bfb      	ldrb	r3, [r7, #15]
 8000602:	4a0a      	ldr	r2, [pc, #40]	; (800062c <disk_read+0x3c>)
 8000604:	009b      	lsls	r3, r3, #2
 8000606:	4413      	add	r3, r2
 8000608:	685b      	ldr	r3, [r3, #4]
 800060a:	689c      	ldr	r4, [r3, #8]
 800060c:	7bfb      	ldrb	r3, [r7, #15]
 800060e:	4a07      	ldr	r2, [pc, #28]	; (800062c <disk_read+0x3c>)
 8000610:	4413      	add	r3, r2
 8000612:	7a18      	ldrb	r0, [r3, #8]
 8000614:	683b      	ldr	r3, [r7, #0]
 8000616:	687a      	ldr	r2, [r7, #4]
 8000618:	68b9      	ldr	r1, [r7, #8]
 800061a:	47a0      	blx	r4
 800061c:	4603      	mov	r3, r0
 800061e:	75fb      	strb	r3, [r7, #23]
  return res;
 8000620:	7dfb      	ldrb	r3, [r7, #23]
}
 8000622:	4618      	mov	r0, r3
 8000624:	371c      	adds	r7, #28
 8000626:	46bd      	mov	sp, r7
 8000628:	bd90      	pop	{r4, r7, pc}
 800062a:	bf00      	nop
 800062c:	200000bc 	.word	0x200000bc

08000630 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8000630:	b590      	push	{r4, r7, lr}
 8000632:	b087      	sub	sp, #28
 8000634:	af00      	add	r7, sp, #0
 8000636:	60b9      	str	r1, [r7, #8]
 8000638:	607a      	str	r2, [r7, #4]
 800063a:	603b      	str	r3, [r7, #0]
 800063c:	4603      	mov	r3, r0
 800063e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8000640:	7bfb      	ldrb	r3, [r7, #15]
 8000642:	4a0a      	ldr	r2, [pc, #40]	; (800066c <disk_write+0x3c>)
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	4413      	add	r3, r2
 8000648:	685b      	ldr	r3, [r3, #4]
 800064a:	68dc      	ldr	r4, [r3, #12]
 800064c:	7bfb      	ldrb	r3, [r7, #15]
 800064e:	4a07      	ldr	r2, [pc, #28]	; (800066c <disk_write+0x3c>)
 8000650:	4413      	add	r3, r2
 8000652:	7a18      	ldrb	r0, [r3, #8]
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	687a      	ldr	r2, [r7, #4]
 8000658:	68b9      	ldr	r1, [r7, #8]
 800065a:	47a0      	blx	r4
 800065c:	4603      	mov	r3, r0
 800065e:	75fb      	strb	r3, [r7, #23]
  return res;
 8000660:	7dfb      	ldrb	r3, [r7, #23]
}
 8000662:	4618      	mov	r0, r3
 8000664:	371c      	adds	r7, #28
 8000666:	46bd      	mov	sp, r7
 8000668:	bd90      	pop	{r4, r7, pc}
 800066a:	bf00      	nop
 800066c:	200000bc 	.word	0x200000bc

08000670 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	4603      	mov	r3, r0
 8000678:	603a      	str	r2, [r7, #0]
 800067a:	71fb      	strb	r3, [r7, #7]
 800067c:	460b      	mov	r3, r1
 800067e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	4a09      	ldr	r2, [pc, #36]	; (80006a8 <disk_ioctl+0x38>)
 8000684:	009b      	lsls	r3, r3, #2
 8000686:	4413      	add	r3, r2
 8000688:	685b      	ldr	r3, [r3, #4]
 800068a:	691b      	ldr	r3, [r3, #16]
 800068c:	79fa      	ldrb	r2, [r7, #7]
 800068e:	4906      	ldr	r1, [pc, #24]	; (80006a8 <disk_ioctl+0x38>)
 8000690:	440a      	add	r2, r1
 8000692:	7a10      	ldrb	r0, [r2, #8]
 8000694:	79b9      	ldrb	r1, [r7, #6]
 8000696:	683a      	ldr	r2, [r7, #0]
 8000698:	4798      	blx	r3
 800069a:	4603      	mov	r3, r0
 800069c:	73fb      	strb	r3, [r7, #15]
  return res;
 800069e:	7bfb      	ldrb	r3, [r7, #15]
}
 80006a0:	4618      	mov	r0, r3
 80006a2:	3710      	adds	r7, #16
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	200000bc 	.word	0x200000bc

080006ac <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
    /*## FatFS: Link the USER driver ###########################*/
    retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80006b0:	490a      	ldr	r1, [pc, #40]	; (80006dc <MX_FATFS_Init+0x30>)
 80006b2:	480b      	ldr	r0, [pc, #44]	; (80006e0 <MX_FATFS_Init+0x34>)
 80006b4:	f003 f966 	bl	8003984 <FATFS_LinkDriver>
 80006b8:	4603      	mov	r3, r0
 80006ba:	461a      	mov	r2, r3
 80006bc:	4b09      	ldr	r3, [pc, #36]	; (80006e4 <MX_FATFS_Init+0x38>)
 80006be:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN Init */
    printf("# FatFs Init %s!\r\n", retUSER == 0 ? "Successfully" : "Failed");
 80006c0:	4b08      	ldr	r3, [pc, #32]	; (80006e4 <MX_FATFS_Init+0x38>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d101      	bne.n	80006cc <MX_FATFS_Init+0x20>
 80006c8:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <MX_FATFS_Init+0x3c>)
 80006ca:	e000      	b.n	80006ce <MX_FATFS_Init+0x22>
 80006cc:	4b07      	ldr	r3, [pc, #28]	; (80006ec <MX_FATFS_Init+0x40>)
 80006ce:	4619      	mov	r1, r3
 80006d0:	4807      	ldr	r0, [pc, #28]	; (80006f0 <MX_FATFS_Init+0x44>)
 80006d2:	f008 ffa9 	bl	8009628 <iprintf>
    /* USER CODE END Init */
}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	200006e0 	.word	0x200006e0
 80006e0:	2000000c 	.word	0x2000000c
 80006e4:	200006e4 	.word	0x200006e4
 80006e8:	0800a4d0 	.word	0x0800a4d0
 80006ec:	0800a4e0 	.word	0x0800a4e0
 80006f0:	0800a4e8 	.word	0x0800a4e8

080006f4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80006f4:	b480      	push	{r7}
 80006f6:	b087      	sub	sp, #28
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	60b9      	str	r1, [r7, #8]
 80006fe:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8000708:	e007      	b.n	800071a <mem_cpy+0x26>
		*d++ = *s++;
 800070a:	693a      	ldr	r2, [r7, #16]
 800070c:	1c53      	adds	r3, r2, #1
 800070e:	613b      	str	r3, [r7, #16]
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	1c59      	adds	r1, r3, #1
 8000714:	6179      	str	r1, [r7, #20]
 8000716:	7812      	ldrb	r2, [r2, #0]
 8000718:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	1e5a      	subs	r2, r3, #1
 800071e:	607a      	str	r2, [r7, #4]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d1f2      	bne.n	800070a <mem_cpy+0x16>
}
 8000724:	bf00      	nop
 8000726:	371c      	adds	r7, #28
 8000728:	46bd      	mov	sp, r7
 800072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072e:	4770      	bx	lr

08000730 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8000730:	b480      	push	{r7}
 8000732:	b087      	sub	sp, #28
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8000740:	e005      	b.n	800074e <mem_set+0x1e>
		*d++ = (BYTE)val;
 8000742:	697b      	ldr	r3, [r7, #20]
 8000744:	1c5a      	adds	r2, r3, #1
 8000746:	617a      	str	r2, [r7, #20]
 8000748:	68ba      	ldr	r2, [r7, #8]
 800074a:	b2d2      	uxtb	r2, r2
 800074c:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	1e5a      	subs	r2, r3, #1
 8000752:	607a      	str	r2, [r7, #4]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d1f4      	bne.n	8000742 <mem_set+0x12>
}
 8000758:	bf00      	nop
 800075a:	371c      	adds	r7, #28
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr

08000764 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8000764:	b480      	push	{r7}
 8000766:	b089      	sub	sp, #36	; 0x24
 8000768:	af00      	add	r7, sp, #0
 800076a:	60f8      	str	r0, [r7, #12]
 800076c:	60b9      	str	r1, [r7, #8]
 800076e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	61fb      	str	r3, [r7, #28]
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800077c:	bf00      	nop
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	1e5a      	subs	r2, r3, #1
 8000782:	607a      	str	r2, [r7, #4]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d00d      	beq.n	80007a4 <mem_cmp+0x40>
 8000788:	69fb      	ldr	r3, [r7, #28]
 800078a:	1c5a      	adds	r2, r3, #1
 800078c:	61fa      	str	r2, [r7, #28]
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	4619      	mov	r1, r3
 8000792:	69bb      	ldr	r3, [r7, #24]
 8000794:	1c5a      	adds	r2, r3, #1
 8000796:	61ba      	str	r2, [r7, #24]
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	1acb      	subs	r3, r1, r3
 800079c:	617b      	str	r3, [r7, #20]
 800079e:	697b      	ldr	r3, [r7, #20]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d0ec      	beq.n	800077e <mem_cmp+0x1a>
	return r;
 80007a4:	697b      	ldr	r3, [r7, #20]
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	3724      	adds	r7, #36	; 0x24
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr

080007b2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80007b2:	b480      	push	{r7}
 80007b4:	b083      	sub	sp, #12
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	6078      	str	r0, [r7, #4]
 80007ba:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80007bc:	e002      	b.n	80007c4 <chk_chr+0x12>
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	3301      	adds	r3, #1
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d005      	beq.n	80007d8 <chk_chr+0x26>
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	461a      	mov	r2, r3
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	4293      	cmp	r3, r2
 80007d6:	d1f2      	bne.n	80007be <chk_chr+0xc>
	return *str;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	781b      	ldrb	r3, [r3, #0]
}
 80007dc:	4618      	mov	r0, r3
 80007de:	370c      	adds	r7, #12
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr

080007e8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b085      	sub	sp, #20
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80007f2:	2300      	movs	r3, #0
 80007f4:	60bb      	str	r3, [r7, #8]
 80007f6:	68bb      	ldr	r3, [r7, #8]
 80007f8:	60fb      	str	r3, [r7, #12]
 80007fa:	e038      	b.n	800086e <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 80007fc:	4930      	ldr	r1, [pc, #192]	; (80008c0 <chk_lock+0xd8>)
 80007fe:	68fa      	ldr	r2, [r7, #12]
 8000800:	4613      	mov	r3, r2
 8000802:	005b      	lsls	r3, r3, #1
 8000804:	4413      	add	r3, r2
 8000806:	009b      	lsls	r3, r3, #2
 8000808:	440b      	add	r3, r1
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d029      	beq.n	8000864 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8000810:	492b      	ldr	r1, [pc, #172]	; (80008c0 <chk_lock+0xd8>)
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	4613      	mov	r3, r2
 8000816:	005b      	lsls	r3, r3, #1
 8000818:	4413      	add	r3, r2
 800081a:	009b      	lsls	r3, r3, #2
 800081c:	440b      	add	r3, r1
 800081e:	681a      	ldr	r2, [r3, #0]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000826:	429a      	cmp	r2, r3
 8000828:	d11e      	bne.n	8000868 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800082a:	4925      	ldr	r1, [pc, #148]	; (80008c0 <chk_lock+0xd8>)
 800082c:	68fa      	ldr	r2, [r7, #12]
 800082e:	4613      	mov	r3, r2
 8000830:	005b      	lsls	r3, r3, #1
 8000832:	4413      	add	r3, r2
 8000834:	009b      	lsls	r3, r3, #2
 8000836:	440b      	add	r3, r1
 8000838:	3304      	adds	r3, #4
 800083a:	681a      	ldr	r2, [r3, #0]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8000842:	429a      	cmp	r2, r3
 8000844:	d110      	bne.n	8000868 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8000846:	491e      	ldr	r1, [pc, #120]	; (80008c0 <chk_lock+0xd8>)
 8000848:	68fa      	ldr	r2, [r7, #12]
 800084a:	4613      	mov	r3, r2
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	4413      	add	r3, r2
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	440b      	add	r3, r1
 8000854:	3308      	adds	r3, #8
 8000856:	881a      	ldrh	r2, [r3, #0]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800085e:	429a      	cmp	r2, r3
 8000860:	d102      	bne.n	8000868 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8000862:	e007      	b.n	8000874 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 8000864:	2301      	movs	r3, #1
 8000866:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	3301      	adds	r3, #1
 800086c:	60fb      	str	r3, [r7, #12]
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d0c3      	beq.n	80007fc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	2b01      	cmp	r3, #1
 8000878:	d109      	bne.n	800088e <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d102      	bne.n	8000886 <chk_lock+0x9e>
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	2b02      	cmp	r3, #2
 8000884:	d101      	bne.n	800088a <chk_lock+0xa2>
 8000886:	2300      	movs	r3, #0
 8000888:	e013      	b.n	80008b2 <chk_lock+0xca>
 800088a:	2312      	movs	r3, #18
 800088c:	e011      	b.n	80008b2 <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d10b      	bne.n	80008ac <chk_lock+0xc4>
 8000894:	490a      	ldr	r1, [pc, #40]	; (80008c0 <chk_lock+0xd8>)
 8000896:	68fa      	ldr	r2, [r7, #12]
 8000898:	4613      	mov	r3, r2
 800089a:	005b      	lsls	r3, r3, #1
 800089c:	4413      	add	r3, r2
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	440b      	add	r3, r1
 80008a2:	330a      	adds	r3, #10
 80008a4:	881b      	ldrh	r3, [r3, #0]
 80008a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80008aa:	d101      	bne.n	80008b0 <chk_lock+0xc8>
 80008ac:	2310      	movs	r3, #16
 80008ae:	e000      	b.n	80008b2 <chk_lock+0xca>
 80008b0:	2300      	movs	r3, #0
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	3714      	adds	r7, #20
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	200000b0 	.word	0x200000b0

080008c4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80008ca:	2300      	movs	r3, #0
 80008cc:	607b      	str	r3, [r7, #4]
 80008ce:	e002      	b.n	80008d6 <enq_lock+0x12>
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3301      	adds	r3, #1
 80008d4:	607b      	str	r3, [r7, #4]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d109      	bne.n	80008f0 <enq_lock+0x2c>
 80008dc:	490a      	ldr	r1, [pc, #40]	; (8000908 <enq_lock+0x44>)
 80008de:	687a      	ldr	r2, [r7, #4]
 80008e0:	4613      	mov	r3, r2
 80008e2:	005b      	lsls	r3, r3, #1
 80008e4:	4413      	add	r3, r2
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	440b      	add	r3, r1
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d1ef      	bne.n	80008d0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	bf14      	ite	ne
 80008f6:	2301      	movne	r3, #1
 80008f8:	2300      	moveq	r3, #0
 80008fa:	b2db      	uxtb	r3, r3
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	370c      	adds	r7, #12
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr
 8000908:	200000b0 	.word	0x200000b0

0800090c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800090c:	b480      	push	{r7}
 800090e:	b085      	sub	sp, #20
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8000916:	2300      	movs	r3, #0
 8000918:	60fb      	str	r3, [r7, #12]
 800091a:	e02b      	b.n	8000974 <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 800091c:	4956      	ldr	r1, [pc, #344]	; (8000a78 <inc_lock+0x16c>)
 800091e:	68fa      	ldr	r2, [r7, #12]
 8000920:	4613      	mov	r3, r2
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	4413      	add	r3, r2
 8000926:	009b      	lsls	r3, r3, #2
 8000928:	440b      	add	r3, r1
 800092a:	681a      	ldr	r2, [r3, #0]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000932:	429a      	cmp	r2, r3
 8000934:	d11b      	bne.n	800096e <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 8000936:	4950      	ldr	r1, [pc, #320]	; (8000a78 <inc_lock+0x16c>)
 8000938:	68fa      	ldr	r2, [r7, #12]
 800093a:	4613      	mov	r3, r2
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	4413      	add	r3, r2
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	440b      	add	r3, r1
 8000944:	3304      	adds	r3, #4
 8000946:	681a      	ldr	r2, [r3, #0]
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 800094e:	429a      	cmp	r2, r3
 8000950:	d10d      	bne.n	800096e <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 8000952:	4949      	ldr	r1, [pc, #292]	; (8000a78 <inc_lock+0x16c>)
 8000954:	68fa      	ldr	r2, [r7, #12]
 8000956:	4613      	mov	r3, r2
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	4413      	add	r3, r2
 800095c:	009b      	lsls	r3, r3, #2
 800095e:	440b      	add	r3, r1
 8000960:	3308      	adds	r3, #8
 8000962:	881a      	ldrh	r2, [r3, #0]
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 800096a:	429a      	cmp	r2, r3
 800096c:	d006      	beq.n	800097c <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	3301      	adds	r3, #1
 8000972:	60fb      	str	r3, [r7, #12]
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d0d0      	beq.n	800091c <inc_lock+0x10>
 800097a:	e000      	b.n	800097e <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 800097c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	2b01      	cmp	r3, #1
 8000982:	d145      	bne.n	8000a10 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8000984:	2300      	movs	r3, #0
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	e002      	b.n	8000990 <inc_lock+0x84>
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	3301      	adds	r3, #1
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d109      	bne.n	80009aa <inc_lock+0x9e>
 8000996:	4938      	ldr	r1, [pc, #224]	; (8000a78 <inc_lock+0x16c>)
 8000998:	68fa      	ldr	r2, [r7, #12]
 800099a:	4613      	mov	r3, r2
 800099c:	005b      	lsls	r3, r3, #1
 800099e:	4413      	add	r3, r2
 80009a0:	009b      	lsls	r3, r3, #2
 80009a2:	440b      	add	r3, r1
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d1ef      	bne.n	800098a <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	2b01      	cmp	r3, #1
 80009ae:	d101      	bne.n	80009b4 <inc_lock+0xa8>
 80009b0:	2300      	movs	r3, #0
 80009b2:	e05a      	b.n	8000a6a <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 80009ba:	482f      	ldr	r0, [pc, #188]	; (8000a78 <inc_lock+0x16c>)
 80009bc:	68fa      	ldr	r2, [r7, #12]
 80009be:	4613      	mov	r3, r2
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	4413      	add	r3, r2
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	4403      	add	r3, r0
 80009c8:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 80009d0:	4829      	ldr	r0, [pc, #164]	; (8000a78 <inc_lock+0x16c>)
 80009d2:	68fa      	ldr	r2, [r7, #12]
 80009d4:	4613      	mov	r3, r2
 80009d6:	005b      	lsls	r3, r3, #1
 80009d8:	4413      	add	r3, r2
 80009da:	009b      	lsls	r3, r3, #2
 80009dc:	4403      	add	r3, r0
 80009de:	3304      	adds	r3, #4
 80009e0:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 80009e8:	4923      	ldr	r1, [pc, #140]	; (8000a78 <inc_lock+0x16c>)
 80009ea:	68fa      	ldr	r2, [r7, #12]
 80009ec:	4613      	mov	r3, r2
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	4413      	add	r3, r2
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	440b      	add	r3, r1
 80009f6:	3308      	adds	r3, #8
 80009f8:	4602      	mov	r2, r0
 80009fa:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 80009fc:	491e      	ldr	r1, [pc, #120]	; (8000a78 <inc_lock+0x16c>)
 80009fe:	68fa      	ldr	r2, [r7, #12]
 8000a00:	4613      	mov	r3, r2
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	4413      	add	r3, r2
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	440b      	add	r3, r1
 8000a0a:	330a      	adds	r3, #10
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d00c      	beq.n	8000a30 <inc_lock+0x124>
 8000a16:	4918      	ldr	r1, [pc, #96]	; (8000a78 <inc_lock+0x16c>)
 8000a18:	68fa      	ldr	r2, [r7, #12]
 8000a1a:	4613      	mov	r3, r2
 8000a1c:	005b      	lsls	r3, r3, #1
 8000a1e:	4413      	add	r3, r2
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	440b      	add	r3, r1
 8000a24:	330a      	adds	r3, #10
 8000a26:	881b      	ldrh	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <inc_lock+0x124>
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	e01c      	b.n	8000a6a <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d10b      	bne.n	8000a4e <inc_lock+0x142>
 8000a36:	4910      	ldr	r1, [pc, #64]	; (8000a78 <inc_lock+0x16c>)
 8000a38:	68fa      	ldr	r2, [r7, #12]
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	005b      	lsls	r3, r3, #1
 8000a3e:	4413      	add	r3, r2
 8000a40:	009b      	lsls	r3, r3, #2
 8000a42:	440b      	add	r3, r1
 8000a44:	330a      	adds	r3, #10
 8000a46:	881b      	ldrh	r3, [r3, #0]
 8000a48:	3301      	adds	r3, #1
 8000a4a:	b299      	uxth	r1, r3
 8000a4c:	e001      	b.n	8000a52 <inc_lock+0x146>
 8000a4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a52:	4809      	ldr	r0, [pc, #36]	; (8000a78 <inc_lock+0x16c>)
 8000a54:	68fa      	ldr	r2, [r7, #12]
 8000a56:	4613      	mov	r3, r2
 8000a58:	005b      	lsls	r3, r3, #1
 8000a5a:	4413      	add	r3, r2
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	4403      	add	r3, r0
 8000a60:	330a      	adds	r3, #10
 8000a62:	460a      	mov	r2, r1
 8000a64:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	3301      	adds	r3, #1
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3714      	adds	r7, #20
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	200000b0 	.word	0x200000b0

08000a7c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	3b01      	subs	r3, #1
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d12e      	bne.n	8000aee <dec_lock+0x72>
		n = Files[i].ctr;
 8000a90:	491b      	ldr	r1, [pc, #108]	; (8000b00 <dec_lock+0x84>)
 8000a92:	687a      	ldr	r2, [r7, #4]
 8000a94:	4613      	mov	r3, r2
 8000a96:	005b      	lsls	r3, r3, #1
 8000a98:	4413      	add	r3, r2
 8000a9a:	009b      	lsls	r3, r3, #2
 8000a9c:	440b      	add	r3, r1
 8000a9e:	330a      	adds	r3, #10
 8000aa0:	881b      	ldrh	r3, [r3, #0]
 8000aa2:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8000aa4:	89fb      	ldrh	r3, [r7, #14]
 8000aa6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000aaa:	d101      	bne.n	8000ab0 <dec_lock+0x34>
 8000aac:	2300      	movs	r3, #0
 8000aae:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8000ab0:	89fb      	ldrh	r3, [r7, #14]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d002      	beq.n	8000abc <dec_lock+0x40>
 8000ab6:	89fb      	ldrh	r3, [r7, #14]
 8000ab8:	3b01      	subs	r3, #1
 8000aba:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8000abc:	4910      	ldr	r1, [pc, #64]	; (8000b00 <dec_lock+0x84>)
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	4613      	mov	r3, r2
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	4413      	add	r3, r2
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	440b      	add	r3, r1
 8000aca:	330a      	adds	r3, #10
 8000acc:	89fa      	ldrh	r2, [r7, #14]
 8000ace:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8000ad0:	89fb      	ldrh	r3, [r7, #14]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d108      	bne.n	8000ae8 <dec_lock+0x6c>
 8000ad6:	490a      	ldr	r1, [pc, #40]	; (8000b00 <dec_lock+0x84>)
 8000ad8:	687a      	ldr	r2, [r7, #4]
 8000ada:	4613      	mov	r3, r2
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	4413      	add	r3, r2
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	440b      	add	r3, r1
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	737b      	strb	r3, [r7, #13]
 8000aec:	e001      	b.n	8000af2 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8000aee:	2302      	movs	r3, #2
 8000af0:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8000af2:	7b7b      	ldrb	r3, [r7, #13]
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	3714      	adds	r7, #20
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr
 8000b00:	200000b0 	.word	0x200000b0

08000b04 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b085      	sub	sp, #20
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	e016      	b.n	8000b40 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8000b12:	4910      	ldr	r1, [pc, #64]	; (8000b54 <clear_lock+0x50>)
 8000b14:	68fa      	ldr	r2, [r7, #12]
 8000b16:	4613      	mov	r3, r2
 8000b18:	005b      	lsls	r3, r3, #1
 8000b1a:	4413      	add	r3, r2
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	440b      	add	r3, r1
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d108      	bne.n	8000b3a <clear_lock+0x36>
 8000b28:	490a      	ldr	r1, [pc, #40]	; (8000b54 <clear_lock+0x50>)
 8000b2a:	68fa      	ldr	r2, [r7, #12]
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	4413      	add	r3, r2
 8000b32:	009b      	lsls	r3, r3, #2
 8000b34:	440b      	add	r3, r1
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	60fb      	str	r3, [r7, #12]
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d0e5      	beq.n	8000b12 <clear_lock+0xe>
	}
}
 8000b46:	bf00      	nop
 8000b48:	3714      	adds	r7, #20
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	200000b0 	.word	0x200000b0

08000b58 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8000b60:	2300      	movs	r3, #0
 8000b62:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d038      	beq.n	8000be0 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8000b74:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8000b7c:	6879      	ldr	r1, [r7, #4]
 8000b7e:	2301      	movs	r3, #1
 8000b80:	697a      	ldr	r2, [r7, #20]
 8000b82:	f7ff fd55 	bl	8000630 <disk_write>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d002      	beq.n	8000b92 <sync_window+0x3a>
			res = FR_DISK_ERR;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	73fb      	strb	r3, [r7, #15]
 8000b90:	e026      	b.n	8000be0 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	2200      	movs	r2, #0
 8000b96:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8000ba0:	697a      	ldr	r2, [r7, #20]
 8000ba2:	1ad2      	subs	r2, r2, r3
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8000baa:	429a      	cmp	r2, r3
 8000bac:	d218      	bcs.n	8000be0 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8000bb4:	613b      	str	r3, [r7, #16]
 8000bb6:	e010      	b.n	8000bda <sync_window+0x82>
					wsect += fs->fsize;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8000bbe:	697a      	ldr	r2, [r7, #20]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8000bca:	6879      	ldr	r1, [r7, #4]
 8000bcc:	2301      	movs	r3, #1
 8000bce:	697a      	ldr	r2, [r7, #20]
 8000bd0:	f7ff fd2e 	bl	8000630 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8000bd4:	693b      	ldr	r3, [r7, #16]
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	613b      	str	r3, [r7, #16]
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d8eb      	bhi.n	8000bb8 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8000be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3718      	adds	r7, #24
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b084      	sub	sp, #16
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
 8000bf2:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8000bfe:	683a      	ldr	r2, [r7, #0]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d01b      	beq.n	8000c3c <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8000c04:	6878      	ldr	r0, [r7, #4]
 8000c06:	f7ff ffa7 	bl	8000b58 <sync_window>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8000c0e:	7bfb      	ldrb	r3, [r7, #15]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d113      	bne.n	8000c3c <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8000c1a:	6879      	ldr	r1, [r7, #4]
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	683a      	ldr	r2, [r7, #0]
 8000c20:	f7ff fce6 	bl	80005f0 <disk_read>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d004      	beq.n	8000c34 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8000c2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c2e:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8000c30:	2301      	movs	r3, #1
 8000c32:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	683a      	ldr	r2, [r7, #0]
 8000c38:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 8000c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3710      	adds	r7, #16
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b084      	sub	sp, #16
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f7ff ff82 	bl	8000b58 <sync_window>
 8000c54:	4603      	mov	r3, r0
 8000c56:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	f040 809b 	bne.w	8000d96 <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000c66:	2b03      	cmp	r3, #3
 8000c68:	f040 8088 	bne.w	8000d7c <sync_fs+0x136>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	f040 8082 	bne.w	8000d7c <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c7e:	2100      	movs	r1, #0
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff fd55 	bl	8000730 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	2255      	movs	r2, #85	; 0x55
 8000c8a:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	22aa      	movs	r2, #170	; 0xaa
 8000c92:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2252      	movs	r2, #82	; 0x52
 8000c9a:	701a      	strb	r2, [r3, #0]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2252      	movs	r2, #82	; 0x52
 8000ca0:	705a      	strb	r2, [r3, #1]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2261      	movs	r2, #97	; 0x61
 8000ca6:	709a      	strb	r2, [r3, #2]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2241      	movs	r2, #65	; 0x41
 8000cac:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2272      	movs	r2, #114	; 0x72
 8000cb2:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2272      	movs	r2, #114	; 0x72
 8000cba:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2241      	movs	r2, #65	; 0x41
 8000cc2:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2261      	movs	r2, #97	; 0x61
 8000cca:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8000ce2:	b29b      	uxth	r3, r3
 8000ce4:	0a1b      	lsrs	r3, r3, #8
 8000ce6:	b29b      	uxth	r3, r3
 8000ce8:	b2da      	uxtb	r2, r3
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8000cf6:	0c1b      	lsrs	r3, r3, #16
 8000cf8:	b2da      	uxtb	r2, r3
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8000d06:	0e1b      	lsrs	r3, r3, #24
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8000d16:	b2da      	uxtb	r2, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	0a1b      	lsrs	r3, r3, #8
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	b2da      	uxtb	r2, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8000d38:	0c1b      	lsrs	r3, r3, #16
 8000d3a:	b2da      	uxtb	r2, r3
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8000d48:	0e1b      	lsrs	r3, r3, #24
 8000d4a:	b2da      	uxtb	r2, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8000d58:	1c5a      	adds	r2, r3, #1
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8000d66:	6879      	ldr	r1, [r7, #4]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8000d6e:	2301      	movs	r3, #1
 8000d70:	f7ff fc5e 	bl	8000630 <disk_write>
			fs->fsi_flag = 0;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2200      	movs	r2, #0
 8000d78:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8000d82:	2200      	movs	r2, #0
 8000d84:	2100      	movs	r1, #0
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff fc72 	bl	8000670 <disk_ioctl>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <sync_fs+0x150>
			res = FR_DISK_ERR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8000d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3710      	adds	r7, #16
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	3b02      	subs	r3, #2
 8000dae:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8000db6:	3b02      	subs	r3, #2
 8000db8:	683a      	ldr	r2, [r7, #0]
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	d301      	bcc.n	8000dc2 <clust2sect+0x22>
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e00a      	b.n	8000dd8 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8000dc8:	461a      	mov	r2, r3
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	fb03 f202 	mul.w	r2, r3, r2
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8000dd6:	4413      	add	r3, r2
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	370c      	adds	r7, #12
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b086      	sub	sp, #24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d905      	bls.n	8000e00 <get_fat+0x1c>
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8000dfa:	683a      	ldr	r2, [r7, #0]
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d302      	bcc.n	8000e06 <get_fat+0x22>
		val = 1;	/* Internal error */
 8000e00:	2301      	movs	r3, #1
 8000e02:	617b      	str	r3, [r7, #20]
 8000e04:	e0a0      	b.n	8000f48 <get_fat+0x164>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8000e06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e0a:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	d044      	beq.n	8000ea0 <get_fat+0xbc>
 8000e16:	2b03      	cmp	r3, #3
 8000e18:	d063      	beq.n	8000ee2 <get_fat+0xfe>
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	f040 808a 	bne.w	8000f34 <get_fat+0x150>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	085b      	lsrs	r3, r3, #1
 8000e28:	68fa      	ldr	r2, [r7, #12]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	0a5b      	lsrs	r3, r3, #9
 8000e38:	4413      	add	r3, r2
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f7ff fed4 	bl	8000bea <move_window>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d178      	bne.n	8000f3a <get_fat+0x156>
			wc = fs->win.d8[bc++ % SS(fs)];
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	1c5a      	adds	r2, r3, #1
 8000e4c:	60fa      	str	r2, [r7, #12]
 8000e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e52:	687a      	ldr	r2, [r7, #4]
 8000e54:	5cd3      	ldrb	r3, [r2, r3]
 8000e56:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	0a5b      	lsrs	r3, r3, #9
 8000e62:	4413      	add	r3, r2
 8000e64:	4619      	mov	r1, r3
 8000e66:	6878      	ldr	r0, [r7, #4]
 8000e68:	f7ff febf 	bl	8000bea <move_window>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d165      	bne.n	8000f3e <get_fat+0x15a>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	5cd3      	ldrb	r3, [r2, r3]
 8000e7c:	021b      	lsls	r3, r3, #8
 8000e7e:	461a      	mov	r2, r3
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	f003 0301 	and.w	r3, r3, #1
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d002      	beq.n	8000e96 <get_fat+0xb2>
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	091b      	lsrs	r3, r3, #4
 8000e94:	e002      	b.n	8000e9c <get_fat+0xb8>
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e9c:	617b      	str	r3, [r7, #20]
			break;
 8000e9e:	e053      	b.n	8000f48 <get_fat+0x164>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	0a1b      	lsrs	r3, r3, #8
 8000eaa:	4413      	add	r3, r2
 8000eac:	4619      	mov	r1, r3
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f7ff fe9b 	bl	8000bea <move_window>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d143      	bne.n	8000f42 <get_fat+0x15e>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	021b      	lsls	r3, r3, #8
 8000ed0:	b21a      	sxth	r2, r3
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	b21b      	sxth	r3, r3
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	b21b      	sxth	r3, r3
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	617b      	str	r3, [r7, #20]
			break;
 8000ee0:	e032      	b.n	8000f48 <get_fat+0x164>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	09db      	lsrs	r3, r3, #7
 8000eec:	4413      	add	r3, r2
 8000eee:	4619      	mov	r1, r3
 8000ef0:	6878      	ldr	r0, [r7, #4]
 8000ef2:	f7ff fe7a 	bl	8000bea <move_window>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d124      	bne.n	8000f46 <get_fat+0x162>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8000f04:	687a      	ldr	r2, [r7, #4]
 8000f06:	4413      	add	r3, r2
 8000f08:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	3303      	adds	r3, #3
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	061a      	lsls	r2, r3, #24
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	3302      	adds	r3, #2
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	041b      	lsls	r3, r3, #16
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	693a      	ldr	r2, [r7, #16]
 8000f1e:	3201      	adds	r2, #1
 8000f20:	7812      	ldrb	r2, [r2, #0]
 8000f22:	0212      	lsls	r2, r2, #8
 8000f24:	4313      	orrs	r3, r2
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	7812      	ldrb	r2, [r2, #0]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000f30:	617b      	str	r3, [r7, #20]
			break;
 8000f32:	e009      	b.n	8000f48 <get_fat+0x164>

		default:
			val = 1;	/* Internal error */
 8000f34:	2301      	movs	r3, #1
 8000f36:	617b      	str	r3, [r7, #20]
 8000f38:	e006      	b.n	8000f48 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8000f3a:	bf00      	nop
 8000f3c:	e004      	b.n	8000f48 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8000f3e:	bf00      	nop
 8000f40:	e002      	b.n	8000f48 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8000f42:	bf00      	nop
 8000f44:	e000      	b.n	8000f48 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8000f46:	bf00      	nop
		}
	}

	return val;
 8000f48:	697b      	ldr	r3, [r7, #20]
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3718      	adds	r7, #24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b088      	sub	sp, #32
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	60f8      	str	r0, [r7, #12]
 8000f5a:	60b9      	str	r1, [r7, #8]
 8000f5c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d905      	bls.n	8000f70 <put_fat+0x1e>
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8000f6a:	68ba      	ldr	r2, [r7, #8]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d302      	bcc.n	8000f76 <put_fat+0x24>
		res = FR_INT_ERR;
 8000f70:	2302      	movs	r3, #2
 8000f72:	77fb      	strb	r3, [r7, #31]
 8000f74:	e0f3      	b.n	800115e <put_fat+0x20c>

	} else {
		switch (fs->fs_type) {
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d074      	beq.n	800106a <put_fat+0x118>
 8000f80:	2b03      	cmp	r3, #3
 8000f82:	f000 8099 	beq.w	80010b8 <put_fat+0x166>
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	f040 80df 	bne.w	800114a <put_fat+0x1f8>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	617b      	str	r3, [r7, #20]
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	085b      	lsrs	r3, r3, #1
 8000f94:	697a      	ldr	r2, [r7, #20]
 8000f96:	4413      	add	r3, r2
 8000f98:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	0a5b      	lsrs	r3, r3, #9
 8000fa4:	4413      	add	r3, r2
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	68f8      	ldr	r0, [r7, #12]
 8000faa:	f7ff fe1e 	bl	8000bea <move_window>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8000fb2:	7ffb      	ldrb	r3, [r7, #31]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	f040 80cb 	bne.w	8001150 <put_fat+0x1fe>
			p = &fs->win.d8[bc++ % SS(fs)];
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	1c5a      	adds	r2, r3, #1
 8000fbe:	617a      	str	r2, [r7, #20]
 8000fc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000fc4:	68fa      	ldr	r2, [r7, #12]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	f003 0301 	and.w	r3, r3, #1
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d00d      	beq.n	8000ff0 <put_fat+0x9e>
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	b25b      	sxtb	r3, r3
 8000fda:	f003 030f 	and.w	r3, r3, #15
 8000fde:	b25a      	sxtb	r2, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	011b      	lsls	r3, r3, #4
 8000fe6:	b25b      	sxtb	r3, r3
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	b25b      	sxtb	r3, r3
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	e001      	b.n	8000ff4 <put_fat+0xa2>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	0a5b      	lsrs	r3, r3, #9
 800100a:	4413      	add	r3, r2
 800100c:	4619      	mov	r1, r3
 800100e:	68f8      	ldr	r0, [r7, #12]
 8001010:	f7ff fdeb 	bl	8000bea <move_window>
 8001014:	4603      	mov	r3, r0
 8001016:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001018:	7ffb      	ldrb	r3, [r7, #31]
 800101a:	2b00      	cmp	r3, #0
 800101c:	f040 809a 	bne.w	8001154 <put_fat+0x202>
			p = &fs->win.d8[bc % SS(fs)];
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001026:	68fa      	ldr	r2, [r7, #12]
 8001028:	4413      	add	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	2b00      	cmp	r3, #0
 8001034:	d003      	beq.n	800103e <put_fat+0xec>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	091b      	lsrs	r3, r3, #4
 800103a:	b2db      	uxtb	r3, r3
 800103c:	e00e      	b.n	800105c <put_fat+0x10a>
 800103e:	69bb      	ldr	r3, [r7, #24]
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	b25b      	sxtb	r3, r3
 8001044:	f023 030f 	bic.w	r3, r3, #15
 8001048:	b25a      	sxtb	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	0a1b      	lsrs	r3, r3, #8
 800104e:	b25b      	sxtb	r3, r3
 8001050:	f003 030f 	and.w	r3, r3, #15
 8001054:	b25b      	sxtb	r3, r3
 8001056:	4313      	orrs	r3, r2
 8001058:	b25b      	sxtb	r3, r3
 800105a:	b2db      	uxtb	r3, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2201      	movs	r2, #1
 8001064:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8001068:	e079      	b.n	800115e <put_fat+0x20c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	0a1b      	lsrs	r3, r3, #8
 8001074:	4413      	add	r3, r2
 8001076:	4619      	mov	r1, r3
 8001078:	68f8      	ldr	r0, [r7, #12]
 800107a:	f7ff fdb6 	bl	8000bea <move_window>
 800107e:	4603      	mov	r3, r0
 8001080:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001082:	7ffb      	ldrb	r3, [r7, #31]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d167      	bne.n	8001158 <put_fat+0x206>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001090:	68fa      	ldr	r2, [r7, #12]
 8001092:	4413      	add	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	b2da      	uxtb	r2, r3
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	701a      	strb	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	b29b      	uxth	r3, r3
 80010a2:	0a1b      	lsrs	r3, r3, #8
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	3301      	adds	r3, #1
 80010aa:	b2d2      	uxtb	r2, r2
 80010ac:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	2201      	movs	r2, #1
 80010b2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 80010b6:	e052      	b.n	800115e <put_fat+0x20c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	09db      	lsrs	r3, r3, #7
 80010c2:	4413      	add	r3, r2
 80010c4:	4619      	mov	r1, r3
 80010c6:	68f8      	ldr	r0, [r7, #12]
 80010c8:	f7ff fd8f 	bl	8000bea <move_window>
 80010cc:	4603      	mov	r3, r0
 80010ce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80010d0:	7ffb      	ldrb	r3, [r7, #31]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d142      	bne.n	800115c <put_fat+0x20a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80010de:	68fa      	ldr	r2, [r7, #12]
 80010e0:	4413      	add	r3, r2
 80010e2:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 80010e4:	69bb      	ldr	r3, [r7, #24]
 80010e6:	3303      	adds	r3, #3
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	061a      	lsls	r2, r3, #24
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	3302      	adds	r3, #2
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	041b      	lsls	r3, r3, #16
 80010f4:	4313      	orrs	r3, r2
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	3201      	adds	r2, #1
 80010fa:	7812      	ldrb	r2, [r2, #0]
 80010fc:	0212      	lsls	r2, r2, #8
 80010fe:	4313      	orrs	r3, r2
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	7812      	ldrb	r2, [r2, #0]
 8001104:	4313      	orrs	r3, r2
 8001106:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	4313      	orrs	r3, r2
 800110e:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	b2da      	uxtb	r2, r3
 8001114:	69bb      	ldr	r3, [r7, #24]
 8001116:	701a      	strb	r2, [r3, #0]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	b29b      	uxth	r3, r3
 800111c:	0a1b      	lsrs	r3, r3, #8
 800111e:	b29a      	uxth	r2, r3
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	3301      	adds	r3, #1
 8001124:	b2d2      	uxtb	r2, r2
 8001126:	701a      	strb	r2, [r3, #0]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	0c1a      	lsrs	r2, r3, #16
 800112c:	69bb      	ldr	r3, [r7, #24]
 800112e:	3302      	adds	r3, #2
 8001130:	b2d2      	uxtb	r2, r2
 8001132:	701a      	strb	r2, [r3, #0]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	0e1a      	lsrs	r2, r3, #24
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	3303      	adds	r3, #3
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2201      	movs	r2, #1
 8001144:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8001148:	e009      	b.n	800115e <put_fat+0x20c>

		default :
			res = FR_INT_ERR;
 800114a:	2302      	movs	r3, #2
 800114c:	77fb      	strb	r3, [r7, #31]
 800114e:	e006      	b.n	800115e <put_fat+0x20c>
			if (res != FR_OK) break;
 8001150:	bf00      	nop
 8001152:	e004      	b.n	800115e <put_fat+0x20c>
			if (res != FR_OK) break;
 8001154:	bf00      	nop
 8001156:	e002      	b.n	800115e <put_fat+0x20c>
			if (res != FR_OK) break;
 8001158:	bf00      	nop
 800115a:	e000      	b.n	800115e <put_fat+0x20c>
			if (res != FR_OK) break;
 800115c:	bf00      	nop
		}
	}

	return res;
 800115e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001160:	4618      	mov	r0, r3
 8001162:	3720      	adds	r7, #32
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	2b01      	cmp	r3, #1
 8001176:	d905      	bls.n	8001184 <remove_chain+0x1c>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	429a      	cmp	r2, r3
 8001182:	d302      	bcc.n	800118a <remove_chain+0x22>
		res = FR_INT_ERR;
 8001184:	2302      	movs	r3, #2
 8001186:	73fb      	strb	r3, [r7, #15]
 8001188:	e043      	b.n	8001212 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 800118a:	2300      	movs	r3, #0
 800118c:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800118e:	e036      	b.n	80011fe <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8001190:	6839      	ldr	r1, [r7, #0]
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff fe26 	bl	8000de4 <get_fat>
 8001198:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d035      	beq.n	800120c <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d102      	bne.n	80011ac <remove_chain+0x44>
 80011a6:	2302      	movs	r3, #2
 80011a8:	73fb      	strb	r3, [r7, #15]
 80011aa:	e032      	b.n	8001212 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80011b2:	d102      	bne.n	80011ba <remove_chain+0x52>
 80011b4:	2301      	movs	r3, #1
 80011b6:	73fb      	strb	r3, [r7, #15]
 80011b8:	e02b      	b.n	8001212 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80011ba:	2200      	movs	r2, #0
 80011bc:	6839      	ldr	r1, [r7, #0]
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f7ff fec7 	bl	8000f52 <put_fat>
 80011c4:	4603      	mov	r3, r0
 80011c6:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d120      	bne.n	8001210 <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80011d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80011d8:	d00f      	beq.n	80011fa <remove_chain+0x92>
				fs->free_clust++;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80011e0:	1c5a      	adds	r2, r3, #1
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 80011ee:	f043 0301 	orr.w	r3, r3, #1
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	429a      	cmp	r2, r3
 8001208:	d3c2      	bcc.n	8001190 <remove_chain+0x28>
 800120a:	e002      	b.n	8001212 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 800120c:	bf00      	nop
 800120e:	e000      	b.n	8001212 <remove_chain+0xaa>
			if (res != FR_OK) break;
 8001210:	bf00      	nop
		}
	}

	return res;
 8001212:	7bfb      	ldrb	r3, [r7, #15]
}
 8001214:	4618      	mov	r0, r3
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d10f      	bne.n	800124c <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8001232:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d005      	beq.n	8001246 <create_chain+0x2a>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001240:	693a      	ldr	r2, [r7, #16]
 8001242:	429a      	cmp	r2, r3
 8001244:	d31c      	bcc.n	8001280 <create_chain+0x64>
 8001246:	2301      	movs	r3, #1
 8001248:	613b      	str	r3, [r7, #16]
 800124a:	e019      	b.n	8001280 <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800124c:	6839      	ldr	r1, [r7, #0]
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f7ff fdc8 	bl	8000de4 <get_fat>
 8001254:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d801      	bhi.n	8001260 <create_chain+0x44>
 800125c:	2301      	movs	r3, #1
 800125e:	e076      	b.n	800134e <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001266:	d101      	bne.n	800126c <create_chain+0x50>
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	e070      	b.n	800134e <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	429a      	cmp	r2, r3
 8001276:	d201      	bcs.n	800127c <create_chain+0x60>
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	e068      	b.n	800134e <create_chain+0x132>
		scl = clst;
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	3301      	adds	r3, #1
 8001288:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001290:	697a      	ldr	r2, [r7, #20]
 8001292:	429a      	cmp	r2, r3
 8001294:	d307      	bcc.n	80012a6 <create_chain+0x8a>
			ncl = 2;
 8001296:	2302      	movs	r3, #2
 8001298:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800129a:	697a      	ldr	r2, [r7, #20]
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d901      	bls.n	80012a6 <create_chain+0x8a>
 80012a2:	2300      	movs	r3, #0
 80012a4:	e053      	b.n	800134e <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80012a6:	6979      	ldr	r1, [r7, #20]
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff fd9b 	bl	8000de4 <get_fat>
 80012ae:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d00e      	beq.n	80012d4 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80012bc:	d002      	beq.n	80012c4 <create_chain+0xa8>
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d101      	bne.n	80012c8 <create_chain+0xac>
			return cs;
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	e042      	b.n	800134e <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 80012c8:	697a      	ldr	r2, [r7, #20]
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d1d9      	bne.n	8001284 <create_chain+0x68>
 80012d0:	2300      	movs	r3, #0
 80012d2:	e03c      	b.n	800134e <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 80012d4:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80012d6:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 80012da:	6979      	ldr	r1, [r7, #20]
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff fe38 	bl	8000f52 <put_fat>
 80012e2:	4603      	mov	r3, r0
 80012e4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 80012e6:	7bfb      	ldrb	r3, [r7, #15]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d109      	bne.n	8001300 <create_chain+0xe4>
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d006      	beq.n	8001300 <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 80012f2:	697a      	ldr	r2, [r7, #20]
 80012f4:	6839      	ldr	r1, [r7, #0]
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff fe2b 	bl	8000f52 <put_fat>
 80012fc:	4603      	mov	r3, r0
 80012fe:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8001300:	7bfb      	ldrb	r3, [r7, #15]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d11a      	bne.n	800133c <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	697a      	ldr	r2, [r7, #20]
 800130a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001314:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001318:	d018      	beq.n	800134c <create_chain+0x130>
			fs->free_clust--;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001320:	1e5a      	subs	r2, r3, #1
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800132e:	f043 0301 	orr.w	r3, r3, #1
 8001332:	b2da      	uxtb	r2, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 800133a:	e007      	b.n	800134c <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800133c:	7bfb      	ldrb	r3, [r7, #15]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d102      	bne.n	8001348 <create_chain+0x12c>
 8001342:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001346:	e000      	b.n	800134a <create_chain+0x12e>
 8001348:	2301      	movs	r3, #1
 800134a:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800134c:	697b      	ldr	r3, [r7, #20]
}
 800134e:	4618      	mov	r0, r3
 8001350:	3718      	adds	r7, #24
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8001356:	b480      	push	{r7}
 8001358:	b087      	sub	sp, #28
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
 800135e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8001366:	3304      	adds	r3, #4
 8001368:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	0a5b      	lsrs	r3, r3, #9
 800136e:	687a      	ldr	r2, [r7, #4]
 8001370:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8001374:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8001378:	fbb3 f3f2 	udiv	r3, r3, r2
 800137c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	1d1a      	adds	r2, r3, #4
 8001382:	613a      	str	r2, [r7, #16]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d101      	bne.n	8001392 <clmt_clust+0x3c>
 800138e:	2300      	movs	r3, #0
 8001390:	e010      	b.n	80013b4 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 8001392:	697a      	ldr	r2, [r7, #20]
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	429a      	cmp	r2, r3
 8001398:	d307      	bcc.n	80013aa <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 800139a:	697a      	ldr	r2, [r7, #20]
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	617b      	str	r3, [r7, #20]
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	3304      	adds	r3, #4
 80013a6:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80013a8:	e7e9      	b.n	800137e <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 80013aa:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	4413      	add	r3, r2
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	371c      	adds	r7, #28
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80013da:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d007      	beq.n	80013f2 <dir_sdi+0x32>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80013e8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80013ec:	697a      	ldr	r2, [r7, #20]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d301      	bcc.n	80013f6 <dir_sdi+0x36>
		return FR_INT_ERR;
 80013f2:	2302      	movs	r3, #2
 80013f4:	e074      	b.n	80014e0 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d10c      	bne.n	8001416 <dir_sdi+0x56>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001402:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001406:	2b03      	cmp	r3, #3
 8001408:	d105      	bne.n	8001416 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001410:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8001414:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d111      	bne.n	8001440 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001422:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8001426:	461a      	mov	r2, r3
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	4293      	cmp	r3, r2
 800142c:	d301      	bcc.n	8001432 <dir_sdi+0x72>
			return FR_INT_ERR;
 800142e:	2302      	movs	r3, #2
 8001430:	e056      	b.n	80014e0 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001438:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800143c:	613b      	str	r3, [r7, #16]
 800143e:	e032      	b.n	80014a6 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001446:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800144a:	011b      	lsls	r3, r3, #4
 800144c:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800144e:	e01e      	b.n	800148e <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001456:	6979      	ldr	r1, [r7, #20]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff fcc3 	bl	8000de4 <get_fat>
 800145e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001466:	d101      	bne.n	800146c <dir_sdi+0xac>
 8001468:	2301      	movs	r3, #1
 800146a:	e039      	b.n	80014e0 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	2b01      	cmp	r3, #1
 8001470:	d907      	bls.n	8001482 <dir_sdi+0xc2>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001478:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800147c:	697a      	ldr	r2, [r7, #20]
 800147e:	429a      	cmp	r2, r3
 8001480:	d301      	bcc.n	8001486 <dir_sdi+0xc6>
				return FR_INT_ERR;
 8001482:	2302      	movs	r3, #2
 8001484:	e02c      	b.n	80014e0 <dir_sdi+0x120>
			idx -= ic;
 8001486:	683a      	ldr	r2, [r7, #0]
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800148e:	683a      	ldr	r2, [r7, #0]
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	429a      	cmp	r2, r3
 8001494:	d2dc      	bcs.n	8001450 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800149c:	6979      	ldr	r1, [r7, #20]
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff fc7e 	bl	8000da0 <clust2sect>
 80014a4:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	697a      	ldr	r2, [r7, #20]
 80014aa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d101      	bne.n	80014b8 <dir_sdi+0xf8>
 80014b4:	2302      	movs	r3, #2
 80014b6:	e013      	b.n	80014e0 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	091a      	lsrs	r2, r3, #4
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	441a      	add	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80014cc:	461a      	mov	r2, r3
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	f003 030f 	and.w	r3, r3, #15
 80014d4:	015b      	lsls	r3, r3, #5
 80014d6:	441a      	add	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80014de:	2300      	movs	r3, #0
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3718      	adds	r7, #24
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80014e8:	b590      	push	{r4, r7, lr}
 80014ea:	b087      	sub	sp, #28
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 80014f8:	3301      	adds	r3, #1
 80014fa:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	b29b      	uxth	r3, r3
 8001500:	2b00      	cmp	r3, #0
 8001502:	d004      	beq.n	800150e <dir_next+0x26>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800150a:	2b00      	cmp	r3, #0
 800150c:	d101      	bne.n	8001512 <dir_next+0x2a>
		return FR_NO_FILE;
 800150e:	2304      	movs	r3, #4
 8001510:	e0dd      	b.n	80016ce <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	f003 030f 	and.w	r3, r3, #15
 8001518:	2b00      	cmp	r3, #0
 800151a:	f040 80c6 	bne.w	80016aa <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001524:	1c5a      	adds	r2, r3, #1
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8001532:	2b00      	cmp	r3, #0
 8001534:	d10b      	bne.n	800154e <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800153c:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8001540:	461a      	mov	r2, r3
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	4293      	cmp	r3, r2
 8001546:	f0c0 80b0 	bcc.w	80016aa <dir_next+0x1c2>
				return FR_NO_FILE;
 800154a:	2304      	movs	r3, #4
 800154c:	e0bf      	b.n	80016ce <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	091b      	lsrs	r3, r3, #4
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8001558:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800155c:	3a01      	subs	r2, #1
 800155e:	4013      	ands	r3, r2
 8001560:	2b00      	cmp	r3, #0
 8001562:	f040 80a2 	bne.w	80016aa <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8001572:	4619      	mov	r1, r3
 8001574:	4610      	mov	r0, r2
 8001576:	f7ff fc35 	bl	8000de4 <get_fat>
 800157a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	2b01      	cmp	r3, #1
 8001580:	d801      	bhi.n	8001586 <dir_next+0x9e>
 8001582:	2302      	movs	r3, #2
 8001584:	e0a3      	b.n	80016ce <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800158c:	d101      	bne.n	8001592 <dir_next+0xaa>
 800158e:	2301      	movs	r3, #1
 8001590:	e09d      	b.n	80016ce <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001598:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d374      	bcc.n	800168c <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d101      	bne.n	80015ac <dir_next+0xc4>
 80015a8:	2304      	movs	r3, #4
 80015aa:	e090      	b.n	80016ce <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80015b8:	4619      	mov	r1, r3
 80015ba:	4610      	mov	r0, r2
 80015bc:	f7ff fe2e 	bl	800121c <create_chain>
 80015c0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d101      	bne.n	80015cc <dir_next+0xe4>
 80015c8:	2307      	movs	r3, #7
 80015ca:	e080      	b.n	80016ce <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d101      	bne.n	80015d6 <dir_next+0xee>
 80015d2:	2302      	movs	r3, #2
 80015d4:	e07b      	b.n	80016ce <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80015dc:	d101      	bne.n	80015e2 <dir_next+0xfa>
 80015de:	2301      	movs	r3, #1
 80015e0:	e075      	b.n	80016ce <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff fab5 	bl	8000b58 <sync_window>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <dir_next+0x110>
 80015f4:	2301      	movs	r3, #1
 80015f6:	e06a      	b.n	80016ce <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80015fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001602:	2100      	movs	r1, #0
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff f893 	bl	8000730 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 8001616:	6979      	ldr	r1, [r7, #20]
 8001618:	4610      	mov	r0, r2
 800161a:	f7ff fbc1 	bl	8000da0 <clust2sect>
 800161e:	4603      	mov	r3, r0
 8001620:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8001624:	2300      	movs	r3, #0
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	e01b      	b.n	8001662 <dir_next+0x17a>
						dp->fs->wflag = 1;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001630:	2201      	movs	r2, #1
 8001632:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff fa8b 	bl	8000b58 <sync_window>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <dir_next+0x164>
 8001648:	2301      	movs	r3, #1
 800164a:	e040      	b.n	80016ce <dir_next+0x1e6>
						dp->fs->winsect++;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001652:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8001656:	3201      	adds	r2, #1
 8001658:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	3301      	adds	r3, #1
 8001660:	613b      	str	r3, [r7, #16]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001668:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800166c:	461a      	mov	r2, r3
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	4293      	cmp	r3, r2
 8001672:	d3da      	bcc.n	800162a <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800167a:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	1a8a      	subs	r2, r1, r2
 8001688:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800169a:	6979      	ldr	r1, [r7, #20]
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff fb7f 	bl	8000da0 <clust2sect>
 80016a2:	4602      	mov	r2, r0
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	b29a      	uxth	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80016ba:	461a      	mov	r2, r3
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f003 030f 	and.w	r3, r3, #15
 80016c2:	015b      	lsls	r3, r3, #5
 80016c4:	441a      	add	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	371c      	adds	r7, #28
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd90      	pop	{r4, r7, pc}

080016d6 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b084      	sub	sp, #16
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
 80016de:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 80016e0:	2100      	movs	r1, #0
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f7ff fe6c 	bl	80013c0 <dir_sdi>
 80016e8:	4603      	mov	r3, r0
 80016ea:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80016ec:	7bfb      	ldrb	r3, [r7, #15]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d131      	bne.n	8001756 <dir_alloc+0x80>
		n = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001702:	4619      	mov	r1, r3
 8001704:	4610      	mov	r0, r2
 8001706:	f7ff fa70 	bl	8000bea <move_window>
 800170a:	4603      	mov	r3, r0
 800170c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800170e:	7bfb      	ldrb	r3, [r7, #15]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d11f      	bne.n	8001754 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2be5      	cmp	r3, #229	; 0xe5
 800171e:	d005      	beq.n	800172c <dir_alloc+0x56>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d107      	bne.n	800173c <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	3301      	adds	r3, #1
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	68ba      	ldr	r2, [r7, #8]
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	429a      	cmp	r2, r3
 8001738:	d102      	bne.n	8001740 <dir_alloc+0x6a>
 800173a:	e00c      	b.n	8001756 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800173c:	2300      	movs	r3, #0
 800173e:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8001740:	2101      	movs	r1, #1
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7ff fed0 	bl	80014e8 <dir_next>
 8001748:	4603      	mov	r3, r0
 800174a:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800174c:	7bfb      	ldrb	r3, [r7, #15]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d0d1      	beq.n	80016f6 <dir_alloc+0x20>
 8001752:	e000      	b.n	8001756 <dir_alloc+0x80>
			if (res != FR_OK) break;
 8001754:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	2b04      	cmp	r3, #4
 800175a:	d101      	bne.n	8001760 <dir_alloc+0x8a>
 800175c:	2307      	movs	r3, #7
 800175e:	73fb      	strb	r3, [r7, #15]
	return res;
 8001760:	7bfb      	ldrb	r3, [r7, #15]
}
 8001762:	4618      	mov	r0, r3
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800176a:	b480      	push	{r7}
 800176c:	b085      	sub	sp, #20
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
 8001772:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	331b      	adds	r3, #27
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	021b      	lsls	r3, r3, #8
 800177c:	b21a      	sxth	r2, r3
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	331a      	adds	r3, #26
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	b21b      	sxth	r3, r3
 8001786:	4313      	orrs	r3, r2
 8001788:	b21b      	sxth	r3, r3
 800178a:	b29b      	uxth	r3, r3
 800178c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001794:	2b03      	cmp	r3, #3
 8001796:	d10f      	bne.n	80017b8 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	3315      	adds	r3, #21
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	021b      	lsls	r3, r3, #8
 80017a0:	b21a      	sxth	r2, r3
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	3314      	adds	r3, #20
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	b21b      	sxth	r3, r3
 80017aa:	4313      	orrs	r3, r2
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	041b      	lsls	r3, r3, #16
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	60fb      	str	r3, [r7, #12]

	return cl;
 80017b8:	68fb      	ldr	r3, [r7, #12]
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3714      	adds	r7, #20
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr

080017c6 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 80017c6:	b480      	push	{r7}
 80017c8:	b083      	sub	sp, #12
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
 80017ce:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	331a      	adds	r3, #26
 80017d4:	683a      	ldr	r2, [r7, #0]
 80017d6:	b2d2      	uxtb	r2, r2
 80017d8:	701a      	strb	r2, [r3, #0]
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	b29b      	uxth	r3, r3
 80017de:	0a1b      	lsrs	r3, r3, #8
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	331b      	adds	r3, #27
 80017e6:	b2d2      	uxtb	r2, r2
 80017e8:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	0c1a      	lsrs	r2, r3, #16
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	3314      	adds	r3, #20
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	701a      	strb	r2, [r3, #0]
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	0c1b      	lsrs	r3, r3, #16
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	0a1b      	lsrs	r3, r3, #8
 80017fe:	b29a      	uxth	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	3315      	adds	r3, #21
 8001804:	b2d2      	uxtb	r2, r2
 8001806:	701a      	strb	r2, [r3, #0]
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800181c:	2100      	movs	r1, #0
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7ff fdce 	bl	80013c0 <dir_sdi>
 8001824:	4603      	mov	r3, r0
 8001826:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8001828:	7dfb      	ldrb	r3, [r7, #23]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <dir_find+0x1e>
 800182e:	7dfb      	ldrb	r3, [r7, #23]
 8001830:	e03b      	b.n	80018aa <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800183e:	4619      	mov	r1, r3
 8001840:	4610      	mov	r0, r2
 8001842:	f7ff f9d2 	bl	8000bea <move_window>
 8001846:	4603      	mov	r3, r0
 8001848:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800184a:	7dfb      	ldrb	r3, [r7, #23]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d128      	bne.n	80018a2 <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001856:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800185e:	7bfb      	ldrb	r3, [r7, #15]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d102      	bne.n	800186a <dir_find+0x56>
 8001864:	2304      	movs	r3, #4
 8001866:	75fb      	strb	r3, [r7, #23]
 8001868:	e01e      	b.n	80018a8 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	330b      	adds	r3, #11
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	f003 0308 	and.w	r3, r3, #8
 8001874:	2b00      	cmp	r3, #0
 8001876:	d10a      	bne.n	800188e <dir_find+0x7a>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800187e:	220b      	movs	r2, #11
 8001880:	4619      	mov	r1, r3
 8001882:	6938      	ldr	r0, [r7, #16]
 8001884:	f7fe ff6e 	bl	8000764 <mem_cmp>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d00b      	beq.n	80018a6 <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800188e:	2100      	movs	r1, #0
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff fe29 	bl	80014e8 <dir_next>
 8001896:	4603      	mov	r3, r0
 8001898:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800189a:	7dfb      	ldrb	r3, [r7, #23]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d0c8      	beq.n	8001832 <dir_find+0x1e>
 80018a0:	e002      	b.n	80018a8 <dir_find+0x94>
		if (res != FR_OK) break;
 80018a2:	bf00      	nop
 80018a4:	e000      	b.n	80018a8 <dir_find+0x94>
			break;
 80018a6:	bf00      	nop

	return res;
 80018a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3718      	adds	r7, #24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b084      	sub	sp, #16
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80018ba:	2101      	movs	r1, #1
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7ff ff0a 	bl	80016d6 <dir_alloc>
 80018c2:	4603      	mov	r3, r0
 80018c4:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 80018c6:	7bfb      	ldrb	r3, [r7, #15]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d126      	bne.n	800191a <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80018d8:	4619      	mov	r1, r3
 80018da:	4610      	mov	r0, r2
 80018dc:	f7ff f985 	bl	8000bea <move_window>
 80018e0:	4603      	mov	r3, r0
 80018e2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d117      	bne.n	800191a <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80018f0:	2220      	movs	r2, #32
 80018f2:	2100      	movs	r1, #0
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7fe ff1b 	bl	8000730 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8001906:	220b      	movs	r2, #11
 8001908:	4619      	mov	r1, r3
 800190a:	f7fe fef3 	bl	80006f4 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001914:	2201      	movs	r2, #1
 8001916:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 800191a:	7bfb      	ldrb	r3, [r7, #15]
}
 800191c:	4618      	mov	r0, r3
 800191e:	3710      	adds	r7, #16
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b088      	sub	sp, #32
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	e002      	b.n	800193c <create_name+0x18>
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	3301      	adds	r3, #1
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	2b2f      	cmp	r3, #47	; 0x2f
 8001942:	d0f8      	beq.n	8001936 <create_name+0x12>
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b5c      	cmp	r3, #92	; 0x5c
 800194a:	d0f4      	beq.n	8001936 <create_name+0x12>
	sfn = dp->fn;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8001952:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8001954:	220b      	movs	r2, #11
 8001956:	2120      	movs	r1, #32
 8001958:	68b8      	ldr	r0, [r7, #8]
 800195a:	f7fe fee9 	bl	8000730 <mem_set>
	si = i = b = 0; ni = 8;
 800195e:	2300      	movs	r3, #0
 8001960:	77fb      	strb	r3, [r7, #31]
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	617b      	str	r3, [r7, #20]
 800196a:	2308      	movs	r3, #8
 800196c:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	1c5a      	adds	r2, r3, #1
 8001972:	617a      	str	r2, [r7, #20]
 8001974:	68fa      	ldr	r2, [r7, #12]
 8001976:	4413      	add	r3, r2
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 800197c:	7fbb      	ldrb	r3, [r7, #30]
 800197e:	2b20      	cmp	r3, #32
 8001980:	d953      	bls.n	8001a2a <create_name+0x106>
 8001982:	7fbb      	ldrb	r3, [r7, #30]
 8001984:	2b2f      	cmp	r3, #47	; 0x2f
 8001986:	d050      	beq.n	8001a2a <create_name+0x106>
 8001988:	7fbb      	ldrb	r3, [r7, #30]
 800198a:	2b5c      	cmp	r3, #92	; 0x5c
 800198c:	d04d      	beq.n	8001a2a <create_name+0x106>
		if (c == '.' || i >= ni) {
 800198e:	7fbb      	ldrb	r3, [r7, #30]
 8001990:	2b2e      	cmp	r3, #46	; 0x2e
 8001992:	d003      	beq.n	800199c <create_name+0x78>
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	429a      	cmp	r2, r3
 800199a:	d30f      	bcc.n	80019bc <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	2b08      	cmp	r3, #8
 80019a0:	d102      	bne.n	80019a8 <create_name+0x84>
 80019a2:	7fbb      	ldrb	r3, [r7, #30]
 80019a4:	2b2e      	cmp	r3, #46	; 0x2e
 80019a6:	d001      	beq.n	80019ac <create_name+0x88>
 80019a8:	2306      	movs	r3, #6
 80019aa:	e073      	b.n	8001a94 <create_name+0x170>
			i = 8; ni = 11;
 80019ac:	2308      	movs	r3, #8
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	230b      	movs	r3, #11
 80019b2:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 80019b4:	7ffb      	ldrb	r3, [r7, #31]
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	77fb      	strb	r3, [r7, #31]
 80019ba:	e035      	b.n	8001a28 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 80019bc:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	da08      	bge.n	80019d6 <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 80019c4:	7ffb      	ldrb	r3, [r7, #31]
 80019c6:	f043 0303 	orr.w	r3, r3, #3
 80019ca:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80019cc:	7fbb      	ldrb	r3, [r7, #30]
 80019ce:	3b80      	subs	r3, #128	; 0x80
 80019d0:	4a32      	ldr	r2, [pc, #200]	; (8001a9c <create_name+0x178>)
 80019d2:	5cd3      	ldrb	r3, [r2, r3]
 80019d4:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 80019d6:	7fbb      	ldrb	r3, [r7, #30]
 80019d8:	4619      	mov	r1, r3
 80019da:	4831      	ldr	r0, [pc, #196]	; (8001aa0 <create_name+0x17c>)
 80019dc:	f7fe fee9 	bl	80007b2 <chk_chr>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <create_name+0xc6>
				return FR_INVALID_NAME;
 80019e6:	2306      	movs	r3, #6
 80019e8:	e054      	b.n	8001a94 <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 80019ea:	7fbb      	ldrb	r3, [r7, #30]
 80019ec:	2b40      	cmp	r3, #64	; 0x40
 80019ee:	d907      	bls.n	8001a00 <create_name+0xdc>
 80019f0:	7fbb      	ldrb	r3, [r7, #30]
 80019f2:	2b5a      	cmp	r3, #90	; 0x5a
 80019f4:	d804      	bhi.n	8001a00 <create_name+0xdc>
				b |= 2;
 80019f6:	7ffb      	ldrb	r3, [r7, #31]
 80019f8:	f043 0302 	orr.w	r3, r3, #2
 80019fc:	77fb      	strb	r3, [r7, #31]
 80019fe:	e00c      	b.n	8001a1a <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8001a00:	7fbb      	ldrb	r3, [r7, #30]
 8001a02:	2b60      	cmp	r3, #96	; 0x60
 8001a04:	d909      	bls.n	8001a1a <create_name+0xf6>
 8001a06:	7fbb      	ldrb	r3, [r7, #30]
 8001a08:	2b7a      	cmp	r3, #122	; 0x7a
 8001a0a:	d806      	bhi.n	8001a1a <create_name+0xf6>
					b |= 1; c -= 0x20;
 8001a0c:	7ffb      	ldrb	r3, [r7, #31]
 8001a0e:	f043 0301 	orr.w	r3, r3, #1
 8001a12:	77fb      	strb	r3, [r7, #31]
 8001a14:	7fbb      	ldrb	r3, [r7, #30]
 8001a16:	3b20      	subs	r3, #32
 8001a18:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1c5a      	adds	r2, r3, #1
 8001a1e:	613a      	str	r2, [r7, #16]
 8001a20:	68ba      	ldr	r2, [r7, #8]
 8001a22:	4413      	add	r3, r2
 8001a24:	7fba      	ldrb	r2, [r7, #30]
 8001a26:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8001a28:	e7a1      	b.n	800196e <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8001a2a:	68fa      	ldr	r2, [r7, #12]
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	441a      	add	r2, r3
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8001a34:	7fbb      	ldrb	r3, [r7, #30]
 8001a36:	2b20      	cmp	r3, #32
 8001a38:	d801      	bhi.n	8001a3e <create_name+0x11a>
 8001a3a:	2304      	movs	r3, #4
 8001a3c:	e000      	b.n	8001a40 <create_name+0x11c>
 8001a3e:	2300      	movs	r3, #0
 8001a40:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d101      	bne.n	8001a4c <create_name+0x128>
 8001a48:	2306      	movs	r3, #6
 8001a4a:	e023      	b.n	8001a94 <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	2be5      	cmp	r3, #229	; 0xe5
 8001a52:	d102      	bne.n	8001a5a <create_name+0x136>
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	2205      	movs	r2, #5
 8001a58:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	2b08      	cmp	r3, #8
 8001a5e:	d102      	bne.n	8001a66 <create_name+0x142>
 8001a60:	7ffb      	ldrb	r3, [r7, #31]
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8001a66:	7ffb      	ldrb	r3, [r7, #31]
 8001a68:	f003 0303 	and.w	r3, r3, #3
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d103      	bne.n	8001a78 <create_name+0x154>
 8001a70:	7fbb      	ldrb	r3, [r7, #30]
 8001a72:	f043 0310 	orr.w	r3, r3, #16
 8001a76:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8001a78:	7ffb      	ldrb	r3, [r7, #31]
 8001a7a:	f003 030c 	and.w	r3, r3, #12
 8001a7e:	2b04      	cmp	r3, #4
 8001a80:	d103      	bne.n	8001a8a <create_name+0x166>
 8001a82:	7fbb      	ldrb	r3, [r7, #30]
 8001a84:	f043 0308 	orr.w	r3, r3, #8
 8001a88:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	330b      	adds	r3, #11
 8001a8e:	7fba      	ldrb	r2, [r7, #30]
 8001a90:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8001a92:	2300      	movs	r3, #0
#endif
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3720      	adds	r7, #32
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	0800a7a8 	.word	0x0800a7a8
 8001aa0:	0800a4fc 	.word	0x0800a4fc

08001aa4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b2f      	cmp	r3, #47	; 0x2f
 8001ab4:	d003      	beq.n	8001abe <follow_path+0x1a>
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	2b5c      	cmp	r3, #92	; 0x5c
 8001abc:	d102      	bne.n	8001ac4 <follow_path+0x20>
		path++;
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	2b1f      	cmp	r3, #31
 8001ad2:	d80a      	bhi.n	8001aea <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff fc72 	bl	80013c0 <dir_sdi>
 8001adc:	4603      	mov	r3, r0
 8001ade:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001ae8:	e045      	b.n	8001b76 <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8001aea:	463b      	mov	r3, r7
 8001aec:	4619      	mov	r1, r3
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f7ff ff18 	bl	8001924 <create_name>
 8001af4:	4603      	mov	r3, r0
 8001af6:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8001af8:	7bfb      	ldrb	r3, [r7, #15]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d136      	bne.n	8001b6c <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff fe88 	bl	8001814 <dir_find>
 8001b04:	4603      	mov	r3, r0
 8001b06:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8001b0e:	7adb      	ldrb	r3, [r3, #11]
 8001b10:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d00a      	beq.n	8001b2e <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8001b18:	7bfb      	ldrb	r3, [r7, #15]
 8001b1a:	2b04      	cmp	r3, #4
 8001b1c:	d128      	bne.n	8001b70 <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8001b1e:	7bbb      	ldrb	r3, [r7, #14]
 8001b20:	f003 0304 	and.w	r3, r3, #4
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d123      	bne.n	8001b70 <follow_path+0xcc>
 8001b28:	2305      	movs	r3, #5
 8001b2a:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8001b2c:	e020      	b.n	8001b70 <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8001b2e:	7bbb      	ldrb	r3, [r7, #14]
 8001b30:	f003 0304 	and.w	r3, r3, #4
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d11d      	bne.n	8001b74 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001b3e:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	330b      	adds	r3, #11
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	f003 0310 	and.w	r3, r3, #16
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d102      	bne.n	8001b54 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8001b4e:	2305      	movs	r3, #5
 8001b50:	73fb      	strb	r3, [r7, #15]
 8001b52:	e010      	b.n	8001b76 <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001b5a:	68b9      	ldr	r1, [r7, #8]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff fe04 	bl	800176a <ld_clust>
 8001b62:	4602      	mov	r2, r0
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8001b6a:	e7be      	b.n	8001aea <follow_path+0x46>
			if (res != FR_OK) break;
 8001b6c:	bf00      	nop
 8001b6e:	e002      	b.n	8001b76 <follow_path+0xd2>
				break;
 8001b70:	bf00      	nop
 8001b72:	e000      	b.n	8001b76 <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8001b74:	bf00      	nop
		}
	}

	return res;
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3710      	adds	r7, #16
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b087      	sub	sp, #28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8001b88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b8c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d031      	beq.n	8001bfa <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	617b      	str	r3, [r7, #20]
 8001b9c:	e002      	b.n	8001ba4 <get_ldnumber+0x24>
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	617b      	str	r3, [r7, #20]
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	2b20      	cmp	r3, #32
 8001baa:	d903      	bls.n	8001bb4 <get_ldnumber+0x34>
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b3a      	cmp	r3, #58	; 0x3a
 8001bb2:	d1f4      	bne.n	8001b9e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b3a      	cmp	r3, #58	; 0x3a
 8001bba:	d11c      	bne.n	8001bf6 <get_ldnumber+0x76>
			tp = *path;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	1c5a      	adds	r2, r3, #1
 8001bc6:	60fa      	str	r2, [r7, #12]
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	3b30      	subs	r3, #48	; 0x30
 8001bcc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	2b09      	cmp	r3, #9
 8001bd2:	d80e      	bhi.n	8001bf2 <get_ldnumber+0x72>
 8001bd4:	68fa      	ldr	r2, [r7, #12]
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d10a      	bne.n	8001bf2 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d107      	bne.n	8001bf2 <get_ldnumber+0x72>
					vol = (int)i;
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	3301      	adds	r3, #1
 8001bea:	617b      	str	r3, [r7, #20]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	697a      	ldr	r2, [r7, #20]
 8001bf0:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	e002      	b.n	8001bfc <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8001bfa:	693b      	ldr	r3, [r7, #16]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	371c      	adds	r7, #28
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c20:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8001c24:	6839      	ldr	r1, [r7, #0]
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f7fe ffdf 	bl	8000bea <move_window>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <check_fs+0x2e>
		return 3;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e04a      	b.n	8001ccc <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	021b      	lsls	r3, r3, #8
 8001c42:	b21a      	sxth	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8001c4a:	b21b      	sxth	r3, r3
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	b21b      	sxth	r3, r3
 8001c50:	4a20      	ldr	r2, [pc, #128]	; (8001cd4 <check_fs+0xcc>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d001      	beq.n	8001c5a <check_fs+0x52>
		return 2;
 8001c56:	2302      	movs	r3, #2
 8001c58:	e038      	b.n	8001ccc <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	3336      	adds	r3, #54	; 0x36
 8001c5e:	3303      	adds	r3, #3
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	061a      	lsls	r2, r3, #24
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3336      	adds	r3, #54	; 0x36
 8001c68:	3302      	adds	r3, #2
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	041b      	lsls	r3, r3, #16
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	3236      	adds	r2, #54	; 0x36
 8001c74:	3201      	adds	r2, #1
 8001c76:	7812      	ldrb	r2, [r2, #0]
 8001c78:	0212      	lsls	r2, r2, #8
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8001c82:	4313      	orrs	r3, r2
 8001c84:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001c88:	4a13      	ldr	r2, [pc, #76]	; (8001cd8 <check_fs+0xd0>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d101      	bne.n	8001c92 <check_fs+0x8a>
		return 0;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	e01c      	b.n	8001ccc <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	3352      	adds	r3, #82	; 0x52
 8001c96:	3303      	adds	r3, #3
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	061a      	lsls	r2, r3, #24
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	3352      	adds	r3, #82	; 0x52
 8001ca0:	3302      	adds	r3, #2
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	041b      	lsls	r3, r3, #16
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	3252      	adds	r2, #82	; 0x52
 8001cac:	3201      	adds	r2, #1
 8001cae:	7812      	ldrb	r2, [r2, #0]
 8001cb0:	0212      	lsls	r2, r2, #8
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001cc0:	4a05      	ldr	r2, [pc, #20]	; (8001cd8 <check_fs+0xd0>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d101      	bne.n	8001cca <check_fs+0xc2>
		return 0;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	e000      	b.n	8001ccc <check_fs+0xc4>

	return 1;
 8001cca:	2301      	movs	r3, #1
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	ffffaa55 	.word	0xffffaa55
 8001cd8:	00544146 	.word	0x00544146

08001cdc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b096      	sub	sp, #88	; 0x58
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8001cf0:	68b8      	ldr	r0, [r7, #8]
 8001cf2:	f7ff ff45 	bl	8001b80 <get_ldnumber>
 8001cf6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8001cf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	da01      	bge.n	8001d02 <find_volume+0x26>
 8001cfe:	230b      	movs	r3, #11
 8001d00:	e2aa      	b.n	8002258 <find_volume+0x57c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8001d02:	4a9e      	ldr	r2, [pc, #632]	; (8001f7c <find_volume+0x2a0>)
 8001d04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d0a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8001d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d101      	bne.n	8001d16 <find_volume+0x3a>
 8001d12:	230c      	movs	r3, #12
 8001d14:	e2a0      	b.n	8002258 <find_volume+0x57c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d1a:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8001d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d1e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d01b      	beq.n	8001d5e <find_volume+0x82>
		stat = disk_status(fs->drv);
 8001d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d28:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7fe fc1f 	bl	8000570 <disk_status>
 8001d32:	4603      	mov	r3, r0
 8001d34:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8001d38:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001d3c:	f003 0301 	and.w	r3, r3, #1
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d10c      	bne.n	8001d5e <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8001d44:	79fb      	ldrb	r3, [r7, #7]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d007      	beq.n	8001d5a <find_volume+0x7e>
 8001d4a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001d4e:	f003 0304 	and.w	r3, r3, #4
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8001d56:	230a      	movs	r3, #10
 8001d58:	e27e      	b.n	8002258 <find_volume+0x57c>
			return FR_OK;				/* The file system object is valid */
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	e27c      	b.n	8002258 <find_volume+0x57c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8001d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d60:	2200      	movs	r2, #0
 8001d62:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8001d66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d6c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8001d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d72:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7fe fc14 	bl	80005a4 <disk_initialize>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8001d82:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e262      	b.n	8002258 <find_volume+0x57c>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d007      	beq.n	8001da8 <find_volume+0xcc>
 8001d98:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8001da4:	230a      	movs	r3, #10
 8001da6:	e257      	b.n	8002258 <find_volume+0x57c>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8001dac:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001dae:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001db0:	f7ff ff2a 	bl	8001c08 <check_fs>
 8001db4:	4603      	mov	r3, r0
 8001db6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8001dba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d155      	bne.n	8001e6e <find_volume+0x192>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	643b      	str	r3, [r7, #64]	; 0x40
 8001dc6:	e029      	b.n	8001e1c <find_volume+0x140>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8001dc8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001dca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001dcc:	011b      	lsls	r3, r3, #4
 8001dce:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8001dd2:	4413      	add	r3, r2
 8001dd4:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8001dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dd8:	3304      	adds	r3, #4
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d012      	beq.n	8001e06 <find_volume+0x12a>
 8001de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001de2:	330b      	adds	r3, #11
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	061a      	lsls	r2, r3, #24
 8001de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dea:	330a      	adds	r3, #10
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	041b      	lsls	r3, r3, #16
 8001df0:	4313      	orrs	r3, r2
 8001df2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001df4:	3209      	adds	r2, #9
 8001df6:	7812      	ldrb	r2, [r2, #0]
 8001df8:	0212      	lsls	r2, r2, #8
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001dfe:	3208      	adds	r2, #8
 8001e00:	7812      	ldrb	r2, [r2, #0]
 8001e02:	431a      	orrs	r2, r3
 8001e04:	e000      	b.n	8001e08 <find_volume+0x12c>
 8001e06:	2200      	movs	r2, #0
 8001e08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8001e10:	440b      	add	r3, r1
 8001e12:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8001e16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e18:	3301      	adds	r3, #1
 8001e1a:	643b      	str	r3, [r7, #64]	; 0x40
 8001e1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e1e:	2b03      	cmp	r3, #3
 8001e20:	d9d2      	bls.n	8001dc8 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8001e22:	2300      	movs	r3, #0
 8001e24:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8001e26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d002      	beq.n	8001e32 <find_volume+0x156>
 8001e2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8001e32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001e3a:	4413      	add	r3, r2
 8001e3c:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8001e40:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8001e42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d005      	beq.n	8001e54 <find_volume+0x178>
 8001e48:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001e4a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001e4c:	f7ff fedc 	bl	8001c08 <check_fs>
 8001e50:	4603      	mov	r3, r0
 8001e52:	e000      	b.n	8001e56 <find_volume+0x17a>
 8001e54:	2302      	movs	r3, #2
 8001e56:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8001e5a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d005      	beq.n	8001e6e <find_volume+0x192>
 8001e62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e64:	3301      	adds	r3, #1
 8001e66:	643b      	str	r3, [r7, #64]	; 0x40
 8001e68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e6a:	2b03      	cmp	r3, #3
 8001e6c:	d9e1      	bls.n	8001e32 <find_volume+0x156>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8001e6e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001e72:	2b03      	cmp	r3, #3
 8001e74:	d101      	bne.n	8001e7a <find_volume+0x19e>
 8001e76:	2301      	movs	r3, #1
 8001e78:	e1ee      	b.n	8002258 <find_volume+0x57c>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8001e7a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <find_volume+0x1aa>
 8001e82:	230d      	movs	r3, #13
 8001e84:	e1e8      	b.n	8002258 <find_volume+0x57c>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8001e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e88:	7b1b      	ldrb	r3, [r3, #12]
 8001e8a:	021b      	lsls	r3, r3, #8
 8001e8c:	b21a      	sxth	r2, r3
 8001e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e90:	7adb      	ldrb	r3, [r3, #11]
 8001e92:	b21b      	sxth	r3, r3
 8001e94:	4313      	orrs	r3, r2
 8001e96:	b21b      	sxth	r3, r3
 8001e98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e9c:	d001      	beq.n	8001ea2 <find_volume+0x1c6>
		return FR_NO_FILESYSTEM;
 8001e9e:	230d      	movs	r3, #13
 8001ea0:	e1da      	b.n	8002258 <find_volume+0x57c>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8001ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ea4:	7ddb      	ldrb	r3, [r3, #23]
 8001ea6:	021b      	lsls	r3, r3, #8
 8001ea8:	b21a      	sxth	r2, r3
 8001eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001eac:	7d9b      	ldrb	r3, [r3, #22]
 8001eae:	b21b      	sxth	r3, r3
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	b21b      	sxth	r3, r3
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8001eb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d112      	bne.n	8001ee4 <find_volume+0x208>
 8001ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ec0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001ec4:	061a      	lsls	r2, r3, #24
 8001ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ec8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001ecc:	041b      	lsls	r3, r3, #16
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ed2:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8001ed6:	0212      	lsls	r2, r2, #8
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001edc:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8001ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ee6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ee8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8001eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001eee:	7c1a      	ldrb	r2, [r3, #16]
 8001ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ef2:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8001ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ef8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d006      	beq.n	8001f0e <find_volume+0x232>
 8001f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f02:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d001      	beq.n	8001f0e <find_volume+0x232>
		return FR_NO_FILESYSTEM;
 8001f0a:	230d      	movs	r3, #13
 8001f0c:	e1a4      	b.n	8002258 <find_volume+0x57c>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8001f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f10:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8001f14:	461a      	mov	r2, r3
 8001f16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f18:	fb02 f303 	mul.w	r3, r2, r3
 8001f1c:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8001f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f20:	7b5a      	ldrb	r2, [r3, #13]
 8001f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f24:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8001f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f2a:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d00a      	beq.n	8001f48 <find_volume+0x26c>
 8001f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f34:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8001f38:	461a      	mov	r2, r3
 8001f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f3c:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8001f40:	3b01      	subs	r3, #1
 8001f42:	4013      	ands	r3, r2
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <find_volume+0x270>
		return FR_NO_FILESYSTEM;
 8001f48:	230d      	movs	r3, #13
 8001f4a:	e185      	b.n	8002258 <find_volume+0x57c>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8001f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f4e:	7c9b      	ldrb	r3, [r3, #18]
 8001f50:	021b      	lsls	r3, r3, #8
 8001f52:	b21a      	sxth	r2, r3
 8001f54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f56:	7c5b      	ldrb	r3, [r3, #17]
 8001f58:	b21b      	sxth	r3, r3
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	b21b      	sxth	r3, r3
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f62:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8001f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f68:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8001f6c:	f003 030f 	and.w	r3, r3, #15
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d004      	beq.n	8001f80 <find_volume+0x2a4>
		return FR_NO_FILESYSTEM;
 8001f76:	230d      	movs	r3, #13
 8001f78:	e16e      	b.n	8002258 <find_volume+0x57c>
 8001f7a:	bf00      	nop
 8001f7c:	200000a8 	.word	0x200000a8

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8001f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f82:	7d1b      	ldrb	r3, [r3, #20]
 8001f84:	021b      	lsls	r3, r3, #8
 8001f86:	b21a      	sxth	r2, r3
 8001f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f8a:	7cdb      	ldrb	r3, [r3, #19]
 8001f8c:	b21b      	sxth	r3, r3
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	b21b      	sxth	r3, r3
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8001f96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d112      	bne.n	8001fc2 <find_volume+0x2e6>
 8001f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f9e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001fa2:	061a      	lsls	r2, r3, #24
 8001fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fa6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001faa:	041b      	lsls	r3, r3, #16
 8001fac:	4313      	orrs	r3, r2
 8001fae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001fb0:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8001fb4:	0212      	lsls	r2, r2, #8
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001fba:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8001fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fc4:	7bdb      	ldrb	r3, [r3, #15]
 8001fc6:	021b      	lsls	r3, r3, #8
 8001fc8:	b21a      	sxth	r2, r3
 8001fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fcc:	7b9b      	ldrb	r3, [r3, #14]
 8001fce:	b21b      	sxth	r3, r3
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	b21b      	sxth	r3, r3
 8001fd4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8001fd6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d101      	bne.n	8001fe0 <find_volume+0x304>
 8001fdc:	230d      	movs	r3, #13
 8001fde:	e13b      	b.n	8002258 <find_volume+0x57c>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8001fe0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001fe2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fe4:	4413      	add	r3, r2
 8001fe6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001fe8:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 8001fec:	0912      	lsrs	r2, r2, #4
 8001fee:	b292      	uxth	r2, r2
 8001ff0:	4413      	add	r3, r2
 8001ff2:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8001ff4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d201      	bcs.n	8002000 <find_volume+0x324>
 8001ffc:	230d      	movs	r3, #13
 8001ffe:	e12b      	b.n	8002258 <find_volume+0x57c>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8002000:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002008:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800200c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8002012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <find_volume+0x340>
 8002018:	230d      	movs	r3, #13
 800201a:	e11d      	b.n	8002258 <find_volume+0x57c>
	fmt = FS_FAT12;
 800201c:	2301      	movs	r3, #1
 800201e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8002022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002024:	f640 72f5 	movw	r2, #4085	; 0xff5
 8002028:	4293      	cmp	r3, r2
 800202a:	d902      	bls.n	8002032 <find_volume+0x356>
 800202c:	2302      	movs	r3, #2
 800202e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8002032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002034:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8002038:	4293      	cmp	r3, r2
 800203a:	d902      	bls.n	8002042 <find_volume+0x366>
 800203c:	2303      	movs	r3, #3
 800203e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8002042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002044:	1c9a      	adds	r2, r3, #2
 8002046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002048:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 800204c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800204e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002050:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8002054:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002056:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002058:	441a      	add	r2, r3
 800205a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800205c:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8002060:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002064:	441a      	add	r2, r3
 8002066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002068:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 800206c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002070:	2b03      	cmp	r3, #3
 8002072:	d121      	bne.n	80020b8 <find_volume+0x3dc>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8002074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002076:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <find_volume+0x3a6>
 800207e:	230d      	movs	r3, #13
 8002080:	e0ea      	b.n	8002258 <find_volume+0x57c>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8002082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002084:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8002088:	061a      	lsls	r2, r3, #24
 800208a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800208c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8002090:	041b      	lsls	r3, r3, #16
 8002092:	4313      	orrs	r3, r2
 8002094:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002096:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800209a:	0212      	lsls	r2, r2, #8
 800209c:	4313      	orrs	r3, r2
 800209e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80020a0:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80020a4:	431a      	orrs	r2, r3
 80020a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020a8:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80020ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020ae:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	647b      	str	r3, [r7, #68]	; 0x44
 80020b6:	e025      	b.n	8002104 <find_volume+0x428>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80020b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020ba:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d101      	bne.n	80020c6 <find_volume+0x3ea>
 80020c2:	230d      	movs	r3, #13
 80020c4:	e0c8      	b.n	8002258 <find_volume+0x57c>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80020c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020c8:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80020cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020ce:	441a      	add	r2, r3
 80020d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020d2:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80020d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d104      	bne.n	80020e8 <find_volume+0x40c>
 80020de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020e0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	e00c      	b.n	8002102 <find_volume+0x426>
 80020e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020ea:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80020ee:	4613      	mov	r3, r2
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	4413      	add	r3, r2
 80020f4:	085a      	lsrs	r2, r3, #1
 80020f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020f8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8002102:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8002104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002106:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800210a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800210c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002110:	0a5b      	lsrs	r3, r3, #9
 8002112:	429a      	cmp	r2, r3
 8002114:	d201      	bcs.n	800211a <find_volume+0x43e>
		return FR_NO_FILESYSTEM;
 8002116:	230d      	movs	r3, #13
 8002118:	e09e      	b.n	8002258 <find_volume+0x57c>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800211a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800211c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002120:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 8002124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002126:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800212a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800212c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8002130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002132:	2280      	movs	r2, #128	; 0x80
 8002134:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8002138:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800213c:	2b03      	cmp	r3, #3
 800213e:	d177      	bne.n	8002230 <find_volume+0x554>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8002140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002142:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002146:	021b      	lsls	r3, r3, #8
 8002148:	b21a      	sxth	r2, r3
 800214a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800214c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002150:	b21b      	sxth	r3, r3
 8002152:	4313      	orrs	r3, r2
 8002154:	b21b      	sxth	r3, r3
 8002156:	2b01      	cmp	r3, #1
 8002158:	d16a      	bne.n	8002230 <find_volume+0x554>
		&& move_window(fs, bsect + 1) == FR_OK)
 800215a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800215c:	3301      	adds	r3, #1
 800215e:	4619      	mov	r1, r3
 8002160:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002162:	f7fe fd42 	bl	8000bea <move_window>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d161      	bne.n	8002230 <find_volume+0x554>
	{
		fs->fsi_flag = 0;
 800216c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800216e:	2200      	movs	r2, #0
 8002170:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002176:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 800217a:	021b      	lsls	r3, r3, #8
 800217c:	b21a      	sxth	r2, r3
 800217e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002180:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8002184:	b21b      	sxth	r3, r3
 8002186:	4313      	orrs	r3, r2
 8002188:	b21b      	sxth	r3, r3
 800218a:	4a35      	ldr	r2, [pc, #212]	; (8002260 <find_volume+0x584>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d14f      	bne.n	8002230 <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8002190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002192:	78db      	ldrb	r3, [r3, #3]
 8002194:	061a      	lsls	r2, r3, #24
 8002196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002198:	789b      	ldrb	r3, [r3, #2]
 800219a:	041b      	lsls	r3, r3, #16
 800219c:	4313      	orrs	r3, r2
 800219e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80021a0:	7852      	ldrb	r2, [r2, #1]
 80021a2:	0212      	lsls	r2, r2, #8
 80021a4:	4313      	orrs	r3, r2
 80021a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80021a8:	7812      	ldrb	r2, [r2, #0]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	4a2d      	ldr	r2, [pc, #180]	; (8002264 <find_volume+0x588>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d13e      	bne.n	8002230 <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 80021b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021b4:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 80021b8:	061a      	lsls	r2, r3, #24
 80021ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021bc:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 80021c0:	041b      	lsls	r3, r3, #16
 80021c2:	4313      	orrs	r3, r2
 80021c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80021c6:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 80021ca:	0212      	lsls	r2, r2, #8
 80021cc:	4313      	orrs	r3, r2
 80021ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80021d0:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 80021d4:	4313      	orrs	r3, r2
 80021d6:	4a24      	ldr	r2, [pc, #144]	; (8002268 <find_volume+0x58c>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d129      	bne.n	8002230 <find_volume+0x554>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 80021dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021de:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 80021e2:	061a      	lsls	r2, r3, #24
 80021e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021e6:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 80021ea:	041b      	lsls	r3, r3, #16
 80021ec:	4313      	orrs	r3, r2
 80021ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80021f0:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 80021f4:	0212      	lsls	r2, r2, #8
 80021f6:	4313      	orrs	r3, r2
 80021f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80021fa:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 80021fe:	431a      	orrs	r2, r3
 8002200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002202:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8002206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002208:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 800220c:	061a      	lsls	r2, r3, #24
 800220e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002210:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8002214:	041b      	lsls	r3, r3, #16
 8002216:	4313      	orrs	r3, r2
 8002218:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800221a:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 800221e:	0212      	lsls	r2, r2, #8
 8002220:	4313      	orrs	r3, r2
 8002222:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002224:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 8002228:	431a      	orrs	r2, r3
 800222a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800222c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8002230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002232:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8002236:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 800223a:	4b0c      	ldr	r3, [pc, #48]	; (800226c <find_volume+0x590>)
 800223c:	881b      	ldrh	r3, [r3, #0]
 800223e:	3301      	adds	r3, #1
 8002240:	b29a      	uxth	r2, r3
 8002242:	4b0a      	ldr	r3, [pc, #40]	; (800226c <find_volume+0x590>)
 8002244:	801a      	strh	r2, [r3, #0]
 8002246:	4b09      	ldr	r3, [pc, #36]	; (800226c <find_volume+0x590>)
 8002248:	881a      	ldrh	r2, [r3, #0]
 800224a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800224c:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8002250:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002252:	f7fe fc57 	bl	8000b04 <clear_lock>
#endif

	return FR_OK;
 8002256:	2300      	movs	r3, #0
}
 8002258:	4618      	mov	r0, r3
 800225a:	3758      	adds	r7, #88	; 0x58
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	ffffaa55 	.word	0xffffaa55
 8002264:	41615252 	.word	0x41615252
 8002268:	61417272 	.word	0x61417272
 800226c:	200000ac 	.word	0x200000ac

08002270 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d022      	beq.n	80022c8 <validate+0x58>
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002288:	2b00      	cmp	r3, #0
 800228a:	d01d      	beq.n	80022c8 <validate+0x58>
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002292:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8002296:	2b00      	cmp	r3, #0
 8002298:	d016      	beq.n	80022c8 <validate+0x58>
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80022a0:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d10c      	bne.n	80022c8 <validate+0x58>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80022b4:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe f959 	bl	8000570 <disk_status>
 80022be:	4603      	mov	r3, r0
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <validate+0x5c>
		return FR_INVALID_OBJECT;
 80022c8:	2309      	movs	r3, #9
 80022ca:	e000      	b.n	80022ce <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
	...

080022d8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b088      	sub	sp, #32
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	4613      	mov	r3, r2
 80022e4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80022ea:	f107 0310 	add.w	r3, r7, #16
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff fc46 	bl	8001b80 <get_ldnumber>
 80022f4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	da01      	bge.n	8002300 <f_mount+0x28>
 80022fc:	230b      	movs	r3, #11
 80022fe:	e02d      	b.n	800235c <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8002300:	4a18      	ldr	r2, [pc, #96]	; (8002364 <f_mount+0x8c>)
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002308:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800230a:	69bb      	ldr	r3, [r7, #24]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d006      	beq.n	800231e <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 8002310:	69b8      	ldr	r0, [r7, #24]
 8002312:	f7fe fbf7 	bl	8000b04 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d003      	beq.n	800232c <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800232c:	68fa      	ldr	r2, [r7, #12]
 800232e:	490d      	ldr	r1, [pc, #52]	; (8002364 <f_mount+0x8c>)
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d002      	beq.n	8002342 <f_mount+0x6a>
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d001      	beq.n	8002346 <f_mount+0x6e>
 8002342:	2300      	movs	r3, #0
 8002344:	e00a      	b.n	800235c <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8002346:	f107 0108 	add.w	r1, r7, #8
 800234a:	f107 030c 	add.w	r3, r7, #12
 800234e:	2200      	movs	r2, #0
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff fcc3 	bl	8001cdc <find_volume>
 8002356:	4603      	mov	r3, r0
 8002358:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800235a:	7dfb      	ldrb	r3, [r7, #23]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3720      	adds	r7, #32
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	200000a8 	.word	0x200000a8

08002368 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 800236e:	af00      	add	r7, sp, #0
 8002370:	f107 030c 	add.w	r3, r7, #12
 8002374:	6018      	str	r0, [r3, #0]
 8002376:	f107 0308 	add.w	r3, r7, #8
 800237a:	6019      	str	r1, [r3, #0]
 800237c:	1dfb      	adds	r3, r7, #7
 800237e:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8002380:	f107 030c 	add.w	r3, r7, #12
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d101      	bne.n	800238e <f_open+0x26>
 800238a:	2309      	movs	r3, #9
 800238c:	e1f1      	b.n	8002772 <f_open+0x40a>
	fp->fs = 0;			/* Clear file object */
 800238e:	f107 030c 	add.w	r3, r7, #12
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2200      	movs	r2, #0
 8002396:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800239a:	1dfb      	adds	r3, r7, #7
 800239c:	1dfa      	adds	r2, r7, #7
 800239e:	7812      	ldrb	r2, [r2, #0]
 80023a0:	f002 021f 	and.w	r2, r2, #31
 80023a4:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 80023a6:	1dfb      	adds	r3, r7, #7
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	f023 0301 	bic.w	r3, r3, #1
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	f107 0108 	add.w	r1, r7, #8
 80023b4:	f107 0320 	add.w	r3, r7, #32
 80023b8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff fc8d 	bl	8001cdc <find_volume>
 80023c2:	4603      	mov	r3, r0
 80023c4:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80023c8:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	f040 81ce 	bne.w	800276e <f_open+0x406>
		INIT_BUF(dj);
 80023d2:	f107 0320 	add.w	r3, r7, #32
 80023d6:	f107 0214 	add.w	r2, r7, #20
 80023da:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 80023de:	f107 0308 	add.w	r3, r7, #8
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	f107 0320 	add.w	r3, r7, #32
 80023e8:	4611      	mov	r1, r2
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fb5a 	bl	8001aa4 <follow_path>
 80023f0:	4603      	mov	r3, r0
 80023f2:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 80023f6:	f107 0320 	add.w	r3, r7, #32
 80023fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80023fe:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8002402:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8002406:	2b00      	cmp	r3, #0
 8002408:	d11a      	bne.n	8002440 <f_open+0xd8>
			if (!dir)	/* Default directory itself */
 800240a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800240e:	2b00      	cmp	r3, #0
 8002410:	d103      	bne.n	800241a <f_open+0xb2>
				res = FR_INVALID_NAME;
 8002412:	2306      	movs	r3, #6
 8002414:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8002418:	e012      	b.n	8002440 <f_open+0xd8>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800241a:	1dfb      	adds	r3, r7, #7
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	f023 0301 	bic.w	r3, r3, #1
 8002422:	2b00      	cmp	r3, #0
 8002424:	bf14      	ite	ne
 8002426:	2301      	movne	r3, #1
 8002428:	2300      	moveq	r3, #0
 800242a:	b2db      	uxtb	r3, r3
 800242c:	461a      	mov	r2, r3
 800242e:	f107 0320 	add.w	r3, r7, #32
 8002432:	4611      	mov	r1, r2
 8002434:	4618      	mov	r0, r3
 8002436:	f7fe f9d7 	bl	80007e8 <chk_lock>
 800243a:	4603      	mov	r3, r0
 800243c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8002440:	1dfb      	adds	r3, r7, #7
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	f003 031c 	and.w	r3, r3, #28
 8002448:	2b00      	cmp	r3, #0
 800244a:	f000 80cb 	beq.w	80025e4 <f_open+0x27c>
			if (res != FR_OK) {					/* No file, create new */
 800244e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8002452:	2b00      	cmp	r3, #0
 8002454:	d01f      	beq.n	8002496 <f_open+0x12e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8002456:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800245a:	2b04      	cmp	r3, #4
 800245c:	d10e      	bne.n	800247c <f_open+0x114>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800245e:	f7fe fa31 	bl	80008c4 <enq_lock>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d006      	beq.n	8002476 <f_open+0x10e>
 8002468:	f107 0320 	add.w	r3, r7, #32
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff fa20 	bl	80018b2 <dir_register>
 8002472:	4603      	mov	r3, r0
 8002474:	e000      	b.n	8002478 <f_open+0x110>
 8002476:	2312      	movs	r3, #18
 8002478:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800247c:	1dfb      	adds	r3, r7, #7
 800247e:	1dfa      	adds	r2, r7, #7
 8002480:	7812      	ldrb	r2, [r2, #0]
 8002482:	f042 0208 	orr.w	r2, r2, #8
 8002486:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8002488:	f107 0320 	add.w	r3, r7, #32
 800248c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002490:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 8002494:	e014      	b.n	80024c0 <f_open+0x158>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8002496:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800249a:	330b      	adds	r3, #11
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	f003 0311 	and.w	r3, r3, #17
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d003      	beq.n	80024ae <f_open+0x146>
					res = FR_DENIED;
 80024a6:	2307      	movs	r3, #7
 80024a8:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80024ac:	e008      	b.n	80024c0 <f_open+0x158>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 80024ae:	1dfb      	adds	r3, r7, #7
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	f003 0304 	and.w	r3, r3, #4
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d002      	beq.n	80024c0 <f_open+0x158>
						res = FR_EXIST;
 80024ba:	2308      	movs	r3, #8
 80024bc:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80024c0:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	f040 80ae 	bne.w	8002626 <f_open+0x2be>
 80024ca:	1dfb      	adds	r3, r7, #7
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	f003 0308 	and.w	r3, r3, #8
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f000 80a7 	beq.w	8002626 <f_open+0x2be>
				dw = GET_FATTIME();				/* Created time */
 80024d8:	4ba8      	ldr	r3, [pc, #672]	; (800277c <f_open+0x414>)
 80024da:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 80024de:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80024e2:	330e      	adds	r3, #14
 80024e4:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 80024e8:	b2d2      	uxtb	r2, r2
 80024ea:	701a      	strb	r2, [r3, #0]
 80024ec:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	0a1b      	lsrs	r3, r3, #8
 80024f4:	b29a      	uxth	r2, r3
 80024f6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80024fa:	330f      	adds	r3, #15
 80024fc:	b2d2      	uxtb	r2, r2
 80024fe:	701a      	strb	r2, [r3, #0]
 8002500:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8002504:	0c1a      	lsrs	r2, r3, #16
 8002506:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800250a:	3310      	adds	r3, #16
 800250c:	b2d2      	uxtb	r2, r2
 800250e:	701a      	strb	r2, [r3, #0]
 8002510:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8002514:	0e1a      	lsrs	r2, r3, #24
 8002516:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800251a:	3311      	adds	r3, #17
 800251c:	b2d2      	uxtb	r2, r2
 800251e:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8002520:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8002524:	330b      	adds	r3, #11
 8002526:	2200      	movs	r2, #0
 8002528:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800252a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800252e:	331c      	adds	r3, #28
 8002530:	2200      	movs	r2, #0
 8002532:	701a      	strb	r2, [r3, #0]
 8002534:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8002538:	331d      	adds	r3, #29
 800253a:	2200      	movs	r2, #0
 800253c:	701a      	strb	r2, [r3, #0]
 800253e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8002542:	331e      	adds	r3, #30
 8002544:	2200      	movs	r2, #0
 8002546:	701a      	strb	r2, [r3, #0]
 8002548:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800254c:	331f      	adds	r3, #31
 800254e:	2200      	movs	r2, #0
 8002550:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8002552:	f107 0320 	add.w	r3, r7, #32
 8002556:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800255a:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff f903 	bl	800176a <ld_clust>
 8002564:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 8002568:	2100      	movs	r1, #0
 800256a:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 800256e:	f7ff f92a 	bl	80017c6 <st_clust>
				dj.fs->wflag = 1;
 8002572:	f107 0320 	add.w	r3, r7, #32
 8002576:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800257a:	2201      	movs	r2, #1
 800257c:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 8002580:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8002584:	2b00      	cmp	r3, #0
 8002586:	d04e      	beq.n	8002626 <f_open+0x2be>
					dw = dj.fs->winsect;
 8002588:	f107 0320 	add.w	r3, r7, #32
 800258c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002590:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8002594:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 8002598:	f107 0320 	add.w	r3, r7, #32
 800259c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025a0:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7fe fddf 	bl	8001168 <remove_chain>
 80025aa:	4603      	mov	r3, r0
 80025ac:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 80025b0:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d136      	bne.n	8002626 <f_open+0x2be>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80025b8:	f107 0320 	add.w	r3, r7, #32
 80025bc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025c0:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 80025c4:	3a01      	subs	r2, #1
 80025c6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 80025ca:	f107 0320 	add.w	r3, r7, #32
 80025ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025d2:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7fe fb07 	bl	8000bea <move_window>
 80025dc:	4603      	mov	r3, r0
 80025de:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80025e2:	e020      	b.n	8002626 <f_open+0x2be>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 80025e4:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d11c      	bne.n	8002626 <f_open+0x2be>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 80025ec:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80025f0:	330b      	adds	r3, #11
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	f003 0310 	and.w	r3, r3, #16
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d003      	beq.n	8002604 <f_open+0x29c>
					res = FR_NO_FILE;
 80025fc:	2304      	movs	r3, #4
 80025fe:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8002602:	e010      	b.n	8002626 <f_open+0x2be>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8002604:	1dfb      	adds	r3, r7, #7
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	f003 0302 	and.w	r3, r3, #2
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00a      	beq.n	8002626 <f_open+0x2be>
 8002610:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8002614:	330b      	adds	r3, #11
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	2b00      	cmp	r3, #0
 800261e:	d002      	beq.n	8002626 <f_open+0x2be>
						res = FR_DENIED;
 8002620:	2307      	movs	r3, #7
 8002622:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 8002626:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800262a:	2b00      	cmp	r3, #0
 800262c:	d13d      	bne.n	80026aa <f_open+0x342>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800262e:	1dfb      	adds	r3, r7, #7
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	f003 0308 	and.w	r3, r3, #8
 8002636:	2b00      	cmp	r3, #0
 8002638:	d005      	beq.n	8002646 <f_open+0x2de>
				mode |= FA__WRITTEN;
 800263a:	1dfb      	adds	r3, r7, #7
 800263c:	1dfa      	adds	r2, r7, #7
 800263e:	7812      	ldrb	r2, [r2, #0]
 8002640:	f042 0220 	orr.w	r2, r2, #32
 8002644:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8002646:	f107 0320 	add.w	r3, r7, #32
 800264a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800264e:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8002652:	f107 030c 	add.w	r3, r7, #12
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 800265c:	f107 030c 	add.w	r3, r7, #12
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8002666:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800266a:	1dfb      	adds	r3, r7, #7
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	f023 0301 	bic.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	bf14      	ite	ne
 8002676:	2301      	movne	r3, #1
 8002678:	2300      	moveq	r3, #0
 800267a:	b2db      	uxtb	r3, r3
 800267c:	461a      	mov	r2, r3
 800267e:	f107 0320 	add.w	r3, r7, #32
 8002682:	4611      	mov	r1, r2
 8002684:	4618      	mov	r0, r3
 8002686:	f7fe f941 	bl	800090c <inc_lock>
 800268a:	4602      	mov	r2, r0
 800268c:	f107 030c 	add.w	r3, r7, #12
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 8002696:	f107 030c 	add.w	r3, r7, #12
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d102      	bne.n	80026aa <f_open+0x342>
 80026a4:	2302      	movs	r3, #2
 80026a6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 80026aa:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d15d      	bne.n	800276e <f_open+0x406>
			fp->flag = mode;					/* File access mode */
 80026b2:	f107 030c 	add.w	r3, r7, #12
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	1dfa      	adds	r2, r7, #7
 80026ba:	7812      	ldrb	r2, [r2, #0]
 80026bc:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 80026c0:	f107 030c 	add.w	r3, r7, #12
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 80026cc:	f107 0320 	add.w	r3, r7, #32
 80026d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80026d4:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff f846 	bl	800176a <ld_clust>
 80026de:	4602      	mov	r2, r0
 80026e0:	f107 030c 	add.w	r3, r7, #12
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 80026ea:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80026ee:	331f      	adds	r3, #31
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	061a      	lsls	r2, r3, #24
 80026f4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80026f8:	331e      	adds	r3, #30
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	041b      	lsls	r3, r3, #16
 80026fe:	4313      	orrs	r3, r2
 8002700:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8002704:	321d      	adds	r2, #29
 8002706:	7812      	ldrb	r2, [r2, #0]
 8002708:	0212      	lsls	r2, r2, #8
 800270a:	4313      	orrs	r3, r2
 800270c:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8002710:	321c      	adds	r2, #28
 8002712:	7812      	ldrb	r2, [r2, #0]
 8002714:	431a      	orrs	r2, r3
 8002716:	f107 030c 	add.w	r3, r7, #12
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 8002720:	f107 030c 	add.w	r3, r7, #12
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2200      	movs	r2, #0
 8002728:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 800272c:	f107 030c 	add.w	r3, r7, #12
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2200      	movs	r2, #0
 8002734:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8002738:	f107 030c 	add.w	r3, r7, #12
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2200      	movs	r2, #0
 8002740:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8002744:	f107 0320 	add.w	r3, r7, #32
 8002748:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800274c:	f107 030c 	add.w	r3, r7, #12
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 8002756:	f107 030c 	add.w	r3, r7, #12
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002760:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8002764:	f107 030c 	add.w	r3, r7, #12
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 800276e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8002772:	4618      	mov	r0, r3
 8002774:	f507 7714 	add.w	r7, r7, #592	; 0x250
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	50640000 	.word	0x50640000

08002780 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b08c      	sub	sp, #48	; 0x30
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
 800278c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f7ff fd69 	bl	8002270 <validate>
 800279e:	4603      	mov	r3, r0
 80027a0:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80027a2:	7ffb      	ldrb	r3, [r7, #31]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <f_read+0x2c>
 80027a8:	7ffb      	ldrb	r3, [r7, #31]
 80027aa:	e150      	b.n	8002a4e <f_read+0x2ce>
	if (fp->err)								/* Check error */
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d003      	beq.n	80027be <f_read+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 80027bc:	e147      	b.n	8002a4e <f_read+0x2ce>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d101      	bne.n	80027d0 <f_read+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 80027cc:	2307      	movs	r3, #7
 80027ce:	e13e      	b.n	8002a4e <f_read+0x2ce>
	remain = fp->fsize - fp->fptr;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	f240 812d 	bls.w	8002a44 <f_read+0x2c4>
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80027ee:	e129      	b.n	8002a44 <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80027f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f040 80f2 	bne.w	80029e4 <f_read+0x264>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002806:	0a5b      	lsrs	r3, r3, #9
 8002808:	b2da      	uxtb	r2, r3
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002810:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8002814:	3b01      	subs	r3, #1
 8002816:	b2db      	uxtb	r3, r3
 8002818:	4013      	ands	r3, r2
 800281a:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 800281c:	7dfb      	ldrb	r3, [r7, #23]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d139      	bne.n	8002896 <f_read+0x116>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002828:	2b00      	cmp	r3, #0
 800282a:	d104      	bne.n	8002836 <f_read+0xb6>
					clst = fp->sclust;			/* Follow from the origin */
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002832:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002834:	e018      	b.n	8002868 <f_read+0xe8>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800283c:	2b00      	cmp	r3, #0
 800283e:	d008      	beq.n	8002852 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002846:	4619      	mov	r1, r3
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f7fe fd84 	bl	8001356 <clmt_clust>
 800284e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8002850:	e00a      	b.n	8002868 <f_read+0xe8>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800285e:	4619      	mov	r1, r3
 8002860:	4610      	mov	r0, r2
 8002862:	f7fe fabf 	bl	8000de4 <get_fat>
 8002866:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8002868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800286a:	2b01      	cmp	r3, #1
 800286c:	d805      	bhi.n	800287a <f_read+0xfa>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2202      	movs	r2, #2
 8002872:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8002876:	2302      	movs	r3, #2
 8002878:	e0e9      	b.n	8002a4e <f_read+0x2ce>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800287a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800287c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002880:	d105      	bne.n	800288e <f_read+0x10e>
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2201      	movs	r2, #1
 8002886:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800288a:	2301      	movs	r3, #1
 800288c:	e0df      	b.n	8002a4e <f_read+0x2ce>
				fp->clust = clst;				/* Update current cluster */
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002892:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80028a2:	4619      	mov	r1, r3
 80028a4:	4610      	mov	r0, r2
 80028a6:	f7fe fa7b 	bl	8000da0 <clust2sect>
 80028aa:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d105      	bne.n	80028be <f_read+0x13e>
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2202      	movs	r2, #2
 80028b6:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80028ba:	2302      	movs	r3, #2
 80028bc:	e0c7      	b.n	8002a4e <f_read+0x2ce>
			sect += csect;
 80028be:	7dfb      	ldrb	r3, [r7, #23]
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	4413      	add	r3, r2
 80028c4:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	0a5b      	lsrs	r3, r3, #9
 80028ca:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 80028cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d046      	beq.n	8002960 <f_read+0x1e0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 80028d2:	7dfa      	ldrb	r2, [r7, #23]
 80028d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d6:	4413      	add	r3, r2
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80028de:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d908      	bls.n	80028f8 <f_read+0x178>
					cc = fp->fs->csize - csect;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80028ec:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80028f0:	461a      	mov	r2, r3
 80028f2:	7dfb      	ldrb	r3, [r7, #23]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80028fe:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8002902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002904:	693a      	ldr	r2, [r7, #16]
 8002906:	6a39      	ldr	r1, [r7, #32]
 8002908:	f7fd fe72 	bl	80005f0 <disk_read>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d005      	beq.n	800291e <f_read+0x19e>
					ABORT(fp->fs, FR_DISK_ERR);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800291a:	2301      	movs	r3, #1
 800291c:	e097      	b.n	8002a4e <f_read+0x2ce>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8002924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002928:	2b00      	cmp	r3, #0
 800292a:	d015      	beq.n	8002958 <f_read+0x1d8>
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002938:	429a      	cmp	r2, r3
 800293a:	d90d      	bls.n	8002958 <f_read+0x1d8>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	025b      	lsls	r3, r3, #9
 8002948:	6a3a      	ldr	r2, [r7, #32]
 800294a:	4413      	add	r3, r2
 800294c:	68f9      	ldr	r1, [r7, #12]
 800294e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002952:	4618      	mov	r0, r3
 8002954:	f7fd fece 	bl	80006f4 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8002958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295a:	025b      	lsls	r3, r3, #9
 800295c:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 800295e:	e05b      	b.n	8002a18 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	429a      	cmp	r2, r3
 800296a:	d037      	beq.n	80029dc <f_read+0x25c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8002972:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002976:	2b00      	cmp	r3, #0
 8002978:	d01d      	beq.n	80029b6 <f_read+0x236>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002980:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8002984:	68f9      	ldr	r1, [r7, #12]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800298c:	2301      	movs	r3, #1
 800298e:	f7fd fe4f 	bl	8000630 <disk_write>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d005      	beq.n	80029a4 <f_read+0x224>
						ABORT(fp->fs, FR_DISK_ERR);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80029a0:	2301      	movs	r3, #1
 80029a2:	e054      	b.n	8002a4e <f_read+0x2ce>
					fp->flag &= ~FA__DIRTY;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80029aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029ae:	b2da      	uxtb	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80029bc:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80029c0:	68f9      	ldr	r1, [r7, #12]
 80029c2:	2301      	movs	r3, #1
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	f7fd fe13 	bl	80005f0 <disk_read>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d005      	beq.n	80029dc <f_read+0x25c>
					ABORT(fp->fs, FR_DISK_ERR);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80029d8:	2301      	movs	r3, #1
 80029da:	e038      	b.n	8002a4e <f_read+0x2ce>
			}
#endif
			fp->dsect = sect;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80029ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029ee:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80029f2:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 80029f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d901      	bls.n	8002a00 <f_read+0x280>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a10:	4619      	mov	r1, r3
 8002a12:	6a38      	ldr	r0, [r7, #32]
 8002a14:	f7fd fe6e 	bl	80006f4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8002a18:	6a3a      	ldr	r2, [r7, #32]
 8002a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a1c:	4413      	add	r3, r2
 8002a1e:	623b      	str	r3, [r7, #32]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8002a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a28:	441a      	add	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a36:	441a      	add	r2, r3
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f47f aed2 	bne.w	80027f0 <f_read+0x70>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3730      	adds	r7, #48	; 0x30
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b08a      	sub	sp, #40	; 0x28
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	60f8      	str	r0, [r7, #12]
 8002a5e:	60b9      	str	r1, [r7, #8]
 8002a60:	607a      	str	r2, [r7, #4]
 8002a62:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f7ff fbfe 	bl	8002270 <validate>
 8002a74:	4603      	mov	r3, r0
 8002a76:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8002a78:	7dfb      	ldrb	r3, [r7, #23]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <f_write+0x2c>
 8002a7e:	7dfb      	ldrb	r3, [r7, #23]
 8002a80:	e192      	b.n	8002da8 <f_write+0x352>
	if (fp->err)							/* Check error */
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d003      	beq.n	8002a94 <f_write+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8002a92:	e189      	b.n	8002da8 <f_write+0x352>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d101      	bne.n	8002aa6 <f_write+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8002aa2:	2307      	movs	r3, #7
 8002aa4:	e180      	b.n	8002da8 <f_write+0x352>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	441a      	add	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	f080 8158 	bcs.w	8002d6c <f_write+0x316>
 8002abc:	2300      	movs	r3, #0
 8002abe:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8002ac0:	e154      	b.n	8002d6c <f_write+0x316>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002ac8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f040 8114 	bne.w	8002cfa <f_write+0x2a4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002ad8:	0a5b      	lsrs	r3, r3, #9
 8002ada:	b2da      	uxtb	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002ae2:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8002ae6:	3b01      	subs	r3, #1
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	4013      	ands	r3, r2
 8002aec:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8002aee:	7dbb      	ldrb	r3, [r7, #22]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d151      	bne.n	8002b98 <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d10f      	bne.n	8002b1e <f_write+0xc8>
					clst = fp->sclust;		/* Follow from the origin */
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002b04:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8002b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d121      	bne.n	8002b50 <f_write+0xfa>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b12:	2100      	movs	r1, #0
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7fe fb81 	bl	800121c <create_chain>
 8002b1a:	6278      	str	r0, [r7, #36]	; 0x24
 8002b1c:	e018      	b.n	8002b50 <f_write+0xfa>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d008      	beq.n	8002b3a <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002b2e:	4619      	mov	r1, r3
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f7fe fc10 	bl	8001356 <clmt_clust>
 8002b36:	6278      	str	r0, [r7, #36]	; 0x24
 8002b38:	e00a      	b.n	8002b50 <f_write+0xfa>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002b46:	4619      	mov	r1, r3
 8002b48:	4610      	mov	r0, r2
 8002b4a:	f7fe fb67 	bl	800121c <create_chain>
 8002b4e:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8002b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f000 810f 	beq.w	8002d76 <f_write+0x320>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8002b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d105      	bne.n	8002b6a <f_write+0x114>
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2202      	movs	r2, #2
 8002b62:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8002b66:	2302      	movs	r3, #2
 8002b68:	e11e      	b.n	8002da8 <f_write+0x352>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b70:	d105      	bne.n	8002b7e <f_write+0x128>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2201      	movs	r2, #1
 8002b76:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e114      	b.n	8002da8 <f_write+0x352>
				fp->clust = clst;			/* Update current cluster */
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b82:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d103      	bne.n	8002b98 <f_write+0x142>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b94:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8002b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d01d      	beq.n	8002be2 <f_write+0x18c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002bac:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8002bb0:	68f9      	ldr	r1, [r7, #12]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8002bb8:	2301      	movs	r3, #1
 8002bba:	f7fd fd39 	bl	8000630 <disk_write>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d005      	beq.n	8002bd0 <f_write+0x17a>
					ABORT(fp->fs, FR_DISK_ERR);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e0eb      	b.n	8002da8 <f_write+0x352>
				fp->flag &= ~FA__DIRTY;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8002bd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002bda:	b2da      	uxtb	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002bee:	4619      	mov	r1, r3
 8002bf0:	4610      	mov	r0, r2
 8002bf2:	f7fe f8d5 	bl	8000da0 <clust2sect>
 8002bf6:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d105      	bne.n	8002c0a <f_write+0x1b4>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2202      	movs	r2, #2
 8002c02:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8002c06:	2302      	movs	r3, #2
 8002c08:	e0ce      	b.n	8002da8 <f_write+0x352>
			sect += csect;
 8002c0a:	7dbb      	ldrb	r3, [r7, #22]
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	4413      	add	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	0a5b      	lsrs	r3, r3, #9
 8002c16:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d048      	beq.n	8002cb0 <f_write+0x25a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8002c1e:	7dba      	ldrb	r2, [r7, #22]
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	4413      	add	r3, r2
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8002c2a:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d908      	bls.n	8002c44 <f_write+0x1ee>
					cc = fp->fs->csize - csect;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c38:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	7dbb      	ldrb	r3, [r7, #22]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c4a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	69b9      	ldr	r1, [r7, #24]
 8002c54:	f7fd fcec 	bl	8000630 <disk_write>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d005      	beq.n	8002c6a <f_write+0x214>
					ABORT(fp->fs, FR_DISK_ERR);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2201      	movs	r2, #1
 8002c62:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8002c66:	2301      	movs	r3, #1
 8002c68:	e09e      	b.n	8002da8 <f_write+0x352>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	69fa      	ldr	r2, [r7, #28]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d916      	bls.n	8002ca8 <f_write+0x252>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8002c7a:	68f8      	ldr	r0, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	025b      	lsls	r3, r3, #9
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c90:	4619      	mov	r1, r3
 8002c92:	f7fd fd2f 	bl	80006f4 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8002c9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ca0:	b2da      	uxtb	r2, r3
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	025b      	lsls	r3, r3, #9
 8002cac:	623b      	str	r3, [r7, #32]
				continue;
 8002cae:	e047      	b.n	8002d40 <f_write+0x2ea>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d01a      	beq.n	8002cf2 <f_write+0x29c>
				if (fp->fptr < fp->fsize &&
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d212      	bcs.n	8002cf2 <f_write+0x29c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002cd2:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8002cd6:	68f9      	ldr	r1, [r7, #12]
 8002cd8:	2301      	movs	r3, #1
 8002cda:	693a      	ldr	r2, [r7, #16]
 8002cdc:	f7fd fc88 	bl	80005f0 <disk_read>
 8002ce0:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d005      	beq.n	8002cf2 <f_write+0x29c>
						ABORT(fp->fs, FR_DISK_ERR);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e05a      	b.n	8002da8 <f_write+0x352>
			}
#endif
			fp->dsect = sect;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002d00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d04:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8002d08:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8002d0a:	6a3a      	ldr	r2, [r7, #32]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d901      	bls.n	8002d16 <f_write+0x2c0>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002d1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d20:	68fa      	ldr	r2, [r7, #12]
 8002d22:	4413      	add	r3, r2
 8002d24:	6a3a      	ldr	r2, [r7, #32]
 8002d26:	69b9      	ldr	r1, [r7, #24]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7fd fce3 	bl	80006f4 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8002d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d38:	b2da      	uxtb	r2, r3
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	6a3b      	ldr	r3, [r7, #32]
 8002d44:	4413      	add	r3, r2
 8002d46:	61bb      	str	r3, [r7, #24]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8002d4e:	6a3b      	ldr	r3, [r7, #32]
 8002d50:	441a      	add	r2, r3
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	6a3b      	ldr	r3, [r7, #32]
 8002d5e:	441a      	add	r2, r3
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	601a      	str	r2, [r3, #0]
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	6a3b      	ldr	r3, [r7, #32]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	f47f aea7 	bne.w	8002ac2 <f_write+0x6c>
 8002d74:	e000      	b.n	8002d78 <f_write+0x322>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8002d76:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d905      	bls.n	8002d94 <f_write+0x33e>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8002d9a:	f043 0320 	orr.w	r3, r3, #32
 8002d9e:	b2da      	uxtb	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3728      	adds	r7, #40	; 0x28
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f7ff fa59 	bl	8002270 <validate>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8002dc2:	7dfb      	ldrb	r3, [r7, #23]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	f040 80a7 	bne.w	8002f18 <f_sync+0x168>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8002dd0:	f003 0320 	and.w	r3, r3, #32
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f000 809f 	beq.w	8002f18 <f_sync+0x168>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8002de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d019      	beq.n	8002e1c <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002dee:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8002df2:	6879      	ldr	r1, [r7, #4]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	f7fd fc18 	bl	8000630 <disk_write>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8002e06:	2301      	movs	r3, #1
 8002e08:	e087      	b.n	8002f1a <f_sync+0x16a>
				fp->flag &= ~FA__DIRTY;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8002e10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8002e28:	4619      	mov	r1, r3
 8002e2a:	4610      	mov	r0, r2
 8002e2c:	f7fd fedd 	bl	8000bea <move_window>
 8002e30:	4603      	mov	r3, r0
 8002e32:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8002e34:	7dfb      	ldrb	r3, [r7, #23]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d16e      	bne.n	8002f18 <f_sync+0x168>
				dir = fp->dir_ptr;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8002e40:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	330b      	adds	r3, #11
 8002e46:	781a      	ldrb	r2, [r3, #0]
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	330b      	adds	r3, #11
 8002e4c:	f042 0220 	orr.w	r2, r2, #32
 8002e50:	b2d2      	uxtb	r2, r2
 8002e52:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	331c      	adds	r3, #28
 8002e5e:	b2d2      	uxtb	r2, r2
 8002e60:	701a      	strb	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	0a1b      	lsrs	r3, r3, #8
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	331d      	adds	r3, #29
 8002e72:	b2d2      	uxtb	r2, r2
 8002e74:	701a      	strb	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8002e7c:	0c1a      	lsrs	r2, r3, #16
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	331e      	adds	r3, #30
 8002e82:	b2d2      	uxtb	r2, r2
 8002e84:	701a      	strb	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8002e8c:	0e1a      	lsrs	r2, r3, #24
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	331f      	adds	r3, #31
 8002e92:	b2d2      	uxtb	r2, r2
 8002e94:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	6938      	ldr	r0, [r7, #16]
 8002ea0:	f7fe fc91 	bl	80017c6 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8002ea4:	4b1f      	ldr	r3, [pc, #124]	; (8002f24 <f_sync+0x174>)
 8002ea6:	60fb      	str	r3, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	3316      	adds	r3, #22
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	b2d2      	uxtb	r2, r2
 8002eb0:	701a      	strb	r2, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	0a1b      	lsrs	r3, r3, #8
 8002eb8:	b29a      	uxth	r2, r3
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	3317      	adds	r3, #23
 8002ebe:	b2d2      	uxtb	r2, r2
 8002ec0:	701a      	strb	r2, [r3, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	0c1a      	lsrs	r2, r3, #16
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	3318      	adds	r3, #24
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	701a      	strb	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	0e1a      	lsrs	r2, r3, #24
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	3319      	adds	r3, #25
 8002ed6:	b2d2      	uxtb	r2, r2
 8002ed8:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	3312      	adds	r3, #18
 8002ede:	2200      	movs	r2, #0
 8002ee0:	701a      	strb	r2, [r3, #0]
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	3313      	adds	r3, #19
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8002ef0:	f023 0320 	bic.w	r3, r3, #32
 8002ef4:	b2da      	uxtb	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7fd fe99 	bl	8000c46 <sync_fs>
 8002f14:	4603      	mov	r3, r0
 8002f16:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8002f18:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3718      	adds	r7, #24
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	50640000 	.word	0x50640000

08002f28 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f7ff ff3d 	bl	8002db0 <f_sync>
 8002f36:	4603      	mov	r3, r0
 8002f38:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8002f3a:	7bfb      	ldrb	r3, [r7, #15]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d116      	bne.n	8002f6e <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f7ff f995 	bl	8002270 <validate>
 8002f46:	4603      	mov	r3, r0
 8002f48:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8002f4a:	7bfb      	ldrb	r3, [r7, #15]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d10e      	bne.n	8002f6e <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fd fd90 	bl	8000a7c <dec_lock>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d103      	bne.n	8002f6e <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8002f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b090      	sub	sp, #64	; 0x40
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f7ff f974 	bl	8002270 <validate>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8002f8e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d002      	beq.n	8002f9c <f_lseek+0x24>
 8002f96:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002f9a:	e247      	b.n	800342c <f_lseek+0x4b4>
	if (fp->err)						/* Check error */
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d003      	beq.n	8002fae <f_lseek+0x36>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8002fac:	e23e      	b.n	800342c <f_lseek+0x4b4>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	f000 80f2 	beq.w	800319e <f_lseek+0x226>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fc0:	d164      	bne.n	800308c <f_lseek+0x114>
			tbl = fp->cltbl;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8002fc8:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8002fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fcc:	1d1a      	adds	r2, r3, #4
 8002fce:	627a      	str	r2, [r7, #36]	; 0x24
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	617b      	str	r3, [r7, #20]
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->sclust;			/* Top of the chain */
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002fde:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8002fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d041      	beq.n	800306a <f_lseek+0xf2>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8002fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe8:	613b      	str	r3, [r7, #16]
 8002fea:	2300      	movs	r3, #0
 8002fec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff0:	3302      	adds	r3, #2
 8002ff2:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8002ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(fp->fs, cl);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003004:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003006:	4618      	mov	r0, r3
 8003008:	f7fd feec 	bl	8000de4 <get_fat>
 800300c:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 800300e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003010:	2b01      	cmp	r3, #1
 8003012:	d805      	bhi.n	8003020 <f_lseek+0xa8>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2202      	movs	r2, #2
 8003018:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800301c:	2302      	movs	r3, #2
 800301e:	e205      	b.n	800342c <f_lseek+0x4b4>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003022:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003026:	d105      	bne.n	8003034 <f_lseek+0xbc>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003030:	2301      	movs	r3, #1
 8003032:	e1fb      	b.n	800342c <f_lseek+0x4b4>
					} while (cl == pcl + 1);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	3301      	adds	r3, #1
 8003038:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800303a:	429a      	cmp	r2, r3
 800303c:	d0da      	beq.n	8002ff4 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800303e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	429a      	cmp	r2, r3
 8003044:	d809      	bhi.n	800305a <f_lseek+0xe2>
						*tbl++ = ncl; *tbl++ = tcl;
 8003046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003048:	1d1a      	adds	r2, r3, #4
 800304a:	627a      	str	r2, [r7, #36]	; 0x24
 800304c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800304e:	601a      	str	r2, [r3, #0]
 8003050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003052:	1d1a      	adds	r2, r3, #4
 8003054:	627a      	str	r2, [r7, #36]	; 0x24
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003060:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003064:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003066:	429a      	cmp	r2, r3
 8003068:	d3bd      	bcc.n	8002fe6 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8003070:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003072:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 8003074:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	429a      	cmp	r2, r3
 800307a:	d803      	bhi.n	8003084 <f_lseek+0x10c>
				*tbl = 0;		/* Terminate table */
 800307c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307e:	2200      	movs	r2, #0
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	e1d1      	b.n	8003428 <f_lseek+0x4b0>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8003084:	2311      	movs	r3, #17
 8003086:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800308a:	e1cd      	b.n	8003428 <f_lseek+0x4b0>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003092:	683a      	ldr	r2, [r7, #0]
 8003094:	429a      	cmp	r2, r3
 8003096:	d903      	bls.n	80030a0 <f_lseek+0x128>
				ofs = fp->fsize;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800309e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			if (ofs) {
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	f000 81bc 	beq.w	8003428 <f_lseek+0x4b0>
				fp->clust = clmt_clust(fp, ofs - 1);
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	4619      	mov	r1, r3
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f7fe f94d 	bl	8001356 <clmt_clust>
 80030bc:	4602      	mov	r2, r0
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				dsc = clust2sect(fp->fs, fp->clust);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80030d0:	4619      	mov	r1, r3
 80030d2:	4610      	mov	r0, r2
 80030d4:	f7fd fe64 	bl	8000da0 <clust2sect>
 80030d8:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d105      	bne.n	80030ec <f_lseek+0x174>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2202      	movs	r2, #2
 80030e4:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80030e8:	2302      	movs	r3, #2
 80030ea:	e19f      	b.n	800342c <f_lseek+0x4b4>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	0a5b      	lsrs	r3, r3, #9
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80030f8:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80030fc:	3a01      	subs	r2, #1
 80030fe:	4013      	ands	r3, r2
 8003100:	69ba      	ldr	r2, [r7, #24]
 8003102:	4413      	add	r3, r2
 8003104:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800310c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003110:	2b00      	cmp	r3, #0
 8003112:	f000 8189 	beq.w	8003428 <f_lseek+0x4b0>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800311c:	69ba      	ldr	r2, [r7, #24]
 800311e:	429a      	cmp	r2, r3
 8003120:	f000 8182 	beq.w	8003428 <f_lseek+0x4b0>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800312a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800312e:	2b00      	cmp	r3, #0
 8003130:	d01d      	beq.n	800316e <f_lseek+0x1f6>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003138:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800313c:	6879      	ldr	r1, [r7, #4]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8003144:	2301      	movs	r3, #1
 8003146:	f7fd fa73 	bl	8000630 <disk_write>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d005      	beq.n	800315c <f_lseek+0x1e4>
							ABORT(fp->fs, FR_DISK_ERR);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003158:	2301      	movs	r3, #1
 800315a:	e167      	b.n	800342c <f_lseek+0x4b4>
						fp->flag &= ~FA__DIRTY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003162:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003166:	b2da      	uxtb	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003174:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003178:	6879      	ldr	r1, [r7, #4]
 800317a:	2301      	movs	r3, #1
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	f7fd fa37 	bl	80005f0 <disk_read>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d005      	beq.n	8003194 <f_lseek+0x21c>
						ABORT(fp->fs, FR_DISK_ERR);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003190:	2301      	movs	r3, #1
 8003192:	e14b      	b.n	800342c <f_lseek+0x4b4>
#endif
					fp->dsect = dsc;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 800319c:	e144      	b.n	8003428 <f_lseek+0x4b0>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80031a4:	683a      	ldr	r2, [r7, #0]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d90a      	bls.n	80031c0 <f_lseek+0x248>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d103      	bne.n	80031c0 <f_lseek+0x248>
#endif
			) ofs = fp->fsize;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80031be:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80031c6:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80031c8:	2300      	movs	r3, #0
 80031ca:	637b      	str	r3, [r7, #52]	; 0x34
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031d0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
		if (ofs) {
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	f000 80c6 	beq.w	8003368 <f_lseek+0x3f0>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80031e2:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80031e6:	025b      	lsls	r3, r3, #9
 80031e8:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80031ea:	6a3b      	ldr	r3, [r7, #32]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d01e      	beq.n	800322e <f_lseek+0x2b6>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	1e5a      	subs	r2, r3, #1
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80031fa:	6a3b      	ldr	r3, [r7, #32]
 80031fc:	1e59      	subs	r1, r3, #1
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8003204:	429a      	cmp	r2, r3
 8003206:	d312      	bcc.n	800322e <f_lseek+0x2b6>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8003208:	6a3b      	ldr	r3, [r7, #32]
 800320a:	1e5a      	subs	r2, r3, #1
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	425b      	negs	r3, r3
 8003210:	401a      	ands	r2, r3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
				ofs -= fp->fptr;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800321e:	683a      	ldr	r2, [r7, #0]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800322a:	63bb      	str	r3, [r7, #56]	; 0x38
 800322c:	e029      	b.n	8003282 <f_lseek+0x30a>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8003234:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8003236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003238:	2b00      	cmp	r3, #0
 800323a:	d11e      	bne.n	800327a <f_lseek+0x302>
					clst = create_chain(fp->fs, 0);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003242:	2100      	movs	r1, #0
 8003244:	4618      	mov	r0, r3
 8003246:	f7fd ffe9 	bl	800121c <create_chain>
 800324a:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800324c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800324e:	2b01      	cmp	r3, #1
 8003250:	d105      	bne.n	800325e <f_lseek+0x2e6>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2202      	movs	r2, #2
 8003256:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800325a:	2302      	movs	r3, #2
 800325c:	e0e6      	b.n	800342c <f_lseek+0x4b4>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800325e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003260:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003264:	d105      	bne.n	8003272 <f_lseek+0x2fa>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800326e:	2301      	movs	r3, #1
 8003270:	e0dc      	b.n	800342c <f_lseek+0x4b4>
					fp->sclust = clst;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003276:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				}
#endif
				fp->clust = clst;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800327e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			if (clst != 0) {
 8003282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003284:	2b00      	cmp	r3, #0
 8003286:	d06f      	beq.n	8003368 <f_lseek+0x3f0>
				while (ofs > bcs) {						/* Cluster following loop */
 8003288:	e047      	b.n	800331a <f_lseek+0x3a2>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00d      	beq.n	80032b4 <f_lseek+0x33c>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800329e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7fd ffbb 	bl	800121c <create_chain>
 80032a6:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 80032a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10a      	bne.n	80032c4 <f_lseek+0x34c>
							ofs = bcs; break;
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	603b      	str	r3, [r7, #0]
 80032b2:	e036      	b.n	8003322 <f_lseek+0x3aa>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80032ba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80032bc:	4618      	mov	r0, r3
 80032be:	f7fd fd91 	bl	8000de4 <get_fat>
 80032c2:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80032c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032ca:	d105      	bne.n	80032d8 <f_lseek+0x360>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80032d4:	2301      	movs	r3, #1
 80032d6:	e0a9      	b.n	800342c <f_lseek+0x4b4>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 80032d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d907      	bls.n	80032ee <f_lseek+0x376>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80032e4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80032e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d305      	bcc.n	80032fa <f_lseek+0x382>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2202      	movs	r2, #2
 80032f2:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80032f6:	2302      	movs	r3, #2
 80032f8:	e098      	b.n	800342c <f_lseek+0x4b4>
					fp->clust = clst;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032fe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
					fp->fptr += bcs;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	441a      	add	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
					ofs -= bcs;
 8003312:	683a      	ldr	r2, [r7, #0]
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 800331a:	683a      	ldr	r2, [r7, #0]
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	429a      	cmp	r2, r3
 8003320:	d8b3      	bhi.n	800328a <f_lseek+0x312>
				}
				fp->fptr += ofs;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	441a      	add	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
				if (ofs % SS(fp->fs)) {
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003338:	2b00      	cmp	r3, #0
 800333a:	d015      	beq.n	8003368 <f_lseek+0x3f0>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003342:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003344:	4618      	mov	r0, r3
 8003346:	f7fd fd2b 	bl	8000da0 <clust2sect>
 800334a:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 800334c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800334e:	2b00      	cmp	r3, #0
 8003350:	d105      	bne.n	800335e <f_lseek+0x3e6>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2202      	movs	r2, #2
 8003356:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800335a:	2302      	movs	r3, #2
 800335c:	e066      	b.n	800342c <f_lseek+0x4b4>
					nsect += ofs / SS(fp->fs);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	0a5b      	lsrs	r3, r3, #9
 8003362:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003364:	4413      	add	r3, r2
 8003366:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800336e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003372:	2b00      	cmp	r3, #0
 8003374:	d041      	beq.n	80033fa <f_lseek+0x482>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800337c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800337e:	429a      	cmp	r2, r3
 8003380:	d03b      	beq.n	80033fa <f_lseek+0x482>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800338c:	2b00      	cmp	r3, #0
 800338e:	d01d      	beq.n	80033cc <f_lseek+0x454>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003396:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800339a:	6879      	ldr	r1, [r7, #4]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80033a2:	2301      	movs	r3, #1
 80033a4:	f7fd f944 	bl	8000630 <disk_write>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d005      	beq.n	80033ba <f_lseek+0x442>
					ABORT(fp->fs, FR_DISK_ERR);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80033b6:	2301      	movs	r3, #1
 80033b8:	e038      	b.n	800342c <f_lseek+0x4b4>
				fp->flag &= ~FA__DIRTY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80033c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033c4:	b2da      	uxtb	r2, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80033d2:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80033d6:	6879      	ldr	r1, [r7, #4]
 80033d8:	2301      	movs	r3, #1
 80033da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033dc:	f7fd f908 	bl	80005f0 <disk_read>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d005      	beq.n	80033f2 <f_lseek+0x47a>
				ABORT(fp->fs, FR_DISK_ERR);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80033ee:	2301      	movs	r3, #1
 80033f0:	e01c      	b.n	800342c <f_lseek+0x4b4>
#endif
			fp->dsect = nsect;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033f6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003406:	429a      	cmp	r2, r3
 8003408:	d90e      	bls.n	8003428 <f_lseek+0x4b0>
			fp->fsize = fp->fptr;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->flag |= FA__WRITTEN;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800341c:	f043 0320 	orr.w	r3, r3, #32
 8003420:	b2da      	uxtb	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 8003428:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800342c:	4618      	mov	r0, r3
 800342e:	3740      	adds	r7, #64	; 0x40
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b08e      	sub	sp, #56	; 0x38
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 8003440:	f107 030c 	add.w	r3, r7, #12
 8003444:	2200      	movs	r2, #0
 8003446:	4619      	mov	r1, r3
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7fe fc47 	bl	8001cdc <find_volume>
 800344e:	4603      	mov	r3, r0
 8003450:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 800345a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800345e:	2b00      	cmp	r3, #0
 8003460:	f040 80af 	bne.w	80035c2 <f_getfree+0x18e>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003470:	3b02      	subs	r3, #2
 8003472:	429a      	cmp	r2, r3
 8003474:	d805      	bhi.n	8003482 <f_getfree+0x4e>
			*nclst = fs->free_clust;
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	601a      	str	r2, [r3, #0]
 8003480:	e09f      	b.n	80035c2 <f_getfree+0x18e>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8003488:	76fb      	strb	r3, [r7, #27]
			n = 0;
 800348a:	2300      	movs	r3, #0
 800348c:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12) {
 800348e:	7efb      	ldrb	r3, [r7, #27]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d125      	bne.n	80034e0 <f_getfree+0xac>
				clst = 2;
 8003494:	2302      	movs	r3, #2
 8003496:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 8003498:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800349a:	69f8      	ldr	r0, [r7, #28]
 800349c:	f7fd fca2 	bl	8000de4 <get_fat>
 80034a0:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034a8:	d103      	bne.n	80034b2 <f_getfree+0x7e>
 80034aa:	2301      	movs	r3, #1
 80034ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80034b0:	e077      	b.n	80035a2 <f_getfree+0x16e>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d103      	bne.n	80034c0 <f_getfree+0x8c>
 80034b8:	2302      	movs	r3, #2
 80034ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80034be:	e070      	b.n	80035a2 <f_getfree+0x16e>
					if (stat == 0) n++;
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d102      	bne.n	80034cc <f_getfree+0x98>
 80034c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c8:	3301      	adds	r3, #1
 80034ca:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 80034cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034ce:	3301      	adds	r3, #1
 80034d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80034d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034da:	429a      	cmp	r2, r3
 80034dc:	d3dc      	bcc.n	8003498 <f_getfree+0x64>
 80034de:	e060      	b.n	80035a2 <f_getfree+0x16e>
			} else {
				clst = fs->n_fatent;
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80034e6:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80034ee:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 80034f0:	2300      	movs	r3, #0
 80034f2:	627b      	str	r3, [r7, #36]	; 0x24
 80034f4:	2300      	movs	r3, #0
 80034f6:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 80034f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d112      	bne.n	8003524 <f_getfree+0xf0>
						res = move_window(fs, sect++);
 80034fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003500:	1c5a      	adds	r2, r3, #1
 8003502:	62ba      	str	r2, [r7, #40]	; 0x28
 8003504:	4619      	mov	r1, r3
 8003506:	69f8      	ldr	r0, [r7, #28]
 8003508:	f7fd fb6f 	bl	8000bea <move_window>
 800350c:	4603      	mov	r3, r0
 800350e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 8003512:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003516:	2b00      	cmp	r3, #0
 8003518:	d142      	bne.n	80035a0 <f_getfree+0x16c>
						p = fs->win.d8;
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 800351e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003522:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 8003524:	7efb      	ldrb	r3, [r7, #27]
 8003526:	2b02      	cmp	r3, #2
 8003528:	d115      	bne.n	8003556 <f_getfree+0x122>
						if (LD_WORD(p) == 0) n++;
 800352a:	6a3b      	ldr	r3, [r7, #32]
 800352c:	3301      	adds	r3, #1
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	021b      	lsls	r3, r3, #8
 8003532:	b21a      	sxth	r2, r3
 8003534:	6a3b      	ldr	r3, [r7, #32]
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	b21b      	sxth	r3, r3
 800353a:	4313      	orrs	r3, r2
 800353c:	b21b      	sxth	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d102      	bne.n	8003548 <f_getfree+0x114>
 8003542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003544:	3301      	adds	r3, #1
 8003546:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 8003548:	6a3b      	ldr	r3, [r7, #32]
 800354a:	3302      	adds	r3, #2
 800354c:	623b      	str	r3, [r7, #32]
 800354e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003550:	3b02      	subs	r3, #2
 8003552:	627b      	str	r3, [r7, #36]	; 0x24
 8003554:	e01d      	b.n	8003592 <f_getfree+0x15e>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 8003556:	6a3b      	ldr	r3, [r7, #32]
 8003558:	3303      	adds	r3, #3
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	061a      	lsls	r2, r3, #24
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	3302      	adds	r3, #2
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	041b      	lsls	r3, r3, #16
 8003566:	4313      	orrs	r3, r2
 8003568:	6a3a      	ldr	r2, [r7, #32]
 800356a:	3201      	adds	r2, #1
 800356c:	7812      	ldrb	r2, [r2, #0]
 800356e:	0212      	lsls	r2, r2, #8
 8003570:	4313      	orrs	r3, r2
 8003572:	6a3a      	ldr	r2, [r7, #32]
 8003574:	7812      	ldrb	r2, [r2, #0]
 8003576:	4313      	orrs	r3, r2
 8003578:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d102      	bne.n	8003586 <f_getfree+0x152>
 8003580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003582:	3301      	adds	r3, #1
 8003584:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 8003586:	6a3b      	ldr	r3, [r7, #32]
 8003588:	3304      	adds	r3, #4
 800358a:	623b      	str	r3, [r7, #32]
 800358c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358e:	3b04      	subs	r3, #4
 8003590:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 8003592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003594:	3b01      	subs	r3, #1
 8003596:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1ac      	bne.n	80034f8 <f_getfree+0xc4>
 800359e:	e000      	b.n	80035a2 <f_getfree+0x16e>
						if (res != FR_OK) break;
 80035a0:	bf00      	nop
			}
			fs->free_clust = n;
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035a6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 80035b0:	f043 0301 	orr.w	r3, r3, #1
 80035b4:	b2da      	uxtb	r2, r3
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
			*nclst = n;
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035c0:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 80035c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3738      	adds	r7, #56	; 0x38
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
	...

080035d0 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	1d3b      	adds	r3, r7, #4
 80035da:	6018      	str	r0, [r3, #0]
	FRESULT res;
	DIR dj;
	BYTE *dir, n;
	DWORD dsc, dcl, pcl, tm = GET_FATTIME();
 80035dc:	4bc2      	ldr	r3, [pc, #776]	; (80038e8 <f_mkdir+0x318>)
 80035de:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
	DEFINE_NAMEBUF;


	/* Get logical drive number */
	res = find_volume(&dj.fs, &path, 1);
 80035e2:	1d39      	adds	r1, r7, #4
 80035e4:	f107 0318 	add.w	r3, r7, #24
 80035e8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80035ec:	2201      	movs	r2, #1
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7fe fb74 	bl	8001cdc <find_volume>
 80035f4:	4603      	mov	r3, r0
 80035f6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
	if (res == FR_OK) {
 80035fa:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f040 816a 	bne.w	80038d8 <f_mkdir+0x308>
		INIT_BUF(dj);
 8003604:	f107 0318 	add.w	r3, r7, #24
 8003608:	f107 020c 	add.w	r2, r7, #12
 800360c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);			/* Follow the file path */
 8003610:	1d3b      	adds	r3, r7, #4
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	f107 0318 	add.w	r3, r7, #24
 8003618:	4611      	mov	r1, r2
 800361a:	4618      	mov	r0, r3
 800361c:	f7fe fa42 	bl	8001aa4 <follow_path>
 8003620:	4603      	mov	r3, r0
 8003622:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8003626:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800362a:	2b00      	cmp	r3, #0
 800362c:	d102      	bne.n	8003634 <f_mkdir+0x64>
 800362e:	2308      	movs	r3, #8
 8003630:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT))
			res = FR_INVALID_NAME;
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8003634:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8003638:	2b04      	cmp	r3, #4
 800363a:	f040 814d 	bne.w	80038d8 <f_mkdir+0x308>
			dcl = create_chain(dj.fs, 0);		/* Allocate a cluster for the new directory table */
 800363e:	f107 0318 	add.w	r3, r7, #24
 8003642:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003646:	2100      	movs	r1, #0
 8003648:	4618      	mov	r0, r3
 800364a:	f7fd fde7 	bl	800121c <create_chain>
 800364e:	f8c7 023c 	str.w	r0, [r7, #572]	; 0x23c
			res = FR_OK;
 8003652:	2300      	movs	r3, #0
 8003654:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8003658:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 800365c:	2b00      	cmp	r3, #0
 800365e:	d102      	bne.n	8003666 <f_mkdir+0x96>
 8003660:	2307      	movs	r3, #7
 8003662:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			if (dcl == 1) res = FR_INT_ERR;
 8003666:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 800366a:	2b01      	cmp	r3, #1
 800366c:	d102      	bne.n	8003674 <f_mkdir+0xa4>
 800366e:	2302      	movs	r3, #2
 8003670:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8003674:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8003678:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800367c:	d102      	bne.n	8003684 <f_mkdir+0xb4>
 800367e:	2301      	movs	r3, #1
 8003680:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			if (res == FR_OK)					/* Flush FAT */
 8003684:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8003688:	2b00      	cmp	r3, #0
 800368a:	d109      	bne.n	80036a0 <f_mkdir+0xd0>
				res = sync_window(dj.fs);
 800368c:	f107 0318 	add.w	r3, r7, #24
 8003690:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003694:	4618      	mov	r0, r3
 8003696:	f7fd fa5f 	bl	8000b58 <sync_window>
 800369a:	4603      	mov	r3, r0
 800369c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			if (res == FR_OK) {					/* Initialize the new directory table */
 80036a0:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f040 80ba 	bne.w	800381e <f_mkdir+0x24e>
				dsc = clust2sect(dj.fs, dcl);
 80036aa:	f107 0318 	add.w	r3, r7, #24
 80036ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80036b2:	f8d7 123c 	ldr.w	r1, [r7, #572]	; 0x23c
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7fd fb72 	bl	8000da0 <clust2sect>
 80036bc:	f8c7 0248 	str.w	r0, [r7, #584]	; 0x248
				dir = dj.fs->win.d8;
 80036c0:	f107 0318 	add.w	r3, r7, #24
 80036c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80036c8:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
				mem_set(dir, 0, SS(dj.fs));
 80036cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036d0:	2100      	movs	r1, #0
 80036d2:	f8d7 0238 	ldr.w	r0, [r7, #568]	; 0x238
 80036d6:	f7fd f82b 	bl	8000730 <mem_set>
				mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 80036da:	220b      	movs	r2, #11
 80036dc:	2120      	movs	r1, #32
 80036de:	f8d7 0238 	ldr.w	r0, [r7, #568]	; 0x238
 80036e2:	f7fd f825 	bl	8000730 <mem_set>
				dir[DIR_Name] = '.';
 80036e6:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 80036ea:	222e      	movs	r2, #46	; 0x2e
 80036ec:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = AM_DIR;
 80036ee:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 80036f2:	330b      	adds	r3, #11
 80036f4:	2210      	movs	r2, #16
 80036f6:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_WrtTime, tm);
 80036f8:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 80036fc:	3316      	adds	r3, #22
 80036fe:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 8003702:	b2d2      	uxtb	r2, r2
 8003704:	701a      	strb	r2, [r3, #0]
 8003706:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800370a:	b29b      	uxth	r3, r3
 800370c:	0a1b      	lsrs	r3, r3, #8
 800370e:	b29a      	uxth	r2, r3
 8003710:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8003714:	3317      	adds	r3, #23
 8003716:	b2d2      	uxtb	r2, r2
 8003718:	701a      	strb	r2, [r3, #0]
 800371a:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800371e:	0c1a      	lsrs	r2, r3, #16
 8003720:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8003724:	3318      	adds	r3, #24
 8003726:	b2d2      	uxtb	r2, r2
 8003728:	701a      	strb	r2, [r3, #0]
 800372a:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800372e:	0e1a      	lsrs	r2, r3, #24
 8003730:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8003734:	3319      	adds	r3, #25
 8003736:	b2d2      	uxtb	r2, r2
 8003738:	701a      	strb	r2, [r3, #0]
				st_clust(dir, dcl);
 800373a:	f8d7 123c 	ldr.w	r1, [r7, #572]	; 0x23c
 800373e:	f8d7 0238 	ldr.w	r0, [r7, #568]	; 0x238
 8003742:	f7fe f840 	bl	80017c6 <st_clust>
				mem_cpy(dir + SZ_DIRE, dir, SZ_DIRE); 	/* Create ".." entry */
 8003746:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800374a:	3320      	adds	r3, #32
 800374c:	2220      	movs	r2, #32
 800374e:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 8003752:	4618      	mov	r0, r3
 8003754:	f7fc ffce 	bl	80006f4 <mem_cpy>
				dir[SZ_DIRE + 1] = '.'; pcl = dj.sclust;
 8003758:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800375c:	3321      	adds	r3, #33	; 0x21
 800375e:	222e      	movs	r2, #46	; 0x2e
 8003760:	701a      	strb	r2, [r3, #0]
 8003762:	f107 0318 	add.w	r3, r7, #24
 8003766:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800376a:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
				if (dj.fs->fs_type == FS_FAT32 && pcl == dj.fs->dirbase)
 800376e:	f107 0318 	add.w	r3, r7, #24
 8003772:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003776:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800377a:	2b03      	cmp	r3, #3
 800377c:	d10c      	bne.n	8003798 <f_mkdir+0x1c8>
 800377e:	f107 0318 	add.w	r3, r7, #24
 8003782:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003786:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800378a:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 800378e:	429a      	cmp	r2, r3
 8003790:	d102      	bne.n	8003798 <f_mkdir+0x1c8>
					pcl = 0;
 8003792:	2300      	movs	r3, #0
 8003794:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
				st_clust(dir + SZ_DIRE, pcl);
 8003798:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800379c:	3320      	adds	r3, #32
 800379e:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fe f80f 	bl	80017c6 <st_clust>
				for (n = dj.fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80037a8:	f107 0318 	add.w	r3, r7, #24
 80037ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80037b0:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80037b4:	f887 324e 	strb.w	r3, [r7, #590]	; 0x24e
 80037b8:	e02b      	b.n	8003812 <f_mkdir+0x242>
					dj.fs->winsect = dsc++;
 80037ba:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80037be:	1c5a      	adds	r2, r3, #1
 80037c0:	f8c7 2248 	str.w	r2, [r7, #584]	; 0x248
 80037c4:	f107 0218 	add.w	r2, r7, #24
 80037c8:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80037cc:	f8c2 322c 	str.w	r3, [r2, #556]	; 0x22c
					dj.fs->wflag = 1;
 80037d0:	f107 0318 	add.w	r3, r7, #24
 80037d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
					res = sync_window(dj.fs);
 80037de:	f107 0318 	add.w	r3, r7, #24
 80037e2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7fd f9b6 	bl	8000b58 <sync_window>
 80037ec:	4603      	mov	r3, r0
 80037ee:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res != FR_OK) break;
 80037f2:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d110      	bne.n	800381c <f_mkdir+0x24c>
					mem_set(dir, 0, SS(dj.fs));
 80037fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037fe:	2100      	movs	r1, #0
 8003800:	f8d7 0238 	ldr.w	r0, [r7, #568]	; 0x238
 8003804:	f7fc ff94 	bl	8000730 <mem_set>
				for (n = dj.fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8003808:	f897 324e 	ldrb.w	r3, [r7, #590]	; 0x24e
 800380c:	3b01      	subs	r3, #1
 800380e:	f887 324e 	strb.w	r3, [r7, #590]	; 0x24e
 8003812:	f897 324e 	ldrb.w	r3, [r7, #590]	; 0x24e
 8003816:	2b00      	cmp	r3, #0
 8003818:	d1cf      	bne.n	80037ba <f_mkdir+0x1ea>
 800381a:	e000      	b.n	800381e <f_mkdir+0x24e>
					if (res != FR_OK) break;
 800381c:	bf00      	nop
				}
			}
			if (res == FR_OK) res = dir_register(&dj);	/* Register the object to the directoy */
 800381e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8003822:	2b00      	cmp	r3, #0
 8003824:	d107      	bne.n	8003836 <f_mkdir+0x266>
 8003826:	f107 0318 	add.w	r3, r7, #24
 800382a:	4618      	mov	r0, r3
 800382c:	f7fe f841 	bl	80018b2 <dir_register>
 8003830:	4603      	mov	r3, r0
 8003832:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			if (res != FR_OK) {
 8003836:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800383a:	2b00      	cmp	r3, #0
 800383c:	d009      	beq.n	8003852 <f_mkdir+0x282>
				remove_chain(dj.fs, dcl);			/* Could not register, remove cluster chain */
 800383e:	f107 0318 	add.w	r3, r7, #24
 8003842:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003846:	f8d7 123c 	ldr.w	r1, [r7, #572]	; 0x23c
 800384a:	4618      	mov	r0, r3
 800384c:	f7fd fc8c 	bl	8001168 <remove_chain>
 8003850:	e042      	b.n	80038d8 <f_mkdir+0x308>
			} else {
				dir = dj.dir;
 8003852:	f107 0318 	add.w	r3, r7, #24
 8003856:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800385a:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
				dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800385e:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8003862:	330b      	adds	r3, #11
 8003864:	2210      	movs	r2, #16
 8003866:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_WrtTime, tm);	/* Created time */
 8003868:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800386c:	3316      	adds	r3, #22
 800386e:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 8003872:	b2d2      	uxtb	r2, r2
 8003874:	701a      	strb	r2, [r3, #0]
 8003876:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800387a:	b29b      	uxth	r3, r3
 800387c:	0a1b      	lsrs	r3, r3, #8
 800387e:	b29a      	uxth	r2, r3
 8003880:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8003884:	3317      	adds	r3, #23
 8003886:	b2d2      	uxtb	r2, r2
 8003888:	701a      	strb	r2, [r3, #0]
 800388a:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800388e:	0c1a      	lsrs	r2, r3, #16
 8003890:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8003894:	3318      	adds	r3, #24
 8003896:	b2d2      	uxtb	r2, r2
 8003898:	701a      	strb	r2, [r3, #0]
 800389a:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800389e:	0e1a      	lsrs	r2, r3, #24
 80038a0:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 80038a4:	3319      	adds	r3, #25
 80038a6:	b2d2      	uxtb	r2, r2
 80038a8:	701a      	strb	r2, [r3, #0]
				st_clust(dir, dcl);					/* Table start cluster */
 80038aa:	f8d7 123c 	ldr.w	r1, [r7, #572]	; 0x23c
 80038ae:	f8d7 0238 	ldr.w	r0, [r7, #568]	; 0x238
 80038b2:	f7fd ff88 	bl	80017c6 <st_clust>
				dj.fs->wflag = 1;
 80038b6:	f107 0318 	add.w	r3, r7, #24
 80038ba:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(dj.fs);
 80038c4:	f107 0318 	add.w	r3, r7, #24
 80038c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7fd f9ba 	bl	8000c46 <sync_fs>
 80038d2:	4603      	mov	r3, r0
 80038d4:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
		FREE_BUF();
	}

	LEAVE_FF(dj.fs, res);
 80038d8:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 80038dc:	4618      	mov	r0, r3
 80038de:	f507 7714 	add.w	r7, r7, #592	; 0x250
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	50640000 	.word	0x50640000

080038ec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b087      	sub	sp, #28
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	4613      	mov	r3, r2
 80038f8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80038fa:	2301      	movs	r3, #1
 80038fc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80038fe:	2300      	movs	r3, #0
 8003900:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8003902:	4b1f      	ldr	r3, [pc, #124]	; (8003980 <FATFS_LinkDriverEx+0x94>)
 8003904:	7a5b      	ldrb	r3, [r3, #9]
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2b01      	cmp	r3, #1
 800390a:	d831      	bhi.n	8003970 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800390c:	4b1c      	ldr	r3, [pc, #112]	; (8003980 <FATFS_LinkDriverEx+0x94>)
 800390e:	7a5b      	ldrb	r3, [r3, #9]
 8003910:	b2db      	uxtb	r3, r3
 8003912:	461a      	mov	r2, r3
 8003914:	4b1a      	ldr	r3, [pc, #104]	; (8003980 <FATFS_LinkDriverEx+0x94>)
 8003916:	2100      	movs	r1, #0
 8003918:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800391a:	4b19      	ldr	r3, [pc, #100]	; (8003980 <FATFS_LinkDriverEx+0x94>)
 800391c:	7a5b      	ldrb	r3, [r3, #9]
 800391e:	b2db      	uxtb	r3, r3
 8003920:	4a17      	ldr	r2, [pc, #92]	; (8003980 <FATFS_LinkDriverEx+0x94>)
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	68fa      	ldr	r2, [r7, #12]
 8003928:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800392a:	4b15      	ldr	r3, [pc, #84]	; (8003980 <FATFS_LinkDriverEx+0x94>)
 800392c:	7a5b      	ldrb	r3, [r3, #9]
 800392e:	b2db      	uxtb	r3, r3
 8003930:	461a      	mov	r2, r3
 8003932:	4b13      	ldr	r3, [pc, #76]	; (8003980 <FATFS_LinkDriverEx+0x94>)
 8003934:	4413      	add	r3, r2
 8003936:	79fa      	ldrb	r2, [r7, #7]
 8003938:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800393a:	4b11      	ldr	r3, [pc, #68]	; (8003980 <FATFS_LinkDriverEx+0x94>)
 800393c:	7a5b      	ldrb	r3, [r3, #9]
 800393e:	b2db      	uxtb	r3, r3
 8003940:	1c5a      	adds	r2, r3, #1
 8003942:	b2d1      	uxtb	r1, r2
 8003944:	4a0e      	ldr	r2, [pc, #56]	; (8003980 <FATFS_LinkDriverEx+0x94>)
 8003946:	7251      	strb	r1, [r2, #9]
 8003948:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800394a:	7dbb      	ldrb	r3, [r7, #22]
 800394c:	3330      	adds	r3, #48	; 0x30
 800394e:	b2da      	uxtb	r2, r3
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	3301      	adds	r3, #1
 8003958:	223a      	movs	r2, #58	; 0x3a
 800395a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	3302      	adds	r3, #2
 8003960:	222f      	movs	r2, #47	; 0x2f
 8003962:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	3303      	adds	r3, #3
 8003968:	2200      	movs	r2, #0
 800396a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800396c:	2300      	movs	r3, #0
 800396e:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8003970:	7dfb      	ldrb	r3, [r7, #23]
}
 8003972:	4618      	mov	r0, r3
 8003974:	371c      	adds	r7, #28
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	200000bc 	.word	0x200000bc

08003984 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800398e:	2200      	movs	r2, #0
 8003990:	6839      	ldr	r1, [r7, #0]
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f7ff ffaa 	bl	80038ec <FATFS_LinkDriverEx>
 8003998:	4603      	mov	r3, r0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
	...

080039a4 <__io_putchar>:
  * @param  None
  * @retval None
  */

PUTCHAR_PROTOTYPE
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, 0xFFFF);
 80039ac:	1d39      	adds	r1, r7, #4
 80039ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039b2:	2201      	movs	r2, #1
 80039b4:	4803      	ldr	r0, [pc, #12]	; (80039c4 <__io_putchar+0x20>)
 80039b6:	f004 fe70 	bl	800869a <HAL_UART_Transmit>

  return ch;
 80039ba:	687b      	ldr	r3, [r7, #4]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3708      	adds	r7, #8
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	20000648 	.word	0x20000648

080039c8 <exf_getfree>:

#include "fops.h"
#include "printf.h"
//#include "printf.h"
void exf_getfree(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
    FATFS *fs;
    DWORD fre_clust, fre_sect, tot_sect;

    if(f_getfree(USERPath, &fre_clust, &fs) == FR_OK)
 80039ce:	1d3a      	adds	r2, r7, #4
 80039d0:	463b      	mov	r3, r7
 80039d2:	4619      	mov	r1, r3
 80039d4:	4814      	ldr	r0, [pc, #80]	; (8003a28 <exf_getfree+0x60>)
 80039d6:	f7ff fd2d 	bl	8003434 <f_getfree>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d11f      	bne.n	8003a20 <exf_getfree+0x58>
    {
        tot_sect = (fs->n_fatent - 2) * fs->csize;		// 
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80039e6:	3b02      	subs	r3, #2
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80039ee:	fb02 f303 	mul.w	r3, r2, r3
 80039f2:	60fb      	str	r3, [r7, #12]
        fre_sect = fre_clust * fs->csize;				// 
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80039fa:	461a      	mov	r2, r3
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	fb03 f302 	mul.w	r3, r3, r2
 8003a02:	60bb      	str	r3, [r7, #8]

        tot_sect >>= 11;		// MB
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	0adb      	lsrs	r3, r3, #11
 8003a08:	60fb      	str	r3, [r7, #12]
        fre_sect >>= 11;		// MB
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	0adb      	lsrs	r3, r3, #11
 8003a0e:	60bb      	str	r3, [r7, #8]

        printf("# SD Card Total Size:%ldMB\r\n", tot_sect);
 8003a10:	68f9      	ldr	r1, [r7, #12]
 8003a12:	4806      	ldr	r0, [pc, #24]	; (8003a2c <exf_getfree+0x64>)
 8003a14:	f005 fe08 	bl	8009628 <iprintf>
        printf("# SD Card Free  Size:%ldMB\r\n", fre_sect);
 8003a18:	68b9      	ldr	r1, [r7, #8]
 8003a1a:	4805      	ldr	r0, [pc, #20]	; (8003a30 <exf_getfree+0x68>)
 8003a1c:	f005 fe04 	bl	8009628 <iprintf>
    }
}
 8003a20:	bf00      	nop
 8003a22:	3710      	adds	r7, #16
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	200006e0 	.word	0x200006e0
 8003a2c:	0800a540 	.word	0x0800a540
 8003a30:	0800a560 	.word	0x0800a560

08003a34 <exf_mount>:

void exf_mount(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
    printf("# SD Card Mount %s!\r\n", f_mount(&USERFatFS, USERPath, 1) == FR_OK ? "Successfullly" : "Failed");
 8003a38:	2201      	movs	r2, #1
 8003a3a:	4908      	ldr	r1, [pc, #32]	; (8003a5c <exf_mount+0x28>)
 8003a3c:	4808      	ldr	r0, [pc, #32]	; (8003a60 <exf_mount+0x2c>)
 8003a3e:	f7fe fc4b 	bl	80022d8 <f_mount>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d101      	bne.n	8003a4c <exf_mount+0x18>
 8003a48:	4b06      	ldr	r3, [pc, #24]	; (8003a64 <exf_mount+0x30>)
 8003a4a:	e000      	b.n	8003a4e <exf_mount+0x1a>
 8003a4c:	4b06      	ldr	r3, [pc, #24]	; (8003a68 <exf_mount+0x34>)
 8003a4e:	4619      	mov	r1, r3
 8003a50:	4806      	ldr	r0, [pc, #24]	; (8003a6c <exf_mount+0x38>)
 8003a52:	f005 fde9 	bl	8009628 <iprintf>
}
 8003a56:	bf00      	nop
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	200006e0 	.word	0x200006e0
 8003a60:	20000914 	.word	0x20000914
 8003a64:	0800a580 	.word	0x0800a580
 8003a68:	0800a590 	.word	0x0800a590
 8003a6c:	0800a598 	.word	0x0800a598

08003a70 <exf_open>:

uint8_t exf_open(const void* filename, BYTE mode)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	460b      	mov	r3, r1
 8003a7a:	70fb      	strb	r3, [r7, #3]
    return f_open(&USERFile, filename, mode) == FR_OK ? 0 : 1;
 8003a7c:	78fb      	ldrb	r3, [r7, #3]
 8003a7e:	461a      	mov	r2, r3
 8003a80:	6879      	ldr	r1, [r7, #4]
 8003a82:	4806      	ldr	r0, [pc, #24]	; (8003a9c <exf_open+0x2c>)
 8003a84:	f7fe fc70 	bl	8002368 <f_open>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	bf14      	ite	ne
 8003a8e:	2301      	movne	r3, #1
 8003a90:	2300      	moveq	r3, #0
 8003a92:	b2db      	uxtb	r3, r3
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3708      	adds	r7, #8
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	200006e8 	.word	0x200006e8

08003aa0 <exf_write>:

uint8_t exf_write(const void* filename, const void* buf, uint32_t len)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b086      	sub	sp, #24
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	607a      	str	r2, [r7, #4]
    uint32_t btw = 0;
 8003aac:	2300      	movs	r3, #0
 8003aae:	617b      	str	r3, [r7, #20]
    return f_write(&USERFile, buf, len, &btw) == FR_OK ? 0 : 1;
 8003ab0:	f107 0314 	add.w	r3, r7, #20
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	68b9      	ldr	r1, [r7, #8]
 8003ab8:	4806      	ldr	r0, [pc, #24]	; (8003ad4 <exf_write+0x34>)
 8003aba:	f7fe ffcc 	bl	8002a56 <f_write>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	bf14      	ite	ne
 8003ac4:	2301      	movne	r3, #1
 8003ac6:	2300      	moveq	r3, #0
 8003ac8:	b2db      	uxtb	r3, r3
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3718      	adds	r7, #24
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	200006e8 	.word	0x200006e8

08003ad8 <exf_read>:

uint8_t exf_read(const void* filename, void* buf, uint32_t len)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
    uint32_t btr = 0;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	617b      	str	r3, [r7, #20]
    return f_read(&USERFile, buf, len, &btr) == FR_OK ? 0 : 1;
 8003ae8:	f107 0314 	add.w	r3, r7, #20
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	68b9      	ldr	r1, [r7, #8]
 8003af0:	4806      	ldr	r0, [pc, #24]	; (8003b0c <exf_read+0x34>)
 8003af2:	f7fe fe45 	bl	8002780 <f_read>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	bf14      	ite	ne
 8003afc:	2301      	movne	r3, #1
 8003afe:	2300      	moveq	r3, #0
 8003b00:	b2db      	uxtb	r3, r3
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3718      	adds	r7, #24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	200006e8 	.word	0x200006e8

08003b10 <exf_lseek>:

uint8_t exf_lseek(DWORD offset)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
    return f_lseek(&USERFile, offset) == FR_OK ? 0 : 1;
 8003b18:	6879      	ldr	r1, [r7, #4]
 8003b1a:	4806      	ldr	r0, [pc, #24]	; (8003b34 <exf_lseek+0x24>)
 8003b1c:	f7ff fa2c 	bl	8002f78 <f_lseek>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	bf14      	ite	ne
 8003b26:	2301      	movne	r3, #1
 8003b28:	2300      	moveq	r3, #0
 8003b2a:	b2db      	uxtb	r3, r3
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3708      	adds	r7, #8
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	200006e8 	.word	0x200006e8

08003b38 <exf_close>:

void exf_close(void)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	af00      	add	r7, sp, #0
    f_close(&USERFile);
 8003b3c:	4802      	ldr	r0, [pc, #8]	; (8003b48 <exf_close+0x10>)
 8003b3e:	f7ff f9f3 	bl	8002f28 <f_close>
}
 8003b42:	bf00      	nop
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	200006e8 	.word	0x200006e8

08003b4c <FATFS_RdWrTest>:

void FATFS_RdWrTest(void)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b088      	sub	sp, #32
 8003b50:	af00      	add	r7, sp, #0
    char* filename = "test.txt";
 8003b52:	4b26      	ldr	r3, [pc, #152]	; (8003bec <FATFS_RdWrTest+0xa0>)
 8003b54:	61fb      	str	r3, [r7, #28]
    uint8_t bufw[10] = "HelloWorld";
 8003b56:	4a26      	ldr	r2, [pc, #152]	; (8003bf0 <FATFS_RdWrTest+0xa4>)
 8003b58:	f107 0310 	add.w	r3, r7, #16
 8003b5c:	ca07      	ldmia	r2, {r0, r1, r2}
 8003b5e:	c303      	stmia	r3!, {r0, r1}
 8003b60:	801a      	strh	r2, [r3, #0]
    uint8_t bufr[10];

    if(exf_open(filename, FA_OPEN_ALWAYS | FA_WRITE | FA_READ) != 0)
 8003b62:	2113      	movs	r1, #19
 8003b64:	69f8      	ldr	r0, [r7, #28]
 8003b66:	f7ff ff83 	bl	8003a70 <exf_open>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d004      	beq.n	8003b7a <FATFS_RdWrTest+0x2e>
    {
        printf("##[Error]: open %s failed!\r\n", filename);
 8003b70:	69f9      	ldr	r1, [r7, #28]
 8003b72:	4820      	ldr	r0, [pc, #128]	; (8003bf4 <FATFS_RdWrTest+0xa8>)
 8003b74:	f005 fd58 	bl	8009628 <iprintf>
        return;
 8003b78:	e034      	b.n	8003be4 <FATFS_RdWrTest+0x98>
    }

    if(exf_write(filename, bufw, sizeof(bufw)) != 0)
 8003b7a:	f107 0310 	add.w	r3, r7, #16
 8003b7e:	220a      	movs	r2, #10
 8003b80:	4619      	mov	r1, r3
 8003b82:	69f8      	ldr	r0, [r7, #28]
 8003b84:	f7ff ff8c 	bl	8003aa0 <exf_write>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d004      	beq.n	8003b98 <FATFS_RdWrTest+0x4c>
    {
        printf("##[Error]: write %s failed!\r\n", filename);
 8003b8e:	69f9      	ldr	r1, [r7, #28]
 8003b90:	4819      	ldr	r0, [pc, #100]	; (8003bf8 <FATFS_RdWrTest+0xac>)
 8003b92:	f005 fd49 	bl	8009628 <iprintf>
        goto __exit;
 8003b96:	e022      	b.n	8003bde <FATFS_RdWrTest+0x92>
    }

    exf_lseek(0);
 8003b98:	2000      	movs	r0, #0
 8003b9a:	f7ff ffb9 	bl	8003b10 <exf_lseek>

    if(exf_read(filename, bufr, 10) != 0)
 8003b9e:	1d3b      	adds	r3, r7, #4
 8003ba0:	220a      	movs	r2, #10
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	69f8      	ldr	r0, [r7, #28]
 8003ba6:	f7ff ff97 	bl	8003ad8 <exf_read>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d004      	beq.n	8003bba <FATFS_RdWrTest+0x6e>
    {
        printf("##[Error]: read %s failed!\r\n", filename);
 8003bb0:	69f9      	ldr	r1, [r7, #28]
 8003bb2:	4812      	ldr	r0, [pc, #72]	; (8003bfc <FATFS_RdWrTest+0xb0>)
 8003bb4:	f005 fd38 	bl	8009628 <iprintf>
        goto __exit;
 8003bb8:	e011      	b.n	8003bde <FATFS_RdWrTest+0x92>
    }

    printf("# FatFs Read & Write Test %s!\r\n", memcmp(bufr, bufw, sizeof(bufw)) == 0 ? "Successfully" : "Failed");
 8003bba:	f107 0110 	add.w	r1, r7, #16
 8003bbe:	1d3b      	adds	r3, r7, #4
 8003bc0:	220a      	movs	r2, #10
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f005 fd18 	bl	80095f8 <memcmp>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d101      	bne.n	8003bd2 <FATFS_RdWrTest+0x86>
 8003bce:	4b0c      	ldr	r3, [pc, #48]	; (8003c00 <FATFS_RdWrTest+0xb4>)
 8003bd0:	e000      	b.n	8003bd4 <FATFS_RdWrTest+0x88>
 8003bd2:	4b0c      	ldr	r3, [pc, #48]	; (8003c04 <FATFS_RdWrTest+0xb8>)
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	480c      	ldr	r0, [pc, #48]	; (8003c08 <FATFS_RdWrTest+0xbc>)
 8003bd8:	f005 fd26 	bl	8009628 <iprintf>

    goto __exit;
 8003bdc:	bf00      	nop

__exit:
    exf_close();
 8003bde:	f7ff ffab 	bl	8003b38 <exf_close>
    return;
 8003be2:	bf00      	nop
}
 8003be4:	3720      	adds	r7, #32
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	0800a5b0 	.word	0x0800a5b0
 8003bf0:	0800a64c 	.word	0x0800a64c
 8003bf4:	0800a5bc 	.word	0x0800a5bc
 8003bf8:	0800a5dc 	.word	0x0800a5dc
 8003bfc:	0800a5fc 	.word	0x0800a5fc
 8003c00:	0800a61c 	.word	0x0800a61c
 8003c04:	0800a590 	.word	0x0800a590
 8003c08:	0800a62c 	.word	0x0800a62c

08003c0c <SD_RdWrTest>:




void SD_RdWrTest(void)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
    int i = 0;
 8003c12:	2300      	movs	r3, #0
 8003c14:	607b      	str	r3, [r7, #4]
    static uint8_t bufr[SD_SECTOR_SIZE];
    static uint8_t bufw[SD_SECTOR_SIZE];

    for(i = 0; i < sizeof(bufw); i++)
 8003c16:	2300      	movs	r3, #0
 8003c18:	607b      	str	r3, [r7, #4]
 8003c1a:	e019      	b.n	8003c50 <SD_RdWrTest+0x44>
    {
        bufr[i] = 0;
 8003c1c:	4a1d      	ldr	r2, [pc, #116]	; (8003c94 <SD_RdWrTest+0x88>)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4413      	add	r3, r2
 8003c22:	2200      	movs	r2, #0
 8003c24:	701a      	strb	r2, [r3, #0]
        bufw[i] = i % 0xFF;
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	4b1b      	ldr	r3, [pc, #108]	; (8003c98 <SD_RdWrTest+0x8c>)
 8003c2a:	fb83 1302 	smull	r1, r3, r3, r2
 8003c2e:	4413      	add	r3, r2
 8003c30:	11d9      	asrs	r1, r3, #7
 8003c32:	17d3      	asrs	r3, r2, #31
 8003c34:	1ac9      	subs	r1, r1, r3
 8003c36:	460b      	mov	r3, r1
 8003c38:	021b      	lsls	r3, r3, #8
 8003c3a:	1a5b      	subs	r3, r3, r1
 8003c3c:	1ad1      	subs	r1, r2, r3
 8003c3e:	b2c9      	uxtb	r1, r1
 8003c40:	4a16      	ldr	r2, [pc, #88]	; (8003c9c <SD_RdWrTest+0x90>)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4413      	add	r3, r2
 8003c46:	460a      	mov	r2, r1
 8003c48:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(bufw); i++)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	607b      	str	r3, [r7, #4]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c56:	d3e1      	bcc.n	8003c1c <SD_RdWrTest+0x10>
    }

    SD_WriteDisk(bufw, 1, 1);
 8003c58:	2201      	movs	r2, #1
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	480f      	ldr	r0, [pc, #60]	; (8003c9c <SD_RdWrTest+0x90>)
 8003c5e:	f000 fe4d 	bl	80048fc <SD_WriteDisk>
    SD_ReadDisk(bufr, 1, 1);
 8003c62:	2201      	movs	r2, #1
 8003c64:	2101      	movs	r1, #1
 8003c66:	480b      	ldr	r0, [pc, #44]	; (8003c94 <SD_RdWrTest+0x88>)
 8003c68:	f000 fdfc 	bl	8004864 <SD_ReadDisk>
    printf("# SD Card Read & Write Test %s!\r\n", memcmp(bufr, bufw, sizeof(bufr)) == 0 ? "Successfully" : "Failed");
 8003c6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c70:	490a      	ldr	r1, [pc, #40]	; (8003c9c <SD_RdWrTest+0x90>)
 8003c72:	4808      	ldr	r0, [pc, #32]	; (8003c94 <SD_RdWrTest+0x88>)
 8003c74:	f005 fcc0 	bl	80095f8 <memcmp>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <SD_RdWrTest+0x76>
 8003c7e:	4b08      	ldr	r3, [pc, #32]	; (8003ca0 <SD_RdWrTest+0x94>)
 8003c80:	e000      	b.n	8003c84 <SD_RdWrTest+0x78>
 8003c82:	4b08      	ldr	r3, [pc, #32]	; (8003ca4 <SD_RdWrTest+0x98>)
 8003c84:	4619      	mov	r1, r3
 8003c86:	4808      	ldr	r0, [pc, #32]	; (8003ca8 <SD_RdWrTest+0x9c>)
 8003c88:	f005 fcce 	bl	8009628 <iprintf>
}
 8003c8c:	bf00      	nop
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	200000c8 	.word	0x200000c8
 8003c98:	80808081 	.word	0x80808081
 8003c9c:	200002c8 	.word	0x200002c8
 8003ca0:	0800a658 	.word	0x0800a658
 8003ca4:	0800a668 	.word	0x0800a668
 8003ca8:	0800a670 	.word	0x0800a670

08003cac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003cac:	b590      	push	{r4, r7, lr}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint64_t CardSize = 0;
 8003cb2:	f04f 0300 	mov.w	r3, #0
 8003cb6:	f04f 0400 	mov.w	r4, #0
 8003cba:	e9c7 3400 	strd	r3, r4, [r7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003cbe:	f001 fa2d 	bl	800511c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003cc2:	f000 f887 	bl	8003dd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003cc6:	f000 f9e3 	bl	8004090 <MX_GPIO_Init>
  MX_DMA_Init();
 8003cca:	f000 f9c1 	bl	8004050 <MX_DMA_Init>
  MX_SPI1_Init();
 8003cce:	f000 f95f 	bl	8003f90 <MX_SPI1_Init>
  MX_UART4_Init();
 8003cd2:	f000 f993 	bl	8003ffc <MX_UART4_Init>
  MX_I2C1_Init();
 8003cd6:	f000 f8ff 	bl	8003ed8 <MX_I2C1_Init>
  MX_I2S3_Init();
 8003cda:	f000 f92b 	bl	8003f34 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */
//  	uint8_t test;
  	while(SD_Initialize() != 0)
 8003cde:	e00b      	b.n	8003cf8 <main+0x4c>
	{
  		HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);			// 
 8003ce0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003ce4:	4832      	ldr	r0, [pc, #200]	; (8003db0 <main+0x104>)
 8003ce6:	f002 f8f4 	bl	8005ed2 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8003cea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003cee:	f001 fa57 	bl	80051a0 <HAL_Delay>
		printf("## [Warining]: sd card not found !\r\n");
 8003cf2:	4830      	ldr	r0, [pc, #192]	; (8003db4 <main+0x108>)
 8003cf4:	f005 fd0c 	bl	8009710 <puts>
  	while(SD_Initialize() != 0)
 8003cf8:	f000 fcc0 	bl	800467c <SD_Initialize>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1ee      	bne.n	8003ce0 <main+0x34>
	}

//	 SD

//  	while(1){
  		CardSize = SD_GetSectorCount();
 8003d02:	f000 fc6a 	bl	80045da <SD_GetSectorCount>
 8003d06:	4603      	mov	r3, r0
 8003d08:	f04f 0400 	mov.w	r4, #0
 8003d0c:	e9c7 3400 	strd	r3, r4, [r7]

		// 
		CardSize = CardSize * SD_SECTOR_SIZE / 1024 / 1024;
 8003d10:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003d14:	f04f 0300 	mov.w	r3, #0
 8003d18:	f04f 0400 	mov.w	r4, #0
 8003d1c:	0254      	lsls	r4, r2, #9
 8003d1e:	ea44 54d1 	orr.w	r4, r4, r1, lsr #23
 8003d22:	024b      	lsls	r3, r1, #9
 8003d24:	f04f 0100 	mov.w	r1, #0
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	0d19      	lsrs	r1, r3, #20
 8003d2e:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
 8003d32:	0d22      	lsrs	r2, r4, #20
 8003d34:	e9c7 1200 	strd	r1, r2, [r7]

		// 
		printf("# SD Card Type:0x%02X\r\n", SD_Type);
 8003d38:	4b1f      	ldr	r3, [pc, #124]	; (8003db8 <main+0x10c>)
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	481f      	ldr	r0, [pc, #124]	; (8003dbc <main+0x110>)
 8003d40:	f005 fc72 	bl	8009628 <iprintf>
		printf("# SD Card Size:%luMB\r\n", (uint32_t)CardSize);
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	4619      	mov	r1, r3
 8003d48:	481d      	ldr	r0, [pc, #116]	; (8003dc0 <main+0x114>)
 8003d4a:	f005 fc6d 	bl	8009628 <iprintf>
		HAL_Delay(1000);
 8003d4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d52:	f001 fa25 	bl	80051a0 <HAL_Delay>
//  	}

  	SD_RdWrTest();
 8003d56:	f7ff ff59 	bl	8003c0c <SD_RdWrTest>
//	{
//		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);			// 
//		HAL_Delay(1000);
//	}

	printf("\r\n\r\n####################### HAL Libary SD Card SPI FATFS Demo ################################\r\n");
 8003d5a:	481a      	ldr	r0, [pc, #104]	; (8003dc4 <main+0x118>)
 8003d5c:	f005 fcd8 	bl	8009710 <puts>
	MX_FATFS_Init();
 8003d60:	f7fc fca4 	bl	80006ac <MX_FATFS_Init>
	exf_mount();
 8003d64:	f7ff fe66 	bl	8003a34 <exf_mount>
	exf_getfree();
 8003d68:	f7ff fe2e 	bl	80039c8 <exf_getfree>
	FATFS_RdWrTest();
 8003d6c:	f7ff feee 	bl	8003b4c <FATFS_RdWrTest>
	f_mkdir("gg");
 8003d70:	4815      	ldr	r0, [pc, #84]	; (8003dc8 <main+0x11c>)
 8003d72:	f7ff fc2d 	bl	80035d0 <f_mkdir>
	if(exf_open("/gg/gg.txt", FA_OPEN_ALWAYS | FA_WRITE | FA_READ) != 0)
 8003d76:	2113      	movs	r1, #19
 8003d78:	4814      	ldr	r0, [pc, #80]	; (8003dcc <main+0x120>)
 8003d7a:	f7ff fe79 	bl	8003a70 <exf_open>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d004      	beq.n	8003d8e <main+0xe2>
	{
		printf("##[Error]: open %s failed!\r\n", "/gg/gg.txt");
 8003d84:	4911      	ldr	r1, [pc, #68]	; (8003dcc <main+0x120>)
 8003d86:	4812      	ldr	r0, [pc, #72]	; (8003dd0 <main+0x124>)
 8003d88:	f005 fc4e 	bl	8009628 <iprintf>
		return;
 8003d8c:	e00b      	b.n	8003da6 <main+0xfa>
	}
	exf_close();
 8003d8e:	f7ff fed3 	bl	8003b38 <exf_close>

	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);			// 
 8003d92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d96:	4806      	ldr	r0, [pc, #24]	; (8003db0 <main+0x104>)
 8003d98:	f002 f89b 	bl	8005ed2 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8003d9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003da0:	f001 f9fe 	bl	80051a0 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);			// 
 8003da4:	e7f5      	b.n	8003d92 <main+0xe6>
		return;
 8003da6:	bf00      	nop
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd90      	pop	{r4, r7, pc}
 8003db0:	40020c00 	.word	0x40020c00
 8003db4:	0800a694 	.word	0x0800a694
 8003db8:	200004c8 	.word	0x200004c8
 8003dbc:	0800a6b8 	.word	0x0800a6b8
 8003dc0:	0800a6d0 	.word	0x0800a6d0
 8003dc4:	0800a6e8 	.word	0x0800a6e8
 8003dc8:	0800a748 	.word	0x0800a748
 8003dcc:	0800a74c 	.word	0x0800a74c
 8003dd0:	0800a758 	.word	0x0800a758

08003dd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b098      	sub	sp, #96	; 0x60
 8003dd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003dda:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003dde:	2230      	movs	r2, #48	; 0x30
 8003de0:	2100      	movs	r1, #0
 8003de2:	4618      	mov	r0, r3
 8003de4:	f005 fc17 	bl	8009616 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003de8:	f107 031c 	add.w	r3, r7, #28
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]
 8003df0:	605a      	str	r2, [r3, #4]
 8003df2:	609a      	str	r2, [r3, #8]
 8003df4:	60da      	str	r2, [r3, #12]
 8003df6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003df8:	f107 030c 	add.w	r3, r7, #12
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]
 8003e00:	605a      	str	r2, [r3, #4]
 8003e02:	609a      	str	r2, [r3, #8]
 8003e04:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e06:	2300      	movs	r3, #0
 8003e08:	60bb      	str	r3, [r7, #8]
 8003e0a:	4b31      	ldr	r3, [pc, #196]	; (8003ed0 <SystemClock_Config+0xfc>)
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0e:	4a30      	ldr	r2, [pc, #192]	; (8003ed0 <SystemClock_Config+0xfc>)
 8003e10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e14:	6413      	str	r3, [r2, #64]	; 0x40
 8003e16:	4b2e      	ldr	r3, [pc, #184]	; (8003ed0 <SystemClock_Config+0xfc>)
 8003e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e1e:	60bb      	str	r3, [r7, #8]
 8003e20:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e22:	2300      	movs	r3, #0
 8003e24:	607b      	str	r3, [r7, #4]
 8003e26:	4b2b      	ldr	r3, [pc, #172]	; (8003ed4 <SystemClock_Config+0x100>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a2a      	ldr	r2, [pc, #168]	; (8003ed4 <SystemClock_Config+0x100>)
 8003e2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e30:	6013      	str	r3, [r2, #0]
 8003e32:	4b28      	ldr	r3, [pc, #160]	; (8003ed4 <SystemClock_Config+0x100>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e3a:	607b      	str	r3, [r7, #4]
 8003e3c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003e42:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e46:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e48:	2302      	movs	r3, #2
 8003e4a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003e4c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003e50:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003e52:	2308      	movs	r3, #8
 8003e54:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003e56:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003e5a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003e60:	2304      	movs	r3, #4
 8003e62:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e64:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f002 fe3d 	bl	8006ae8 <HAL_RCC_OscConfig>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d001      	beq.n	8003e78 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8003e74:	f000 fa16 	bl	80042a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e78:	230f      	movs	r3, #15
 8003e7a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e80:	2300      	movs	r3, #0
 8003e82:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003e84:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003e88:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003e8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e8e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003e90:	f107 031c 	add.w	r3, r7, #28
 8003e94:	2105      	movs	r1, #5
 8003e96:	4618      	mov	r0, r3
 8003e98:	f003 f896 	bl	8006fc8 <HAL_RCC_ClockConfig>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8003ea2:	f000 f9ff 	bl	80042a4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 271;
 8003eaa:	f240 130f 	movw	r3, #271	; 0x10f
 8003eae:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 6;
 8003eb0:	2306      	movs	r3, #6
 8003eb2:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003eb4:	f107 030c 	add.w	r3, r7, #12
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f003 faa9 	bl	8007410 <HAL_RCCEx_PeriphCLKConfig>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d001      	beq.n	8003ec8 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8003ec4:	f000 f9ee 	bl	80042a4 <Error_Handler>
  }
}
 8003ec8:	bf00      	nop
 8003eca:	3760      	adds	r7, #96	; 0x60
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40023800 	.word	0x40023800
 8003ed4:	40007000 	.word	0x40007000

08003ed8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003edc:	4b12      	ldr	r3, [pc, #72]	; (8003f28 <MX_I2C1_Init+0x50>)
 8003ede:	4a13      	ldr	r2, [pc, #76]	; (8003f2c <MX_I2C1_Init+0x54>)
 8003ee0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003ee2:	4b11      	ldr	r3, [pc, #68]	; (8003f28 <MX_I2C1_Init+0x50>)
 8003ee4:	4a12      	ldr	r2, [pc, #72]	; (8003f30 <MX_I2C1_Init+0x58>)
 8003ee6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ee8:	4b0f      	ldr	r3, [pc, #60]	; (8003f28 <MX_I2C1_Init+0x50>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003eee:	4b0e      	ldr	r3, [pc, #56]	; (8003f28 <MX_I2C1_Init+0x50>)
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ef4:	4b0c      	ldr	r3, [pc, #48]	; (8003f28 <MX_I2C1_Init+0x50>)
 8003ef6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003efa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003efc:	4b0a      	ldr	r3, [pc, #40]	; (8003f28 <MX_I2C1_Init+0x50>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003f02:	4b09      	ldr	r3, [pc, #36]	; (8003f28 <MX_I2C1_Init+0x50>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f08:	4b07      	ldr	r3, [pc, #28]	; (8003f28 <MX_I2C1_Init+0x50>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003f0e:	4b06      	ldr	r3, [pc, #24]	; (8003f28 <MX_I2C1_Init+0x50>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f14:	4804      	ldr	r0, [pc, #16]	; (8003f28 <MX_I2C1_Init+0x50>)
 8003f16:	f002 f80f 	bl	8005f38 <HAL_I2C_Init>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d001      	beq.n	8003f24 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003f20:	f000 f9c0 	bl	80042a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003f24:	bf00      	nop
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	20000b44 	.word	0x20000b44
 8003f2c:	40005400 	.word	0x40005400
 8003f30:	000186a0 	.word	0x000186a0

08003f34 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8003f38:	4b13      	ldr	r3, [pc, #76]	; (8003f88 <MX_I2S3_Init+0x54>)
 8003f3a:	4a14      	ldr	r2, [pc, #80]	; (8003f8c <MX_I2S3_Init+0x58>)
 8003f3c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8003f3e:	4b12      	ldr	r3, [pc, #72]	; (8003f88 <MX_I2S3_Init+0x54>)
 8003f40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f44:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8003f46:	4b10      	ldr	r3, [pc, #64]	; (8003f88 <MX_I2S3_Init+0x54>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8003f4c:	4b0e      	ldr	r3, [pc, #56]	; (8003f88 <MX_I2S3_Init+0x54>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8003f52:	4b0d      	ldr	r3, [pc, #52]	; (8003f88 <MX_I2S3_Init+0x54>)
 8003f54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f58:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8003f5a:	4b0b      	ldr	r3, [pc, #44]	; (8003f88 <MX_I2S3_Init+0x54>)
 8003f5c:	f64a 4244 	movw	r2, #44100	; 0xac44
 8003f60:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8003f62:	4b09      	ldr	r3, [pc, #36]	; (8003f88 <MX_I2S3_Init+0x54>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8003f68:	4b07      	ldr	r3, [pc, #28]	; (8003f88 <MX_I2S3_Init+0x54>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8003f6e:	4b06      	ldr	r3, [pc, #24]	; (8003f88 <MX_I2S3_Init+0x54>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8003f74:	4804      	ldr	r0, [pc, #16]	; (8003f88 <MX_I2S3_Init+0x54>)
 8003f76:	f002 f917 	bl	80061a8 <HAL_I2S_Init>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d001      	beq.n	8003f84 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8003f80:	f000 f990 	bl	80042a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8003f84:	bf00      	nop
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	20000bfc 	.word	0x20000bfc
 8003f8c:	40003c00 	.word	0x40003c00

08003f90 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003f94:	4b17      	ldr	r3, [pc, #92]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003f96:	4a18      	ldr	r2, [pc, #96]	; (8003ff8 <MX_SPI1_Init+0x68>)
 8003f98:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003f9a:	4b16      	ldr	r3, [pc, #88]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003f9c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003fa0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003fa2:	4b14      	ldr	r3, [pc, #80]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003fa8:	4b12      	ldr	r3, [pc, #72]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003faa:	2200      	movs	r2, #0
 8003fac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fae:	4b11      	ldr	r3, [pc, #68]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003fb4:	4b0f      	ldr	r3, [pc, #60]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003fba:	4b0e      	ldr	r3, [pc, #56]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003fbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fc0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003fc2:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003fc8:	4b0a      	ldr	r3, [pc, #40]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003fce:	4b09      	ldr	r3, [pc, #36]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fd4:	4b07      	ldr	r3, [pc, #28]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003fda:	4b06      	ldr	r3, [pc, #24]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003fdc:	220a      	movs	r2, #10
 8003fde:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003fe0:	4804      	ldr	r0, [pc, #16]	; (8003ff4 <MX_SPI1_Init+0x64>)
 8003fe2:	f003 fb53 	bl	800768c <HAL_SPI_Init>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d001      	beq.n	8003ff0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003fec:	f000 f95a 	bl	80042a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003ff0:	bf00      	nop
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	20000688 	.word	0x20000688
 8003ff8:	40013000 	.word	0x40013000

08003ffc <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004000:	4b11      	ldr	r3, [pc, #68]	; (8004048 <MX_UART4_Init+0x4c>)
 8004002:	4a12      	ldr	r2, [pc, #72]	; (800404c <MX_UART4_Init+0x50>)
 8004004:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8004006:	4b10      	ldr	r3, [pc, #64]	; (8004048 <MX_UART4_Init+0x4c>)
 8004008:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800400c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800400e:	4b0e      	ldr	r3, [pc, #56]	; (8004048 <MX_UART4_Init+0x4c>)
 8004010:	2200      	movs	r2, #0
 8004012:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004014:	4b0c      	ldr	r3, [pc, #48]	; (8004048 <MX_UART4_Init+0x4c>)
 8004016:	2200      	movs	r2, #0
 8004018:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800401a:	4b0b      	ldr	r3, [pc, #44]	; (8004048 <MX_UART4_Init+0x4c>)
 800401c:	2200      	movs	r2, #0
 800401e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004020:	4b09      	ldr	r3, [pc, #36]	; (8004048 <MX_UART4_Init+0x4c>)
 8004022:	220c      	movs	r2, #12
 8004024:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004026:	4b08      	ldr	r3, [pc, #32]	; (8004048 <MX_UART4_Init+0x4c>)
 8004028:	2200      	movs	r2, #0
 800402a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800402c:	4b06      	ldr	r3, [pc, #24]	; (8004048 <MX_UART4_Init+0x4c>)
 800402e:	2200      	movs	r2, #0
 8004030:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004032:	4805      	ldr	r0, [pc, #20]	; (8004048 <MX_UART4_Init+0x4c>)
 8004034:	f004 fae4 	bl	8008600 <HAL_UART_Init>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800403e:	f000 f931 	bl	80042a4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004042:	bf00      	nop
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	20000648 	.word	0x20000648
 800404c:	40004c00 	.word	0x40004c00

08004050 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004056:	2300      	movs	r3, #0
 8004058:	607b      	str	r3, [r7, #4]
 800405a:	4b0c      	ldr	r3, [pc, #48]	; (800408c <MX_DMA_Init+0x3c>)
 800405c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405e:	4a0b      	ldr	r2, [pc, #44]	; (800408c <MX_DMA_Init+0x3c>)
 8004060:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004064:	6313      	str	r3, [r2, #48]	; 0x30
 8004066:	4b09      	ldr	r3, [pc, #36]	; (800408c <MX_DMA_Init+0x3c>)
 8004068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800406a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800406e:	607b      	str	r3, [r7, #4]
 8004070:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8004072:	2200      	movs	r2, #0
 8004074:	2100      	movs	r1, #0
 8004076:	2010      	movs	r0, #16
 8004078:	f001 f96c 	bl	8005354 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800407c:	2010      	movs	r0, #16
 800407e:	f001 f985 	bl	800538c <HAL_NVIC_EnableIRQ>

}
 8004082:	bf00      	nop
 8004084:	3708      	adds	r7, #8
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	40023800 	.word	0x40023800

08004090 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b08c      	sub	sp, #48	; 0x30
 8004094:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004096:	f107 031c 	add.w	r3, r7, #28
 800409a:	2200      	movs	r2, #0
 800409c:	601a      	str	r2, [r3, #0]
 800409e:	605a      	str	r2, [r3, #4]
 80040a0:	609a      	str	r2, [r3, #8]
 80040a2:	60da      	str	r2, [r3, #12]
 80040a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80040a6:	2300      	movs	r3, #0
 80040a8:	61bb      	str	r3, [r7, #24]
 80040aa:	4b49      	ldr	r3, [pc, #292]	; (80041d0 <MX_GPIO_Init+0x140>)
 80040ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ae:	4a48      	ldr	r2, [pc, #288]	; (80041d0 <MX_GPIO_Init+0x140>)
 80040b0:	f043 0310 	orr.w	r3, r3, #16
 80040b4:	6313      	str	r3, [r2, #48]	; 0x30
 80040b6:	4b46      	ldr	r3, [pc, #280]	; (80041d0 <MX_GPIO_Init+0x140>)
 80040b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ba:	f003 0310 	and.w	r3, r3, #16
 80040be:	61bb      	str	r3, [r7, #24]
 80040c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80040c2:	2300      	movs	r3, #0
 80040c4:	617b      	str	r3, [r7, #20]
 80040c6:	4b42      	ldr	r3, [pc, #264]	; (80041d0 <MX_GPIO_Init+0x140>)
 80040c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ca:	4a41      	ldr	r2, [pc, #260]	; (80041d0 <MX_GPIO_Init+0x140>)
 80040cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040d0:	6313      	str	r3, [r2, #48]	; 0x30
 80040d2:	4b3f      	ldr	r3, [pc, #252]	; (80041d0 <MX_GPIO_Init+0x140>)
 80040d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040da:	617b      	str	r3, [r7, #20]
 80040dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80040de:	2300      	movs	r3, #0
 80040e0:	613b      	str	r3, [r7, #16]
 80040e2:	4b3b      	ldr	r3, [pc, #236]	; (80041d0 <MX_GPIO_Init+0x140>)
 80040e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e6:	4a3a      	ldr	r2, [pc, #232]	; (80041d0 <MX_GPIO_Init+0x140>)
 80040e8:	f043 0301 	orr.w	r3, r3, #1
 80040ec:	6313      	str	r3, [r2, #48]	; 0x30
 80040ee:	4b38      	ldr	r3, [pc, #224]	; (80041d0 <MX_GPIO_Init+0x140>)
 80040f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	613b      	str	r3, [r7, #16]
 80040f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80040fa:	2300      	movs	r3, #0
 80040fc:	60fb      	str	r3, [r7, #12]
 80040fe:	4b34      	ldr	r3, [pc, #208]	; (80041d0 <MX_GPIO_Init+0x140>)
 8004100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004102:	4a33      	ldr	r2, [pc, #204]	; (80041d0 <MX_GPIO_Init+0x140>)
 8004104:	f043 0308 	orr.w	r3, r3, #8
 8004108:	6313      	str	r3, [r2, #48]	; 0x30
 800410a:	4b31      	ldr	r3, [pc, #196]	; (80041d0 <MX_GPIO_Init+0x140>)
 800410c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410e:	f003 0308 	and.w	r3, r3, #8
 8004112:	60fb      	str	r3, [r7, #12]
 8004114:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004116:	2300      	movs	r3, #0
 8004118:	60bb      	str	r3, [r7, #8]
 800411a:	4b2d      	ldr	r3, [pc, #180]	; (80041d0 <MX_GPIO_Init+0x140>)
 800411c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800411e:	4a2c      	ldr	r2, [pc, #176]	; (80041d0 <MX_GPIO_Init+0x140>)
 8004120:	f043 0304 	orr.w	r3, r3, #4
 8004124:	6313      	str	r3, [r2, #48]	; 0x30
 8004126:	4b2a      	ldr	r3, [pc, #168]	; (80041d0 <MX_GPIO_Init+0x140>)
 8004128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800412a:	f003 0304 	and.w	r3, r3, #4
 800412e:	60bb      	str	r3, [r7, #8]
 8004130:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004132:	2300      	movs	r3, #0
 8004134:	607b      	str	r3, [r7, #4]
 8004136:	4b26      	ldr	r3, [pc, #152]	; (80041d0 <MX_GPIO_Init+0x140>)
 8004138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800413a:	4a25      	ldr	r2, [pc, #148]	; (80041d0 <MX_GPIO_Init+0x140>)
 800413c:	f043 0302 	orr.w	r3, r3, #2
 8004140:	6313      	str	r3, [r2, #48]	; 0x30
 8004142:	4b23      	ldr	r3, [pc, #140]	; (80041d0 <MX_GPIO_Init+0x140>)
 8004144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	607b      	str	r3, [r7, #4]
 800414c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 800414e:	2200      	movs	r2, #0
 8004150:	2110      	movs	r1, #16
 8004152:	4820      	ldr	r0, [pc, #128]	; (80041d4 <MX_GPIO_Init+0x144>)
 8004154:	f001 fea4 	bl	8005ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8004158:	2200      	movs	r2, #0
 800415a:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800415e:	481e      	ldr	r0, [pc, #120]	; (80041d8 <MX_GPIO_Init+0x148>)
 8004160:	f001 fe9e 	bl	8005ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004164:	2310      	movs	r3, #16
 8004166:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004168:	2301      	movs	r3, #1
 800416a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800416c:	2300      	movs	r3, #0
 800416e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004170:	2300      	movs	r3, #0
 8004172:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004174:	f107 031c 	add.w	r3, r7, #28
 8004178:	4619      	mov	r1, r3
 800417a:	4816      	ldr	r0, [pc, #88]	; (80041d4 <MX_GPIO_Init+0x144>)
 800417c:	f001 fbfc 	bl	8005978 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8004180:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8004184:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004186:	2301      	movs	r3, #1
 8004188:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800418a:	2300      	movs	r3, #0
 800418c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800418e:	2300      	movs	r3, #0
 8004190:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004192:	f107 031c 	add.w	r3, r7, #28
 8004196:	4619      	mov	r1, r3
 8004198:	480f      	ldr	r0, [pc, #60]	; (80041d8 <MX_GPIO_Init+0x148>)
 800419a:	f001 fbed 	bl	8005978 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800419e:	2301      	movs	r3, #1
 80041a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80041a2:	4b0e      	ldr	r3, [pc, #56]	; (80041dc <MX_GPIO_Init+0x14c>)
 80041a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a6:	2300      	movs	r3, #0
 80041a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80041aa:	f107 031c 	add.w	r3, r7, #28
 80041ae:	4619      	mov	r1, r3
 80041b0:	4808      	ldr	r0, [pc, #32]	; (80041d4 <MX_GPIO_Init+0x144>)
 80041b2:	f001 fbe1 	bl	8005978 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 80041b6:	2200      	movs	r2, #0
 80041b8:	210f      	movs	r1, #15
 80041ba:	2006      	movs	r0, #6
 80041bc:	f001 f8ca 	bl	8005354 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80041c0:	2006      	movs	r0, #6
 80041c2:	f001 f8e3 	bl	800538c <HAL_NVIC_EnableIRQ>

}
 80041c6:	bf00      	nop
 80041c8:	3730      	adds	r7, #48	; 0x30
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	40023800 	.word	0x40023800
 80041d4:	40021000 	.word	0x40021000
 80041d8:	40020c00 	.word	0x40020c00
 80041dc:	10110000 	.word	0x10110000

080041e0 <HAL_GPIO_EXTI_Callback>:
//		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	4603      	mov	r3, r0
 80041e8:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken;
	 if(GPIO_Pin == GPIO_PIN_0)
 80041ea:	88fb      	ldrh	r3, [r7, #6]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d137      	bne.n	8004260 <HAL_GPIO_EXTI_Callback+0x80>
	 {
		 xHigherPriorityTaskWoken = pdFALSE;
 80041f0:	2300      	movs	r3, #0
 80041f2:	60fb      	str	r3, [r7, #12]
		 if(flag==pdTRUE){
 80041f4:	4b1c      	ldr	r3, [pc, #112]	; (8004268 <HAL_GPIO_EXTI_Callback+0x88>)
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d107      	bne.n	800420c <HAL_GPIO_EXTI_Callback+0x2c>
			 xSemaphoreGiveFromISR( xSemaphore, &xHigherPriorityTaskWoken );
 80041fc:	4b1b      	ldr	r3, [pc, #108]	; (800426c <HAL_GPIO_EXTI_Callback+0x8c>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f107 020c 	add.w	r2, r7, #12
 8004204:	4611      	mov	r1, r2
 8004206:	4618      	mov	r0, r3
 8004208:	f004 fef4 	bl	8008ff4 <xQueueGiveFromISR>
		 }else{
			 //do nothing
		 }

		 HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);
 800420c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004210:	4817      	ldr	r0, [pc, #92]	; (8004270 <HAL_GPIO_EXTI_Callback+0x90>)
 8004212:	f001 fe5e 	bl	8005ed2 <HAL_GPIO_TogglePin>
		 uint8_t data_1=0x5f|0x80;
 8004216:	23df      	movs	r3, #223	; 0xdf
 8004218:	72fb      	strb	r3, [r7, #11]
		 HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 800421a:	2200      	movs	r2, #0
 800421c:	2108      	movs	r1, #8
 800421e:	4815      	ldr	r0, [pc, #84]	; (8004274 <HAL_GPIO_EXTI_Callback+0x94>)
 8004220:	f001 fe3e 	bl	8005ea0 <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1,&data_1,1,10);
 8004224:	f107 010b 	add.w	r1, r7, #11
 8004228:	230a      	movs	r3, #10
 800422a:	2201      	movs	r2, #1
 800422c:	4812      	ldr	r0, [pc, #72]	; (8004278 <HAL_GPIO_EXTI_Callback+0x98>)
 800422e:	f003 fab9 	bl	80077a4 <HAL_SPI_Transmit>
		  ////	HAL_Delay(10);
		 HAL_SPI_Receive(&hspi1,&data_1,1,10);
 8004232:	f107 010b 	add.w	r1, r7, #11
 8004236:	230a      	movs	r3, #10
 8004238:	2201      	movs	r2, #1
 800423a:	480f      	ldr	r0, [pc, #60]	; (8004278 <HAL_GPIO_EXTI_Callback+0x98>)
 800423c:	f003 fbe6 	bl	8007a0c <HAL_SPI_Receive>
		 HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 8004240:	2201      	movs	r2, #1
 8004242:	2108      	movs	r1, #8
 8004244:	480b      	ldr	r0, [pc, #44]	; (8004274 <HAL_GPIO_EXTI_Callback+0x94>)
 8004246:	f001 fe2b 	bl	8005ea0 <HAL_GPIO_WritePin>
		 portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d007      	beq.n	8004260 <HAL_GPIO_EXTI_Callback+0x80>
 8004250:	4b0a      	ldr	r3, [pc, #40]	; (800427c <HAL_GPIO_EXTI_Callback+0x9c>)
 8004252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004256:	601a      	str	r2, [r3, #0]
 8004258:	f3bf 8f4f 	dsb	sy
 800425c:	f3bf 8f6f 	isb	sy
	 }


}
 8004260:	bf00      	nop
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}
 8004268:	20000000 	.word	0x20000000
 800426c:	20000b98 	.word	0x20000b98
 8004270:	40020c00 	.word	0x40020c00
 8004274:	40021000 	.word	0x40021000
 8004278:	20000688 	.word	0x20000688
 800427c:	e000ed04 	.word	0xe000ed04

08004280 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a04      	ldr	r2, [pc, #16]	; (80042a0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d101      	bne.n	8004296 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004292:	f000 ff65 	bl	8005160 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004296:	bf00      	nop
 8004298:	3708      	adds	r7, #8
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	40001000 	.word	0x40001000

080042a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80042a4:	b480      	push	{r7}
 80042a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80042a8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80042aa:	e7fe      	b.n	80042aa <Error_Handler+0x6>

080042ac <SPI1_Error>:

///////////////////////////////////////////////////////  //////////////////////////////////////////////////////////


void SPI1_Error(void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi1);
 80042b0:	4b0b      	ldr	r3, [pc, #44]	; (80042e0 <SPI1_Error+0x34>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	4b0a      	ldr	r3, [pc, #40]	; (80042e0 <SPI1_Error+0x34>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042be:	601a      	str	r2, [r3, #0]
    HAL_SPI_DeInit(&hspi1);
 80042c0:	4807      	ldr	r0, [pc, #28]	; (80042e0 <SPI1_Error+0x34>)
 80042c2:	f003 fa47 	bl	8007754 <HAL_SPI_DeInit>
    MX_SPI1_Init();
 80042c6:	f7ff fe63 	bl	8003f90 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 80042ca:	4b05      	ldr	r3, [pc, #20]	; (80042e0 <SPI1_Error+0x34>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	4b03      	ldr	r3, [pc, #12]	; (80042e0 <SPI1_Error+0x34>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042d8:	601a      	str	r2, [r3, #0]
}
 80042da:	bf00      	nop
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	20000688 	.word	0x20000688

080042e4 <SPI1_ReadWriteByte>:

uint8_t SPI1_ReadWriteByte(uint8_t TxDate)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b086      	sub	sp, #24
 80042e8:	af02      	add	r7, sp, #8
 80042ea:	4603      	mov	r3, r0
 80042ec:	71fb      	strb	r3, [r7, #7]
    uint8_t RxData = 0;
 80042ee:	2300      	movs	r3, #0
 80042f0:	73fb      	strb	r3, [r7, #15]
    if(HAL_SPI_TransmitReceive(&hspi1, &TxDate, &RxData, 1, 1000) != HAL_OK)
 80042f2:	f107 020f 	add.w	r2, r7, #15
 80042f6:	1df9      	adds	r1, r7, #7
 80042f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042fc:	9300      	str	r3, [sp, #0]
 80042fe:	2301      	movs	r3, #1
 8004300:	4806      	ldr	r0, [pc, #24]	; (800431c <SPI1_ReadWriteByte+0x38>)
 8004302:	f003 fc8c 	bl	8007c1e <HAL_SPI_TransmitReceive>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d001      	beq.n	8004310 <SPI1_ReadWriteByte+0x2c>
    {
        SPI1_Error();
 800430c:	f7ff ffce 	bl	80042ac <SPI1_Error>
    }
    return RxData;
 8004310:	7bfb      	ldrb	r3, [r7, #15]
}
 8004312:	4618      	mov	r0, r3
 8004314:	3710      	adds	r7, #16
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	20000688 	.word	0x20000688

08004320 <SD_SPI_ReadWriteByte>:
 * SDSPI
 * @param  TxData 
 * @return        SPI
 */
uint8_t SD_SPI_ReadWriteByte(uint8_t TxData)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
 8004326:	4603      	mov	r3, r0
 8004328:	71fb      	strb	r3, [r7, #7]
    return SPI1_ReadWriteByte(TxData);
 800432a:	79fb      	ldrb	r3, [r7, #7]
 800432c:	4618      	mov	r0, r3
 800432e:	f7ff ffd9 	bl	80042e4 <SPI1_ReadWriteByte>
 8004332:	4603      	mov	r3, r0
}
 8004334:	4618      	mov	r0, r3
 8004336:	3708      	adds	r7, #8
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <SD_SPI_Init>:

/// SPI
void SD_SPI_Init(void)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	af00      	add	r7, sp, #0
    MX_SPI1_Init();
 8004340:	f7ff fe26 	bl	8003f90 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 8004344:	4b08      	ldr	r3, [pc, #32]	; (8004368 <SD_SPI_Init+0x2c>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	4b07      	ldr	r3, [pc, #28]	; (8004368 <SD_SPI_Init+0x2c>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004352:	601a      	str	r2, [r3, #0]
    SD_SPI_ReadWriteByte(0xFF);
 8004354:	20ff      	movs	r0, #255	; 0xff
 8004356:	f7ff ffe3 	bl	8004320 <SD_SPI_ReadWriteByte>
    SD_CS_H();
 800435a:	2201      	movs	r2, #1
 800435c:	2110      	movs	r1, #16
 800435e:	4803      	ldr	r0, [pc, #12]	; (800436c <SD_SPI_Init+0x30>)
 8004360:	f001 fd9e 	bl	8005ea0 <HAL_GPIO_WritePin>
}
 8004364:	bf00      	nop
 8004366:	bd80      	pop	{r7, pc}
 8004368:	20000688 	.word	0x20000688
 800436c:	40021000 	.word	0x40021000

08004370 <SD_DisSelect>:

////////////////////////////////////////////////////////  SD SPI   /////////////////////////////////////////////////////////////

//,SPI
void SD_DisSelect(void)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	af00      	add	r7, sp, #0
    SD_CS_H();
 8004374:	2201      	movs	r2, #1
 8004376:	2110      	movs	r1, #16
 8004378:	4803      	ldr	r0, [pc, #12]	; (8004388 <SD_DisSelect+0x18>)
 800437a:	f001 fd91 	bl	8005ea0 <HAL_GPIO_WritePin>
    SD_SPI_ReadWriteByte(0xff);//8
 800437e:	20ff      	movs	r0, #255	; 0xff
 8004380:	f7ff ffce 	bl	8004320 <SD_SPI_ReadWriteByte>
}
 8004384:	bf00      	nop
 8004386:	bd80      	pop	{r7, pc}
 8004388:	40021000 	.word	0x40021000

0800438c <SD_Select>:
/**
 * SD
 * @return  0  1
 */
uint8_t SD_Select(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	af00      	add	r7, sp, #0
    SD_CS_L();
 8004390:	2200      	movs	r2, #0
 8004392:	2110      	movs	r1, #16
 8004394:	4807      	ldr	r0, [pc, #28]	; (80043b4 <SD_Select+0x28>)
 8004396:	f001 fd83 	bl	8005ea0 <HAL_GPIO_WritePin>
    if (SD_WaitReady() == 0)return 0; //
 800439a:	f000 f80d 	bl	80043b8 <SD_WaitReady>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d101      	bne.n	80043a8 <SD_Select+0x1c>
 80043a4:	2300      	movs	r3, #0
 80043a6:	e002      	b.n	80043ae <SD_Select+0x22>
    SD_DisSelect();
 80043a8:	f7ff ffe2 	bl	8004370 <SD_DisSelect>
    return 1;//
 80043ac:	2301      	movs	r3, #1
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40021000 	.word	0x40021000

080043b8 <SD_WaitReady>:
/**
 * SD
 * @return  0  other
 */
uint8_t SD_WaitReady(void)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
    uint32_t t = 0;
 80043be:	2300      	movs	r3, #0
 80043c0:	607b      	str	r3, [r7, #4]
    do
    {
        if (SD_SPI_ReadWriteByte(0XFF) == 0XFF)return 0; //OK
 80043c2:	20ff      	movs	r0, #255	; 0xff
 80043c4:	f7ff ffac 	bl	8004320 <SD_SPI_ReadWriteByte>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2bff      	cmp	r3, #255	; 0xff
 80043cc:	d101      	bne.n	80043d2 <SD_WaitReady+0x1a>
 80043ce:	2300      	movs	r3, #0
 80043d0:	e007      	b.n	80043e2 <SD_WaitReady+0x2a>
        t++;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	3301      	adds	r3, #1
 80043d6:	607b      	str	r3, [r7, #4]
    }
    while (t < 0xFFFFFF); //
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a04      	ldr	r2, [pc, #16]	; (80043ec <SD_WaitReady+0x34>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d9f0      	bls.n	80043c2 <SD_WaitReady+0xa>
    return 1;
 80043e0:	2301      	movs	r3, #1
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3708      	adds	r7, #8
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	00fffffe 	.word	0x00fffffe

080043f0 <SD_GetResponse>:
 * SD
 * @param  Response 
 * @return          0  other
 */
uint8_t SD_GetResponse(uint8_t Response)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	4603      	mov	r3, r0
 80043f8:	71fb      	strb	r3, [r7, #7]
    uint16_t Count = 0xFFF; //
 80043fa:	f640 73ff 	movw	r3, #4095	; 0xfff
 80043fe:	81fb      	strh	r3, [r7, #14]
    while ((SD_SPI_ReadWriteByte(0XFF) != Response) && Count)Count--; //
 8004400:	e002      	b.n	8004408 <SD_GetResponse+0x18>
 8004402:	89fb      	ldrh	r3, [r7, #14]
 8004404:	3b01      	subs	r3, #1
 8004406:	81fb      	strh	r3, [r7, #14]
 8004408:	20ff      	movs	r0, #255	; 0xff
 800440a:	f7ff ff89 	bl	8004320 <SD_SPI_ReadWriteByte>
 800440e:	4603      	mov	r3, r0
 8004410:	461a      	mov	r2, r3
 8004412:	79fb      	ldrb	r3, [r7, #7]
 8004414:	4293      	cmp	r3, r2
 8004416:	d002      	beq.n	800441e <SD_GetResponse+0x2e>
 8004418:	89fb      	ldrh	r3, [r7, #14]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1f1      	bne.n	8004402 <SD_GetResponse+0x12>
    if (Count == 0)return MSD_RESPONSE_FAILURE; //
 800441e:	89fb      	ldrh	r3, [r7, #14]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d101      	bne.n	8004428 <SD_GetResponse+0x38>
 8004424:	23ff      	movs	r3, #255	; 0xff
 8004426:	e000      	b.n	800442a <SD_GetResponse+0x3a>
    else return MSD_RESPONSE_NO_ERROR;//
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3710      	adds	r7, #16
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <SD_RecvData>:
 * @param  buf 
 * @param  len 
 * @return     0  other
 */
uint8_t SD_RecvData(uint8_t*buf, uint16_t len)
{
 8004432:	b580      	push	{r7, lr}
 8004434:	b082      	sub	sp, #8
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
 800443a:	460b      	mov	r3, r1
 800443c:	807b      	strh	r3, [r7, #2]
    if (SD_GetResponse(0xFE))return 1; //SD0xFE
 800443e:	20fe      	movs	r0, #254	; 0xfe
 8004440:	f7ff ffd6 	bl	80043f0 <SD_GetResponse>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00b      	beq.n	8004462 <SD_RecvData+0x30>
 800444a:	2301      	movs	r3, #1
 800444c:	e015      	b.n	800447a <SD_RecvData+0x48>
    while (len--) //
    {
        *buf = SD_SPI_ReadWriteByte(0xFF);
 800444e:	20ff      	movs	r0, #255	; 0xff
 8004450:	f7ff ff66 	bl	8004320 <SD_SPI_ReadWriteByte>
 8004454:	4603      	mov	r3, r0
 8004456:	461a      	mov	r2, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	701a      	strb	r2, [r3, #0]
        buf++;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	3301      	adds	r3, #1
 8004460:	607b      	str	r3, [r7, #4]
    while (len--) //
 8004462:	887b      	ldrh	r3, [r7, #2]
 8004464:	1e5a      	subs	r2, r3, #1
 8004466:	807a      	strh	r2, [r7, #2]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d1f0      	bne.n	800444e <SD_RecvData+0x1c>
    }
    //2CRCdummy CRC
    SD_SPI_ReadWriteByte(0xFF);
 800446c:	20ff      	movs	r0, #255	; 0xff
 800446e:	f7ff ff57 	bl	8004320 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(0xFF);
 8004472:	20ff      	movs	r0, #255	; 0xff
 8004474:	f7ff ff54 	bl	8004320 <SD_SPI_ReadWriteByte>
    return 0;//
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3708      	adds	r7, #8
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <SD_SendBlock>:
 * @param  buf size=512
 * @param  cmd 
 * @return     0  other
 */
uint8_t SD_SendBlock(uint8_t*buf, uint8_t cmd)
{
 8004482:	b580      	push	{r7, lr}
 8004484:	b084      	sub	sp, #16
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
 800448a:	460b      	mov	r3, r1
 800448c:	70fb      	strb	r3, [r7, #3]
    uint16_t t;
    if (SD_WaitReady())return 1; //
 800448e:	f7ff ff93 	bl	80043b8 <SD_WaitReady>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d001      	beq.n	800449c <SD_SendBlock+0x1a>
 8004498:	2301      	movs	r3, #1
 800449a:	e02a      	b.n	80044f2 <SD_SendBlock+0x70>
    SD_SPI_ReadWriteByte(cmd);
 800449c:	78fb      	ldrb	r3, [r7, #3]
 800449e:	4618      	mov	r0, r3
 80044a0:	f7ff ff3e 	bl	8004320 <SD_SPI_ReadWriteByte>
    if (cmd != 0XFD) //
 80044a4:	78fb      	ldrb	r3, [r7, #3]
 80044a6:	2bfd      	cmp	r3, #253	; 0xfd
 80044a8:	d022      	beq.n	80044f0 <SD_SendBlock+0x6e>
    {
        for (t = 0; t < 512; t++)SD_SPI_ReadWriteByte(buf[t]); //,
 80044aa:	2300      	movs	r3, #0
 80044ac:	81fb      	strh	r3, [r7, #14]
 80044ae:	e009      	b.n	80044c4 <SD_SendBlock+0x42>
 80044b0:	89fb      	ldrh	r3, [r7, #14]
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	4413      	add	r3, r2
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f7ff ff31 	bl	8004320 <SD_SPI_ReadWriteByte>
 80044be:	89fb      	ldrh	r3, [r7, #14]
 80044c0:	3301      	adds	r3, #1
 80044c2:	81fb      	strh	r3, [r7, #14]
 80044c4:	89fb      	ldrh	r3, [r7, #14]
 80044c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044ca:	d3f1      	bcc.n	80044b0 <SD_SendBlock+0x2e>
        SD_SPI_ReadWriteByte(0xFF);//crc
 80044cc:	20ff      	movs	r0, #255	; 0xff
 80044ce:	f7ff ff27 	bl	8004320 <SD_SPI_ReadWriteByte>
        SD_SPI_ReadWriteByte(0xFF);
 80044d2:	20ff      	movs	r0, #255	; 0xff
 80044d4:	f7ff ff24 	bl	8004320 <SD_SPI_ReadWriteByte>
        t = SD_SPI_ReadWriteByte(0xFF); //
 80044d8:	20ff      	movs	r0, #255	; 0xff
 80044da:	f7ff ff21 	bl	8004320 <SD_SPI_ReadWriteByte>
 80044de:	4603      	mov	r3, r0
 80044e0:	81fb      	strh	r3, [r7, #14]
        if ((t & 0x1F) != 0x05)return 2; //
 80044e2:	89fb      	ldrh	r3, [r7, #14]
 80044e4:	f003 031f 	and.w	r3, r3, #31
 80044e8:	2b05      	cmp	r3, #5
 80044ea:	d001      	beq.n	80044f0 <SD_SendBlock+0x6e>
 80044ec:	2302      	movs	r3, #2
 80044ee:	e000      	b.n	80044f2 <SD_SendBlock+0x70>
    }
    return 0;//
 80044f0:	2300      	movs	r3, #0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3710      	adds	r7, #16
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <SD_SendCmd>:
 * @param  arg 
 * @param  crc crc
 * @return     SD
 */
uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b084      	sub	sp, #16
 80044fe:	af00      	add	r7, sp, #0
 8004500:	4603      	mov	r3, r0
 8004502:	6039      	str	r1, [r7, #0]
 8004504:	71fb      	strb	r3, [r7, #7]
 8004506:	4613      	mov	r3, r2
 8004508:	71bb      	strb	r3, [r7, #6]
    uint8_t r1;
    uint8_t Retry = 0;
 800450a:	2300      	movs	r3, #0
 800450c:	73fb      	strb	r3, [r7, #15]
    SD_DisSelect();//
 800450e:	f7ff ff2f 	bl	8004370 <SD_DisSelect>
    if (SD_Select())return 0XFF; //
 8004512:	f7ff ff3b 	bl	800438c <SD_Select>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d001      	beq.n	8004520 <SD_SendCmd+0x26>
 800451c:	23ff      	movs	r3, #255	; 0xff
 800451e:	e038      	b.n	8004592 <SD_SendCmd+0x98>
    //
    SD_SPI_ReadWriteByte(cmd | 0x40);//
 8004520:	79fb      	ldrb	r3, [r7, #7]
 8004522:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004526:	b2db      	uxtb	r3, r3
 8004528:	4618      	mov	r0, r3
 800452a:	f7ff fef9 	bl	8004320 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 24);
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	0e1b      	lsrs	r3, r3, #24
 8004532:	b2db      	uxtb	r3, r3
 8004534:	4618      	mov	r0, r3
 8004536:	f7ff fef3 	bl	8004320 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 16);
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	0c1b      	lsrs	r3, r3, #16
 800453e:	b2db      	uxtb	r3, r3
 8004540:	4618      	mov	r0, r3
 8004542:	f7ff feed 	bl	8004320 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 8);
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	0a1b      	lsrs	r3, r3, #8
 800454a:	b2db      	uxtb	r3, r3
 800454c:	4618      	mov	r0, r3
 800454e:	f7ff fee7 	bl	8004320 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg);
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	b2db      	uxtb	r3, r3
 8004556:	4618      	mov	r0, r3
 8004558:	f7ff fee2 	bl	8004320 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(crc);
 800455c:	79bb      	ldrb	r3, [r7, #6]
 800455e:	4618      	mov	r0, r3
 8004560:	f7ff fede 	bl	8004320 <SD_SPI_ReadWriteByte>
    if (cmd == CMD12)SD_SPI_ReadWriteByte(0xff); //Skip a stuff byte when stop reading
 8004564:	79fb      	ldrb	r3, [r7, #7]
 8004566:	2b0c      	cmp	r3, #12
 8004568:	d102      	bne.n	8004570 <SD_SendCmd+0x76>
 800456a:	20ff      	movs	r0, #255	; 0xff
 800456c:	f7ff fed8 	bl	8004320 <SD_SPI_ReadWriteByte>
    //
    Retry = 0X1F;
 8004570:	231f      	movs	r3, #31
 8004572:	73fb      	strb	r3, [r7, #15]
    do
    {
        r1 = SD_SPI_ReadWriteByte(0xFF);
 8004574:	20ff      	movs	r0, #255	; 0xff
 8004576:	f7ff fed3 	bl	8004320 <SD_SPI_ReadWriteByte>
 800457a:	4603      	mov	r3, r0
 800457c:	73bb      	strb	r3, [r7, #14]
    }
    while ((r1 & 0X80) && Retry--);
 800457e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004582:	2b00      	cmp	r3, #0
 8004584:	da04      	bge.n	8004590 <SD_SendCmd+0x96>
 8004586:	7bfb      	ldrb	r3, [r7, #15]
 8004588:	1e5a      	subs	r2, r3, #1
 800458a:	73fa      	strb	r2, [r7, #15]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1f1      	bne.n	8004574 <SD_SendCmd+0x7a>
    //
    return r1;
 8004590:	7bbb      	ldrb	r3, [r7, #14]
}
 8004592:	4618      	mov	r0, r3
 8004594:	3710      	adds	r7, #16
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}

0800459a <SD_GetCSD>:
 * SDCID
 * @param  csd_data CID16
 * @return          0  1
 */
uint8_t SD_GetCSD(uint8_t *csd_data)
{
 800459a:	b580      	push	{r7, lr}
 800459c:	b084      	sub	sp, #16
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6078      	str	r0, [r7, #4]
    uint8_t r1;
    r1 = SD_SendCmd(CMD9, 0, 0x01); //CMD9CSD
 80045a2:	2201      	movs	r2, #1
 80045a4:	2100      	movs	r1, #0
 80045a6:	2009      	movs	r0, #9
 80045a8:	f7ff ffa7 	bl	80044fa <SD_SendCmd>
 80045ac:	4603      	mov	r3, r0
 80045ae:	73fb      	strb	r3, [r7, #15]
    if (r1 == 0)
 80045b0:	7bfb      	ldrb	r3, [r7, #15]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d105      	bne.n	80045c2 <SD_GetCSD+0x28>
    {
        r1 = SD_RecvData(csd_data, 16); //16
 80045b6:	2110      	movs	r1, #16
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f7ff ff3a 	bl	8004432 <SD_RecvData>
 80045be:	4603      	mov	r3, r0
 80045c0:	73fb      	strb	r3, [r7, #15]
    }
    SD_DisSelect();//
 80045c2:	f7ff fed5 	bl	8004370 <SD_DisSelect>
    if (r1)return 1;
 80045c6:	7bfb      	ldrb	r3, [r7, #15]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d001      	beq.n	80045d0 <SD_GetCSD+0x36>
 80045cc:	2301      	movs	r3, #1
 80045ce:	e000      	b.n	80045d2 <SD_GetCSD+0x38>
    else return 0;
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3710      	adds	r7, #16
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <SD_GetSectorCount>:
/**
 * SD
 * @return  0  otherSD
 */
uint32_t SD_GetSectorCount(void)
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b086      	sub	sp, #24
 80045de:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
    uint16_t csize;
    //CSD0
    if (SD_GetCSD(csd) != 0) return 0;
 80045e0:	463b      	mov	r3, r7
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7ff ffd9 	bl	800459a <SD_GetCSD>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <SD_GetSectorCount+0x18>
 80045ee:	2300      	movs	r3, #0
 80045f0:	e040      	b.n	8004674 <SD_GetSectorCount+0x9a>
    //SDHC
    if ((csd[0] & 0xC0) == 0x40)	 //V2.00
 80045f2:	783b      	ldrb	r3, [r7, #0]
 80045f4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80045f8:	2b40      	cmp	r3, #64	; 0x40
 80045fa:	d10d      	bne.n	8004618 <SD_GetSectorCount+0x3e>
    {
        csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 80045fc:	7a7b      	ldrb	r3, [r7, #9]
 80045fe:	b29a      	uxth	r2, r3
 8004600:	7a3b      	ldrb	r3, [r7, #8]
 8004602:	b29b      	uxth	r3, r3
 8004604:	021b      	lsls	r3, r3, #8
 8004606:	b29b      	uxth	r3, r3
 8004608:	4413      	add	r3, r2
 800460a:	b29b      	uxth	r3, r3
 800460c:	3301      	adds	r3, #1
 800460e:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << 10;//
 8004610:	8a3b      	ldrh	r3, [r7, #16]
 8004612:	029b      	lsls	r3, r3, #10
 8004614:	617b      	str	r3, [r7, #20]
 8004616:	e02c      	b.n	8004672 <SD_GetSectorCount+0x98>
    }
    else //V1.XX
    {
        n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8004618:	797b      	ldrb	r3, [r7, #5]
 800461a:	f003 030f 	and.w	r3, r3, #15
 800461e:	b2da      	uxtb	r2, r3
 8004620:	7abb      	ldrb	r3, [r7, #10]
 8004622:	09db      	lsrs	r3, r3, #7
 8004624:	b2db      	uxtb	r3, r3
 8004626:	4413      	add	r3, r2
 8004628:	b2da      	uxtb	r2, r3
 800462a:	7a7b      	ldrb	r3, [r7, #9]
 800462c:	005b      	lsls	r3, r3, #1
 800462e:	b2db      	uxtb	r3, r3
 8004630:	f003 0306 	and.w	r3, r3, #6
 8004634:	b2db      	uxtb	r3, r3
 8004636:	4413      	add	r3, r2
 8004638:	b2db      	uxtb	r3, r3
 800463a:	3302      	adds	r3, #2
 800463c:	74fb      	strb	r3, [r7, #19]
        csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 800463e:	7a3b      	ldrb	r3, [r7, #8]
 8004640:	099b      	lsrs	r3, r3, #6
 8004642:	b2db      	uxtb	r3, r3
 8004644:	b29a      	uxth	r2, r3
 8004646:	79fb      	ldrb	r3, [r7, #7]
 8004648:	b29b      	uxth	r3, r3
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	b29b      	uxth	r3, r3
 800464e:	4413      	add	r3, r2
 8004650:	b29a      	uxth	r2, r3
 8004652:	79bb      	ldrb	r3, [r7, #6]
 8004654:	029b      	lsls	r3, r3, #10
 8004656:	b29b      	uxth	r3, r3
 8004658:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800465c:	b29b      	uxth	r3, r3
 800465e:	4413      	add	r3, r2
 8004660:	b29b      	uxth	r3, r3
 8004662:	3301      	adds	r3, #1
 8004664:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << (n - 9); //
 8004666:	8a3a      	ldrh	r2, [r7, #16]
 8004668:	7cfb      	ldrb	r3, [r7, #19]
 800466a:	3b09      	subs	r3, #9
 800466c:	fa02 f303 	lsl.w	r3, r2, r3
 8004670:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 8004672:	697b      	ldr	r3, [r7, #20]
}
 8004674:	4618      	mov	r0, r3
 8004676:	3718      	adds	r7, #24
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <SD_Initialize>:
    if (retry == 200)return 1; //
    return 0;//
}
/// SD
uint8_t SD_Initialize(void)
{
 800467c:	b590      	push	{r4, r7, lr}
 800467e:	b085      	sub	sp, #20
 8004680:	af00      	add	r7, sp, #0
    uint8_t r1;      // SD
    uint16_t retry;  // 
    uint8_t buf[4];
    uint16_t i;

    SD_SPI_Init();		//IO
 8004682:	f7ff fe5b 	bl	800433c <SD_SPI_Init>
	//for(i=0;i<0xf00;i++);//SD
//    SD_Select();
    for (i = 0; i < 10; i++)SD_SPI_ReadWriteByte(0XFF); //74
 8004686:	2300      	movs	r3, #0
 8004688:	817b      	strh	r3, [r7, #10]
 800468a:	e005      	b.n	8004698 <SD_Initialize+0x1c>
 800468c:	20ff      	movs	r0, #255	; 0xff
 800468e:	f7ff fe47 	bl	8004320 <SD_SPI_ReadWriteByte>
 8004692:	897b      	ldrh	r3, [r7, #10]
 8004694:	3301      	adds	r3, #1
 8004696:	817b      	strh	r3, [r7, #10]
 8004698:	897b      	ldrh	r3, [r7, #10]
 800469a:	2b09      	cmp	r3, #9
 800469c:	d9f6      	bls.n	800468c <SD_Initialize+0x10>
    retry = 20;
 800469e:	2314      	movs	r3, #20
 80046a0:	81bb      	strh	r3, [r7, #12]
    do
    {
        r1 = SD_SendCmd(CMD0, 0, 0x95); //IDLE
 80046a2:	2295      	movs	r2, #149	; 0x95
 80046a4:	2100      	movs	r1, #0
 80046a6:	2000      	movs	r0, #0
 80046a8:	f7ff ff27 	bl	80044fa <SD_SendCmd>
 80046ac:	4603      	mov	r3, r0
 80046ae:	73fb      	strb	r3, [r7, #15]
    }
    while ((r1 != 0X01) && retry--);
 80046b0:	7bfb      	ldrb	r3, [r7, #15]
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	d004      	beq.n	80046c0 <SD_Initialize+0x44>
 80046b6:	89bb      	ldrh	r3, [r7, #12]
 80046b8:	1e5a      	subs	r2, r3, #1
 80046ba:	81ba      	strh	r2, [r7, #12]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1f0      	bne.n	80046a2 <SD_Initialize+0x26>
    SD_Type = 0; //
 80046c0:	4b67      	ldr	r3, [pc, #412]	; (8004860 <SD_Initialize+0x1e4>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	701a      	strb	r2, [r3, #0]
    if (r1 == 0X01)
 80046c6:	7bfb      	ldrb	r3, [r7, #15]
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	f040 80b7 	bne.w	800483c <SD_Initialize+0x1c0>
    {
        if (SD_SendCmd(CMD8, 0x1AA, 0x87) == 1) //SD V2.0
 80046ce:	2287      	movs	r2, #135	; 0x87
 80046d0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80046d4:	2008      	movs	r0, #8
 80046d6:	f7ff ff10 	bl	80044fa <SD_SendCmd>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d15f      	bne.n	80047a0 <SD_Initialize+0x124>
        {
            for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF);	//Get trailing return value of R7 resp
 80046e0:	2300      	movs	r3, #0
 80046e2:	817b      	strh	r3, [r7, #10]
 80046e4:	e00d      	b.n	8004702 <SD_Initialize+0x86>
 80046e6:	897c      	ldrh	r4, [r7, #10]
 80046e8:	20ff      	movs	r0, #255	; 0xff
 80046ea:	f7ff fe19 	bl	8004320 <SD_SPI_ReadWriteByte>
 80046ee:	4603      	mov	r3, r0
 80046f0:	461a      	mov	r2, r3
 80046f2:	f107 0310 	add.w	r3, r7, #16
 80046f6:	4423      	add	r3, r4
 80046f8:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80046fc:	897b      	ldrh	r3, [r7, #10]
 80046fe:	3301      	adds	r3, #1
 8004700:	817b      	strh	r3, [r7, #10]
 8004702:	897b      	ldrh	r3, [r7, #10]
 8004704:	2b03      	cmp	r3, #3
 8004706:	d9ee      	bls.n	80046e6 <SD_Initialize+0x6a>
            if (buf[2] == 0X01 && buf[3] == 0XAA) //2.7~3.6V
 8004708:	79bb      	ldrb	r3, [r7, #6]
 800470a:	2b01      	cmp	r3, #1
 800470c:	f040 8096 	bne.w	800483c <SD_Initialize+0x1c0>
 8004710:	79fb      	ldrb	r3, [r7, #7]
 8004712:	2baa      	cmp	r3, #170	; 0xaa
 8004714:	f040 8092 	bne.w	800483c <SD_Initialize+0x1c0>
            {
                retry = 0XFFFE;
 8004718:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800471c:	81bb      	strh	r3, [r7, #12]
                do
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//CMD55
 800471e:	2201      	movs	r2, #1
 8004720:	2100      	movs	r1, #0
 8004722:	2037      	movs	r0, #55	; 0x37
 8004724:	f7ff fee9 	bl	80044fa <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0x40000000, 0X01); //CMD41
 8004728:	2201      	movs	r2, #1
 800472a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800472e:	2029      	movs	r0, #41	; 0x29
 8004730:	f7ff fee3 	bl	80044fa <SD_SendCmd>
 8004734:	4603      	mov	r3, r0
 8004736:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8004738:	7bfb      	ldrb	r3, [r7, #15]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d004      	beq.n	8004748 <SD_Initialize+0xcc>
 800473e:	89bb      	ldrh	r3, [r7, #12]
 8004740:	1e5a      	subs	r2, r3, #1
 8004742:	81ba      	strh	r2, [r7, #12]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d1ea      	bne.n	800471e <SD_Initialize+0xa2>
                if (retry && SD_SendCmd(CMD58, 0, 0X01) == 0) //SD2.0
 8004748:	89bb      	ldrh	r3, [r7, #12]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d076      	beq.n	800483c <SD_Initialize+0x1c0>
 800474e:	2201      	movs	r2, #1
 8004750:	2100      	movs	r1, #0
 8004752:	203a      	movs	r0, #58	; 0x3a
 8004754:	f7ff fed1 	bl	80044fa <SD_SendCmd>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d16e      	bne.n	800483c <SD_Initialize+0x1c0>
                {
                    for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF); //OCR
 800475e:	2300      	movs	r3, #0
 8004760:	817b      	strh	r3, [r7, #10]
 8004762:	e00d      	b.n	8004780 <SD_Initialize+0x104>
 8004764:	897c      	ldrh	r4, [r7, #10]
 8004766:	20ff      	movs	r0, #255	; 0xff
 8004768:	f7ff fdda 	bl	8004320 <SD_SPI_ReadWriteByte>
 800476c:	4603      	mov	r3, r0
 800476e:	461a      	mov	r2, r3
 8004770:	f107 0310 	add.w	r3, r7, #16
 8004774:	4423      	add	r3, r4
 8004776:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800477a:	897b      	ldrh	r3, [r7, #10]
 800477c:	3301      	adds	r3, #1
 800477e:	817b      	strh	r3, [r7, #10]
 8004780:	897b      	ldrh	r3, [r7, #10]
 8004782:	2b03      	cmp	r3, #3
 8004784:	d9ee      	bls.n	8004764 <SD_Initialize+0xe8>
                    if (buf[0] & 0x40)SD_Type = SD_TYPE_V2HC; //CCS
 8004786:	793b      	ldrb	r3, [r7, #4]
 8004788:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800478c:	2b00      	cmp	r3, #0
 800478e:	d003      	beq.n	8004798 <SD_Initialize+0x11c>
 8004790:	4b33      	ldr	r3, [pc, #204]	; (8004860 <SD_Initialize+0x1e4>)
 8004792:	2206      	movs	r2, #6
 8004794:	701a      	strb	r2, [r3, #0]
 8004796:	e051      	b.n	800483c <SD_Initialize+0x1c0>
                    else SD_Type = SD_TYPE_V2;
 8004798:	4b31      	ldr	r3, [pc, #196]	; (8004860 <SD_Initialize+0x1e4>)
 800479a:	2204      	movs	r2, #4
 800479c:	701a      	strb	r2, [r3, #0]
 800479e:	e04d      	b.n	800483c <SD_Initialize+0x1c0>
                }
            }
        }
        else //SD V1.x/ MMC	V3
        {
            SD_SendCmd(CMD55, 0, 0X01);		//CMD55
 80047a0:	2201      	movs	r2, #1
 80047a2:	2100      	movs	r1, #0
 80047a4:	2037      	movs	r0, #55	; 0x37
 80047a6:	f7ff fea8 	bl	80044fa <SD_SendCmd>
            r1 = SD_SendCmd(CMD41, 0, 0X01);	//CMD41
 80047aa:	2201      	movs	r2, #1
 80047ac:	2100      	movs	r1, #0
 80047ae:	2029      	movs	r0, #41	; 0x29
 80047b0:	f7ff fea3 	bl	80044fa <SD_SendCmd>
 80047b4:	4603      	mov	r3, r0
 80047b6:	73fb      	strb	r3, [r7, #15]
            if (r1 <= 1)
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d81a      	bhi.n	80047f4 <SD_Initialize+0x178>
            {
                SD_Type = SD_TYPE_V1;
 80047be:	4b28      	ldr	r3, [pc, #160]	; (8004860 <SD_Initialize+0x1e4>)
 80047c0:	2202      	movs	r2, #2
 80047c2:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 80047c4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80047c8:	81bb      	strh	r3, [r7, #12]
                do //IDLE
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//CMD55
 80047ca:	2201      	movs	r2, #1
 80047cc:	2100      	movs	r1, #0
 80047ce:	2037      	movs	r0, #55	; 0x37
 80047d0:	f7ff fe93 	bl	80044fa <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0, 0X01); //CMD41
 80047d4:	2201      	movs	r2, #1
 80047d6:	2100      	movs	r1, #0
 80047d8:	2029      	movs	r0, #41	; 0x29
 80047da:	f7ff fe8e 	bl	80044fa <SD_SendCmd>
 80047de:	4603      	mov	r3, r0
 80047e0:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 80047e2:	7bfb      	ldrb	r3, [r7, #15]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d01a      	beq.n	800481e <SD_Initialize+0x1a2>
 80047e8:	89bb      	ldrh	r3, [r7, #12]
 80047ea:	1e5a      	subs	r2, r3, #1
 80047ec:	81ba      	strh	r2, [r7, #12]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1eb      	bne.n	80047ca <SD_Initialize+0x14e>
 80047f2:	e014      	b.n	800481e <SD_Initialize+0x1a2>
            }
            else
            {
                SD_Type = SD_TYPE_MMC; //MMC V3
 80047f4:	4b1a      	ldr	r3, [pc, #104]	; (8004860 <SD_Initialize+0x1e4>)
 80047f6:	2201      	movs	r2, #1
 80047f8:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 80047fa:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80047fe:	81bb      	strh	r3, [r7, #12]
                do //IDLE
                {
                    r1 = SD_SendCmd(CMD1, 0, 0X01); //CMD1
 8004800:	2201      	movs	r2, #1
 8004802:	2100      	movs	r1, #0
 8004804:	2001      	movs	r0, #1
 8004806:	f7ff fe78 	bl	80044fa <SD_SendCmd>
 800480a:	4603      	mov	r3, r0
 800480c:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 800480e:	7bfb      	ldrb	r3, [r7, #15]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d004      	beq.n	800481e <SD_Initialize+0x1a2>
 8004814:	89bb      	ldrh	r3, [r7, #12]
 8004816:	1e5a      	subs	r2, r3, #1
 8004818:	81ba      	strh	r2, [r7, #12]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1f0      	bne.n	8004800 <SD_Initialize+0x184>
            }
            if (retry == 0 || SD_SendCmd(CMD16, 512, 0X01) != 0)SD_Type = SD_TYPE_ERR; //
 800481e:	89bb      	ldrh	r3, [r7, #12]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d008      	beq.n	8004836 <SD_Initialize+0x1ba>
 8004824:	2201      	movs	r2, #1
 8004826:	f44f 7100 	mov.w	r1, #512	; 0x200
 800482a:	2010      	movs	r0, #16
 800482c:	f7ff fe65 	bl	80044fa <SD_SendCmd>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d002      	beq.n	800483c <SD_Initialize+0x1c0>
 8004836:	4b0a      	ldr	r3, [pc, #40]	; (8004860 <SD_Initialize+0x1e4>)
 8004838:	2200      	movs	r2, #0
 800483a:	701a      	strb	r2, [r3, #0]
        }
    }
    SD_DisSelect();//
 800483c:	f7ff fd98 	bl	8004370 <SD_DisSelect>
    if (SD_Type)return 0;
 8004840:	4b07      	ldr	r3, [pc, #28]	; (8004860 <SD_Initialize+0x1e4>)
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d001      	beq.n	800484c <SD_Initialize+0x1d0>
 8004848:	2300      	movs	r3, #0
 800484a:	e005      	b.n	8004858 <SD_Initialize+0x1dc>
    else if (r1)return r1;
 800484c:	7bfb      	ldrb	r3, [r7, #15]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <SD_Initialize+0x1da>
 8004852:	7bfb      	ldrb	r3, [r7, #15]
 8004854:	e000      	b.n	8004858 <SD_Initialize+0x1dc>
    return 0xaa;//
 8004856:	23aa      	movs	r3, #170	; 0xaa
}
 8004858:	4618      	mov	r0, r3
 800485a:	3714      	adds	r7, #20
 800485c:	46bd      	mov	sp, r7
 800485e:	bd90      	pop	{r4, r7, pc}
 8004860:	200004c8 	.word	0x200004c8

08004864 <SD_ReadDisk>:
 * @param  sector 
 * @param  cnt    
 * @return        0  other
 */
uint8_t SD_ReadDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	4613      	mov	r3, r2
 8004870:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector <<= 9; //
 8004872:	4b21      	ldr	r3, [pc, #132]	; (80048f8 <SD_ReadDisk+0x94>)
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	2b06      	cmp	r3, #6
 8004878:	d002      	beq.n	8004880 <SD_ReadDisk+0x1c>
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	025b      	lsls	r3, r3, #9
 800487e:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d111      	bne.n	80048aa <SD_ReadDisk+0x46>
    {
        r1 = SD_SendCmd(CMD17, sector, 0X01); //
 8004886:	2201      	movs	r2, #1
 8004888:	68b9      	ldr	r1, [r7, #8]
 800488a:	2011      	movs	r0, #17
 800488c:	f7ff fe35 	bl	80044fa <SD_SendCmd>
 8004890:	4603      	mov	r3, r0
 8004892:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //
 8004894:	7dfb      	ldrb	r3, [r7, #23]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d127      	bne.n	80048ea <SD_ReadDisk+0x86>
        {
            r1 = SD_RecvData(buf, 512); //512
 800489a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f7ff fdc7 	bl	8004432 <SD_RecvData>
 80048a4:	4603      	mov	r3, r0
 80048a6:	75fb      	strb	r3, [r7, #23]
 80048a8:	e01f      	b.n	80048ea <SD_ReadDisk+0x86>
        }
    }
    else
    {
        r1 = SD_SendCmd(CMD18, sector, 0X01); //
 80048aa:	2201      	movs	r2, #1
 80048ac:	68b9      	ldr	r1, [r7, #8]
 80048ae:	2012      	movs	r0, #18
 80048b0:	f7ff fe23 	bl	80044fa <SD_SendCmd>
 80048b4:	4603      	mov	r3, r0
 80048b6:	75fb      	strb	r3, [r7, #23]
        do
        {
            r1 = SD_RecvData(buf, 512); //512
 80048b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80048bc:	68f8      	ldr	r0, [r7, #12]
 80048be:	f7ff fdb8 	bl	8004432 <SD_RecvData>
 80048c2:	4603      	mov	r3, r0
 80048c4:	75fb      	strb	r3, [r7, #23]
            buf += 512;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80048cc:	60fb      	str	r3, [r7, #12]
        }
        while (--cnt && r1 == 0);
 80048ce:	79fb      	ldrb	r3, [r7, #7]
 80048d0:	3b01      	subs	r3, #1
 80048d2:	71fb      	strb	r3, [r7, #7]
 80048d4:	79fb      	ldrb	r3, [r7, #7]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d002      	beq.n	80048e0 <SD_ReadDisk+0x7c>
 80048da:	7dfb      	ldrb	r3, [r7, #23]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d0eb      	beq.n	80048b8 <SD_ReadDisk+0x54>
        SD_SendCmd(CMD12, 0, 0X01);	//
 80048e0:	2201      	movs	r2, #1
 80048e2:	2100      	movs	r1, #0
 80048e4:	200c      	movs	r0, #12
 80048e6:	f7ff fe08 	bl	80044fa <SD_SendCmd>
    }
    SD_DisSelect();//
 80048ea:	f7ff fd41 	bl	8004370 <SD_DisSelect>
    return r1;//
 80048ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3718      	adds	r7, #24
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	200004c8 	.word	0x200004c8

080048fc <SD_WriteDisk>:
 * @param  sector 
 * @param  cnt    
 * @return        0  other
 */
uint8_t SD_WriteDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b086      	sub	sp, #24
 8004900:	af00      	add	r7, sp, #0
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	4613      	mov	r3, r2
 8004908:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector *= 512; //
 800490a:	4b2a      	ldr	r3, [pc, #168]	; (80049b4 <SD_WriteDisk+0xb8>)
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	2b06      	cmp	r3, #6
 8004910:	d002      	beq.n	8004918 <SD_WriteDisk+0x1c>
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	025b      	lsls	r3, r3, #9
 8004916:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8004918:	79fb      	ldrb	r3, [r7, #7]
 800491a:	2b01      	cmp	r3, #1
 800491c:	d110      	bne.n	8004940 <SD_WriteDisk+0x44>
    {
        r1 = SD_SendCmd(CMD24, sector, 0X01); //
 800491e:	2201      	movs	r2, #1
 8004920:	68b9      	ldr	r1, [r7, #8]
 8004922:	2018      	movs	r0, #24
 8004924:	f7ff fde9 	bl	80044fa <SD_SendCmd>
 8004928:	4603      	mov	r3, r0
 800492a:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //
 800492c:	7dfb      	ldrb	r3, [r7, #23]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d138      	bne.n	80049a4 <SD_WriteDisk+0xa8>
        {
            r1 = SD_SendBlock(buf, 0xFE); //512
 8004932:	21fe      	movs	r1, #254	; 0xfe
 8004934:	68f8      	ldr	r0, [r7, #12]
 8004936:	f7ff fda4 	bl	8004482 <SD_SendBlock>
 800493a:	4603      	mov	r3, r0
 800493c:	75fb      	strb	r3, [r7, #23]
 800493e:	e031      	b.n	80049a4 <SD_WriteDisk+0xa8>
        }
    }
    else
    {
        if (SD_Type != SD_TYPE_MMC)
 8004940:	4b1c      	ldr	r3, [pc, #112]	; (80049b4 <SD_WriteDisk+0xb8>)
 8004942:	781b      	ldrb	r3, [r3, #0]
 8004944:	2b01      	cmp	r3, #1
 8004946:	d00a      	beq.n	800495e <SD_WriteDisk+0x62>
        {
            SD_SendCmd(CMD55, 0, 0X01);
 8004948:	2201      	movs	r2, #1
 800494a:	2100      	movs	r1, #0
 800494c:	2037      	movs	r0, #55	; 0x37
 800494e:	f7ff fdd4 	bl	80044fa <SD_SendCmd>
            SD_SendCmd(CMD23, cnt, 0X01); //
 8004952:	79fb      	ldrb	r3, [r7, #7]
 8004954:	2201      	movs	r2, #1
 8004956:	4619      	mov	r1, r3
 8004958:	2017      	movs	r0, #23
 800495a:	f7ff fdce 	bl	80044fa <SD_SendCmd>
        }
        r1 = SD_SendCmd(CMD25, sector, 0X01); //
 800495e:	2201      	movs	r2, #1
 8004960:	68b9      	ldr	r1, [r7, #8]
 8004962:	2019      	movs	r0, #25
 8004964:	f7ff fdc9 	bl	80044fa <SD_SendCmd>
 8004968:	4603      	mov	r3, r0
 800496a:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0)
 800496c:	7dfb      	ldrb	r3, [r7, #23]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d118      	bne.n	80049a4 <SD_WriteDisk+0xa8>
        {
            do
            {
                r1 = SD_SendBlock(buf, 0xFC); //512
 8004972:	21fc      	movs	r1, #252	; 0xfc
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f7ff fd84 	bl	8004482 <SD_SendBlock>
 800497a:	4603      	mov	r3, r0
 800497c:	75fb      	strb	r3, [r7, #23]
                buf += 512;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004984:	60fb      	str	r3, [r7, #12]
            }
            while (--cnt && r1 == 0);
 8004986:	79fb      	ldrb	r3, [r7, #7]
 8004988:	3b01      	subs	r3, #1
 800498a:	71fb      	strb	r3, [r7, #7]
 800498c:	79fb      	ldrb	r3, [r7, #7]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d002      	beq.n	8004998 <SD_WriteDisk+0x9c>
 8004992:	7dfb      	ldrb	r3, [r7, #23]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d0ec      	beq.n	8004972 <SD_WriteDisk+0x76>
            r1 = SD_SendBlock(0, 0xFD); //512
 8004998:	21fd      	movs	r1, #253	; 0xfd
 800499a:	2000      	movs	r0, #0
 800499c:	f7ff fd71 	bl	8004482 <SD_SendBlock>
 80049a0:	4603      	mov	r3, r0
 80049a2:	75fb      	strb	r3, [r7, #23]
        }
    }
    SD_DisSelect();//
 80049a4:	f7ff fce4 	bl	8004370 <SD_DisSelect>
    return r1;//
 80049a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3718      	adds	r7, #24
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	200004c8 	.word	0x200004c8

080049b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049be:	2300      	movs	r3, #0
 80049c0:	607b      	str	r3, [r7, #4]
 80049c2:	4b10      	ldr	r3, [pc, #64]	; (8004a04 <HAL_MspInit+0x4c>)
 80049c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049c6:	4a0f      	ldr	r2, [pc, #60]	; (8004a04 <HAL_MspInit+0x4c>)
 80049c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80049cc:	6453      	str	r3, [r2, #68]	; 0x44
 80049ce:	4b0d      	ldr	r3, [pc, #52]	; (8004a04 <HAL_MspInit+0x4c>)
 80049d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049d6:	607b      	str	r3, [r7, #4]
 80049d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049da:	2300      	movs	r3, #0
 80049dc:	603b      	str	r3, [r7, #0]
 80049de:	4b09      	ldr	r3, [pc, #36]	; (8004a04 <HAL_MspInit+0x4c>)
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	4a08      	ldr	r2, [pc, #32]	; (8004a04 <HAL_MspInit+0x4c>)
 80049e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049e8:	6413      	str	r3, [r2, #64]	; 0x40
 80049ea:	4b06      	ldr	r3, [pc, #24]	; (8004a04 <HAL_MspInit+0x4c>)
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f2:	603b      	str	r3, [r7, #0]
 80049f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049f6:	bf00      	nop
 80049f8:	370c      	adds	r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	40023800 	.word	0x40023800

08004a08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b08a      	sub	sp, #40	; 0x28
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a10:	f107 0314 	add.w	r3, r7, #20
 8004a14:	2200      	movs	r2, #0
 8004a16:	601a      	str	r2, [r3, #0]
 8004a18:	605a      	str	r2, [r3, #4]
 8004a1a:	609a      	str	r2, [r3, #8]
 8004a1c:	60da      	str	r2, [r3, #12]
 8004a1e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a19      	ldr	r2, [pc, #100]	; (8004a8c <HAL_I2C_MspInit+0x84>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d12c      	bne.n	8004a84 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	613b      	str	r3, [r7, #16]
 8004a2e:	4b18      	ldr	r3, [pc, #96]	; (8004a90 <HAL_I2C_MspInit+0x88>)
 8004a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a32:	4a17      	ldr	r2, [pc, #92]	; (8004a90 <HAL_I2C_MspInit+0x88>)
 8004a34:	f043 0302 	orr.w	r3, r3, #2
 8004a38:	6313      	str	r3, [r2, #48]	; 0x30
 8004a3a:	4b15      	ldr	r3, [pc, #84]	; (8004a90 <HAL_I2C_MspInit+0x88>)
 8004a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	613b      	str	r3, [r7, #16]
 8004a44:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8004a46:	f44f 7310 	mov.w	r3, #576	; 0x240
 8004a4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a4c:	2312      	movs	r3, #18
 8004a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a50:	2301      	movs	r3, #1
 8004a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a54:	2303      	movs	r3, #3
 8004a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004a58:	2304      	movs	r3, #4
 8004a5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a5c:	f107 0314 	add.w	r3, r7, #20
 8004a60:	4619      	mov	r1, r3
 8004a62:	480c      	ldr	r0, [pc, #48]	; (8004a94 <HAL_I2C_MspInit+0x8c>)
 8004a64:	f000 ff88 	bl	8005978 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004a68:	2300      	movs	r3, #0
 8004a6a:	60fb      	str	r3, [r7, #12]
 8004a6c:	4b08      	ldr	r3, [pc, #32]	; (8004a90 <HAL_I2C_MspInit+0x88>)
 8004a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a70:	4a07      	ldr	r2, [pc, #28]	; (8004a90 <HAL_I2C_MspInit+0x88>)
 8004a72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a76:	6413      	str	r3, [r2, #64]	; 0x40
 8004a78:	4b05      	ldr	r3, [pc, #20]	; (8004a90 <HAL_I2C_MspInit+0x88>)
 8004a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a80:	60fb      	str	r3, [r7, #12]
 8004a82:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004a84:	bf00      	nop
 8004a86:	3728      	adds	r7, #40	; 0x28
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	40005400 	.word	0x40005400
 8004a90:	40023800 	.word	0x40023800
 8004a94:	40020400 	.word	0x40020400

08004a98 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b08a      	sub	sp, #40	; 0x28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aa0:	f107 0314 	add.w	r3, r7, #20
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	601a      	str	r2, [r3, #0]
 8004aa8:	605a      	str	r2, [r3, #4]
 8004aaa:	609a      	str	r2, [r3, #8]
 8004aac:	60da      	str	r2, [r3, #12]
 8004aae:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a45      	ldr	r2, [pc, #276]	; (8004bcc <HAL_I2S_MspInit+0x134>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	f040 8084 	bne.w	8004bc4 <HAL_I2S_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004abc:	2300      	movs	r3, #0
 8004abe:	613b      	str	r3, [r7, #16]
 8004ac0:	4b43      	ldr	r3, [pc, #268]	; (8004bd0 <HAL_I2S_MspInit+0x138>)
 8004ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac4:	4a42      	ldr	r2, [pc, #264]	; (8004bd0 <HAL_I2S_MspInit+0x138>)
 8004ac6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004aca:	6413      	str	r3, [r2, #64]	; 0x40
 8004acc:	4b40      	ldr	r3, [pc, #256]	; (8004bd0 <HAL_I2S_MspInit+0x138>)
 8004ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ad4:	613b      	str	r3, [r7, #16]
 8004ad6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ad8:	2300      	movs	r3, #0
 8004ada:	60fb      	str	r3, [r7, #12]
 8004adc:	4b3c      	ldr	r3, [pc, #240]	; (8004bd0 <HAL_I2S_MspInit+0x138>)
 8004ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae0:	4a3b      	ldr	r2, [pc, #236]	; (8004bd0 <HAL_I2S_MspInit+0x138>)
 8004ae2:	f043 0301 	orr.w	r3, r3, #1
 8004ae6:	6313      	str	r3, [r2, #48]	; 0x30
 8004ae8:	4b39      	ldr	r3, [pc, #228]	; (8004bd0 <HAL_I2S_MspInit+0x138>)
 8004aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	60fb      	str	r3, [r7, #12]
 8004af2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004af4:	2300      	movs	r3, #0
 8004af6:	60bb      	str	r3, [r7, #8]
 8004af8:	4b35      	ldr	r3, [pc, #212]	; (8004bd0 <HAL_I2S_MspInit+0x138>)
 8004afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afc:	4a34      	ldr	r2, [pc, #208]	; (8004bd0 <HAL_I2S_MspInit+0x138>)
 8004afe:	f043 0304 	orr.w	r3, r3, #4
 8004b02:	6313      	str	r3, [r2, #48]	; 0x30
 8004b04:	4b32      	ldr	r3, [pc, #200]	; (8004bd0 <HAL_I2S_MspInit+0x138>)
 8004b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b08:	f003 0304 	and.w	r3, r3, #4
 8004b0c:	60bb      	str	r3, [r7, #8]
 8004b0e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004b10:	2310      	movs	r3, #16
 8004b12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b14:	2302      	movs	r3, #2
 8004b16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004b20:	2306      	movs	r3, #6
 8004b22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b24:	f107 0314 	add.w	r3, r7, #20
 8004b28:	4619      	mov	r1, r3
 8004b2a:	482a      	ldr	r0, [pc, #168]	; (8004bd4 <HAL_I2S_MspInit+0x13c>)
 8004b2c:	f000 ff24 	bl	8005978 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8004b30:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8004b34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b36:	2302      	movs	r3, #2
 8004b38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004b42:	2306      	movs	r3, #6
 8004b44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b46:	f107 0314 	add.w	r3, r7, #20
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	4822      	ldr	r0, [pc, #136]	; (8004bd8 <HAL_I2S_MspInit+0x140>)
 8004b4e:	f000 ff13 	bl	8005978 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8004b52:	4b22      	ldr	r3, [pc, #136]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004b54:	4a22      	ldr	r2, [pc, #136]	; (8004be0 <HAL_I2S_MspInit+0x148>)
 8004b56:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8004b58:	4b20      	ldr	r3, [pc, #128]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004b5e:	4b1f      	ldr	r3, [pc, #124]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004b60:	2240      	movs	r2, #64	; 0x40
 8004b62:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b64:	4b1d      	ldr	r3, [pc, #116]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004b6a:	4b1c      	ldr	r3, [pc, #112]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004b6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b70:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004b72:	4b1a      	ldr	r3, [pc, #104]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004b74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b78:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004b7a:	4b18      	ldr	r3, [pc, #96]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004b7c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004b80:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8004b82:	4b16      	ldr	r3, [pc, #88]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004b84:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b88:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004b8a:	4b14      	ldr	r3, [pc, #80]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004b90:	4b12      	ldr	r3, [pc, #72]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004b92:	2204      	movs	r2, #4
 8004b94:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004b96:	4b11      	ldr	r3, [pc, #68]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004b98:	2203      	movs	r2, #3
 8004b9a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8004b9c:	4b0f      	ldr	r3, [pc, #60]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8004ba2:	4b0e      	ldr	r3, [pc, #56]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8004ba8:	480c      	ldr	r0, [pc, #48]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004baa:	f000 fbfd 	bl	80053a8 <HAL_DMA_Init>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d001      	beq.n	8004bb8 <HAL_I2S_MspInit+0x120>
    {
      Error_Handler();
 8004bb4:	f7ff fb76 	bl	80042a4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a08      	ldr	r2, [pc, #32]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004bbc:	639a      	str	r2, [r3, #56]	; 0x38
 8004bbe:	4a07      	ldr	r2, [pc, #28]	; (8004bdc <HAL_I2S_MspInit+0x144>)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004bc4:	bf00      	nop
 8004bc6:	3728      	adds	r7, #40	; 0x28
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40003c00 	.word	0x40003c00
 8004bd0:	40023800 	.word	0x40023800
 8004bd4:	40020000 	.word	0x40020000
 8004bd8:	40020800 	.word	0x40020800
 8004bdc:	20000b9c 	.word	0x20000b9c
 8004be0:	40026088 	.word	0x40026088

08004be4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b08a      	sub	sp, #40	; 0x28
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bec:	f107 0314 	add.w	r3, r7, #20
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	601a      	str	r2, [r3, #0]
 8004bf4:	605a      	str	r2, [r3, #4]
 8004bf6:	609a      	str	r2, [r3, #8]
 8004bf8:	60da      	str	r2, [r3, #12]
 8004bfa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a19      	ldr	r2, [pc, #100]	; (8004c68 <HAL_SPI_MspInit+0x84>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d12b      	bne.n	8004c5e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004c06:	2300      	movs	r3, #0
 8004c08:	613b      	str	r3, [r7, #16]
 8004c0a:	4b18      	ldr	r3, [pc, #96]	; (8004c6c <HAL_SPI_MspInit+0x88>)
 8004c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c0e:	4a17      	ldr	r2, [pc, #92]	; (8004c6c <HAL_SPI_MspInit+0x88>)
 8004c10:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c14:	6453      	str	r3, [r2, #68]	; 0x44
 8004c16:	4b15      	ldr	r3, [pc, #84]	; (8004c6c <HAL_SPI_MspInit+0x88>)
 8004c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c1e:	613b      	str	r3, [r7, #16]
 8004c20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c22:	2300      	movs	r3, #0
 8004c24:	60fb      	str	r3, [r7, #12]
 8004c26:	4b11      	ldr	r3, [pc, #68]	; (8004c6c <HAL_SPI_MspInit+0x88>)
 8004c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c2a:	4a10      	ldr	r2, [pc, #64]	; (8004c6c <HAL_SPI_MspInit+0x88>)
 8004c2c:	f043 0301 	orr.w	r3, r3, #1
 8004c30:	6313      	str	r3, [r2, #48]	; 0x30
 8004c32:	4b0e      	ldr	r3, [pc, #56]	; (8004c6c <HAL_SPI_MspInit+0x88>)
 8004c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c36:	f003 0301 	and.w	r3, r3, #1
 8004c3a:	60fb      	str	r3, [r7, #12]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004c3e:	23e0      	movs	r3, #224	; 0xe0
 8004c40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c42:	2302      	movs	r3, #2
 8004c44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c46:	2300      	movs	r3, #0
 8004c48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004c4e:	2305      	movs	r3, #5
 8004c50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c52:	f107 0314 	add.w	r3, r7, #20
 8004c56:	4619      	mov	r1, r3
 8004c58:	4805      	ldr	r0, [pc, #20]	; (8004c70 <HAL_SPI_MspInit+0x8c>)
 8004c5a:	f000 fe8d 	bl	8005978 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004c5e:	bf00      	nop
 8004c60:	3728      	adds	r7, #40	; 0x28
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	40013000 	.word	0x40013000
 8004c6c:	40023800 	.word	0x40023800
 8004c70:	40020000 	.word	0x40020000

08004c74 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a08      	ldr	r2, [pc, #32]	; (8004ca4 <HAL_SPI_MspDeInit+0x30>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d109      	bne.n	8004c9a <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8004c86:	4b08      	ldr	r3, [pc, #32]	; (8004ca8 <HAL_SPI_MspDeInit+0x34>)
 8004c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c8a:	4a07      	ldr	r2, [pc, #28]	; (8004ca8 <HAL_SPI_MspDeInit+0x34>)
 8004c8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c90:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8004c92:	21e0      	movs	r1, #224	; 0xe0
 8004c94:	4805      	ldr	r0, [pc, #20]	; (8004cac <HAL_SPI_MspDeInit+0x38>)
 8004c96:	f001 f809 	bl	8005cac <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8004c9a:	bf00      	nop
 8004c9c:	3708      	adds	r7, #8
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	40013000 	.word	0x40013000
 8004ca8:	40023800 	.word	0x40023800
 8004cac:	40020000 	.word	0x40020000

08004cb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b08a      	sub	sp, #40	; 0x28
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cb8:	f107 0314 	add.w	r3, r7, #20
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	601a      	str	r2, [r3, #0]
 8004cc0:	605a      	str	r2, [r3, #4]
 8004cc2:	609a      	str	r2, [r3, #8]
 8004cc4:	60da      	str	r2, [r3, #12]
 8004cc6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a19      	ldr	r2, [pc, #100]	; (8004d34 <HAL_UART_MspInit+0x84>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d12b      	bne.n	8004d2a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	613b      	str	r3, [r7, #16]
 8004cd6:	4b18      	ldr	r3, [pc, #96]	; (8004d38 <HAL_UART_MspInit+0x88>)
 8004cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cda:	4a17      	ldr	r2, [pc, #92]	; (8004d38 <HAL_UART_MspInit+0x88>)
 8004cdc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8004ce2:	4b15      	ldr	r3, [pc, #84]	; (8004d38 <HAL_UART_MspInit+0x88>)
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cea:	613b      	str	r3, [r7, #16]
 8004cec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cee:	2300      	movs	r3, #0
 8004cf0:	60fb      	str	r3, [r7, #12]
 8004cf2:	4b11      	ldr	r3, [pc, #68]	; (8004d38 <HAL_UART_MspInit+0x88>)
 8004cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf6:	4a10      	ldr	r2, [pc, #64]	; (8004d38 <HAL_UART_MspInit+0x88>)
 8004cf8:	f043 0301 	orr.w	r3, r3, #1
 8004cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8004cfe:	4b0e      	ldr	r3, [pc, #56]	; (8004d38 <HAL_UART_MspInit+0x88>)
 8004d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d0e:	2302      	movs	r3, #2
 8004d10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004d12:	2301      	movs	r3, #1
 8004d14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d16:	2303      	movs	r3, #3
 8004d18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004d1a:	2308      	movs	r3, #8
 8004d1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d1e:	f107 0314 	add.w	r3, r7, #20
 8004d22:	4619      	mov	r1, r3
 8004d24:	4805      	ldr	r0, [pc, #20]	; (8004d3c <HAL_UART_MspInit+0x8c>)
 8004d26:	f000 fe27 	bl	8005978 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8004d2a:	bf00      	nop
 8004d2c:	3728      	adds	r7, #40	; 0x28
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	40004c00 	.word	0x40004c00
 8004d38:	40023800 	.word	0x40023800
 8004d3c:	40020000 	.word	0x40020000

08004d40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b08c      	sub	sp, #48	; 0x30
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004d50:	2200      	movs	r2, #0
 8004d52:	6879      	ldr	r1, [r7, #4]
 8004d54:	2036      	movs	r0, #54	; 0x36
 8004d56:	f000 fafd 	bl	8005354 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004d5a:	2036      	movs	r0, #54	; 0x36
 8004d5c:	f000 fb16 	bl	800538c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004d60:	2300      	movs	r3, #0
 8004d62:	60fb      	str	r3, [r7, #12]
 8004d64:	4b1f      	ldr	r3, [pc, #124]	; (8004de4 <HAL_InitTick+0xa4>)
 8004d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d68:	4a1e      	ldr	r2, [pc, #120]	; (8004de4 <HAL_InitTick+0xa4>)
 8004d6a:	f043 0310 	orr.w	r3, r3, #16
 8004d6e:	6413      	str	r3, [r2, #64]	; 0x40
 8004d70:	4b1c      	ldr	r3, [pc, #112]	; (8004de4 <HAL_InitTick+0xa4>)
 8004d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d74:	f003 0310 	and.w	r3, r3, #16
 8004d78:	60fb      	str	r3, [r7, #12]
 8004d7a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004d7c:	f107 0210 	add.w	r2, r7, #16
 8004d80:	f107 0314 	add.w	r3, r7, #20
 8004d84:	4611      	mov	r1, r2
 8004d86:	4618      	mov	r0, r3
 8004d88:	f002 fb10 	bl	80073ac <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004d8c:	f002 fae6 	bl	800735c <HAL_RCC_GetPCLK1Freq>
 8004d90:	4603      	mov	r3, r0
 8004d92:	005b      	lsls	r3, r3, #1
 8004d94:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d98:	4a13      	ldr	r2, [pc, #76]	; (8004de8 <HAL_InitTick+0xa8>)
 8004d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9e:	0c9b      	lsrs	r3, r3, #18
 8004da0:	3b01      	subs	r3, #1
 8004da2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004da4:	4b11      	ldr	r3, [pc, #68]	; (8004dec <HAL_InitTick+0xac>)
 8004da6:	4a12      	ldr	r2, [pc, #72]	; (8004df0 <HAL_InitTick+0xb0>)
 8004da8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004daa:	4b10      	ldr	r3, [pc, #64]	; (8004dec <HAL_InitTick+0xac>)
 8004dac:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004db0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004db2:	4a0e      	ldr	r2, [pc, #56]	; (8004dec <HAL_InitTick+0xac>)
 8004db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004db6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004db8:	4b0c      	ldr	r3, [pc, #48]	; (8004dec <HAL_InitTick+0xac>)
 8004dba:	2200      	movs	r2, #0
 8004dbc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004dbe:	4b0b      	ldr	r3, [pc, #44]	; (8004dec <HAL_InitTick+0xac>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004dc4:	4809      	ldr	r0, [pc, #36]	; (8004dec <HAL_InitTick+0xac>)
 8004dc6:	f003 f9dd 	bl	8008184 <HAL_TIM_Base_Init>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d104      	bne.n	8004dda <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004dd0:	4806      	ldr	r0, [pc, #24]	; (8004dec <HAL_InitTick+0xac>)
 8004dd2:	f003 fa0c 	bl	80081ee <HAL_TIM_Base_Start_IT>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	e000      	b.n	8004ddc <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3730      	adds	r7, #48	; 0x30
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	40023800 	.word	0x40023800
 8004de8:	431bde83 	.word	0x431bde83
 8004dec:	20000c44 	.word	0x20000c44
 8004df0:	40001000 	.word	0x40001000

08004df4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004df4:	b480      	push	{r7}
 8004df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004df8:	e7fe      	b.n	8004df8 <NMI_Handler+0x4>

08004dfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004dfe:	e7fe      	b.n	8004dfe <HardFault_Handler+0x4>

08004e00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e00:	b480      	push	{r7}
 8004e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e04:	e7fe      	b.n	8004e04 <MemManage_Handler+0x4>

08004e06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e06:	b480      	push	{r7}
 8004e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e0a:	e7fe      	b.n	8004e0a <BusFault_Handler+0x4>

08004e0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e10:	e7fe      	b.n	8004e10 <UsageFault_Handler+0x4>

08004e12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e12:	b480      	push	{r7}
 8004e14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e16:	bf00      	nop
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004e24:	2001      	movs	r0, #1
 8004e26:	f001 f86f 	bl	8005f08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004e2a:	bf00      	nop
 8004e2c:	bd80      	pop	{r7, pc}
	...

08004e30 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8004e34:	4802      	ldr	r0, [pc, #8]	; (8004e40 <DMA1_Stream5_IRQHandler+0x10>)
 8004e36:	f000 fb65 	bl	8005504 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004e3a:	bf00      	nop
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	20000b9c 	.word	0x20000b9c

08004e44 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004e48:	4802      	ldr	r0, [pc, #8]	; (8004e54 <TIM6_DAC_IRQHandler+0x10>)
 8004e4a:	f003 f9f4 	bl	8008236 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004e4e:	bf00      	nop
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	20000c44 	.word	0x20000c44

08004e58 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e64:	2300      	movs	r3, #0
 8004e66:	617b      	str	r3, [r7, #20]
 8004e68:	e00a      	b.n	8004e80 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004e6a:	f3af 8000 	nop.w
 8004e6e:	4601      	mov	r1, r0
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	1c5a      	adds	r2, r3, #1
 8004e74:	60ba      	str	r2, [r7, #8]
 8004e76:	b2ca      	uxtb	r2, r1
 8004e78:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	3301      	adds	r3, #1
 8004e7e:	617b      	str	r3, [r7, #20]
 8004e80:	697a      	ldr	r2, [r7, #20]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	dbf0      	blt.n	8004e6a <_read+0x12>
	}

return len;
 8004e88:	687b      	ldr	r3, [r7, #4]
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3718      	adds	r7, #24
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b086      	sub	sp, #24
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	60f8      	str	r0, [r7, #12]
 8004e9a:	60b9      	str	r1, [r7, #8]
 8004e9c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	617b      	str	r3, [r7, #20]
 8004ea2:	e009      	b.n	8004eb8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	60ba      	str	r2, [r7, #8]
 8004eaa:	781b      	ldrb	r3, [r3, #0]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7fe fd79 	bl	80039a4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	617b      	str	r3, [r7, #20]
 8004eb8:	697a      	ldr	r2, [r7, #20]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	dbf1      	blt.n	8004ea4 <_write+0x12>
	}
	return len;
 8004ec0:	687b      	ldr	r3, [r7, #4]
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3718      	adds	r7, #24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}

08004eca <_close>:

int _close(int file)
{
 8004eca:	b480      	push	{r7}
 8004ecc:	b083      	sub	sp, #12
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
	return -1;
 8004ed2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	370c      	adds	r7, #12
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr

08004ee2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ee2:	b480      	push	{r7}
 8004ee4:	b083      	sub	sp, #12
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
 8004eea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004ef2:	605a      	str	r2, [r3, #4]
	return 0;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	370c      	adds	r7, #12
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr

08004f02 <_isatty>:

int _isatty(int file)
{
 8004f02:	b480      	push	{r7}
 8004f04:	b083      	sub	sp, #12
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
	return 1;
 8004f0a:	2301      	movs	r3, #1
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
	return 0;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3714      	adds	r7, #20
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
	...

08004f34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004f3c:	4a14      	ldr	r2, [pc, #80]	; (8004f90 <_sbrk+0x5c>)
 8004f3e:	4b15      	ldr	r3, [pc, #84]	; (8004f94 <_sbrk+0x60>)
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004f48:	4b13      	ldr	r3, [pc, #76]	; (8004f98 <_sbrk+0x64>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d102      	bne.n	8004f56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004f50:	4b11      	ldr	r3, [pc, #68]	; (8004f98 <_sbrk+0x64>)
 8004f52:	4a12      	ldr	r2, [pc, #72]	; (8004f9c <_sbrk+0x68>)
 8004f54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004f56:	4b10      	ldr	r3, [pc, #64]	; (8004f98 <_sbrk+0x64>)
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d207      	bcs.n	8004f74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004f64:	f004 fb1e 	bl	80095a4 <__errno>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	230c      	movs	r3, #12
 8004f6c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004f6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004f72:	e009      	b.n	8004f88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004f74:	4b08      	ldr	r3, [pc, #32]	; (8004f98 <_sbrk+0x64>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004f7a:	4b07      	ldr	r3, [pc, #28]	; (8004f98 <_sbrk+0x64>)
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4413      	add	r3, r2
 8004f82:	4a05      	ldr	r2, [pc, #20]	; (8004f98 <_sbrk+0x64>)
 8004f84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004f86:	68fb      	ldr	r3, [r7, #12]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3718      	adds	r7, #24
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	20020000 	.word	0x20020000
 8004f94:	00000400 	.word	0x00000400
 8004f98:	200004cc 	.word	0x200004cc
 8004f9c:	20000c90 	.word	0x20000c90

08004fa0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004fa4:	4b08      	ldr	r3, [pc, #32]	; (8004fc8 <SystemInit+0x28>)
 8004fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004faa:	4a07      	ldr	r2, [pc, #28]	; (8004fc8 <SystemInit+0x28>)
 8004fac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004fb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004fb4:	4b04      	ldr	r3, [pc, #16]	; (8004fc8 <SystemInit+0x28>)
 8004fb6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004fba:	609a      	str	r2, [r3, #8]
#endif
}
 8004fbc:	bf00      	nop
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	e000ed00 	.word	0xe000ed00

08004fcc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
    BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8004fd6:	4b10      	ldr	r3, [pc, #64]	; (8005018 <USER_initialize+0x4c>)
 8004fd8:	2201      	movs	r2, #1
 8004fda:	701a      	strb	r2, [r3, #0]

    printf("# SD Card Init ");
 8004fdc:	480f      	ldr	r0, [pc, #60]	; (800501c <USER_initialize+0x50>)
 8004fde:	f004 fb23 	bl	8009628 <iprintf>
    if(SD_Initialize() == 0)
 8004fe2:	f7ff fb4b 	bl	800467c <SD_Initialize>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d102      	bne.n	8004ff2 <USER_initialize+0x26>
    {
        Stat = RES_OK;
 8004fec:	4b0a      	ldr	r3, [pc, #40]	; (8005018 <USER_initialize+0x4c>)
 8004fee:	2200      	movs	r2, #0
 8004ff0:	701a      	strb	r2, [r3, #0]
    }
    printf("%s!\r\n", Stat == RES_OK ? "Successfully" : "Failed");
 8004ff2:	4b09      	ldr	r3, [pc, #36]	; (8005018 <USER_initialize+0x4c>)
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <USER_initialize+0x34>
 8004ffc:	4b08      	ldr	r3, [pc, #32]	; (8005020 <USER_initialize+0x54>)
 8004ffe:	e000      	b.n	8005002 <USER_initialize+0x36>
 8005000:	4b08      	ldr	r3, [pc, #32]	; (8005024 <USER_initialize+0x58>)
 8005002:	4619      	mov	r1, r3
 8005004:	4808      	ldr	r0, [pc, #32]	; (8005028 <USER_initialize+0x5c>)
 8005006:	f004 fb0f 	bl	8009628 <iprintf>

    return Stat;
 800500a:	4b03      	ldr	r3, [pc, #12]	; (8005018 <USER_initialize+0x4c>)
 800500c:	781b      	ldrb	r3, [r3, #0]
 800500e:	b2db      	uxtb	r3, r3
    /* USER CODE END INIT */
}
 8005010:	4618      	mov	r0, r3
 8005012:	3708      	adds	r7, #8
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}
 8005018:	20000008 	.word	0x20000008
 800501c:	0800a778 	.word	0x0800a778
 8005020:	0800a788 	.word	0x0800a788
 8005024:	0800a798 	.word	0x0800a798
 8005028:	0800a7a0 	.word	0x0800a7a0

0800502c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
    BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	4603      	mov	r3, r0
 8005034:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN STATUS */
    return RES_OK;
 8005036:	2300      	movs	r3, #0
    /* USER CODE END STATUS */
}
 8005038:	4618      	mov	r0, r3
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <USER_read>:
    BYTE pdrv,      /* Physical drive nmuber to identify the drive */
    BYTE *buff,     /* Data buffer to store read data */
    DWORD sector,   /* Sector address in LBA */
    UINT count      /* Number of sectors to read */
)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	60b9      	str	r1, [r7, #8]
 800504c:	607a      	str	r2, [r7, #4]
 800504e:	603b      	str	r3, [r7, #0]
 8005050:	4603      	mov	r3, r0
 8005052:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN READ */
    return SD_ReadDisk(buff, sector, count) == 0 ? RES_OK : RES_ERROR;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	b2db      	uxtb	r3, r3
 8005058:	461a      	mov	r2, r3
 800505a:	6879      	ldr	r1, [r7, #4]
 800505c:	68b8      	ldr	r0, [r7, #8]
 800505e:	f7ff fc01 	bl	8004864 <SD_ReadDisk>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	bf14      	ite	ne
 8005068:	2301      	movne	r3, #1
 800506a:	2300      	moveq	r3, #0
 800506c:	b2db      	uxtb	r3, r3
    /* USER CODE END READ */
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <USER_write>:
    BYTE pdrv,          /* Physical drive nmuber to identify the drive */
    const BYTE *buff,   /* Data to be written */
    DWORD sector,       /* Sector address in LBA */
    UINT count          /* Number of sectors to write */
)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b084      	sub	sp, #16
 800507a:	af00      	add	r7, sp, #0
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
 8005080:	603b      	str	r3, [r7, #0]
 8005082:	4603      	mov	r3, r0
 8005084:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN WRITE */
    /* USER CODE HERE */
    return SD_WriteDisk((uint8_t *)buff, sector, count) == 0 ? RES_OK : RES_ERROR;;
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	b2db      	uxtb	r3, r3
 800508a:	461a      	mov	r2, r3
 800508c:	6879      	ldr	r1, [r7, #4]
 800508e:	68b8      	ldr	r0, [r7, #8]
 8005090:	f7ff fc34 	bl	80048fc <SD_WriteDisk>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	bf14      	ite	ne
 800509a:	2301      	movne	r3, #1
 800509c:	2300      	moveq	r3, #0
 800509e:	b2db      	uxtb	r3, r3
    /* USER CODE END WRITE */
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <USER_ioctl>:
DRESULT USER_ioctl (
    BYTE pdrv,      /* Physical drive nmuber (0..) */
    BYTE cmd,       /* Control code */
    void *buff      /* Buffer to send/receive control data */
)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	4603      	mov	r3, r0
 80050b0:	603a      	str	r2, [r7, #0]
 80050b2:	71fb      	strb	r3, [r7, #7]
 80050b4:	460b      	mov	r3, r1
 80050b6:	71bb      	strb	r3, [r7, #6]
    /* USER CODE BEGIN IOCTL */
    return RES_OK;
 80050b8:	2300      	movs	r3, #0
    /* USER CODE END IOCTL */
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	370c      	adds	r7, #12
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
	...

080050c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80050c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005100 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80050cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80050ce:	e003      	b.n	80050d8 <LoopCopyDataInit>

080050d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80050d0:	4b0c      	ldr	r3, [pc, #48]	; (8005104 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80050d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80050d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80050d6:	3104      	adds	r1, #4

080050d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80050d8:	480b      	ldr	r0, [pc, #44]	; (8005108 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80050da:	4b0c      	ldr	r3, [pc, #48]	; (800510c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80050dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80050de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80050e0:	d3f6      	bcc.n	80050d0 <CopyDataInit>
  ldr  r2, =_sbss
 80050e2:	4a0b      	ldr	r2, [pc, #44]	; (8005110 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80050e4:	e002      	b.n	80050ec <LoopFillZerobss>

080050e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80050e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80050e8:	f842 3b04 	str.w	r3, [r2], #4

080050ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80050ec:	4b09      	ldr	r3, [pc, #36]	; (8005114 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80050ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80050f0:	d3f9      	bcc.n	80050e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80050f2:	f7ff ff55 	bl	8004fa0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80050f6:	f004 fa5b 	bl	80095b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80050fa:	f7fe fdd7 	bl	8003cac <main>
  bx  lr    
 80050fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005100:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005104:	0800a8f0 	.word	0x0800a8f0
  ldr  r0, =_sdata
 8005108:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800510c:	2000008c 	.word	0x2000008c
  ldr  r2, =_sbss
 8005110:	2000008c 	.word	0x2000008c
  ldr  r3, = _ebss
 8005114:	20000c8c 	.word	0x20000c8c

08005118 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005118:	e7fe      	b.n	8005118 <ADC_IRQHandler>
	...

0800511c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005120:	4b0e      	ldr	r3, [pc, #56]	; (800515c <HAL_Init+0x40>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a0d      	ldr	r2, [pc, #52]	; (800515c <HAL_Init+0x40>)
 8005126:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800512a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800512c:	4b0b      	ldr	r3, [pc, #44]	; (800515c <HAL_Init+0x40>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a0a      	ldr	r2, [pc, #40]	; (800515c <HAL_Init+0x40>)
 8005132:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005136:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005138:	4b08      	ldr	r3, [pc, #32]	; (800515c <HAL_Init+0x40>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a07      	ldr	r2, [pc, #28]	; (800515c <HAL_Init+0x40>)
 800513e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005142:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005144:	2003      	movs	r0, #3
 8005146:	f000 f8fa 	bl	800533e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800514a:	2000      	movs	r0, #0
 800514c:	f7ff fdf8 	bl	8004d40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005150:	f7ff fc32 	bl	80049b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	40023c00 	.word	0x40023c00

08005160 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005160:	b480      	push	{r7}
 8005162:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005164:	4b06      	ldr	r3, [pc, #24]	; (8005180 <HAL_IncTick+0x20>)
 8005166:	781b      	ldrb	r3, [r3, #0]
 8005168:	461a      	mov	r2, r3
 800516a:	4b06      	ldr	r3, [pc, #24]	; (8005184 <HAL_IncTick+0x24>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4413      	add	r3, r2
 8005170:	4a04      	ldr	r2, [pc, #16]	; (8005184 <HAL_IncTick+0x24>)
 8005172:	6013      	str	r3, [r2, #0]
}
 8005174:	bf00      	nop
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	20000024 	.word	0x20000024
 8005184:	20000c84 	.word	0x20000c84

08005188 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005188:	b480      	push	{r7}
 800518a:	af00      	add	r7, sp, #0
  return uwTick;
 800518c:	4b03      	ldr	r3, [pc, #12]	; (800519c <HAL_GetTick+0x14>)
 800518e:	681b      	ldr	r3, [r3, #0]
}
 8005190:	4618      	mov	r0, r3
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop
 800519c:	20000c84 	.word	0x20000c84

080051a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80051a8:	f7ff ffee 	bl	8005188 <HAL_GetTick>
 80051ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051b8:	d005      	beq.n	80051c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80051ba:	4b09      	ldr	r3, [pc, #36]	; (80051e0 <HAL_Delay+0x40>)
 80051bc:	781b      	ldrb	r3, [r3, #0]
 80051be:	461a      	mov	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	4413      	add	r3, r2
 80051c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80051c6:	bf00      	nop
 80051c8:	f7ff ffde 	bl	8005188 <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d8f7      	bhi.n	80051c8 <HAL_Delay+0x28>
  {
  }
}
 80051d8:	bf00      	nop
 80051da:	3710      	adds	r7, #16
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	20000024 	.word	0x20000024

080051e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b085      	sub	sp, #20
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f003 0307 	and.w	r3, r3, #7
 80051f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80051f4:	4b0c      	ldr	r3, [pc, #48]	; (8005228 <__NVIC_SetPriorityGrouping+0x44>)
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80051fa:	68ba      	ldr	r2, [r7, #8]
 80051fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005200:	4013      	ands	r3, r2
 8005202:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800520c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005210:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005216:	4a04      	ldr	r2, [pc, #16]	; (8005228 <__NVIC_SetPriorityGrouping+0x44>)
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	60d3      	str	r3, [r2, #12]
}
 800521c:	bf00      	nop
 800521e:	3714      	adds	r7, #20
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr
 8005228:	e000ed00 	.word	0xe000ed00

0800522c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800522c:	b480      	push	{r7}
 800522e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005230:	4b04      	ldr	r3, [pc, #16]	; (8005244 <__NVIC_GetPriorityGrouping+0x18>)
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	0a1b      	lsrs	r3, r3, #8
 8005236:	f003 0307 	and.w	r3, r3, #7
}
 800523a:	4618      	mov	r0, r3
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr
 8005244:	e000ed00 	.word	0xe000ed00

08005248 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	4603      	mov	r3, r0
 8005250:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005256:	2b00      	cmp	r3, #0
 8005258:	db0b      	blt.n	8005272 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800525a:	79fb      	ldrb	r3, [r7, #7]
 800525c:	f003 021f 	and.w	r2, r3, #31
 8005260:	4907      	ldr	r1, [pc, #28]	; (8005280 <__NVIC_EnableIRQ+0x38>)
 8005262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005266:	095b      	lsrs	r3, r3, #5
 8005268:	2001      	movs	r0, #1
 800526a:	fa00 f202 	lsl.w	r2, r0, r2
 800526e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005272:	bf00      	nop
 8005274:	370c      	adds	r7, #12
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr
 800527e:	bf00      	nop
 8005280:	e000e100 	.word	0xe000e100

08005284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005284:	b480      	push	{r7}
 8005286:	b083      	sub	sp, #12
 8005288:	af00      	add	r7, sp, #0
 800528a:	4603      	mov	r3, r0
 800528c:	6039      	str	r1, [r7, #0]
 800528e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005294:	2b00      	cmp	r3, #0
 8005296:	db0a      	blt.n	80052ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	b2da      	uxtb	r2, r3
 800529c:	490c      	ldr	r1, [pc, #48]	; (80052d0 <__NVIC_SetPriority+0x4c>)
 800529e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052a2:	0112      	lsls	r2, r2, #4
 80052a4:	b2d2      	uxtb	r2, r2
 80052a6:	440b      	add	r3, r1
 80052a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80052ac:	e00a      	b.n	80052c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	b2da      	uxtb	r2, r3
 80052b2:	4908      	ldr	r1, [pc, #32]	; (80052d4 <__NVIC_SetPriority+0x50>)
 80052b4:	79fb      	ldrb	r3, [r7, #7]
 80052b6:	f003 030f 	and.w	r3, r3, #15
 80052ba:	3b04      	subs	r3, #4
 80052bc:	0112      	lsls	r2, r2, #4
 80052be:	b2d2      	uxtb	r2, r2
 80052c0:	440b      	add	r3, r1
 80052c2:	761a      	strb	r2, [r3, #24]
}
 80052c4:	bf00      	nop
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr
 80052d0:	e000e100 	.word	0xe000e100
 80052d4:	e000ed00 	.word	0xe000ed00

080052d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052d8:	b480      	push	{r7}
 80052da:	b089      	sub	sp, #36	; 0x24
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f003 0307 	and.w	r3, r3, #7
 80052ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	f1c3 0307 	rsb	r3, r3, #7
 80052f2:	2b04      	cmp	r3, #4
 80052f4:	bf28      	it	cs
 80052f6:	2304      	movcs	r3, #4
 80052f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	3304      	adds	r3, #4
 80052fe:	2b06      	cmp	r3, #6
 8005300:	d902      	bls.n	8005308 <NVIC_EncodePriority+0x30>
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	3b03      	subs	r3, #3
 8005306:	e000      	b.n	800530a <NVIC_EncodePriority+0x32>
 8005308:	2300      	movs	r3, #0
 800530a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800530c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	fa02 f303 	lsl.w	r3, r2, r3
 8005316:	43da      	mvns	r2, r3
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	401a      	ands	r2, r3
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005320:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	fa01 f303 	lsl.w	r3, r1, r3
 800532a:	43d9      	mvns	r1, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005330:	4313      	orrs	r3, r2
         );
}
 8005332:	4618      	mov	r0, r3
 8005334:	3724      	adds	r7, #36	; 0x24
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr

0800533e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800533e:	b580      	push	{r7, lr}
 8005340:	b082      	sub	sp, #8
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f7ff ff4c 	bl	80051e4 <__NVIC_SetPriorityGrouping>
}
 800534c:	bf00      	nop
 800534e:	3708      	adds	r7, #8
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005354:	b580      	push	{r7, lr}
 8005356:	b086      	sub	sp, #24
 8005358:	af00      	add	r7, sp, #0
 800535a:	4603      	mov	r3, r0
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	607a      	str	r2, [r7, #4]
 8005360:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005362:	2300      	movs	r3, #0
 8005364:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005366:	f7ff ff61 	bl	800522c <__NVIC_GetPriorityGrouping>
 800536a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	68b9      	ldr	r1, [r7, #8]
 8005370:	6978      	ldr	r0, [r7, #20]
 8005372:	f7ff ffb1 	bl	80052d8 <NVIC_EncodePriority>
 8005376:	4602      	mov	r2, r0
 8005378:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800537c:	4611      	mov	r1, r2
 800537e:	4618      	mov	r0, r3
 8005380:	f7ff ff80 	bl	8005284 <__NVIC_SetPriority>
}
 8005384:	bf00      	nop
 8005386:	3718      	adds	r7, #24
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b082      	sub	sp, #8
 8005390:	af00      	add	r7, sp, #0
 8005392:	4603      	mov	r3, r0
 8005394:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800539a:	4618      	mov	r0, r3
 800539c:	f7ff ff54 	bl	8005248 <__NVIC_EnableIRQ>
}
 80053a0:	bf00      	nop
 80053a2:	3708      	adds	r7, #8
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}

080053a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b086      	sub	sp, #24
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80053b0:	2300      	movs	r3, #0
 80053b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80053b4:	f7ff fee8 	bl	8005188 <HAL_GetTick>
 80053b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d101      	bne.n	80053c4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e099      	b.n	80054f8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2202      	movs	r2, #2
 80053d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f022 0201 	bic.w	r2, r2, #1
 80053e2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80053e4:	e00f      	b.n	8005406 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80053e6:	f7ff fecf 	bl	8005188 <HAL_GetTick>
 80053ea:	4602      	mov	r2, r0
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	2b05      	cmp	r3, #5
 80053f2:	d908      	bls.n	8005406 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2220      	movs	r2, #32
 80053f8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2203      	movs	r2, #3
 80053fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005402:	2303      	movs	r3, #3
 8005404:	e078      	b.n	80054f8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0301 	and.w	r3, r3, #1
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1e8      	bne.n	80053e6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800541c:	697a      	ldr	r2, [r7, #20]
 800541e:	4b38      	ldr	r3, [pc, #224]	; (8005500 <HAL_DMA_Init+0x158>)
 8005420:	4013      	ands	r3, r2
 8005422:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	685a      	ldr	r2, [r3, #4]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005432:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	691b      	ldr	r3, [r3, #16]
 8005438:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800543e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	699b      	ldr	r3, [r3, #24]
 8005444:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800544a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6a1b      	ldr	r3, [r3, #32]
 8005450:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005452:	697a      	ldr	r2, [r7, #20]
 8005454:	4313      	orrs	r3, r2
 8005456:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800545c:	2b04      	cmp	r3, #4
 800545e:	d107      	bne.n	8005470 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005468:	4313      	orrs	r3, r2
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	4313      	orrs	r3, r2
 800546e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	697a      	ldr	r2, [r7, #20]
 8005476:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	f023 0307 	bic.w	r3, r3, #7
 8005486:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800548c:	697a      	ldr	r2, [r7, #20]
 800548e:	4313      	orrs	r3, r2
 8005490:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005496:	2b04      	cmp	r3, #4
 8005498:	d117      	bne.n	80054ca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800549e:	697a      	ldr	r2, [r7, #20]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d00e      	beq.n	80054ca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80054ac:	6878      	ldr	r0, [r7, #4]
 80054ae:	f000 f9e9 	bl	8005884 <DMA_CheckFifoParam>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d008      	beq.n	80054ca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2240      	movs	r2, #64	; 0x40
 80054bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80054c6:	2301      	movs	r3, #1
 80054c8:	e016      	b.n	80054f8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 f9a0 	bl	8005818 <DMA_CalcBaseAndBitshift>
 80054d8:	4603      	mov	r3, r0
 80054da:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054e0:	223f      	movs	r2, #63	; 0x3f
 80054e2:	409a      	lsls	r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2200      	movs	r2, #0
 80054ec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80054f6:	2300      	movs	r3, #0
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3718      	adds	r7, #24
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	f010803f 	.word	0xf010803f

08005504 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b086      	sub	sp, #24
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800550c:	2300      	movs	r3, #0
 800550e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005510:	4b92      	ldr	r3, [pc, #584]	; (800575c <HAL_DMA_IRQHandler+0x258>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a92      	ldr	r2, [pc, #584]	; (8005760 <HAL_DMA_IRQHandler+0x25c>)
 8005516:	fba2 2303 	umull	r2, r3, r2, r3
 800551a:	0a9b      	lsrs	r3, r3, #10
 800551c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005522:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800552e:	2208      	movs	r2, #8
 8005530:	409a      	lsls	r2, r3
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	4013      	ands	r3, r2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d01a      	beq.n	8005570 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0304 	and.w	r3, r3, #4
 8005544:	2b00      	cmp	r3, #0
 8005546:	d013      	beq.n	8005570 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f022 0204 	bic.w	r2, r2, #4
 8005556:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800555c:	2208      	movs	r2, #8
 800555e:	409a      	lsls	r2, r3
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005568:	f043 0201 	orr.w	r2, r3, #1
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005574:	2201      	movs	r2, #1
 8005576:	409a      	lsls	r2, r3
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	4013      	ands	r3, r2
 800557c:	2b00      	cmp	r3, #0
 800557e:	d012      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00b      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005592:	2201      	movs	r2, #1
 8005594:	409a      	lsls	r2, r3
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800559e:	f043 0202 	orr.w	r2, r3, #2
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055aa:	2204      	movs	r2, #4
 80055ac:	409a      	lsls	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	4013      	ands	r3, r2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d012      	beq.n	80055dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00b      	beq.n	80055dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055c8:	2204      	movs	r2, #4
 80055ca:	409a      	lsls	r2, r3
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055d4:	f043 0204 	orr.w	r2, r3, #4
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055e0:	2210      	movs	r2, #16
 80055e2:	409a      	lsls	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	4013      	ands	r3, r2
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d043      	beq.n	8005674 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0308 	and.w	r3, r3, #8
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d03c      	beq.n	8005674 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055fe:	2210      	movs	r2, #16
 8005600:	409a      	lsls	r2, r3
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005610:	2b00      	cmp	r3, #0
 8005612:	d018      	beq.n	8005646 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800561e:	2b00      	cmp	r3, #0
 8005620:	d108      	bne.n	8005634 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005626:	2b00      	cmp	r3, #0
 8005628:	d024      	beq.n	8005674 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	4798      	blx	r3
 8005632:	e01f      	b.n	8005674 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005638:	2b00      	cmp	r3, #0
 800563a:	d01b      	beq.n	8005674 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	4798      	blx	r3
 8005644:	e016      	b.n	8005674 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005650:	2b00      	cmp	r3, #0
 8005652:	d107      	bne.n	8005664 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f022 0208 	bic.w	r2, r2, #8
 8005662:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005668:	2b00      	cmp	r3, #0
 800566a:	d003      	beq.n	8005674 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005678:	2220      	movs	r2, #32
 800567a:	409a      	lsls	r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	4013      	ands	r3, r2
 8005680:	2b00      	cmp	r3, #0
 8005682:	f000 808e 	beq.w	80057a2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0310 	and.w	r3, r3, #16
 8005690:	2b00      	cmp	r3, #0
 8005692:	f000 8086 	beq.w	80057a2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800569a:	2220      	movs	r2, #32
 800569c:	409a      	lsls	r2, r3
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b05      	cmp	r3, #5
 80056ac:	d136      	bne.n	800571c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f022 0216 	bic.w	r2, r2, #22
 80056bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	695a      	ldr	r2, [r3, #20]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d103      	bne.n	80056de <HAL_DMA_IRQHandler+0x1da>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d007      	beq.n	80056ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f022 0208 	bic.w	r2, r2, #8
 80056ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056f2:	223f      	movs	r2, #63	; 0x3f
 80056f4:	409a      	lsls	r2, r3
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800570e:	2b00      	cmp	r3, #0
 8005710:	d07d      	beq.n	800580e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	4798      	blx	r3
        }
        return;
 800571a:	e078      	b.n	800580e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005726:	2b00      	cmp	r3, #0
 8005728:	d01c      	beq.n	8005764 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d108      	bne.n	800574a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800573c:	2b00      	cmp	r3, #0
 800573e:	d030      	beq.n	80057a2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	4798      	blx	r3
 8005748:	e02b      	b.n	80057a2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800574e:	2b00      	cmp	r3, #0
 8005750:	d027      	beq.n	80057a2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	4798      	blx	r3
 800575a:	e022      	b.n	80057a2 <HAL_DMA_IRQHandler+0x29e>
 800575c:	20000004 	.word	0x20000004
 8005760:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800576e:	2b00      	cmp	r3, #0
 8005770:	d10f      	bne.n	8005792 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f022 0210 	bic.w	r2, r2, #16
 8005780:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2201      	movs	r2, #1
 800578e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005796:	2b00      	cmp	r3, #0
 8005798:	d003      	beq.n	80057a2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d032      	beq.n	8005810 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ae:	f003 0301 	and.w	r3, r3, #1
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d022      	beq.n	80057fc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2205      	movs	r2, #5
 80057ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f022 0201 	bic.w	r2, r2, #1
 80057cc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	3301      	adds	r3, #1
 80057d2:	60bb      	str	r3, [r7, #8]
 80057d4:	697a      	ldr	r2, [r7, #20]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d307      	bcc.n	80057ea <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 0301 	and.w	r3, r3, #1
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d1f2      	bne.n	80057ce <HAL_DMA_IRQHandler+0x2ca>
 80057e8:	e000      	b.n	80057ec <HAL_DMA_IRQHandler+0x2e8>
          break;
 80057ea:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005800:	2b00      	cmp	r3, #0
 8005802:	d005      	beq.n	8005810 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	4798      	blx	r3
 800580c:	e000      	b.n	8005810 <HAL_DMA_IRQHandler+0x30c>
        return;
 800580e:	bf00      	nop
    }
  }
}
 8005810:	3718      	adds	r7, #24
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop

08005818 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005818:	b480      	push	{r7}
 800581a:	b085      	sub	sp, #20
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	b2db      	uxtb	r3, r3
 8005826:	3b10      	subs	r3, #16
 8005828:	4a14      	ldr	r2, [pc, #80]	; (800587c <DMA_CalcBaseAndBitshift+0x64>)
 800582a:	fba2 2303 	umull	r2, r3, r2, r3
 800582e:	091b      	lsrs	r3, r3, #4
 8005830:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005832:	4a13      	ldr	r2, [pc, #76]	; (8005880 <DMA_CalcBaseAndBitshift+0x68>)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	4413      	add	r3, r2
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	461a      	mov	r2, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2b03      	cmp	r3, #3
 8005844:	d909      	bls.n	800585a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800584e:	f023 0303 	bic.w	r3, r3, #3
 8005852:	1d1a      	adds	r2, r3, #4
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	659a      	str	r2, [r3, #88]	; 0x58
 8005858:	e007      	b.n	800586a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005862:	f023 0303 	bic.w	r3, r3, #3
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800586e:	4618      	mov	r0, r3
 8005870:	3714      	adds	r7, #20
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	aaaaaaab 	.word	0xaaaaaaab
 8005880:	0800a840 	.word	0x0800a840

08005884 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005884:	b480      	push	{r7}
 8005886:	b085      	sub	sp, #20
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800588c:	2300      	movs	r3, #0
 800588e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005894:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d11f      	bne.n	80058de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	2b03      	cmp	r3, #3
 80058a2:	d855      	bhi.n	8005950 <DMA_CheckFifoParam+0xcc>
 80058a4:	a201      	add	r2, pc, #4	; (adr r2, 80058ac <DMA_CheckFifoParam+0x28>)
 80058a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058aa:	bf00      	nop
 80058ac:	080058bd 	.word	0x080058bd
 80058b0:	080058cf 	.word	0x080058cf
 80058b4:	080058bd 	.word	0x080058bd
 80058b8:	08005951 	.word	0x08005951
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d045      	beq.n	8005954 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058cc:	e042      	b.n	8005954 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80058d6:	d13f      	bne.n	8005958 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058dc:	e03c      	b.n	8005958 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058e6:	d121      	bne.n	800592c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	2b03      	cmp	r3, #3
 80058ec:	d836      	bhi.n	800595c <DMA_CheckFifoParam+0xd8>
 80058ee:	a201      	add	r2, pc, #4	; (adr r2, 80058f4 <DMA_CheckFifoParam+0x70>)
 80058f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f4:	08005905 	.word	0x08005905
 80058f8:	0800590b 	.word	0x0800590b
 80058fc:	08005905 	.word	0x08005905
 8005900:	0800591d 	.word	0x0800591d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	73fb      	strb	r3, [r7, #15]
      break;
 8005908:	e02f      	b.n	800596a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800590e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005912:	2b00      	cmp	r3, #0
 8005914:	d024      	beq.n	8005960 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800591a:	e021      	b.n	8005960 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005920:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005924:	d11e      	bne.n	8005964 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800592a:	e01b      	b.n	8005964 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	2b02      	cmp	r3, #2
 8005930:	d902      	bls.n	8005938 <DMA_CheckFifoParam+0xb4>
 8005932:	2b03      	cmp	r3, #3
 8005934:	d003      	beq.n	800593e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005936:	e018      	b.n	800596a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	73fb      	strb	r3, [r7, #15]
      break;
 800593c:	e015      	b.n	800596a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005942:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00e      	beq.n	8005968 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	73fb      	strb	r3, [r7, #15]
      break;
 800594e:	e00b      	b.n	8005968 <DMA_CheckFifoParam+0xe4>
      break;
 8005950:	bf00      	nop
 8005952:	e00a      	b.n	800596a <DMA_CheckFifoParam+0xe6>
      break;
 8005954:	bf00      	nop
 8005956:	e008      	b.n	800596a <DMA_CheckFifoParam+0xe6>
      break;
 8005958:	bf00      	nop
 800595a:	e006      	b.n	800596a <DMA_CheckFifoParam+0xe6>
      break;
 800595c:	bf00      	nop
 800595e:	e004      	b.n	800596a <DMA_CheckFifoParam+0xe6>
      break;
 8005960:	bf00      	nop
 8005962:	e002      	b.n	800596a <DMA_CheckFifoParam+0xe6>
      break;   
 8005964:	bf00      	nop
 8005966:	e000      	b.n	800596a <DMA_CheckFifoParam+0xe6>
      break;
 8005968:	bf00      	nop
    }
  } 
  
  return status; 
 800596a:	7bfb      	ldrb	r3, [r7, #15]
}
 800596c:	4618      	mov	r0, r3
 800596e:	3714      	adds	r7, #20
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005978:	b480      	push	{r7}
 800597a:	b089      	sub	sp, #36	; 0x24
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005982:	2300      	movs	r3, #0
 8005984:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005986:	2300      	movs	r3, #0
 8005988:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800598a:	2300      	movs	r3, #0
 800598c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800598e:	2300      	movs	r3, #0
 8005990:	61fb      	str	r3, [r7, #28]
 8005992:	e16b      	b.n	8005c6c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005994:	2201      	movs	r2, #1
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	fa02 f303 	lsl.w	r3, r2, r3
 800599c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	4013      	ands	r3, r2
 80059a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	f040 815a 	bne.w	8005c66 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d00b      	beq.n	80059d2 <HAL_GPIO_Init+0x5a>
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d007      	beq.n	80059d2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80059c6:	2b11      	cmp	r3, #17
 80059c8:	d003      	beq.n	80059d2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	2b12      	cmp	r3, #18
 80059d0:	d130      	bne.n	8005a34 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	005b      	lsls	r3, r3, #1
 80059dc:	2203      	movs	r2, #3
 80059de:	fa02 f303 	lsl.w	r3, r2, r3
 80059e2:	43db      	mvns	r3, r3
 80059e4:	69ba      	ldr	r2, [r7, #24]
 80059e6:	4013      	ands	r3, r2
 80059e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	68da      	ldr	r2, [r3, #12]
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	005b      	lsls	r3, r3, #1
 80059f2:	fa02 f303 	lsl.w	r3, r2, r3
 80059f6:	69ba      	ldr	r2, [r7, #24]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	69ba      	ldr	r2, [r7, #24]
 8005a00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a08:	2201      	movs	r2, #1
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a10:	43db      	mvns	r3, r3
 8005a12:	69ba      	ldr	r2, [r7, #24]
 8005a14:	4013      	ands	r3, r2
 8005a16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	091b      	lsrs	r3, r3, #4
 8005a1e:	f003 0201 	and.w	r2, r3, #1
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	fa02 f303 	lsl.w	r3, r2, r3
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	69ba      	ldr	r2, [r7, #24]
 8005a32:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	005b      	lsls	r3, r3, #1
 8005a3e:	2203      	movs	r2, #3
 8005a40:	fa02 f303 	lsl.w	r3, r2, r3
 8005a44:	43db      	mvns	r3, r3
 8005a46:	69ba      	ldr	r2, [r7, #24]
 8005a48:	4013      	ands	r3, r2
 8005a4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	689a      	ldr	r2, [r3, #8]
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	005b      	lsls	r3, r3, #1
 8005a54:	fa02 f303 	lsl.w	r3, r2, r3
 8005a58:	69ba      	ldr	r2, [r7, #24]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	69ba      	ldr	r2, [r7, #24]
 8005a62:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d003      	beq.n	8005a74 <HAL_GPIO_Init+0xfc>
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	2b12      	cmp	r3, #18
 8005a72:	d123      	bne.n	8005abc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a74:	69fb      	ldr	r3, [r7, #28]
 8005a76:	08da      	lsrs	r2, r3, #3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	3208      	adds	r2, #8
 8005a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	f003 0307 	and.w	r3, r3, #7
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	220f      	movs	r2, #15
 8005a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a90:	43db      	mvns	r3, r3
 8005a92:	69ba      	ldr	r2, [r7, #24]
 8005a94:	4013      	ands	r3, r2
 8005a96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	691a      	ldr	r2, [r3, #16]
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	f003 0307 	and.w	r3, r3, #7
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa8:	69ba      	ldr	r2, [r7, #24]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	08da      	lsrs	r2, r3, #3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	3208      	adds	r2, #8
 8005ab6:	69b9      	ldr	r1, [r7, #24]
 8005ab8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	005b      	lsls	r3, r3, #1
 8005ac6:	2203      	movs	r2, #3
 8005ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8005acc:	43db      	mvns	r3, r3
 8005ace:	69ba      	ldr	r2, [r7, #24]
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	f003 0203 	and.w	r2, r3, #3
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	005b      	lsls	r3, r3, #1
 8005ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae4:	69ba      	ldr	r2, [r7, #24]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	69ba      	ldr	r2, [r7, #24]
 8005aee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f000 80b4 	beq.w	8005c66 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005afe:	2300      	movs	r3, #0
 8005b00:	60fb      	str	r3, [r7, #12]
 8005b02:	4b5f      	ldr	r3, [pc, #380]	; (8005c80 <HAL_GPIO_Init+0x308>)
 8005b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b06:	4a5e      	ldr	r2, [pc, #376]	; (8005c80 <HAL_GPIO_Init+0x308>)
 8005b08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b0c:	6453      	str	r3, [r2, #68]	; 0x44
 8005b0e:	4b5c      	ldr	r3, [pc, #368]	; (8005c80 <HAL_GPIO_Init+0x308>)
 8005b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b16:	60fb      	str	r3, [r7, #12]
 8005b18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b1a:	4a5a      	ldr	r2, [pc, #360]	; (8005c84 <HAL_GPIO_Init+0x30c>)
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	089b      	lsrs	r3, r3, #2
 8005b20:	3302      	adds	r3, #2
 8005b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005b28:	69fb      	ldr	r3, [r7, #28]
 8005b2a:	f003 0303 	and.w	r3, r3, #3
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	220f      	movs	r2, #15
 8005b32:	fa02 f303 	lsl.w	r3, r2, r3
 8005b36:	43db      	mvns	r3, r3
 8005b38:	69ba      	ldr	r2, [r7, #24]
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4a51      	ldr	r2, [pc, #324]	; (8005c88 <HAL_GPIO_Init+0x310>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d02b      	beq.n	8005b9e <HAL_GPIO_Init+0x226>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a50      	ldr	r2, [pc, #320]	; (8005c8c <HAL_GPIO_Init+0x314>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d025      	beq.n	8005b9a <HAL_GPIO_Init+0x222>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a4f      	ldr	r2, [pc, #316]	; (8005c90 <HAL_GPIO_Init+0x318>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d01f      	beq.n	8005b96 <HAL_GPIO_Init+0x21e>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a4e      	ldr	r2, [pc, #312]	; (8005c94 <HAL_GPIO_Init+0x31c>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d019      	beq.n	8005b92 <HAL_GPIO_Init+0x21a>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a4d      	ldr	r2, [pc, #308]	; (8005c98 <HAL_GPIO_Init+0x320>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d013      	beq.n	8005b8e <HAL_GPIO_Init+0x216>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a4c      	ldr	r2, [pc, #304]	; (8005c9c <HAL_GPIO_Init+0x324>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d00d      	beq.n	8005b8a <HAL_GPIO_Init+0x212>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a4b      	ldr	r2, [pc, #300]	; (8005ca0 <HAL_GPIO_Init+0x328>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d007      	beq.n	8005b86 <HAL_GPIO_Init+0x20e>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a4a      	ldr	r2, [pc, #296]	; (8005ca4 <HAL_GPIO_Init+0x32c>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d101      	bne.n	8005b82 <HAL_GPIO_Init+0x20a>
 8005b7e:	2307      	movs	r3, #7
 8005b80:	e00e      	b.n	8005ba0 <HAL_GPIO_Init+0x228>
 8005b82:	2308      	movs	r3, #8
 8005b84:	e00c      	b.n	8005ba0 <HAL_GPIO_Init+0x228>
 8005b86:	2306      	movs	r3, #6
 8005b88:	e00a      	b.n	8005ba0 <HAL_GPIO_Init+0x228>
 8005b8a:	2305      	movs	r3, #5
 8005b8c:	e008      	b.n	8005ba0 <HAL_GPIO_Init+0x228>
 8005b8e:	2304      	movs	r3, #4
 8005b90:	e006      	b.n	8005ba0 <HAL_GPIO_Init+0x228>
 8005b92:	2303      	movs	r3, #3
 8005b94:	e004      	b.n	8005ba0 <HAL_GPIO_Init+0x228>
 8005b96:	2302      	movs	r3, #2
 8005b98:	e002      	b.n	8005ba0 <HAL_GPIO_Init+0x228>
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e000      	b.n	8005ba0 <HAL_GPIO_Init+0x228>
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	69fa      	ldr	r2, [r7, #28]
 8005ba2:	f002 0203 	and.w	r2, r2, #3
 8005ba6:	0092      	lsls	r2, r2, #2
 8005ba8:	4093      	lsls	r3, r2
 8005baa:	69ba      	ldr	r2, [r7, #24]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005bb0:	4934      	ldr	r1, [pc, #208]	; (8005c84 <HAL_GPIO_Init+0x30c>)
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	089b      	lsrs	r3, r3, #2
 8005bb6:	3302      	adds	r3, #2
 8005bb8:	69ba      	ldr	r2, [r7, #24]
 8005bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005bbe:	4b3a      	ldr	r3, [pc, #232]	; (8005ca8 <HAL_GPIO_Init+0x330>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	43db      	mvns	r3, r3
 8005bc8:	69ba      	ldr	r2, [r7, #24]
 8005bca:	4013      	ands	r3, r2
 8005bcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d003      	beq.n	8005be2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005bda:	69ba      	ldr	r2, [r7, #24]
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005be2:	4a31      	ldr	r2, [pc, #196]	; (8005ca8 <HAL_GPIO_Init+0x330>)
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005be8:	4b2f      	ldr	r3, [pc, #188]	; (8005ca8 <HAL_GPIO_Init+0x330>)
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	43db      	mvns	r3, r3
 8005bf2:	69ba      	ldr	r2, [r7, #24]
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d003      	beq.n	8005c0c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005c04:	69ba      	ldr	r2, [r7, #24]
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c0c:	4a26      	ldr	r2, [pc, #152]	; (8005ca8 <HAL_GPIO_Init+0x330>)
 8005c0e:	69bb      	ldr	r3, [r7, #24]
 8005c10:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005c12:	4b25      	ldr	r3, [pc, #148]	; (8005ca8 <HAL_GPIO_Init+0x330>)
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	43db      	mvns	r3, r3
 8005c1c:	69ba      	ldr	r2, [r7, #24]
 8005c1e:	4013      	ands	r3, r2
 8005c20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d003      	beq.n	8005c36 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005c2e:	69ba      	ldr	r2, [r7, #24]
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005c36:	4a1c      	ldr	r2, [pc, #112]	; (8005ca8 <HAL_GPIO_Init+0x330>)
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005c3c:	4b1a      	ldr	r3, [pc, #104]	; (8005ca8 <HAL_GPIO_Init+0x330>)
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	43db      	mvns	r3, r3
 8005c46:	69ba      	ldr	r2, [r7, #24]
 8005c48:	4013      	ands	r3, r2
 8005c4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d003      	beq.n	8005c60 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005c58:	69ba      	ldr	r2, [r7, #24]
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c60:	4a11      	ldr	r2, [pc, #68]	; (8005ca8 <HAL_GPIO_Init+0x330>)
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	3301      	adds	r3, #1
 8005c6a:	61fb      	str	r3, [r7, #28]
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	2b0f      	cmp	r3, #15
 8005c70:	f67f ae90 	bls.w	8005994 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005c74:	bf00      	nop
 8005c76:	3724      	adds	r7, #36	; 0x24
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr
 8005c80:	40023800 	.word	0x40023800
 8005c84:	40013800 	.word	0x40013800
 8005c88:	40020000 	.word	0x40020000
 8005c8c:	40020400 	.word	0x40020400
 8005c90:	40020800 	.word	0x40020800
 8005c94:	40020c00 	.word	0x40020c00
 8005c98:	40021000 	.word	0x40021000
 8005c9c:	40021400 	.word	0x40021400
 8005ca0:	40021800 	.word	0x40021800
 8005ca4:	40021c00 	.word	0x40021c00
 8005ca8:	40013c00 	.word	0x40013c00

08005cac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b087      	sub	sp, #28
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	617b      	str	r3, [r7, #20]
 8005cc6:	e0cd      	b.n	8005e64 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005cc8:	2201      	movs	r2, #1
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005cd2:	683a      	ldr	r2, [r7, #0]
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	f040 80bd 	bne.w	8005e5e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005ce4:	4a64      	ldr	r2, [pc, #400]	; (8005e78 <HAL_GPIO_DeInit+0x1cc>)
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	089b      	lsrs	r3, r3, #2
 8005cea:	3302      	adds	r3, #2
 8005cec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cf0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	f003 0303 	and.w	r3, r3, #3
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	220f      	movs	r2, #15
 8005cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	4013      	ands	r3, r2
 8005d04:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a5c      	ldr	r2, [pc, #368]	; (8005e7c <HAL_GPIO_DeInit+0x1d0>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d02b      	beq.n	8005d66 <HAL_GPIO_DeInit+0xba>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a5b      	ldr	r2, [pc, #364]	; (8005e80 <HAL_GPIO_DeInit+0x1d4>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d025      	beq.n	8005d62 <HAL_GPIO_DeInit+0xb6>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a5a      	ldr	r2, [pc, #360]	; (8005e84 <HAL_GPIO_DeInit+0x1d8>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d01f      	beq.n	8005d5e <HAL_GPIO_DeInit+0xb2>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a59      	ldr	r2, [pc, #356]	; (8005e88 <HAL_GPIO_DeInit+0x1dc>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d019      	beq.n	8005d5a <HAL_GPIO_DeInit+0xae>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a58      	ldr	r2, [pc, #352]	; (8005e8c <HAL_GPIO_DeInit+0x1e0>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d013      	beq.n	8005d56 <HAL_GPIO_DeInit+0xaa>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a57      	ldr	r2, [pc, #348]	; (8005e90 <HAL_GPIO_DeInit+0x1e4>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d00d      	beq.n	8005d52 <HAL_GPIO_DeInit+0xa6>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a56      	ldr	r2, [pc, #344]	; (8005e94 <HAL_GPIO_DeInit+0x1e8>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d007      	beq.n	8005d4e <HAL_GPIO_DeInit+0xa2>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a55      	ldr	r2, [pc, #340]	; (8005e98 <HAL_GPIO_DeInit+0x1ec>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d101      	bne.n	8005d4a <HAL_GPIO_DeInit+0x9e>
 8005d46:	2307      	movs	r3, #7
 8005d48:	e00e      	b.n	8005d68 <HAL_GPIO_DeInit+0xbc>
 8005d4a:	2308      	movs	r3, #8
 8005d4c:	e00c      	b.n	8005d68 <HAL_GPIO_DeInit+0xbc>
 8005d4e:	2306      	movs	r3, #6
 8005d50:	e00a      	b.n	8005d68 <HAL_GPIO_DeInit+0xbc>
 8005d52:	2305      	movs	r3, #5
 8005d54:	e008      	b.n	8005d68 <HAL_GPIO_DeInit+0xbc>
 8005d56:	2304      	movs	r3, #4
 8005d58:	e006      	b.n	8005d68 <HAL_GPIO_DeInit+0xbc>
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	e004      	b.n	8005d68 <HAL_GPIO_DeInit+0xbc>
 8005d5e:	2302      	movs	r3, #2
 8005d60:	e002      	b.n	8005d68 <HAL_GPIO_DeInit+0xbc>
 8005d62:	2301      	movs	r3, #1
 8005d64:	e000      	b.n	8005d68 <HAL_GPIO_DeInit+0xbc>
 8005d66:	2300      	movs	r3, #0
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	f002 0203 	and.w	r2, r2, #3
 8005d6e:	0092      	lsls	r2, r2, #2
 8005d70:	4093      	lsls	r3, r2
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d132      	bne.n	8005dde <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005d78:	4b48      	ldr	r3, [pc, #288]	; (8005e9c <HAL_GPIO_DeInit+0x1f0>)
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	43db      	mvns	r3, r3
 8005d80:	4946      	ldr	r1, [pc, #280]	; (8005e9c <HAL_GPIO_DeInit+0x1f0>)
 8005d82:	4013      	ands	r3, r2
 8005d84:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005d86:	4b45      	ldr	r3, [pc, #276]	; (8005e9c <HAL_GPIO_DeInit+0x1f0>)
 8005d88:	685a      	ldr	r2, [r3, #4]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	43db      	mvns	r3, r3
 8005d8e:	4943      	ldr	r1, [pc, #268]	; (8005e9c <HAL_GPIO_DeInit+0x1f0>)
 8005d90:	4013      	ands	r3, r2
 8005d92:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005d94:	4b41      	ldr	r3, [pc, #260]	; (8005e9c <HAL_GPIO_DeInit+0x1f0>)
 8005d96:	689a      	ldr	r2, [r3, #8]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	43db      	mvns	r3, r3
 8005d9c:	493f      	ldr	r1, [pc, #252]	; (8005e9c <HAL_GPIO_DeInit+0x1f0>)
 8005d9e:	4013      	ands	r3, r2
 8005da0:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005da2:	4b3e      	ldr	r3, [pc, #248]	; (8005e9c <HAL_GPIO_DeInit+0x1f0>)
 8005da4:	68da      	ldr	r2, [r3, #12]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	43db      	mvns	r3, r3
 8005daa:	493c      	ldr	r1, [pc, #240]	; (8005e9c <HAL_GPIO_DeInit+0x1f0>)
 8005dac:	4013      	ands	r3, r2
 8005dae:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	f003 0303 	and.w	r3, r3, #3
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	220f      	movs	r2, #15
 8005dba:	fa02 f303 	lsl.w	r3, r2, r3
 8005dbe:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005dc0:	4a2d      	ldr	r2, [pc, #180]	; (8005e78 <HAL_GPIO_DeInit+0x1cc>)
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	089b      	lsrs	r3, r3, #2
 8005dc6:	3302      	adds	r3, #2
 8005dc8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	43da      	mvns	r2, r3
 8005dd0:	4829      	ldr	r0, [pc, #164]	; (8005e78 <HAL_GPIO_DeInit+0x1cc>)
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	089b      	lsrs	r3, r3, #2
 8005dd6:	400a      	ands	r2, r1
 8005dd8:	3302      	adds	r3, #2
 8005dda:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	005b      	lsls	r3, r3, #1
 8005de6:	2103      	movs	r1, #3
 8005de8:	fa01 f303 	lsl.w	r3, r1, r3
 8005dec:	43db      	mvns	r3, r3
 8005dee:	401a      	ands	r2, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	08da      	lsrs	r2, r3, #3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	3208      	adds	r2, #8
 8005dfc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	f003 0307 	and.w	r3, r3, #7
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	220f      	movs	r2, #15
 8005e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e0e:	43db      	mvns	r3, r3
 8005e10:	697a      	ldr	r2, [r7, #20]
 8005e12:	08d2      	lsrs	r2, r2, #3
 8005e14:	4019      	ands	r1, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	3208      	adds	r2, #8
 8005e1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	68da      	ldr	r2, [r3, #12]
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	005b      	lsls	r3, r3, #1
 8005e26:	2103      	movs	r1, #3
 8005e28:	fa01 f303 	lsl.w	r3, r1, r3
 8005e2c:	43db      	mvns	r3, r3
 8005e2e:	401a      	ands	r2, r3
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685a      	ldr	r2, [r3, #4]
 8005e38:	2101      	movs	r1, #1
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e40:	43db      	mvns	r3, r3
 8005e42:	401a      	ands	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	689a      	ldr	r2, [r3, #8]
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	005b      	lsls	r3, r3, #1
 8005e50:	2103      	movs	r1, #3
 8005e52:	fa01 f303 	lsl.w	r3, r1, r3
 8005e56:	43db      	mvns	r3, r3
 8005e58:	401a      	ands	r2, r3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	3301      	adds	r3, #1
 8005e62:	617b      	str	r3, [r7, #20]
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	2b0f      	cmp	r3, #15
 8005e68:	f67f af2e 	bls.w	8005cc8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005e6c:	bf00      	nop
 8005e6e:	371c      	adds	r7, #28
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr
 8005e78:	40013800 	.word	0x40013800
 8005e7c:	40020000 	.word	0x40020000
 8005e80:	40020400 	.word	0x40020400
 8005e84:	40020800 	.word	0x40020800
 8005e88:	40020c00 	.word	0x40020c00
 8005e8c:	40021000 	.word	0x40021000
 8005e90:	40021400 	.word	0x40021400
 8005e94:	40021800 	.word	0x40021800
 8005e98:	40021c00 	.word	0x40021c00
 8005e9c:	40013c00 	.word	0x40013c00

08005ea0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	460b      	mov	r3, r1
 8005eaa:	807b      	strh	r3, [r7, #2]
 8005eac:	4613      	mov	r3, r2
 8005eae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005eb0:	787b      	ldrb	r3, [r7, #1]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d003      	beq.n	8005ebe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005eb6:	887a      	ldrh	r2, [r7, #2]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005ebc:	e003      	b.n	8005ec6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005ebe:	887b      	ldrh	r3, [r7, #2]
 8005ec0:	041a      	lsls	r2, r3, #16
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	619a      	str	r2, [r3, #24]
}
 8005ec6:	bf00      	nop
 8005ec8:	370c      	adds	r7, #12
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr

08005ed2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b083      	sub	sp, #12
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
 8005eda:	460b      	mov	r3, r1
 8005edc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	695a      	ldr	r2, [r3, #20]
 8005ee2:	887b      	ldrh	r3, [r7, #2]
 8005ee4:	401a      	ands	r2, r3
 8005ee6:	887b      	ldrh	r3, [r7, #2]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d104      	bne.n	8005ef6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005eec:	887b      	ldrh	r3, [r7, #2]
 8005eee:	041a      	lsls	r2, r3, #16
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8005ef4:	e002      	b.n	8005efc <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8005ef6:	887a      	ldrh	r2, [r7, #2]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	619a      	str	r2, [r3, #24]
}
 8005efc:	bf00      	nop
 8005efe:	370c      	adds	r7, #12
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b082      	sub	sp, #8
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	4603      	mov	r3, r0
 8005f10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005f12:	4b08      	ldr	r3, [pc, #32]	; (8005f34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005f14:	695a      	ldr	r2, [r3, #20]
 8005f16:	88fb      	ldrh	r3, [r7, #6]
 8005f18:	4013      	ands	r3, r2
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d006      	beq.n	8005f2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005f1e:	4a05      	ldr	r2, [pc, #20]	; (8005f34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005f20:	88fb      	ldrh	r3, [r7, #6]
 8005f22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005f24:	88fb      	ldrh	r3, [r7, #6]
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7fe f95a 	bl	80041e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005f2c:	bf00      	nop
 8005f2e:	3708      	adds	r7, #8
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	40013c00 	.word	0x40013c00

08005f38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b084      	sub	sp, #16
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e11f      	b.n	800618a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d106      	bne.n	8005f64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f7fe fd52 	bl	8004a08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2224      	movs	r2, #36	; 0x24
 8005f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f022 0201 	bic.w	r2, r2, #1
 8005f7a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f8a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f9a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005f9c:	f001 f9de 	bl	800735c <HAL_RCC_GetPCLK1Freq>
 8005fa0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	4a7b      	ldr	r2, [pc, #492]	; (8006194 <HAL_I2C_Init+0x25c>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d807      	bhi.n	8005fbc <HAL_I2C_Init+0x84>
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	4a7a      	ldr	r2, [pc, #488]	; (8006198 <HAL_I2C_Init+0x260>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	bf94      	ite	ls
 8005fb4:	2301      	movls	r3, #1
 8005fb6:	2300      	movhi	r3, #0
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	e006      	b.n	8005fca <HAL_I2C_Init+0x92>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	4a77      	ldr	r2, [pc, #476]	; (800619c <HAL_I2C_Init+0x264>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	bf94      	ite	ls
 8005fc4:	2301      	movls	r3, #1
 8005fc6:	2300      	movhi	r3, #0
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d001      	beq.n	8005fd2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e0db      	b.n	800618a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	4a72      	ldr	r2, [pc, #456]	; (80061a0 <HAL_I2C_Init+0x268>)
 8005fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fda:	0c9b      	lsrs	r3, r3, #18
 8005fdc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68ba      	ldr	r2, [r7, #8]
 8005fee:	430a      	orrs	r2, r1
 8005ff0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	6a1b      	ldr	r3, [r3, #32]
 8005ff8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	4a64      	ldr	r2, [pc, #400]	; (8006194 <HAL_I2C_Init+0x25c>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d802      	bhi.n	800600c <HAL_I2C_Init+0xd4>
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	3301      	adds	r3, #1
 800600a:	e009      	b.n	8006020 <HAL_I2C_Init+0xe8>
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006012:	fb02 f303 	mul.w	r3, r2, r3
 8006016:	4a63      	ldr	r2, [pc, #396]	; (80061a4 <HAL_I2C_Init+0x26c>)
 8006018:	fba2 2303 	umull	r2, r3, r2, r3
 800601c:	099b      	lsrs	r3, r3, #6
 800601e:	3301      	adds	r3, #1
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	6812      	ldr	r2, [r2, #0]
 8006024:	430b      	orrs	r3, r1
 8006026:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	69db      	ldr	r3, [r3, #28]
 800602e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006032:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	4956      	ldr	r1, [pc, #344]	; (8006194 <HAL_I2C_Init+0x25c>)
 800603c:	428b      	cmp	r3, r1
 800603e:	d80d      	bhi.n	800605c <HAL_I2C_Init+0x124>
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	1e59      	subs	r1, r3, #1
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	005b      	lsls	r3, r3, #1
 800604a:	fbb1 f3f3 	udiv	r3, r1, r3
 800604e:	3301      	adds	r3, #1
 8006050:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006054:	2b04      	cmp	r3, #4
 8006056:	bf38      	it	cc
 8006058:	2304      	movcc	r3, #4
 800605a:	e04f      	b.n	80060fc <HAL_I2C_Init+0x1c4>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d111      	bne.n	8006088 <HAL_I2C_Init+0x150>
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	1e58      	subs	r0, r3, #1
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6859      	ldr	r1, [r3, #4]
 800606c:	460b      	mov	r3, r1
 800606e:	005b      	lsls	r3, r3, #1
 8006070:	440b      	add	r3, r1
 8006072:	fbb0 f3f3 	udiv	r3, r0, r3
 8006076:	3301      	adds	r3, #1
 8006078:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800607c:	2b00      	cmp	r3, #0
 800607e:	bf0c      	ite	eq
 8006080:	2301      	moveq	r3, #1
 8006082:	2300      	movne	r3, #0
 8006084:	b2db      	uxtb	r3, r3
 8006086:	e012      	b.n	80060ae <HAL_I2C_Init+0x176>
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	1e58      	subs	r0, r3, #1
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6859      	ldr	r1, [r3, #4]
 8006090:	460b      	mov	r3, r1
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	440b      	add	r3, r1
 8006096:	0099      	lsls	r1, r3, #2
 8006098:	440b      	add	r3, r1
 800609a:	fbb0 f3f3 	udiv	r3, r0, r3
 800609e:	3301      	adds	r3, #1
 80060a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	bf0c      	ite	eq
 80060a8:	2301      	moveq	r3, #1
 80060aa:	2300      	movne	r3, #0
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d001      	beq.n	80060b6 <HAL_I2C_Init+0x17e>
 80060b2:	2301      	movs	r3, #1
 80060b4:	e022      	b.n	80060fc <HAL_I2C_Init+0x1c4>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d10e      	bne.n	80060dc <HAL_I2C_Init+0x1a4>
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	1e58      	subs	r0, r3, #1
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6859      	ldr	r1, [r3, #4]
 80060c6:	460b      	mov	r3, r1
 80060c8:	005b      	lsls	r3, r3, #1
 80060ca:	440b      	add	r3, r1
 80060cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80060d0:	3301      	adds	r3, #1
 80060d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060da:	e00f      	b.n	80060fc <HAL_I2C_Init+0x1c4>
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	1e58      	subs	r0, r3, #1
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6859      	ldr	r1, [r3, #4]
 80060e4:	460b      	mov	r3, r1
 80060e6:	009b      	lsls	r3, r3, #2
 80060e8:	440b      	add	r3, r1
 80060ea:	0099      	lsls	r1, r3, #2
 80060ec:	440b      	add	r3, r1
 80060ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80060f2:	3301      	adds	r3, #1
 80060f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80060fc:	6879      	ldr	r1, [r7, #4]
 80060fe:	6809      	ldr	r1, [r1, #0]
 8006100:	4313      	orrs	r3, r2
 8006102:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	69da      	ldr	r2, [r3, #28]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	431a      	orrs	r2, r3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	430a      	orrs	r2, r1
 800611e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800612a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	6911      	ldr	r1, [r2, #16]
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	68d2      	ldr	r2, [r2, #12]
 8006136:	4311      	orrs	r1, r2
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	6812      	ldr	r2, [r2, #0]
 800613c:	430b      	orrs	r3, r1
 800613e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	68db      	ldr	r3, [r3, #12]
 8006146:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	695a      	ldr	r2, [r3, #20]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	699b      	ldr	r3, [r3, #24]
 8006152:	431a      	orrs	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	430a      	orrs	r2, r1
 800615a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f042 0201 	orr.w	r2, r2, #1
 800616a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2220      	movs	r2, #32
 8006176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006188:	2300      	movs	r3, #0
}
 800618a:	4618      	mov	r0, r3
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	000186a0 	.word	0x000186a0
 8006198:	001e847f 	.word	0x001e847f
 800619c:	003d08ff 	.word	0x003d08ff
 80061a0:	431bde83 	.word	0x431bde83
 80061a4:	10624dd3 	.word	0x10624dd3

080061a8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b088      	sub	sp, #32
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e128      	b.n	800640c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d109      	bne.n	80061da <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4a90      	ldr	r2, [pc, #576]	; (8006414 <HAL_I2S_Init+0x26c>)
 80061d2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f7fe fc5f 	bl	8004a98 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2202      	movs	r2, #2
 80061de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	69db      	ldr	r3, [r3, #28]
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	6812      	ldr	r2, [r2, #0]
 80061ec:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80061f0:	f023 030f 	bic.w	r3, r3, #15
 80061f4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2202      	movs	r2, #2
 80061fc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	695b      	ldr	r3, [r3, #20]
 8006202:	2b02      	cmp	r3, #2
 8006204:	d060      	beq.n	80062c8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d102      	bne.n	8006214 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800620e:	2310      	movs	r3, #16
 8006210:	617b      	str	r3, [r7, #20]
 8006212:	e001      	b.n	8006218 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006214:	2320      	movs	r3, #32
 8006216:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	2b20      	cmp	r3, #32
 800621e:	d802      	bhi.n	8006226 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	005b      	lsls	r3, r3, #1
 8006224:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8006226:	2001      	movs	r0, #1
 8006228:	f001 f9d4 	bl	80075d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800622c:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006236:	d125      	bne.n	8006284 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d010      	beq.n	8006262 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	fbb2 f2f3 	udiv	r2, r2, r3
 800624a:	4613      	mov	r3, r2
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	4413      	add	r3, r2
 8006250:	005b      	lsls	r3, r3, #1
 8006252:	461a      	mov	r2, r3
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	695b      	ldr	r3, [r3, #20]
 8006258:	fbb2 f3f3 	udiv	r3, r2, r3
 800625c:	3305      	adds	r3, #5
 800625e:	613b      	str	r3, [r7, #16]
 8006260:	e01f      	b.n	80062a2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	00db      	lsls	r3, r3, #3
 8006266:	68fa      	ldr	r2, [r7, #12]
 8006268:	fbb2 f2f3 	udiv	r2, r2, r3
 800626c:	4613      	mov	r3, r2
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	4413      	add	r3, r2
 8006272:	005b      	lsls	r3, r3, #1
 8006274:	461a      	mov	r2, r3
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	695b      	ldr	r3, [r3, #20]
 800627a:	fbb2 f3f3 	udiv	r3, r2, r3
 800627e:	3305      	adds	r3, #5
 8006280:	613b      	str	r3, [r7, #16]
 8006282:	e00e      	b.n	80062a2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	fbb2 f2f3 	udiv	r2, r2, r3
 800628c:	4613      	mov	r3, r2
 800628e:	009b      	lsls	r3, r3, #2
 8006290:	4413      	add	r3, r2
 8006292:	005b      	lsls	r3, r3, #1
 8006294:	461a      	mov	r2, r3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	fbb2 f3f3 	udiv	r3, r2, r3
 800629e:	3305      	adds	r3, #5
 80062a0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	4a5c      	ldr	r2, [pc, #368]	; (8006418 <HAL_I2S_Init+0x270>)
 80062a6:	fba2 2303 	umull	r2, r3, r2, r3
 80062aa:	08db      	lsrs	r3, r3, #3
 80062ac:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	f003 0301 	and.w	r3, r3, #1
 80062b4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80062b6:	693a      	ldr	r2, [r7, #16]
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	1ad3      	subs	r3, r2, r3
 80062bc:	085b      	lsrs	r3, r3, #1
 80062be:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80062c0:	69bb      	ldr	r3, [r7, #24]
 80062c2:	021b      	lsls	r3, r3, #8
 80062c4:	61bb      	str	r3, [r7, #24]
 80062c6:	e003      	b.n	80062d0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80062c8:	2302      	movs	r3, #2
 80062ca:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80062cc:	2300      	movs	r3, #0
 80062ce:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d902      	bls.n	80062dc <HAL_I2S_Init+0x134>
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	2bff      	cmp	r3, #255	; 0xff
 80062da:	d907      	bls.n	80062ec <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062e0:	f043 0210 	orr.w	r2, r3, #16
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e08f      	b.n	800640c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	691a      	ldr	r2, [r3, #16]
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	ea42 0103 	orr.w	r1, r2, r3
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	69fa      	ldr	r2, [r7, #28]
 80062fc:	430a      	orrs	r2, r1
 80062fe:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	69db      	ldr	r3, [r3, #28]
 8006306:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800630a:	f023 030f 	bic.w	r3, r3, #15
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	6851      	ldr	r1, [r2, #4]
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	6892      	ldr	r2, [r2, #8]
 8006316:	4311      	orrs	r1, r2
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	68d2      	ldr	r2, [r2, #12]
 800631c:	4311      	orrs	r1, r2
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	6992      	ldr	r2, [r2, #24]
 8006322:	430a      	orrs	r2, r1
 8006324:	431a      	orrs	r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800632e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6a1b      	ldr	r3, [r3, #32]
 8006334:	2b01      	cmp	r3, #1
 8006336:	d161      	bne.n	80063fc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	4a38      	ldr	r2, [pc, #224]	; (800641c <HAL_I2S_Init+0x274>)
 800633c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a37      	ldr	r2, [pc, #220]	; (8006420 <HAL_I2S_Init+0x278>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d101      	bne.n	800634c <HAL_I2S_Init+0x1a4>
 8006348:	4b36      	ldr	r3, [pc, #216]	; (8006424 <HAL_I2S_Init+0x27c>)
 800634a:	e001      	b.n	8006350 <HAL_I2S_Init+0x1a8>
 800634c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006350:	69db      	ldr	r3, [r3, #28]
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	6812      	ldr	r2, [r2, #0]
 8006356:	4932      	ldr	r1, [pc, #200]	; (8006420 <HAL_I2S_Init+0x278>)
 8006358:	428a      	cmp	r2, r1
 800635a:	d101      	bne.n	8006360 <HAL_I2S_Init+0x1b8>
 800635c:	4a31      	ldr	r2, [pc, #196]	; (8006424 <HAL_I2S_Init+0x27c>)
 800635e:	e001      	b.n	8006364 <HAL_I2S_Init+0x1bc>
 8006360:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006364:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006368:	f023 030f 	bic.w	r3, r3, #15
 800636c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a2b      	ldr	r2, [pc, #172]	; (8006420 <HAL_I2S_Init+0x278>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d101      	bne.n	800637c <HAL_I2S_Init+0x1d4>
 8006378:	4b2a      	ldr	r3, [pc, #168]	; (8006424 <HAL_I2S_Init+0x27c>)
 800637a:	e001      	b.n	8006380 <HAL_I2S_Init+0x1d8>
 800637c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006380:	2202      	movs	r2, #2
 8006382:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a25      	ldr	r2, [pc, #148]	; (8006420 <HAL_I2S_Init+0x278>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d101      	bne.n	8006392 <HAL_I2S_Init+0x1ea>
 800638e:	4b25      	ldr	r3, [pc, #148]	; (8006424 <HAL_I2S_Init+0x27c>)
 8006390:	e001      	b.n	8006396 <HAL_I2S_Init+0x1ee>
 8006392:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006396:	69db      	ldr	r3, [r3, #28]
 8006398:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063a2:	d003      	beq.n	80063ac <HAL_I2S_Init+0x204>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d103      	bne.n	80063b4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80063ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80063b0:	613b      	str	r3, [r7, #16]
 80063b2:	e001      	b.n	80063b8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80063b4:	2300      	movs	r3, #0
 80063b6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	b299      	uxth	r1, r3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80063ce:	4303      	orrs	r3, r0
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	430b      	orrs	r3, r1
 80063d4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80063d6:	4313      	orrs	r3, r2
 80063d8:	b29a      	uxth	r2, r3
 80063da:	897b      	ldrh	r3, [r7, #10]
 80063dc:	4313      	orrs	r3, r2
 80063de:	b29b      	uxth	r3, r3
 80063e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80063e4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a0d      	ldr	r2, [pc, #52]	; (8006420 <HAL_I2S_Init+0x278>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d101      	bne.n	80063f4 <HAL_I2S_Init+0x24c>
 80063f0:	4b0c      	ldr	r3, [pc, #48]	; (8006424 <HAL_I2S_Init+0x27c>)
 80063f2:	e001      	b.n	80063f8 <HAL_I2S_Init+0x250>
 80063f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80063f8:	897a      	ldrh	r2, [r7, #10]
 80063fa:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2201      	movs	r2, #1
 8006406:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800640a:	2300      	movs	r3, #0
}
 800640c:	4618      	mov	r0, r3
 800640e:	3720      	adds	r7, #32
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}
 8006414:	0800651f 	.word	0x0800651f
 8006418:	cccccccd 	.word	0xcccccccd
 800641c:	08006635 	.word	0x08006635
 8006420:	40003800 	.word	0x40003800
 8006424:	40003400 	.word	0x40003400

08006428 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006430:	bf00      	nop
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8006444:	bf00      	nop
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006450:	b480      	push	{r7}
 8006452:	b083      	sub	sp, #12
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006458:	bf00      	nop
 800645a:	370c      	adds	r7, #12
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006470:	881a      	ldrh	r2, [r3, #0]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647c:	1c9a      	adds	r2, r3, #2
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006486:	b29b      	uxth	r3, r3
 8006488:	3b01      	subs	r3, #1
 800648a:	b29a      	uxth	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006494:	b29b      	uxth	r3, r3
 8006496:	2b00      	cmp	r3, #0
 8006498:	d10e      	bne.n	80064b8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	685a      	ldr	r2, [r3, #4]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80064a8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2201      	movs	r2, #1
 80064ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f7ff ffb8 	bl	8006428 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80064b8:	bf00      	nop
 80064ba:	3708      	adds	r7, #8
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b082      	sub	sp, #8
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68da      	ldr	r2, [r3, #12]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064d2:	b292      	uxth	r2, r2
 80064d4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064da:	1c9a      	adds	r2, r3, #2
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	3b01      	subs	r3, #1
 80064e8:	b29a      	uxth	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d10e      	bne.n	8006516 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	685a      	ldr	r2, [r3, #4]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006506:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f7ff ff93 	bl	800643c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006516:	bf00      	nop
 8006518:	3708      	adds	r7, #8
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}

0800651e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800651e:	b580      	push	{r7, lr}
 8006520:	b086      	sub	sp, #24
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006534:	b2db      	uxtb	r3, r3
 8006536:	2b04      	cmp	r3, #4
 8006538:	d13a      	bne.n	80065b0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	f003 0301 	and.w	r3, r3, #1
 8006540:	2b01      	cmp	r3, #1
 8006542:	d109      	bne.n	8006558 <I2S_IRQHandler+0x3a>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800654e:	2b40      	cmp	r3, #64	; 0x40
 8006550:	d102      	bne.n	8006558 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f7ff ffb4 	bl	80064c0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800655e:	2b40      	cmp	r3, #64	; 0x40
 8006560:	d126      	bne.n	80065b0 <I2S_IRQHandler+0x92>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	f003 0320 	and.w	r3, r3, #32
 800656c:	2b20      	cmp	r3, #32
 800656e:	d11f      	bne.n	80065b0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800657e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006580:	2300      	movs	r3, #0
 8006582:	613b      	str	r3, [r7, #16]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	613b      	str	r3, [r7, #16]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	613b      	str	r3, [r7, #16]
 8006594:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2201      	movs	r2, #1
 800659a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065a2:	f043 0202 	orr.w	r2, r3, #2
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f7ff ff50 	bl	8006450 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	2b03      	cmp	r3, #3
 80065ba:	d136      	bne.n	800662a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b02      	cmp	r3, #2
 80065c4:	d109      	bne.n	80065da <I2S_IRQHandler+0xbc>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065d0:	2b80      	cmp	r3, #128	; 0x80
 80065d2:	d102      	bne.n	80065da <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f7ff ff45 	bl	8006464 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	f003 0308 	and.w	r3, r3, #8
 80065e0:	2b08      	cmp	r3, #8
 80065e2:	d122      	bne.n	800662a <I2S_IRQHandler+0x10c>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	f003 0320 	and.w	r3, r3, #32
 80065ee:	2b20      	cmp	r3, #32
 80065f0:	d11b      	bne.n	800662a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	685a      	ldr	r2, [r3, #4]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006600:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006602:	2300      	movs	r3, #0
 8006604:	60fb      	str	r3, [r7, #12]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	60fb      	str	r3, [r7, #12]
 800660e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800661c:	f043 0204 	orr.w	r2, r3, #4
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f7ff ff13 	bl	8006450 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800662a:	bf00      	nop
 800662c:	3718      	adds	r7, #24
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}
	...

08006634 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b088      	sub	sp, #32
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4aa2      	ldr	r2, [pc, #648]	; (80068d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d101      	bne.n	8006652 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800664e:	4ba2      	ldr	r3, [pc, #648]	; (80068d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006650:	e001      	b.n	8006656 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006652:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a9b      	ldr	r2, [pc, #620]	; (80068d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d101      	bne.n	8006670 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800666c:	4b9a      	ldr	r3, [pc, #616]	; (80068d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800666e:	e001      	b.n	8006674 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006670:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006680:	d004      	beq.n	800668c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	2b00      	cmp	r3, #0
 8006688:	f040 8099 	bne.w	80067be <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	2b02      	cmp	r3, #2
 8006694:	d107      	bne.n	80066a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800669c:	2b00      	cmp	r3, #0
 800669e:	d002      	beq.n	80066a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f000 f925 	bl	80068f0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	f003 0301 	and.w	r3, r3, #1
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d107      	bne.n	80066c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d002      	beq.n	80066c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 f9c8 	bl	8006a50 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066c6:	2b40      	cmp	r3, #64	; 0x40
 80066c8:	d13a      	bne.n	8006740 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	f003 0320 	and.w	r3, r3, #32
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d035      	beq.n	8006740 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a7e      	ldr	r2, [pc, #504]	; (80068d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d101      	bne.n	80066e2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80066de:	4b7e      	ldr	r3, [pc, #504]	; (80068d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80066e0:	e001      	b.n	80066e6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80066e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4979      	ldr	r1, [pc, #484]	; (80068d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80066ee:	428b      	cmp	r3, r1
 80066f0:	d101      	bne.n	80066f6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80066f2:	4b79      	ldr	r3, [pc, #484]	; (80068d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80066f4:	e001      	b.n	80066fa <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80066f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80066fa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80066fe:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685a      	ldr	r2, [r3, #4]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800670e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006710:	2300      	movs	r3, #0
 8006712:	60fb      	str	r3, [r7, #12]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	68db      	ldr	r3, [r3, #12]
 800671a:	60fb      	str	r3, [r7, #12]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	60fb      	str	r3, [r7, #12]
 8006724:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2201      	movs	r2, #1
 800672a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006732:	f043 0202 	orr.w	r2, r3, #2
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f7ff fe88 	bl	8006450 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	f003 0308 	and.w	r3, r3, #8
 8006746:	2b08      	cmp	r3, #8
 8006748:	f040 80be 	bne.w	80068c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	f003 0320 	and.w	r3, r3, #32
 8006752:	2b00      	cmp	r3, #0
 8006754:	f000 80b8 	beq.w	80068c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	685a      	ldr	r2, [r3, #4]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006766:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a59      	ldr	r2, [pc, #356]	; (80068d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d101      	bne.n	8006776 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006772:	4b59      	ldr	r3, [pc, #356]	; (80068d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006774:	e001      	b.n	800677a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006776:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800677a:	685a      	ldr	r2, [r3, #4]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4954      	ldr	r1, [pc, #336]	; (80068d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006782:	428b      	cmp	r3, r1
 8006784:	d101      	bne.n	800678a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006786:	4b54      	ldr	r3, [pc, #336]	; (80068d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006788:	e001      	b.n	800678e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800678a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800678e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006792:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006794:	2300      	movs	r3, #0
 8006796:	60bb      	str	r3, [r7, #8]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	60bb      	str	r3, [r7, #8]
 80067a0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2201      	movs	r2, #1
 80067a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067ae:	f043 0204 	orr.w	r2, r3, #4
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f7ff fe4a 	bl	8006450 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80067bc:	e084      	b.n	80068c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80067be:	69bb      	ldr	r3, [r7, #24]
 80067c0:	f003 0302 	and.w	r3, r3, #2
 80067c4:	2b02      	cmp	r3, #2
 80067c6:	d107      	bne.n	80067d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d002      	beq.n	80067d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 f8be 	bl	8006954 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	f003 0301 	and.w	r3, r3, #1
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d107      	bne.n	80067f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d002      	beq.n	80067f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 f8fd 	bl	80069ec <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80067f2:	69fb      	ldr	r3, [r7, #28]
 80067f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067f8:	2b40      	cmp	r3, #64	; 0x40
 80067fa:	d12f      	bne.n	800685c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	f003 0320 	and.w	r3, r3, #32
 8006802:	2b00      	cmp	r3, #0
 8006804:	d02a      	beq.n	800685c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	685a      	ldr	r2, [r3, #4]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006814:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a2e      	ldr	r2, [pc, #184]	; (80068d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d101      	bne.n	8006824 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006820:	4b2d      	ldr	r3, [pc, #180]	; (80068d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006822:	e001      	b.n	8006828 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006824:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006828:	685a      	ldr	r2, [r3, #4]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4929      	ldr	r1, [pc, #164]	; (80068d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006830:	428b      	cmp	r3, r1
 8006832:	d101      	bne.n	8006838 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006834:	4b28      	ldr	r3, [pc, #160]	; (80068d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006836:	e001      	b.n	800683c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006838:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800683c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006840:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800684e:	f043 0202 	orr.w	r2, r3, #2
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f7ff fdfa 	bl	8006450 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800685c:	69bb      	ldr	r3, [r7, #24]
 800685e:	f003 0308 	and.w	r3, r3, #8
 8006862:	2b08      	cmp	r3, #8
 8006864:	d131      	bne.n	80068ca <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	f003 0320 	and.w	r3, r3, #32
 800686c:	2b00      	cmp	r3, #0
 800686e:	d02c      	beq.n	80068ca <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a17      	ldr	r2, [pc, #92]	; (80068d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d101      	bne.n	800687e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800687a:	4b17      	ldr	r3, [pc, #92]	; (80068d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800687c:	e001      	b.n	8006882 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800687e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006882:	685a      	ldr	r2, [r3, #4]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4912      	ldr	r1, [pc, #72]	; (80068d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800688a:	428b      	cmp	r3, r1
 800688c:	d101      	bne.n	8006892 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800688e:	4b12      	ldr	r3, [pc, #72]	; (80068d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006890:	e001      	b.n	8006896 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8006892:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006896:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800689a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	685a      	ldr	r2, [r3, #4]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80068aa:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068b8:	f043 0204 	orr.w	r2, r3, #4
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f7ff fdc5 	bl	8006450 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80068c6:	e000      	b.n	80068ca <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80068c8:	bf00      	nop
}
 80068ca:	bf00      	nop
 80068cc:	3720      	adds	r7, #32
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	40003800 	.word	0x40003800
 80068d8:	40003400 	.word	0x40003400

080068dc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80068dc:	b480      	push	{r7}
 80068de:	b083      	sub	sp, #12
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80068e4:	bf00      	nop
 80068e6:	370c      	adds	r7, #12
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b082      	sub	sp, #8
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068fc:	1c99      	adds	r1, r3, #2
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	6251      	str	r1, [r2, #36]	; 0x24
 8006902:	881a      	ldrh	r2, [r3, #0]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800690e:	b29b      	uxth	r3, r3
 8006910:	3b01      	subs	r3, #1
 8006912:	b29a      	uxth	r2, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800691c:	b29b      	uxth	r3, r3
 800691e:	2b00      	cmp	r3, #0
 8006920:	d113      	bne.n	800694a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	685a      	ldr	r2, [r3, #4]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006930:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006936:	b29b      	uxth	r3, r3
 8006938:	2b00      	cmp	r3, #0
 800693a:	d106      	bne.n	800694a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f7ff ffc9 	bl	80068dc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800694a:	bf00      	nop
 800694c:	3708      	adds	r7, #8
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
	...

08006954 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006960:	1c99      	adds	r1, r3, #2
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	6251      	str	r1, [r2, #36]	; 0x24
 8006966:	8819      	ldrh	r1, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a1d      	ldr	r2, [pc, #116]	; (80069e4 <I2SEx_TxISR_I2SExt+0x90>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d101      	bne.n	8006976 <I2SEx_TxISR_I2SExt+0x22>
 8006972:	4b1d      	ldr	r3, [pc, #116]	; (80069e8 <I2SEx_TxISR_I2SExt+0x94>)
 8006974:	e001      	b.n	800697a <I2SEx_TxISR_I2SExt+0x26>
 8006976:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800697a:	460a      	mov	r2, r1
 800697c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006982:	b29b      	uxth	r3, r3
 8006984:	3b01      	subs	r3, #1
 8006986:	b29a      	uxth	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006990:	b29b      	uxth	r3, r3
 8006992:	2b00      	cmp	r3, #0
 8006994:	d121      	bne.n	80069da <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a12      	ldr	r2, [pc, #72]	; (80069e4 <I2SEx_TxISR_I2SExt+0x90>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d101      	bne.n	80069a4 <I2SEx_TxISR_I2SExt+0x50>
 80069a0:	4b11      	ldr	r3, [pc, #68]	; (80069e8 <I2SEx_TxISR_I2SExt+0x94>)
 80069a2:	e001      	b.n	80069a8 <I2SEx_TxISR_I2SExt+0x54>
 80069a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80069a8:	685a      	ldr	r2, [r3, #4]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	490d      	ldr	r1, [pc, #52]	; (80069e4 <I2SEx_TxISR_I2SExt+0x90>)
 80069b0:	428b      	cmp	r3, r1
 80069b2:	d101      	bne.n	80069b8 <I2SEx_TxISR_I2SExt+0x64>
 80069b4:	4b0c      	ldr	r3, [pc, #48]	; (80069e8 <I2SEx_TxISR_I2SExt+0x94>)
 80069b6:	e001      	b.n	80069bc <I2SEx_TxISR_I2SExt+0x68>
 80069b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80069bc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80069c0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d106      	bne.n	80069da <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f7ff ff81 	bl	80068dc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80069da:	bf00      	nop
 80069dc:	3708      	adds	r7, #8
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop
 80069e4:	40003800 	.word	0x40003800
 80069e8:	40003400 	.word	0x40003400

080069ec <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b082      	sub	sp, #8
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68d8      	ldr	r0, [r3, #12]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069fe:	1c99      	adds	r1, r3, #2
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006a04:	b282      	uxth	r2, r0
 8006a06:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	b29a      	uxth	r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d113      	bne.n	8006a48 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	685a      	ldr	r2, [r3, #4]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006a2e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d106      	bne.n	8006a48 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2201      	movs	r2, #1
 8006a3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f7ff ff4a 	bl	80068dc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006a48:	bf00      	nop
 8006a4a:	3708      	adds	r7, #8
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}

08006a50 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b082      	sub	sp, #8
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a20      	ldr	r2, [pc, #128]	; (8006ae0 <I2SEx_RxISR_I2SExt+0x90>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d101      	bne.n	8006a66 <I2SEx_RxISR_I2SExt+0x16>
 8006a62:	4b20      	ldr	r3, [pc, #128]	; (8006ae4 <I2SEx_RxISR_I2SExt+0x94>)
 8006a64:	e001      	b.n	8006a6a <I2SEx_RxISR_I2SExt+0x1a>
 8006a66:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006a6a:	68d8      	ldr	r0, [r3, #12]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a70:	1c99      	adds	r1, r3, #2
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006a76:	b282      	uxth	r2, r0
 8006a78:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	3b01      	subs	r3, #1
 8006a82:	b29a      	uxth	r2, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d121      	bne.n	8006ad6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a12      	ldr	r2, [pc, #72]	; (8006ae0 <I2SEx_RxISR_I2SExt+0x90>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d101      	bne.n	8006aa0 <I2SEx_RxISR_I2SExt+0x50>
 8006a9c:	4b11      	ldr	r3, [pc, #68]	; (8006ae4 <I2SEx_RxISR_I2SExt+0x94>)
 8006a9e:	e001      	b.n	8006aa4 <I2SEx_RxISR_I2SExt+0x54>
 8006aa0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006aa4:	685a      	ldr	r2, [r3, #4]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	490d      	ldr	r1, [pc, #52]	; (8006ae0 <I2SEx_RxISR_I2SExt+0x90>)
 8006aac:	428b      	cmp	r3, r1
 8006aae:	d101      	bne.n	8006ab4 <I2SEx_RxISR_I2SExt+0x64>
 8006ab0:	4b0c      	ldr	r3, [pc, #48]	; (8006ae4 <I2SEx_RxISR_I2SExt+0x94>)
 8006ab2:	e001      	b.n	8006ab8 <I2SEx_RxISR_I2SExt+0x68>
 8006ab4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ab8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006abc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d106      	bne.n	8006ad6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f7ff ff03 	bl	80068dc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006ad6:	bf00      	nop
 8006ad8:	3708      	adds	r7, #8
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	40003800 	.word	0x40003800
 8006ae4:	40003400 	.word	0x40003400

08006ae8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b086      	sub	sp, #24
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d101      	bne.n	8006afa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	e25b      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 0301 	and.w	r3, r3, #1
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d075      	beq.n	8006bf2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b06:	4ba3      	ldr	r3, [pc, #652]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	f003 030c 	and.w	r3, r3, #12
 8006b0e:	2b04      	cmp	r3, #4
 8006b10:	d00c      	beq.n	8006b2c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b12:	4ba0      	ldr	r3, [pc, #640]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b1a:	2b08      	cmp	r3, #8
 8006b1c:	d112      	bne.n	8006b44 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b1e:	4b9d      	ldr	r3, [pc, #628]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b2a:	d10b      	bne.n	8006b44 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b2c:	4b99      	ldr	r3, [pc, #612]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d05b      	beq.n	8006bf0 <HAL_RCC_OscConfig+0x108>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d157      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e236      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b4c:	d106      	bne.n	8006b5c <HAL_RCC_OscConfig+0x74>
 8006b4e:	4b91      	ldr	r3, [pc, #580]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a90      	ldr	r2, [pc, #576]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b58:	6013      	str	r3, [r2, #0]
 8006b5a:	e01d      	b.n	8006b98 <HAL_RCC_OscConfig+0xb0>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b64:	d10c      	bne.n	8006b80 <HAL_RCC_OscConfig+0x98>
 8006b66:	4b8b      	ldr	r3, [pc, #556]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a8a      	ldr	r2, [pc, #552]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006b70:	6013      	str	r3, [r2, #0]
 8006b72:	4b88      	ldr	r3, [pc, #544]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a87      	ldr	r2, [pc, #540]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b7c:	6013      	str	r3, [r2, #0]
 8006b7e:	e00b      	b.n	8006b98 <HAL_RCC_OscConfig+0xb0>
 8006b80:	4b84      	ldr	r3, [pc, #528]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a83      	ldr	r2, [pc, #524]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b8a:	6013      	str	r3, [r2, #0]
 8006b8c:	4b81      	ldr	r3, [pc, #516]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a80      	ldr	r2, [pc, #512]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006b92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d013      	beq.n	8006bc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ba0:	f7fe faf2 	bl	8005188 <HAL_GetTick>
 8006ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ba6:	e008      	b.n	8006bba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006ba8:	f7fe faee 	bl	8005188 <HAL_GetTick>
 8006bac:	4602      	mov	r2, r0
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	2b64      	cmp	r3, #100	; 0x64
 8006bb4:	d901      	bls.n	8006bba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	e1fb      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bba:	4b76      	ldr	r3, [pc, #472]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d0f0      	beq.n	8006ba8 <HAL_RCC_OscConfig+0xc0>
 8006bc6:	e014      	b.n	8006bf2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bc8:	f7fe fade 	bl	8005188 <HAL_GetTick>
 8006bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006bce:	e008      	b.n	8006be2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006bd0:	f7fe fada 	bl	8005188 <HAL_GetTick>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	1ad3      	subs	r3, r2, r3
 8006bda:	2b64      	cmp	r3, #100	; 0x64
 8006bdc:	d901      	bls.n	8006be2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006bde:	2303      	movs	r3, #3
 8006be0:	e1e7      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006be2:	4b6c      	ldr	r3, [pc, #432]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d1f0      	bne.n	8006bd0 <HAL_RCC_OscConfig+0xe8>
 8006bee:	e000      	b.n	8006bf2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006bf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 0302 	and.w	r3, r3, #2
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d063      	beq.n	8006cc6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006bfe:	4b65      	ldr	r3, [pc, #404]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	f003 030c 	and.w	r3, r3, #12
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d00b      	beq.n	8006c22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c0a:	4b62      	ldr	r3, [pc, #392]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c12:	2b08      	cmp	r3, #8
 8006c14:	d11c      	bne.n	8006c50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c16:	4b5f      	ldr	r3, [pc, #380]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d116      	bne.n	8006c50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c22:	4b5c      	ldr	r3, [pc, #368]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f003 0302 	and.w	r3, r3, #2
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d005      	beq.n	8006c3a <HAL_RCC_OscConfig+0x152>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	68db      	ldr	r3, [r3, #12]
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d001      	beq.n	8006c3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e1bb      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c3a:	4b56      	ldr	r3, [pc, #344]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	00db      	lsls	r3, r3, #3
 8006c48:	4952      	ldr	r1, [pc, #328]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c4e:	e03a      	b.n	8006cc6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d020      	beq.n	8006c9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c58:	4b4f      	ldr	r3, [pc, #316]	; (8006d98 <HAL_RCC_OscConfig+0x2b0>)
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c5e:	f7fe fa93 	bl	8005188 <HAL_GetTick>
 8006c62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c64:	e008      	b.n	8006c78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c66:	f7fe fa8f 	bl	8005188 <HAL_GetTick>
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	1ad3      	subs	r3, r2, r3
 8006c70:	2b02      	cmp	r3, #2
 8006c72:	d901      	bls.n	8006c78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006c74:	2303      	movs	r3, #3
 8006c76:	e19c      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c78:	4b46      	ldr	r3, [pc, #280]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 0302 	and.w	r3, r3, #2
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d0f0      	beq.n	8006c66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c84:	4b43      	ldr	r3, [pc, #268]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	691b      	ldr	r3, [r3, #16]
 8006c90:	00db      	lsls	r3, r3, #3
 8006c92:	4940      	ldr	r1, [pc, #256]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006c94:	4313      	orrs	r3, r2
 8006c96:	600b      	str	r3, [r1, #0]
 8006c98:	e015      	b.n	8006cc6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c9a:	4b3f      	ldr	r3, [pc, #252]	; (8006d98 <HAL_RCC_OscConfig+0x2b0>)
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ca0:	f7fe fa72 	bl	8005188 <HAL_GetTick>
 8006ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ca6:	e008      	b.n	8006cba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ca8:	f7fe fa6e 	bl	8005188 <HAL_GetTick>
 8006cac:	4602      	mov	r2, r0
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	1ad3      	subs	r3, r2, r3
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	d901      	bls.n	8006cba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	e17b      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cba:	4b36      	ldr	r3, [pc, #216]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 0302 	and.w	r3, r3, #2
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1f0      	bne.n	8006ca8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f003 0308 	and.w	r3, r3, #8
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d030      	beq.n	8006d34 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	695b      	ldr	r3, [r3, #20]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d016      	beq.n	8006d08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006cda:	4b30      	ldr	r3, [pc, #192]	; (8006d9c <HAL_RCC_OscConfig+0x2b4>)
 8006cdc:	2201      	movs	r2, #1
 8006cde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ce0:	f7fe fa52 	bl	8005188 <HAL_GetTick>
 8006ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ce6:	e008      	b.n	8006cfa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006ce8:	f7fe fa4e 	bl	8005188 <HAL_GetTick>
 8006cec:	4602      	mov	r2, r0
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	2b02      	cmp	r3, #2
 8006cf4:	d901      	bls.n	8006cfa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006cf6:	2303      	movs	r3, #3
 8006cf8:	e15b      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006cfa:	4b26      	ldr	r3, [pc, #152]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006cfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006cfe:	f003 0302 	and.w	r3, r3, #2
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d0f0      	beq.n	8006ce8 <HAL_RCC_OscConfig+0x200>
 8006d06:	e015      	b.n	8006d34 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d08:	4b24      	ldr	r3, [pc, #144]	; (8006d9c <HAL_RCC_OscConfig+0x2b4>)
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d0e:	f7fe fa3b 	bl	8005188 <HAL_GetTick>
 8006d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d14:	e008      	b.n	8006d28 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d16:	f7fe fa37 	bl	8005188 <HAL_GetTick>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	2b02      	cmp	r3, #2
 8006d22:	d901      	bls.n	8006d28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006d24:	2303      	movs	r3, #3
 8006d26:	e144      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d28:	4b1a      	ldr	r3, [pc, #104]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006d2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d2c:	f003 0302 	and.w	r3, r3, #2
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1f0      	bne.n	8006d16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0304 	and.w	r3, r3, #4
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	f000 80a0 	beq.w	8006e82 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d42:	2300      	movs	r3, #0
 8006d44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d46:	4b13      	ldr	r3, [pc, #76]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d10f      	bne.n	8006d72 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d52:	2300      	movs	r3, #0
 8006d54:	60bb      	str	r3, [r7, #8]
 8006d56:	4b0f      	ldr	r3, [pc, #60]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5a:	4a0e      	ldr	r2, [pc, #56]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d60:	6413      	str	r3, [r2, #64]	; 0x40
 8006d62:	4b0c      	ldr	r3, [pc, #48]	; (8006d94 <HAL_RCC_OscConfig+0x2ac>)
 8006d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d6a:	60bb      	str	r3, [r7, #8]
 8006d6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d72:	4b0b      	ldr	r3, [pc, #44]	; (8006da0 <HAL_RCC_OscConfig+0x2b8>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d121      	bne.n	8006dc2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006d7e:	4b08      	ldr	r3, [pc, #32]	; (8006da0 <HAL_RCC_OscConfig+0x2b8>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a07      	ldr	r2, [pc, #28]	; (8006da0 <HAL_RCC_OscConfig+0x2b8>)
 8006d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d8a:	f7fe f9fd 	bl	8005188 <HAL_GetTick>
 8006d8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d90:	e011      	b.n	8006db6 <HAL_RCC_OscConfig+0x2ce>
 8006d92:	bf00      	nop
 8006d94:	40023800 	.word	0x40023800
 8006d98:	42470000 	.word	0x42470000
 8006d9c:	42470e80 	.word	0x42470e80
 8006da0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006da4:	f7fe f9f0 	bl	8005188 <HAL_GetTick>
 8006da8:	4602      	mov	r2, r0
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	2b02      	cmp	r3, #2
 8006db0:	d901      	bls.n	8006db6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006db2:	2303      	movs	r3, #3
 8006db4:	e0fd      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006db6:	4b81      	ldr	r3, [pc, #516]	; (8006fbc <HAL_RCC_OscConfig+0x4d4>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d0f0      	beq.n	8006da4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	d106      	bne.n	8006dd8 <HAL_RCC_OscConfig+0x2f0>
 8006dca:	4b7d      	ldr	r3, [pc, #500]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dce:	4a7c      	ldr	r2, [pc, #496]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006dd0:	f043 0301 	orr.w	r3, r3, #1
 8006dd4:	6713      	str	r3, [r2, #112]	; 0x70
 8006dd6:	e01c      	b.n	8006e12 <HAL_RCC_OscConfig+0x32a>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	2b05      	cmp	r3, #5
 8006dde:	d10c      	bne.n	8006dfa <HAL_RCC_OscConfig+0x312>
 8006de0:	4b77      	ldr	r3, [pc, #476]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006de4:	4a76      	ldr	r2, [pc, #472]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006de6:	f043 0304 	orr.w	r3, r3, #4
 8006dea:	6713      	str	r3, [r2, #112]	; 0x70
 8006dec:	4b74      	ldr	r3, [pc, #464]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006df0:	4a73      	ldr	r2, [pc, #460]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006df2:	f043 0301 	orr.w	r3, r3, #1
 8006df6:	6713      	str	r3, [r2, #112]	; 0x70
 8006df8:	e00b      	b.n	8006e12 <HAL_RCC_OscConfig+0x32a>
 8006dfa:	4b71      	ldr	r3, [pc, #452]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dfe:	4a70      	ldr	r2, [pc, #448]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006e00:	f023 0301 	bic.w	r3, r3, #1
 8006e04:	6713      	str	r3, [r2, #112]	; 0x70
 8006e06:	4b6e      	ldr	r3, [pc, #440]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e0a:	4a6d      	ldr	r2, [pc, #436]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006e0c:	f023 0304 	bic.w	r3, r3, #4
 8006e10:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d015      	beq.n	8006e46 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e1a:	f7fe f9b5 	bl	8005188 <HAL_GetTick>
 8006e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e20:	e00a      	b.n	8006e38 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e22:	f7fe f9b1 	bl	8005188 <HAL_GetTick>
 8006e26:	4602      	mov	r2, r0
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	1ad3      	subs	r3, r2, r3
 8006e2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d901      	bls.n	8006e38 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006e34:	2303      	movs	r3, #3
 8006e36:	e0bc      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e38:	4b61      	ldr	r3, [pc, #388]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e3c:	f003 0302 	and.w	r3, r3, #2
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d0ee      	beq.n	8006e22 <HAL_RCC_OscConfig+0x33a>
 8006e44:	e014      	b.n	8006e70 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e46:	f7fe f99f 	bl	8005188 <HAL_GetTick>
 8006e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e4c:	e00a      	b.n	8006e64 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e4e:	f7fe f99b 	bl	8005188 <HAL_GetTick>
 8006e52:	4602      	mov	r2, r0
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d901      	bls.n	8006e64 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e0a6      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e64:	4b56      	ldr	r3, [pc, #344]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e68:	f003 0302 	and.w	r3, r3, #2
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1ee      	bne.n	8006e4e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e70:	7dfb      	ldrb	r3, [r7, #23]
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d105      	bne.n	8006e82 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e76:	4b52      	ldr	r3, [pc, #328]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7a:	4a51      	ldr	r2, [pc, #324]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006e7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e80:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	699b      	ldr	r3, [r3, #24]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	f000 8092 	beq.w	8006fb0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006e8c:	4b4c      	ldr	r3, [pc, #304]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	f003 030c 	and.w	r3, r3, #12
 8006e94:	2b08      	cmp	r3, #8
 8006e96:	d05c      	beq.n	8006f52 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	699b      	ldr	r3, [r3, #24]
 8006e9c:	2b02      	cmp	r3, #2
 8006e9e:	d141      	bne.n	8006f24 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ea0:	4b48      	ldr	r3, [pc, #288]	; (8006fc4 <HAL_RCC_OscConfig+0x4dc>)
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ea6:	f7fe f96f 	bl	8005188 <HAL_GetTick>
 8006eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006eac:	e008      	b.n	8006ec0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006eae:	f7fe f96b 	bl	8005188 <HAL_GetTick>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	1ad3      	subs	r3, r2, r3
 8006eb8:	2b02      	cmp	r3, #2
 8006eba:	d901      	bls.n	8006ec0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e078      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ec0:	4b3f      	ldr	r3, [pc, #252]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d1f0      	bne.n	8006eae <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	69da      	ldr	r2, [r3, #28]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6a1b      	ldr	r3, [r3, #32]
 8006ed4:	431a      	orrs	r2, r3
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eda:	019b      	lsls	r3, r3, #6
 8006edc:	431a      	orrs	r2, r3
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ee2:	085b      	lsrs	r3, r3, #1
 8006ee4:	3b01      	subs	r3, #1
 8006ee6:	041b      	lsls	r3, r3, #16
 8006ee8:	431a      	orrs	r2, r3
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eee:	061b      	lsls	r3, r3, #24
 8006ef0:	4933      	ldr	r1, [pc, #204]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ef6:	4b33      	ldr	r3, [pc, #204]	; (8006fc4 <HAL_RCC_OscConfig+0x4dc>)
 8006ef8:	2201      	movs	r2, #1
 8006efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006efc:	f7fe f944 	bl	8005188 <HAL_GetTick>
 8006f00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f02:	e008      	b.n	8006f16 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f04:	f7fe f940 	bl	8005188 <HAL_GetTick>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	2b02      	cmp	r3, #2
 8006f10:	d901      	bls.n	8006f16 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006f12:	2303      	movs	r3, #3
 8006f14:	e04d      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f16:	4b2a      	ldr	r3, [pc, #168]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d0f0      	beq.n	8006f04 <HAL_RCC_OscConfig+0x41c>
 8006f22:	e045      	b.n	8006fb0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f24:	4b27      	ldr	r3, [pc, #156]	; (8006fc4 <HAL_RCC_OscConfig+0x4dc>)
 8006f26:	2200      	movs	r2, #0
 8006f28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f2a:	f7fe f92d 	bl	8005188 <HAL_GetTick>
 8006f2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f30:	e008      	b.n	8006f44 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f32:	f7fe f929 	bl	8005188 <HAL_GetTick>
 8006f36:	4602      	mov	r2, r0
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	1ad3      	subs	r3, r2, r3
 8006f3c:	2b02      	cmp	r3, #2
 8006f3e:	d901      	bls.n	8006f44 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006f40:	2303      	movs	r3, #3
 8006f42:	e036      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f44:	4b1e      	ldr	r3, [pc, #120]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d1f0      	bne.n	8006f32 <HAL_RCC_OscConfig+0x44a>
 8006f50:	e02e      	b.n	8006fb0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	699b      	ldr	r3, [r3, #24]
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d101      	bne.n	8006f5e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e029      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006f5e:	4b18      	ldr	r3, [pc, #96]	; (8006fc0 <HAL_RCC_OscConfig+0x4d8>)
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	69db      	ldr	r3, [r3, #28]
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	d11c      	bne.n	8006fac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d115      	bne.n	8006fac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006f80:	68fa      	ldr	r2, [r7, #12]
 8006f82:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006f86:	4013      	ands	r3, r2
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d10d      	bne.n	8006fac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	d106      	bne.n	8006fac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d001      	beq.n	8006fb0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	e000      	b.n	8006fb2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006fb0:	2300      	movs	r3, #0
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3718      	adds	r7, #24
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}
 8006fba:	bf00      	nop
 8006fbc:	40007000 	.word	0x40007000
 8006fc0:	40023800 	.word	0x40023800
 8006fc4:	42470060 	.word	0x42470060

08006fc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d101      	bne.n	8006fdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e0cc      	b.n	8007176 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006fdc:	4b68      	ldr	r3, [pc, #416]	; (8007180 <HAL_RCC_ClockConfig+0x1b8>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f003 030f 	and.w	r3, r3, #15
 8006fe4:	683a      	ldr	r2, [r7, #0]
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	d90c      	bls.n	8007004 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fea:	4b65      	ldr	r3, [pc, #404]	; (8007180 <HAL_RCC_ClockConfig+0x1b8>)
 8006fec:	683a      	ldr	r2, [r7, #0]
 8006fee:	b2d2      	uxtb	r2, r2
 8006ff0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ff2:	4b63      	ldr	r3, [pc, #396]	; (8007180 <HAL_RCC_ClockConfig+0x1b8>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f003 030f 	and.w	r3, r3, #15
 8006ffa:	683a      	ldr	r2, [r7, #0]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d001      	beq.n	8007004 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e0b8      	b.n	8007176 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f003 0302 	and.w	r3, r3, #2
 800700c:	2b00      	cmp	r3, #0
 800700e:	d020      	beq.n	8007052 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f003 0304 	and.w	r3, r3, #4
 8007018:	2b00      	cmp	r3, #0
 800701a:	d005      	beq.n	8007028 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800701c:	4b59      	ldr	r3, [pc, #356]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	4a58      	ldr	r2, [pc, #352]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 8007022:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007026:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 0308 	and.w	r3, r3, #8
 8007030:	2b00      	cmp	r3, #0
 8007032:	d005      	beq.n	8007040 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007034:	4b53      	ldr	r3, [pc, #332]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	4a52      	ldr	r2, [pc, #328]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 800703a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800703e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007040:	4b50      	ldr	r3, [pc, #320]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	494d      	ldr	r1, [pc, #308]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 800704e:	4313      	orrs	r3, r2
 8007050:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f003 0301 	and.w	r3, r3, #1
 800705a:	2b00      	cmp	r3, #0
 800705c:	d044      	beq.n	80070e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	2b01      	cmp	r3, #1
 8007064:	d107      	bne.n	8007076 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007066:	4b47      	ldr	r3, [pc, #284]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800706e:	2b00      	cmp	r3, #0
 8007070:	d119      	bne.n	80070a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	e07f      	b.n	8007176 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	2b02      	cmp	r3, #2
 800707c:	d003      	beq.n	8007086 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007082:	2b03      	cmp	r3, #3
 8007084:	d107      	bne.n	8007096 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007086:	4b3f      	ldr	r3, [pc, #252]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800708e:	2b00      	cmp	r3, #0
 8007090:	d109      	bne.n	80070a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007092:	2301      	movs	r3, #1
 8007094:	e06f      	b.n	8007176 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007096:	4b3b      	ldr	r3, [pc, #236]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f003 0302 	and.w	r3, r3, #2
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d101      	bne.n	80070a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e067      	b.n	8007176 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80070a6:	4b37      	ldr	r3, [pc, #220]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	f023 0203 	bic.w	r2, r3, #3
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	4934      	ldr	r1, [pc, #208]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 80070b4:	4313      	orrs	r3, r2
 80070b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80070b8:	f7fe f866 	bl	8005188 <HAL_GetTick>
 80070bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070be:	e00a      	b.n	80070d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070c0:	f7fe f862 	bl	8005188 <HAL_GetTick>
 80070c4:	4602      	mov	r2, r0
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d901      	bls.n	80070d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80070d2:	2303      	movs	r3, #3
 80070d4:	e04f      	b.n	8007176 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070d6:	4b2b      	ldr	r3, [pc, #172]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	f003 020c 	and.w	r2, r3, #12
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	009b      	lsls	r3, r3, #2
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d1eb      	bne.n	80070c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80070e8:	4b25      	ldr	r3, [pc, #148]	; (8007180 <HAL_RCC_ClockConfig+0x1b8>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f003 030f 	and.w	r3, r3, #15
 80070f0:	683a      	ldr	r2, [r7, #0]
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d20c      	bcs.n	8007110 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070f6:	4b22      	ldr	r3, [pc, #136]	; (8007180 <HAL_RCC_ClockConfig+0x1b8>)
 80070f8:	683a      	ldr	r2, [r7, #0]
 80070fa:	b2d2      	uxtb	r2, r2
 80070fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80070fe:	4b20      	ldr	r3, [pc, #128]	; (8007180 <HAL_RCC_ClockConfig+0x1b8>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f003 030f 	and.w	r3, r3, #15
 8007106:	683a      	ldr	r2, [r7, #0]
 8007108:	429a      	cmp	r2, r3
 800710a:	d001      	beq.n	8007110 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	e032      	b.n	8007176 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 0304 	and.w	r3, r3, #4
 8007118:	2b00      	cmp	r3, #0
 800711a:	d008      	beq.n	800712e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800711c:	4b19      	ldr	r3, [pc, #100]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	68db      	ldr	r3, [r3, #12]
 8007128:	4916      	ldr	r1, [pc, #88]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 800712a:	4313      	orrs	r3, r2
 800712c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 0308 	and.w	r3, r3, #8
 8007136:	2b00      	cmp	r3, #0
 8007138:	d009      	beq.n	800714e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800713a:	4b12      	ldr	r3, [pc, #72]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	00db      	lsls	r3, r3, #3
 8007148:	490e      	ldr	r1, [pc, #56]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 800714a:	4313      	orrs	r3, r2
 800714c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800714e:	f000 f821 	bl	8007194 <HAL_RCC_GetSysClockFreq>
 8007152:	4601      	mov	r1, r0
 8007154:	4b0b      	ldr	r3, [pc, #44]	; (8007184 <HAL_RCC_ClockConfig+0x1bc>)
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	091b      	lsrs	r3, r3, #4
 800715a:	f003 030f 	and.w	r3, r3, #15
 800715e:	4a0a      	ldr	r2, [pc, #40]	; (8007188 <HAL_RCC_ClockConfig+0x1c0>)
 8007160:	5cd3      	ldrb	r3, [r2, r3]
 8007162:	fa21 f303 	lsr.w	r3, r1, r3
 8007166:	4a09      	ldr	r2, [pc, #36]	; (800718c <HAL_RCC_ClockConfig+0x1c4>)
 8007168:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800716a:	4b09      	ldr	r3, [pc, #36]	; (8007190 <HAL_RCC_ClockConfig+0x1c8>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4618      	mov	r0, r3
 8007170:	f7fd fde6 	bl	8004d40 <HAL_InitTick>

  return HAL_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	3710      	adds	r7, #16
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
 800717e:	bf00      	nop
 8007180:	40023c00 	.word	0x40023c00
 8007184:	40023800 	.word	0x40023800
 8007188:	0800a828 	.word	0x0800a828
 800718c:	20000004 	.word	0x20000004
 8007190:	20000020 	.word	0x20000020

08007194 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007196:	b085      	sub	sp, #20
 8007198:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800719a:	2300      	movs	r3, #0
 800719c:	607b      	str	r3, [r7, #4]
 800719e:	2300      	movs	r3, #0
 80071a0:	60fb      	str	r3, [r7, #12]
 80071a2:	2300      	movs	r3, #0
 80071a4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80071a6:	2300      	movs	r3, #0
 80071a8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80071aa:	4b63      	ldr	r3, [pc, #396]	; (8007338 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	f003 030c 	and.w	r3, r3, #12
 80071b2:	2b04      	cmp	r3, #4
 80071b4:	d007      	beq.n	80071c6 <HAL_RCC_GetSysClockFreq+0x32>
 80071b6:	2b08      	cmp	r3, #8
 80071b8:	d008      	beq.n	80071cc <HAL_RCC_GetSysClockFreq+0x38>
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	f040 80b4 	bne.w	8007328 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80071c0:	4b5e      	ldr	r3, [pc, #376]	; (800733c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80071c2:	60bb      	str	r3, [r7, #8]
       break;
 80071c4:	e0b3      	b.n	800732e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80071c6:	4b5e      	ldr	r3, [pc, #376]	; (8007340 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80071c8:	60bb      	str	r3, [r7, #8]
      break;
 80071ca:	e0b0      	b.n	800732e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80071cc:	4b5a      	ldr	r3, [pc, #360]	; (8007338 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071d4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80071d6:	4b58      	ldr	r3, [pc, #352]	; (8007338 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d04a      	beq.n	8007278 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80071e2:	4b55      	ldr	r3, [pc, #340]	; (8007338 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	099b      	lsrs	r3, r3, #6
 80071e8:	f04f 0400 	mov.w	r4, #0
 80071ec:	f240 11ff 	movw	r1, #511	; 0x1ff
 80071f0:	f04f 0200 	mov.w	r2, #0
 80071f4:	ea03 0501 	and.w	r5, r3, r1
 80071f8:	ea04 0602 	and.w	r6, r4, r2
 80071fc:	4629      	mov	r1, r5
 80071fe:	4632      	mov	r2, r6
 8007200:	f04f 0300 	mov.w	r3, #0
 8007204:	f04f 0400 	mov.w	r4, #0
 8007208:	0154      	lsls	r4, r2, #5
 800720a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800720e:	014b      	lsls	r3, r1, #5
 8007210:	4619      	mov	r1, r3
 8007212:	4622      	mov	r2, r4
 8007214:	1b49      	subs	r1, r1, r5
 8007216:	eb62 0206 	sbc.w	r2, r2, r6
 800721a:	f04f 0300 	mov.w	r3, #0
 800721e:	f04f 0400 	mov.w	r4, #0
 8007222:	0194      	lsls	r4, r2, #6
 8007224:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007228:	018b      	lsls	r3, r1, #6
 800722a:	1a5b      	subs	r3, r3, r1
 800722c:	eb64 0402 	sbc.w	r4, r4, r2
 8007230:	f04f 0100 	mov.w	r1, #0
 8007234:	f04f 0200 	mov.w	r2, #0
 8007238:	00e2      	lsls	r2, r4, #3
 800723a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800723e:	00d9      	lsls	r1, r3, #3
 8007240:	460b      	mov	r3, r1
 8007242:	4614      	mov	r4, r2
 8007244:	195b      	adds	r3, r3, r5
 8007246:	eb44 0406 	adc.w	r4, r4, r6
 800724a:	f04f 0100 	mov.w	r1, #0
 800724e:	f04f 0200 	mov.w	r2, #0
 8007252:	0262      	lsls	r2, r4, #9
 8007254:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007258:	0259      	lsls	r1, r3, #9
 800725a:	460b      	mov	r3, r1
 800725c:	4614      	mov	r4, r2
 800725e:	4618      	mov	r0, r3
 8007260:	4621      	mov	r1, r4
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f04f 0400 	mov.w	r4, #0
 8007268:	461a      	mov	r2, r3
 800726a:	4623      	mov	r3, r4
 800726c:	f7f9 f800 	bl	8000270 <__aeabi_uldivmod>
 8007270:	4603      	mov	r3, r0
 8007272:	460c      	mov	r4, r1
 8007274:	60fb      	str	r3, [r7, #12]
 8007276:	e049      	b.n	800730c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007278:	4b2f      	ldr	r3, [pc, #188]	; (8007338 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	099b      	lsrs	r3, r3, #6
 800727e:	f04f 0400 	mov.w	r4, #0
 8007282:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007286:	f04f 0200 	mov.w	r2, #0
 800728a:	ea03 0501 	and.w	r5, r3, r1
 800728e:	ea04 0602 	and.w	r6, r4, r2
 8007292:	4629      	mov	r1, r5
 8007294:	4632      	mov	r2, r6
 8007296:	f04f 0300 	mov.w	r3, #0
 800729a:	f04f 0400 	mov.w	r4, #0
 800729e:	0154      	lsls	r4, r2, #5
 80072a0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80072a4:	014b      	lsls	r3, r1, #5
 80072a6:	4619      	mov	r1, r3
 80072a8:	4622      	mov	r2, r4
 80072aa:	1b49      	subs	r1, r1, r5
 80072ac:	eb62 0206 	sbc.w	r2, r2, r6
 80072b0:	f04f 0300 	mov.w	r3, #0
 80072b4:	f04f 0400 	mov.w	r4, #0
 80072b8:	0194      	lsls	r4, r2, #6
 80072ba:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80072be:	018b      	lsls	r3, r1, #6
 80072c0:	1a5b      	subs	r3, r3, r1
 80072c2:	eb64 0402 	sbc.w	r4, r4, r2
 80072c6:	f04f 0100 	mov.w	r1, #0
 80072ca:	f04f 0200 	mov.w	r2, #0
 80072ce:	00e2      	lsls	r2, r4, #3
 80072d0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80072d4:	00d9      	lsls	r1, r3, #3
 80072d6:	460b      	mov	r3, r1
 80072d8:	4614      	mov	r4, r2
 80072da:	195b      	adds	r3, r3, r5
 80072dc:	eb44 0406 	adc.w	r4, r4, r6
 80072e0:	f04f 0100 	mov.w	r1, #0
 80072e4:	f04f 0200 	mov.w	r2, #0
 80072e8:	02a2      	lsls	r2, r4, #10
 80072ea:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80072ee:	0299      	lsls	r1, r3, #10
 80072f0:	460b      	mov	r3, r1
 80072f2:	4614      	mov	r4, r2
 80072f4:	4618      	mov	r0, r3
 80072f6:	4621      	mov	r1, r4
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f04f 0400 	mov.w	r4, #0
 80072fe:	461a      	mov	r2, r3
 8007300:	4623      	mov	r3, r4
 8007302:	f7f8 ffb5 	bl	8000270 <__aeabi_uldivmod>
 8007306:	4603      	mov	r3, r0
 8007308:	460c      	mov	r4, r1
 800730a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800730c:	4b0a      	ldr	r3, [pc, #40]	; (8007338 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	0c1b      	lsrs	r3, r3, #16
 8007312:	f003 0303 	and.w	r3, r3, #3
 8007316:	3301      	adds	r3, #1
 8007318:	005b      	lsls	r3, r3, #1
 800731a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	fbb2 f3f3 	udiv	r3, r2, r3
 8007324:	60bb      	str	r3, [r7, #8]
      break;
 8007326:	e002      	b.n	800732e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007328:	4b04      	ldr	r3, [pc, #16]	; (800733c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800732a:	60bb      	str	r3, [r7, #8]
      break;
 800732c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800732e:	68bb      	ldr	r3, [r7, #8]
}
 8007330:	4618      	mov	r0, r3
 8007332:	3714      	adds	r7, #20
 8007334:	46bd      	mov	sp, r7
 8007336:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007338:	40023800 	.word	0x40023800
 800733c:	00f42400 	.word	0x00f42400
 8007340:	007a1200 	.word	0x007a1200

08007344 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007344:	b480      	push	{r7}
 8007346:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007348:	4b03      	ldr	r3, [pc, #12]	; (8007358 <HAL_RCC_GetHCLKFreq+0x14>)
 800734a:	681b      	ldr	r3, [r3, #0]
}
 800734c:	4618      	mov	r0, r3
 800734e:	46bd      	mov	sp, r7
 8007350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007354:	4770      	bx	lr
 8007356:	bf00      	nop
 8007358:	20000004 	.word	0x20000004

0800735c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007360:	f7ff fff0 	bl	8007344 <HAL_RCC_GetHCLKFreq>
 8007364:	4601      	mov	r1, r0
 8007366:	4b05      	ldr	r3, [pc, #20]	; (800737c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	0a9b      	lsrs	r3, r3, #10
 800736c:	f003 0307 	and.w	r3, r3, #7
 8007370:	4a03      	ldr	r2, [pc, #12]	; (8007380 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007372:	5cd3      	ldrb	r3, [r2, r3]
 8007374:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007378:	4618      	mov	r0, r3
 800737a:	bd80      	pop	{r7, pc}
 800737c:	40023800 	.word	0x40023800
 8007380:	0800a838 	.word	0x0800a838

08007384 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007388:	f7ff ffdc 	bl	8007344 <HAL_RCC_GetHCLKFreq>
 800738c:	4601      	mov	r1, r0
 800738e:	4b05      	ldr	r3, [pc, #20]	; (80073a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	0b5b      	lsrs	r3, r3, #13
 8007394:	f003 0307 	and.w	r3, r3, #7
 8007398:	4a03      	ldr	r2, [pc, #12]	; (80073a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800739a:	5cd3      	ldrb	r3, [r2, r3]
 800739c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	bd80      	pop	{r7, pc}
 80073a4:	40023800 	.word	0x40023800
 80073a8:	0800a838 	.word	0x0800a838

080073ac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	220f      	movs	r2, #15
 80073ba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80073bc:	4b12      	ldr	r3, [pc, #72]	; (8007408 <HAL_RCC_GetClockConfig+0x5c>)
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	f003 0203 	and.w	r2, r3, #3
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80073c8:	4b0f      	ldr	r3, [pc, #60]	; (8007408 <HAL_RCC_GetClockConfig+0x5c>)
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80073d4:	4b0c      	ldr	r3, [pc, #48]	; (8007408 <HAL_RCC_GetClockConfig+0x5c>)
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80073e0:	4b09      	ldr	r3, [pc, #36]	; (8007408 <HAL_RCC_GetClockConfig+0x5c>)
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	08db      	lsrs	r3, r3, #3
 80073e6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80073ee:	4b07      	ldr	r3, [pc, #28]	; (800740c <HAL_RCC_GetClockConfig+0x60>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f003 020f 	and.w	r2, r3, #15
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	601a      	str	r2, [r3, #0]
}
 80073fa:	bf00      	nop
 80073fc:	370c      	adds	r7, #12
 80073fe:	46bd      	mov	sp, r7
 8007400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007404:	4770      	bx	lr
 8007406:	bf00      	nop
 8007408:	40023800 	.word	0x40023800
 800740c:	40023c00 	.word	0x40023c00

08007410 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b086      	sub	sp, #24
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007418:	2300      	movs	r3, #0
 800741a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800741c:	2300      	movs	r3, #0
 800741e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f003 0301 	and.w	r3, r3, #1
 8007428:	2b00      	cmp	r3, #0
 800742a:	d105      	bne.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007434:	2b00      	cmp	r3, #0
 8007436:	d035      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007438:	4b62      	ldr	r3, [pc, #392]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800743a:	2200      	movs	r2, #0
 800743c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800743e:	f7fd fea3 	bl	8005188 <HAL_GetTick>
 8007442:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007444:	e008      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007446:	f7fd fe9f 	bl	8005188 <HAL_GetTick>
 800744a:	4602      	mov	r2, r0
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	1ad3      	subs	r3, r2, r3
 8007450:	2b02      	cmp	r3, #2
 8007452:	d901      	bls.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007454:	2303      	movs	r3, #3
 8007456:	e0b0      	b.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007458:	4b5b      	ldr	r3, [pc, #364]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007460:	2b00      	cmp	r3, #0
 8007462:	d1f0      	bne.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	019a      	lsls	r2, r3, #6
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	689b      	ldr	r3, [r3, #8]
 800746e:	071b      	lsls	r3, r3, #28
 8007470:	4955      	ldr	r1, [pc, #340]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007472:	4313      	orrs	r3, r2
 8007474:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007478:	4b52      	ldr	r3, [pc, #328]	; (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800747a:	2201      	movs	r2, #1
 800747c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800747e:	f7fd fe83 	bl	8005188 <HAL_GetTick>
 8007482:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007484:	e008      	b.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007486:	f7fd fe7f 	bl	8005188 <HAL_GetTick>
 800748a:	4602      	mov	r2, r0
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	1ad3      	subs	r3, r2, r3
 8007490:	2b02      	cmp	r3, #2
 8007492:	d901      	bls.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007494:	2303      	movs	r3, #3
 8007496:	e090      	b.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007498:	4b4b      	ldr	r3, [pc, #300]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d0f0      	beq.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 0302 	and.w	r3, r3, #2
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	f000 8083 	beq.w	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80074b2:	2300      	movs	r3, #0
 80074b4:	60fb      	str	r3, [r7, #12]
 80074b6:	4b44      	ldr	r3, [pc, #272]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80074b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ba:	4a43      	ldr	r2, [pc, #268]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80074bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074c0:	6413      	str	r3, [r2, #64]	; 0x40
 80074c2:	4b41      	ldr	r3, [pc, #260]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80074c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074ca:	60fb      	str	r3, [r7, #12]
 80074cc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80074ce:	4b3f      	ldr	r3, [pc, #252]	; (80075cc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a3e      	ldr	r2, [pc, #248]	; (80075cc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80074d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074d8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80074da:	f7fd fe55 	bl	8005188 <HAL_GetTick>
 80074de:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80074e0:	e008      	b.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80074e2:	f7fd fe51 	bl	8005188 <HAL_GetTick>
 80074e6:	4602      	mov	r2, r0
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	1ad3      	subs	r3, r2, r3
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d901      	bls.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80074f0:	2303      	movs	r3, #3
 80074f2:	e062      	b.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80074f4:	4b35      	ldr	r3, [pc, #212]	; (80075cc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d0f0      	beq.n	80074e2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007500:	4b31      	ldr	r3, [pc, #196]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007504:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007508:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d02f      	beq.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	68db      	ldr	r3, [r3, #12]
 8007514:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007518:	693a      	ldr	r2, [r7, #16]
 800751a:	429a      	cmp	r2, r3
 800751c:	d028      	beq.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800751e:	4b2a      	ldr	r3, [pc, #168]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007522:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007526:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007528:	4b29      	ldr	r3, [pc, #164]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800752a:	2201      	movs	r2, #1
 800752c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800752e:	4b28      	ldr	r3, [pc, #160]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007530:	2200      	movs	r2, #0
 8007532:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007534:	4a24      	ldr	r2, [pc, #144]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800753a:	4b23      	ldr	r3, [pc, #140]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800753c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800753e:	f003 0301 	and.w	r3, r3, #1
 8007542:	2b01      	cmp	r3, #1
 8007544:	d114      	bne.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007546:	f7fd fe1f 	bl	8005188 <HAL_GetTick>
 800754a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800754c:	e00a      	b.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800754e:	f7fd fe1b 	bl	8005188 <HAL_GetTick>
 8007552:	4602      	mov	r2, r0
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	1ad3      	subs	r3, r2, r3
 8007558:	f241 3288 	movw	r2, #5000	; 0x1388
 800755c:	4293      	cmp	r3, r2
 800755e:	d901      	bls.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007560:	2303      	movs	r3, #3
 8007562:	e02a      	b.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007564:	4b18      	ldr	r3, [pc, #96]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007568:	f003 0302 	and.w	r3, r3, #2
 800756c:	2b00      	cmp	r3, #0
 800756e:	d0ee      	beq.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	68db      	ldr	r3, [r3, #12]
 8007574:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007578:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800757c:	d10d      	bne.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800757e:	4b12      	ldr	r3, [pc, #72]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	68db      	ldr	r3, [r3, #12]
 800758a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800758e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007592:	490d      	ldr	r1, [pc, #52]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007594:	4313      	orrs	r3, r2
 8007596:	608b      	str	r3, [r1, #8]
 8007598:	e005      	b.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800759a:	4b0b      	ldr	r3, [pc, #44]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	4a0a      	ldr	r2, [pc, #40]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80075a0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80075a4:	6093      	str	r3, [r2, #8]
 80075a6:	4b08      	ldr	r3, [pc, #32]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80075a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075b2:	4905      	ldr	r1, [pc, #20]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80075b4:	4313      	orrs	r3, r2
 80075b6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80075b8:	2300      	movs	r3, #0
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3718      	adds	r7, #24
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop
 80075c4:	42470068 	.word	0x42470068
 80075c8:	40023800 	.word	0x40023800
 80075cc:	40007000 	.word	0x40007000
 80075d0:	42470e40 	.word	0x42470e40

080075d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b087      	sub	sp, #28
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80075dc:	2300      	movs	r3, #0
 80075de:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80075e0:	2300      	movs	r3, #0
 80075e2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80075e4:	2300      	movs	r3, #0
 80075e6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80075e8:	2300      	movs	r3, #0
 80075ea:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d13d      	bne.n	800766e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80075f2:	4b22      	ldr	r3, [pc, #136]	; (800767c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80075fa:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d004      	beq.n	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8007602:	2b01      	cmp	r3, #1
 8007604:	d12f      	bne.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007606:	4b1e      	ldr	r3, [pc, #120]	; (8007680 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007608:	617b      	str	r3, [r7, #20]
          break;
 800760a:	e02f      	b.n	800766c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800760c:	4b1b      	ldr	r3, [pc, #108]	; (800767c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007614:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007618:	d108      	bne.n	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800761a:	4b18      	ldr	r3, [pc, #96]	; (800767c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007622:	4a18      	ldr	r2, [pc, #96]	; (8007684 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007624:	fbb2 f3f3 	udiv	r3, r2, r3
 8007628:	613b      	str	r3, [r7, #16]
 800762a:	e007      	b.n	800763c <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800762c:	4b13      	ldr	r3, [pc, #76]	; (800767c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007634:	4a14      	ldr	r2, [pc, #80]	; (8007688 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007636:	fbb2 f3f3 	udiv	r3, r2, r3
 800763a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800763c:	4b0f      	ldr	r3, [pc, #60]	; (800767c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800763e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007642:	099b      	lsrs	r3, r3, #6
 8007644:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	fb02 f303 	mul.w	r3, r2, r3
 800764e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007650:	4b0a      	ldr	r3, [pc, #40]	; (800767c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8007652:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007656:	0f1b      	lsrs	r3, r3, #28
 8007658:	f003 0307 	and.w	r3, r3, #7
 800765c:	68ba      	ldr	r2, [r7, #8]
 800765e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007662:	617b      	str	r3, [r7, #20]
          break;
 8007664:	e002      	b.n	800766c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007666:	2300      	movs	r3, #0
 8007668:	617b      	str	r3, [r7, #20]
          break;
 800766a:	bf00      	nop
        }
      }
      break;
 800766c:	bf00      	nop
    }
  }
  return frequency;
 800766e:	697b      	ldr	r3, [r7, #20]
}
 8007670:	4618      	mov	r0, r3
 8007672:	371c      	adds	r7, #28
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr
 800767c:	40023800 	.word	0x40023800
 8007680:	00bb8000 	.word	0x00bb8000
 8007684:	007a1200 	.word	0x007a1200
 8007688:	00f42400 	.word	0x00f42400

0800768c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b082      	sub	sp, #8
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d101      	bne.n	800769e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800769a:	2301      	movs	r3, #1
 800769c:	e056      	b.n	800774c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d106      	bne.n	80076be <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80076b8:	6878      	ldr	r0, [r7, #4]
 80076ba:	f7fd fa93 	bl	8004be4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2202      	movs	r2, #2
 80076c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076d4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	685a      	ldr	r2, [r3, #4]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	431a      	orrs	r2, r3
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	68db      	ldr	r3, [r3, #12]
 80076e4:	431a      	orrs	r2, r3
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	691b      	ldr	r3, [r3, #16]
 80076ea:	431a      	orrs	r2, r3
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	695b      	ldr	r3, [r3, #20]
 80076f0:	431a      	orrs	r2, r3
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	699b      	ldr	r3, [r3, #24]
 80076f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80076fa:	431a      	orrs	r2, r3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	69db      	ldr	r3, [r3, #28]
 8007700:	431a      	orrs	r2, r3
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a1b      	ldr	r3, [r3, #32]
 8007706:	ea42 0103 	orr.w	r1, r2, r3
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	430a      	orrs	r2, r1
 8007714:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	699b      	ldr	r3, [r3, #24]
 800771a:	0c1b      	lsrs	r3, r3, #16
 800771c:	f003 0104 	and.w	r1, r3, #4
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	430a      	orrs	r2, r1
 800772a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	69da      	ldr	r2, [r3, #28]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800773a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2201      	movs	r2, #1
 8007746:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800774a:	2300      	movs	r3, #0
}
 800774c:	4618      	mov	r0, r3
 800774e:	3708      	adds	r7, #8
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b082      	sub	sp, #8
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d101      	bne.n	8007766 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	e01a      	b.n	800779c <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2202      	movs	r2, #2
 800776a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	681a      	ldr	r2, [r3, #0]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800777c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f7fd fa78 	bl	8004c74 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2200      	movs	r2, #0
 800778e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800779a:	2300      	movs	r3, #0
}
 800779c:	4618      	mov	r0, r3
 800779e:	3708      	adds	r7, #8
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b088      	sub	sp, #32
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	60f8      	str	r0, [r7, #12]
 80077ac:	60b9      	str	r1, [r7, #8]
 80077ae:	603b      	str	r3, [r7, #0]
 80077b0:	4613      	mov	r3, r2
 80077b2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80077b4:	2300      	movs	r3, #0
 80077b6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d101      	bne.n	80077c6 <HAL_SPI_Transmit+0x22>
 80077c2:	2302      	movs	r3, #2
 80077c4:	e11e      	b.n	8007a04 <HAL_SPI_Transmit+0x260>
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2201      	movs	r2, #1
 80077ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077ce:	f7fd fcdb 	bl	8005188 <HAL_GetTick>
 80077d2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80077d4:	88fb      	ldrh	r3, [r7, #6]
 80077d6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d002      	beq.n	80077ea <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80077e4:	2302      	movs	r3, #2
 80077e6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80077e8:	e103      	b.n	80079f2 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d002      	beq.n	80077f6 <HAL_SPI_Transmit+0x52>
 80077f0:	88fb      	ldrh	r3, [r7, #6]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d102      	bne.n	80077fc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80077fa:	e0fa      	b.n	80079f2 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2203      	movs	r2, #3
 8007800:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2200      	movs	r2, #0
 8007808:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	68ba      	ldr	r2, [r7, #8]
 800780e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	88fa      	ldrh	r2, [r7, #6]
 8007814:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	88fa      	ldrh	r2, [r7, #6]
 800781a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2200      	movs	r2, #0
 8007820:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2200      	movs	r2, #0
 8007826:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2200      	movs	r2, #0
 800782c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2200      	movs	r2, #0
 8007832:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2200      	movs	r2, #0
 8007838:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007842:	d107      	bne.n	8007854 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007852:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800785e:	2b40      	cmp	r3, #64	; 0x40
 8007860:	d007      	beq.n	8007872 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	681a      	ldr	r2, [r3, #0]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007870:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800787a:	d14b      	bne.n	8007914 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d002      	beq.n	800788a <HAL_SPI_Transmit+0xe6>
 8007884:	8afb      	ldrh	r3, [r7, #22]
 8007886:	2b01      	cmp	r3, #1
 8007888:	d13e      	bne.n	8007908 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800788e:	881a      	ldrh	r2, [r3, #0]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800789a:	1c9a      	adds	r2, r3, #2
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	3b01      	subs	r3, #1
 80078a8:	b29a      	uxth	r2, r3
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80078ae:	e02b      	b.n	8007908 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	f003 0302 	and.w	r3, r3, #2
 80078ba:	2b02      	cmp	r3, #2
 80078bc:	d112      	bne.n	80078e4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078c2:	881a      	ldrh	r2, [r3, #0]
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ce:	1c9a      	adds	r2, r3, #2
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078d8:	b29b      	uxth	r3, r3
 80078da:	3b01      	subs	r3, #1
 80078dc:	b29a      	uxth	r2, r3
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	86da      	strh	r2, [r3, #54]	; 0x36
 80078e2:	e011      	b.n	8007908 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078e4:	f7fd fc50 	bl	8005188 <HAL_GetTick>
 80078e8:	4602      	mov	r2, r0
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	1ad3      	subs	r3, r2, r3
 80078ee:	683a      	ldr	r2, [r7, #0]
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d803      	bhi.n	80078fc <HAL_SPI_Transmit+0x158>
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80078fa:	d102      	bne.n	8007902 <HAL_SPI_Transmit+0x15e>
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d102      	bne.n	8007908 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8007902:	2303      	movs	r3, #3
 8007904:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007906:	e074      	b.n	80079f2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800790c:	b29b      	uxth	r3, r3
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1ce      	bne.n	80078b0 <HAL_SPI_Transmit+0x10c>
 8007912:	e04c      	b.n	80079ae <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	685b      	ldr	r3, [r3, #4]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d002      	beq.n	8007922 <HAL_SPI_Transmit+0x17e>
 800791c:	8afb      	ldrh	r3, [r7, #22]
 800791e:	2b01      	cmp	r3, #1
 8007920:	d140      	bne.n	80079a4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	330c      	adds	r3, #12
 800792c:	7812      	ldrb	r2, [r2, #0]
 800792e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007934:	1c5a      	adds	r2, r3, #1
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800793e:	b29b      	uxth	r3, r3
 8007940:	3b01      	subs	r3, #1
 8007942:	b29a      	uxth	r2, r3
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007948:	e02c      	b.n	80079a4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	f003 0302 	and.w	r3, r3, #2
 8007954:	2b02      	cmp	r3, #2
 8007956:	d113      	bne.n	8007980 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	330c      	adds	r3, #12
 8007962:	7812      	ldrb	r2, [r2, #0]
 8007964:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800796a:	1c5a      	adds	r2, r3, #1
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007974:	b29b      	uxth	r3, r3
 8007976:	3b01      	subs	r3, #1
 8007978:	b29a      	uxth	r2, r3
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	86da      	strh	r2, [r3, #54]	; 0x36
 800797e:	e011      	b.n	80079a4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007980:	f7fd fc02 	bl	8005188 <HAL_GetTick>
 8007984:	4602      	mov	r2, r0
 8007986:	69bb      	ldr	r3, [r7, #24]
 8007988:	1ad3      	subs	r3, r2, r3
 800798a:	683a      	ldr	r2, [r7, #0]
 800798c:	429a      	cmp	r2, r3
 800798e:	d803      	bhi.n	8007998 <HAL_SPI_Transmit+0x1f4>
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007996:	d102      	bne.n	800799e <HAL_SPI_Transmit+0x1fa>
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d102      	bne.n	80079a4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800799e:	2303      	movs	r3, #3
 80079a0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80079a2:	e026      	b.n	80079f2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1cd      	bne.n	800794a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80079ae:	69ba      	ldr	r2, [r7, #24]
 80079b0:	6839      	ldr	r1, [r7, #0]
 80079b2:	68f8      	ldr	r0, [r7, #12]
 80079b4:	f000 fba4 	bl	8008100 <SPI_EndRxTxTransaction>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d002      	beq.n	80079c4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2220      	movs	r2, #32
 80079c2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d10a      	bne.n	80079e2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079cc:	2300      	movs	r3, #0
 80079ce:	613b      	str	r3, [r7, #16]
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	613b      	str	r3, [r7, #16]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	613b      	str	r3, [r7, #16]
 80079e0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d002      	beq.n	80079f0 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80079ea:	2301      	movs	r3, #1
 80079ec:	77fb      	strb	r3, [r7, #31]
 80079ee:	e000      	b.n	80079f2 <HAL_SPI_Transmit+0x24e>
  }

error:
 80079f0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2201      	movs	r2, #1
 80079f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007a02:	7ffb      	ldrb	r3, [r7, #31]
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3720      	adds	r7, #32
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b088      	sub	sp, #32
 8007a10:	af02      	add	r7, sp, #8
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	603b      	str	r3, [r7, #0]
 8007a18:	4613      	mov	r3, r2
 8007a1a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a28:	d112      	bne.n	8007a50 <HAL_SPI_Receive+0x44>
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d10e      	bne.n	8007a50 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2204      	movs	r2, #4
 8007a36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007a3a:	88fa      	ldrh	r2, [r7, #6]
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	9300      	str	r3, [sp, #0]
 8007a40:	4613      	mov	r3, r2
 8007a42:	68ba      	ldr	r2, [r7, #8]
 8007a44:	68b9      	ldr	r1, [r7, #8]
 8007a46:	68f8      	ldr	r0, [r7, #12]
 8007a48:	f000 f8e9 	bl	8007c1e <HAL_SPI_TransmitReceive>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	e0e2      	b.n	8007c16 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d101      	bne.n	8007a5e <HAL_SPI_Receive+0x52>
 8007a5a:	2302      	movs	r3, #2
 8007a5c:	e0db      	b.n	8007c16 <HAL_SPI_Receive+0x20a>
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2201      	movs	r2, #1
 8007a62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a66:	f7fd fb8f 	bl	8005188 <HAL_GetTick>
 8007a6a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a72:	b2db      	uxtb	r3, r3
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d002      	beq.n	8007a7e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007a78:	2302      	movs	r3, #2
 8007a7a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007a7c:	e0c2      	b.n	8007c04 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d002      	beq.n	8007a8a <HAL_SPI_Receive+0x7e>
 8007a84:	88fb      	ldrh	r3, [r7, #6]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d102      	bne.n	8007a90 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007a8e:	e0b9      	b.n	8007c04 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2204      	movs	r2, #4
 8007a94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	68ba      	ldr	r2, [r7, #8]
 8007aa2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	88fa      	ldrh	r2, [r7, #6]
 8007aa8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	88fa      	ldrh	r2, [r7, #6]
 8007aae:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2200      	movs	r2, #0
 8007acc:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ad6:	d107      	bne.n	8007ae8 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007ae6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007af2:	2b40      	cmp	r3, #64	; 0x40
 8007af4:	d007      	beq.n	8007b06 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b04:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	68db      	ldr	r3, [r3, #12]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d162      	bne.n	8007bd4 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007b0e:	e02e      	b.n	8007b6e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	689b      	ldr	r3, [r3, #8]
 8007b16:	f003 0301 	and.w	r3, r3, #1
 8007b1a:	2b01      	cmp	r3, #1
 8007b1c:	d115      	bne.n	8007b4a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f103 020c 	add.w	r2, r3, #12
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b2a:	7812      	ldrb	r2, [r2, #0]
 8007b2c:	b2d2      	uxtb	r2, r2
 8007b2e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b34:	1c5a      	adds	r2, r3, #1
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	3b01      	subs	r3, #1
 8007b42:	b29a      	uxth	r2, r3
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b48:	e011      	b.n	8007b6e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b4a:	f7fd fb1d 	bl	8005188 <HAL_GetTick>
 8007b4e:	4602      	mov	r2, r0
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	1ad3      	subs	r3, r2, r3
 8007b54:	683a      	ldr	r2, [r7, #0]
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d803      	bhi.n	8007b62 <HAL_SPI_Receive+0x156>
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b60:	d102      	bne.n	8007b68 <HAL_SPI_Receive+0x15c>
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d102      	bne.n	8007b6e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8007b68:	2303      	movs	r3, #3
 8007b6a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007b6c:	e04a      	b.n	8007c04 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d1cb      	bne.n	8007b10 <HAL_SPI_Receive+0x104>
 8007b78:	e031      	b.n	8007bde <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	f003 0301 	and.w	r3, r3, #1
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d113      	bne.n	8007bb0 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	68da      	ldr	r2, [r3, #12]
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b92:	b292      	uxth	r2, r2
 8007b94:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b9a:	1c9a      	adds	r2, r3, #2
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	b29a      	uxth	r2, r3
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007bae:	e011      	b.n	8007bd4 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007bb0:	f7fd faea 	bl	8005188 <HAL_GetTick>
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	1ad3      	subs	r3, r2, r3
 8007bba:	683a      	ldr	r2, [r7, #0]
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d803      	bhi.n	8007bc8 <HAL_SPI_Receive+0x1bc>
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007bc6:	d102      	bne.n	8007bce <HAL_SPI_Receive+0x1c2>
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d102      	bne.n	8007bd4 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007bd2:	e017      	b.n	8007c04 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d1cd      	bne.n	8007b7a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007bde:	693a      	ldr	r2, [r7, #16]
 8007be0:	6839      	ldr	r1, [r7, #0]
 8007be2:	68f8      	ldr	r0, [r7, #12]
 8007be4:	f000 fa27 	bl	8008036 <SPI_EndRxTransaction>
 8007be8:	4603      	mov	r3, r0
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d002      	beq.n	8007bf4 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2220      	movs	r2, #32
 8007bf2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d002      	beq.n	8007c02 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	75fb      	strb	r3, [r7, #23]
 8007c00:	e000      	b.n	8007c04 <HAL_SPI_Receive+0x1f8>
  }

error :
 8007c02:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2201      	movs	r2, #1
 8007c08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c14:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3718      	adds	r7, #24
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}

08007c1e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007c1e:	b580      	push	{r7, lr}
 8007c20:	b08c      	sub	sp, #48	; 0x30
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	60f8      	str	r0, [r7, #12]
 8007c26:	60b9      	str	r1, [r7, #8]
 8007c28:	607a      	str	r2, [r7, #4]
 8007c2a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007c30:	2300      	movs	r3, #0
 8007c32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	d101      	bne.n	8007c44 <HAL_SPI_TransmitReceive+0x26>
 8007c40:	2302      	movs	r3, #2
 8007c42:	e18a      	b.n	8007f5a <HAL_SPI_TransmitReceive+0x33c>
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2201      	movs	r2, #1
 8007c48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c4c:	f7fd fa9c 	bl	8005188 <HAL_GetTick>
 8007c50:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007c62:	887b      	ldrh	r3, [r7, #2]
 8007c64:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007c66:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d00f      	beq.n	8007c8e <HAL_SPI_TransmitReceive+0x70>
 8007c6e:	69fb      	ldr	r3, [r7, #28]
 8007c70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c74:	d107      	bne.n	8007c86 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d103      	bne.n	8007c86 <HAL_SPI_TransmitReceive+0x68>
 8007c7e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c82:	2b04      	cmp	r3, #4
 8007c84:	d003      	beq.n	8007c8e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007c86:	2302      	movs	r3, #2
 8007c88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c8c:	e15b      	b.n	8007f46 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d005      	beq.n	8007ca0 <HAL_SPI_TransmitReceive+0x82>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d002      	beq.n	8007ca0 <HAL_SPI_TransmitReceive+0x82>
 8007c9a:	887b      	ldrh	r3, [r7, #2]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d103      	bne.n	8007ca8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007ca6:	e14e      	b.n	8007f46 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	2b04      	cmp	r3, #4
 8007cb2:	d003      	beq.n	8007cbc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2205      	movs	r2, #5
 8007cb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	687a      	ldr	r2, [r7, #4]
 8007cc6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	887a      	ldrh	r2, [r7, #2]
 8007ccc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	887a      	ldrh	r2, [r7, #2]
 8007cd2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	68ba      	ldr	r2, [r7, #8]
 8007cd8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	887a      	ldrh	r2, [r7, #2]
 8007cde:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	887a      	ldrh	r2, [r7, #2]
 8007ce4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cfc:	2b40      	cmp	r3, #64	; 0x40
 8007cfe:	d007      	beq.n	8007d10 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	681a      	ldr	r2, [r3, #0]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d18:	d178      	bne.n	8007e0c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d002      	beq.n	8007d28 <HAL_SPI_TransmitReceive+0x10a>
 8007d22:	8b7b      	ldrh	r3, [r7, #26]
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d166      	bne.n	8007df6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d2c:	881a      	ldrh	r2, [r3, #0]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d38:	1c9a      	adds	r2, r3, #2
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d42:	b29b      	uxth	r3, r3
 8007d44:	3b01      	subs	r3, #1
 8007d46:	b29a      	uxth	r2, r3
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d4c:	e053      	b.n	8007df6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	f003 0302 	and.w	r3, r3, #2
 8007d58:	2b02      	cmp	r3, #2
 8007d5a:	d11b      	bne.n	8007d94 <HAL_SPI_TransmitReceive+0x176>
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d60:	b29b      	uxth	r3, r3
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d016      	beq.n	8007d94 <HAL_SPI_TransmitReceive+0x176>
 8007d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d113      	bne.n	8007d94 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d70:	881a      	ldrh	r2, [r3, #0]
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d7c:	1c9a      	adds	r2, r3, #2
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	3b01      	subs	r3, #1
 8007d8a:	b29a      	uxth	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d90:	2300      	movs	r3, #0
 8007d92:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	f003 0301 	and.w	r3, r3, #1
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d119      	bne.n	8007dd6 <HAL_SPI_TransmitReceive+0x1b8>
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d014      	beq.n	8007dd6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68da      	ldr	r2, [r3, #12]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db6:	b292      	uxth	r2, r2
 8007db8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dbe:	1c9a      	adds	r2, r3, #2
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	b29a      	uxth	r2, r3
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007dd6:	f7fd f9d7 	bl	8005188 <HAL_GetTick>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dde:	1ad3      	subs	r3, r2, r3
 8007de0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d807      	bhi.n	8007df6 <HAL_SPI_TransmitReceive+0x1d8>
 8007de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007de8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007dec:	d003      	beq.n	8007df6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007dee:	2303      	movs	r3, #3
 8007df0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007df4:	e0a7      	b.n	8007f46 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1a6      	bne.n	8007d4e <HAL_SPI_TransmitReceive+0x130>
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d1a1      	bne.n	8007d4e <HAL_SPI_TransmitReceive+0x130>
 8007e0a:	e07c      	b.n	8007f06 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d002      	beq.n	8007e1a <HAL_SPI_TransmitReceive+0x1fc>
 8007e14:	8b7b      	ldrh	r3, [r7, #26]
 8007e16:	2b01      	cmp	r3, #1
 8007e18:	d16b      	bne.n	8007ef2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	330c      	adds	r3, #12
 8007e24:	7812      	ldrb	r2, [r2, #0]
 8007e26:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e2c:	1c5a      	adds	r2, r3, #1
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e36:	b29b      	uxth	r3, r3
 8007e38:	3b01      	subs	r3, #1
 8007e3a:	b29a      	uxth	r2, r3
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e40:	e057      	b.n	8007ef2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	689b      	ldr	r3, [r3, #8]
 8007e48:	f003 0302 	and.w	r3, r3, #2
 8007e4c:	2b02      	cmp	r3, #2
 8007e4e:	d11c      	bne.n	8007e8a <HAL_SPI_TransmitReceive+0x26c>
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d017      	beq.n	8007e8a <HAL_SPI_TransmitReceive+0x26c>
 8007e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d114      	bne.n	8007e8a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	330c      	adds	r3, #12
 8007e6a:	7812      	ldrb	r2, [r2, #0]
 8007e6c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e72:	1c5a      	adds	r2, r3, #1
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	b29a      	uxth	r2, r3
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e86:	2300      	movs	r3, #0
 8007e88:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	f003 0301 	and.w	r3, r3, #1
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d119      	bne.n	8007ecc <HAL_SPI_TransmitReceive+0x2ae>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d014      	beq.n	8007ecc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	68da      	ldr	r2, [r3, #12]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eac:	b2d2      	uxtb	r2, r2
 8007eae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eb4:	1c5a      	adds	r2, r3, #1
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	3b01      	subs	r3, #1
 8007ec2:	b29a      	uxth	r2, r3
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ec8:	2301      	movs	r3, #1
 8007eca:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007ecc:	f7fd f95c 	bl	8005188 <HAL_GetTick>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ed4:	1ad3      	subs	r3, r2, r3
 8007ed6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d803      	bhi.n	8007ee4 <HAL_SPI_TransmitReceive+0x2c6>
 8007edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ede:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ee2:	d102      	bne.n	8007eea <HAL_SPI_TransmitReceive+0x2cc>
 8007ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d103      	bne.n	8007ef2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007eea:	2303      	movs	r3, #3
 8007eec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007ef0:	e029      	b.n	8007f46 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1a2      	bne.n	8007e42 <HAL_SPI_TransmitReceive+0x224>
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d19d      	bne.n	8007e42 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f08:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007f0a:	68f8      	ldr	r0, [r7, #12]
 8007f0c:	f000 f8f8 	bl	8008100 <SPI_EndRxTxTransaction>
 8007f10:	4603      	mov	r3, r0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d006      	beq.n	8007f24 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007f16:	2301      	movs	r3, #1
 8007f18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2220      	movs	r2, #32
 8007f20:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007f22:	e010      	b.n	8007f46 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d10b      	bne.n	8007f44 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	617b      	str	r3, [r7, #20]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	68db      	ldr	r3, [r3, #12]
 8007f36:	617b      	str	r3, [r7, #20]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	689b      	ldr	r3, [r3, #8]
 8007f3e:	617b      	str	r3, [r7, #20]
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	e000      	b.n	8007f46 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007f44:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007f56:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3730      	adds	r7, #48	; 0x30
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}

08007f62 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f62:	b580      	push	{r7, lr}
 8007f64:	b084      	sub	sp, #16
 8007f66:	af00      	add	r7, sp, #0
 8007f68:	60f8      	str	r0, [r7, #12]
 8007f6a:	60b9      	str	r1, [r7, #8]
 8007f6c:	603b      	str	r3, [r7, #0]
 8007f6e:	4613      	mov	r3, r2
 8007f70:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f72:	e04c      	b.n	800800e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f7a:	d048      	beq.n	800800e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007f7c:	f7fd f904 	bl	8005188 <HAL_GetTick>
 8007f80:	4602      	mov	r2, r0
 8007f82:	69bb      	ldr	r3, [r7, #24]
 8007f84:	1ad3      	subs	r3, r2, r3
 8007f86:	683a      	ldr	r2, [r7, #0]
 8007f88:	429a      	cmp	r2, r3
 8007f8a:	d902      	bls.n	8007f92 <SPI_WaitFlagStateUntilTimeout+0x30>
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d13d      	bne.n	800800e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	685a      	ldr	r2, [r3, #4]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007fa0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007faa:	d111      	bne.n	8007fd0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fb4:	d004      	beq.n	8007fc0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	689b      	ldr	r3, [r3, #8]
 8007fba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007fbe:	d107      	bne.n	8007fd0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	681a      	ldr	r2, [r3, #0]
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007fce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fd8:	d10f      	bne.n	8007ffa <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	681a      	ldr	r2, [r3, #0]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007fe8:	601a      	str	r2, [r3, #0]
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	681a      	ldr	r2, [r3, #0]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007ff8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2200      	movs	r2, #0
 8008006:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800800a:	2303      	movs	r3, #3
 800800c:	e00f      	b.n	800802e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	689a      	ldr	r2, [r3, #8]
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	4013      	ands	r3, r2
 8008018:	68ba      	ldr	r2, [r7, #8]
 800801a:	429a      	cmp	r2, r3
 800801c:	bf0c      	ite	eq
 800801e:	2301      	moveq	r3, #1
 8008020:	2300      	movne	r3, #0
 8008022:	b2db      	uxtb	r3, r3
 8008024:	461a      	mov	r2, r3
 8008026:	79fb      	ldrb	r3, [r7, #7]
 8008028:	429a      	cmp	r2, r3
 800802a:	d1a3      	bne.n	8007f74 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800802c:	2300      	movs	r3, #0
}
 800802e:	4618      	mov	r0, r3
 8008030:	3710      	adds	r7, #16
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}

08008036 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b086      	sub	sp, #24
 800803a:	af02      	add	r7, sp, #8
 800803c:	60f8      	str	r0, [r7, #12]
 800803e:	60b9      	str	r1, [r7, #8]
 8008040:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800804a:	d111      	bne.n	8008070 <SPI_EndRxTransaction+0x3a>
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	689b      	ldr	r3, [r3, #8]
 8008050:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008054:	d004      	beq.n	8008060 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	689b      	ldr	r3, [r3, #8]
 800805a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800805e:	d107      	bne.n	8008070 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	681a      	ldr	r2, [r3, #0]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800806e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008078:	d12a      	bne.n	80080d0 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008082:	d012      	beq.n	80080aa <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	9300      	str	r3, [sp, #0]
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	2200      	movs	r2, #0
 800808c:	2180      	movs	r1, #128	; 0x80
 800808e:	68f8      	ldr	r0, [r7, #12]
 8008090:	f7ff ff67 	bl	8007f62 <SPI_WaitFlagStateUntilTimeout>
 8008094:	4603      	mov	r3, r0
 8008096:	2b00      	cmp	r3, #0
 8008098:	d02d      	beq.n	80080f6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800809e:	f043 0220 	orr.w	r2, r3, #32
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80080a6:	2303      	movs	r3, #3
 80080a8:	e026      	b.n	80080f8 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	9300      	str	r3, [sp, #0]
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	2200      	movs	r2, #0
 80080b2:	2101      	movs	r1, #1
 80080b4:	68f8      	ldr	r0, [r7, #12]
 80080b6:	f7ff ff54 	bl	8007f62 <SPI_WaitFlagStateUntilTimeout>
 80080ba:	4603      	mov	r3, r0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d01a      	beq.n	80080f6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080c4:	f043 0220 	orr.w	r2, r3, #32
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80080cc:	2303      	movs	r3, #3
 80080ce:	e013      	b.n	80080f8 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	9300      	str	r3, [sp, #0]
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	2200      	movs	r2, #0
 80080d8:	2101      	movs	r1, #1
 80080da:	68f8      	ldr	r0, [r7, #12]
 80080dc:	f7ff ff41 	bl	8007f62 <SPI_WaitFlagStateUntilTimeout>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d007      	beq.n	80080f6 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080ea:	f043 0220 	orr.w	r2, r3, #32
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80080f2:	2303      	movs	r3, #3
 80080f4:	e000      	b.n	80080f8 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80080f6:	2300      	movs	r3, #0
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3710      	adds	r7, #16
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b088      	sub	sp, #32
 8008104:	af02      	add	r7, sp, #8
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800810c:	4b1b      	ldr	r3, [pc, #108]	; (800817c <SPI_EndRxTxTransaction+0x7c>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a1b      	ldr	r2, [pc, #108]	; (8008180 <SPI_EndRxTxTransaction+0x80>)
 8008112:	fba2 2303 	umull	r2, r3, r2, r3
 8008116:	0d5b      	lsrs	r3, r3, #21
 8008118:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800811c:	fb02 f303 	mul.w	r3, r2, r3
 8008120:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800812a:	d112      	bne.n	8008152 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	9300      	str	r3, [sp, #0]
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	2200      	movs	r2, #0
 8008134:	2180      	movs	r1, #128	; 0x80
 8008136:	68f8      	ldr	r0, [r7, #12]
 8008138:	f7ff ff13 	bl	8007f62 <SPI_WaitFlagStateUntilTimeout>
 800813c:	4603      	mov	r3, r0
 800813e:	2b00      	cmp	r3, #0
 8008140:	d016      	beq.n	8008170 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008146:	f043 0220 	orr.w	r2, r3, #32
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800814e:	2303      	movs	r3, #3
 8008150:	e00f      	b.n	8008172 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d00a      	beq.n	800816e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008158:	697b      	ldr	r3, [r7, #20]
 800815a:	3b01      	subs	r3, #1
 800815c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	689b      	ldr	r3, [r3, #8]
 8008164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008168:	2b80      	cmp	r3, #128	; 0x80
 800816a:	d0f2      	beq.n	8008152 <SPI_EndRxTxTransaction+0x52>
 800816c:	e000      	b.n	8008170 <SPI_EndRxTxTransaction+0x70>
        break;
 800816e:	bf00      	nop
  }

  return HAL_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3718      	adds	r7, #24
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
 800817a:	bf00      	nop
 800817c:	20000004 	.word	0x20000004
 8008180:	165e9f81 	.word	0x165e9f81

08008184 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d101      	bne.n	8008196 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	e01d      	b.n	80081d2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800819c:	b2db      	uxtb	r3, r3
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d106      	bne.n	80081b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 f815 	bl	80081da <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2202      	movs	r2, #2
 80081b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681a      	ldr	r2, [r3, #0]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	3304      	adds	r3, #4
 80081c0:	4619      	mov	r1, r3
 80081c2:	4610      	mov	r0, r2
 80081c4:	f000 f968 	bl	8008498 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081d0:	2300      	movs	r3, #0
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3708      	adds	r7, #8
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}

080081da <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80081da:	b480      	push	{r7}
 80081dc:	b083      	sub	sp, #12
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80081e2:	bf00      	nop
 80081e4:	370c      	adds	r7, #12
 80081e6:	46bd      	mov	sp, r7
 80081e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ec:	4770      	bx	lr

080081ee <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80081ee:	b480      	push	{r7}
 80081f0:	b085      	sub	sp, #20
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	68da      	ldr	r2, [r3, #12]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f042 0201 	orr.w	r2, r2, #1
 8008204:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	f003 0307 	and.w	r3, r3, #7
 8008210:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2b06      	cmp	r3, #6
 8008216:	d007      	beq.n	8008228 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	681a      	ldr	r2, [r3, #0]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f042 0201 	orr.w	r2, r2, #1
 8008226:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008228:	2300      	movs	r3, #0
}
 800822a:	4618      	mov	r0, r3
 800822c:	3714      	adds	r7, #20
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr

08008236 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008236:	b580      	push	{r7, lr}
 8008238:	b082      	sub	sp, #8
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	691b      	ldr	r3, [r3, #16]
 8008244:	f003 0302 	and.w	r3, r3, #2
 8008248:	2b02      	cmp	r3, #2
 800824a:	d122      	bne.n	8008292 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	68db      	ldr	r3, [r3, #12]
 8008252:	f003 0302 	and.w	r3, r3, #2
 8008256:	2b02      	cmp	r3, #2
 8008258:	d11b      	bne.n	8008292 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f06f 0202 	mvn.w	r2, #2
 8008262:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	699b      	ldr	r3, [r3, #24]
 8008270:	f003 0303 	and.w	r3, r3, #3
 8008274:	2b00      	cmp	r3, #0
 8008276:	d003      	beq.n	8008280 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f000 f8ee 	bl	800845a <HAL_TIM_IC_CaptureCallback>
 800827e:	e005      	b.n	800828c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 f8e0 	bl	8008446 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f8f1 	bl	800846e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2200      	movs	r2, #0
 8008290:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	691b      	ldr	r3, [r3, #16]
 8008298:	f003 0304 	and.w	r3, r3, #4
 800829c:	2b04      	cmp	r3, #4
 800829e:	d122      	bne.n	80082e6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	68db      	ldr	r3, [r3, #12]
 80082a6:	f003 0304 	and.w	r3, r3, #4
 80082aa:	2b04      	cmp	r3, #4
 80082ac:	d11b      	bne.n	80082e6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f06f 0204 	mvn.w	r2, #4
 80082b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2202      	movs	r2, #2
 80082bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	699b      	ldr	r3, [r3, #24]
 80082c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d003      	beq.n	80082d4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 f8c4 	bl	800845a <HAL_TIM_IC_CaptureCallback>
 80082d2:	e005      	b.n	80082e0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f000 f8b6 	bl	8008446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f000 f8c7 	bl	800846e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2200      	movs	r2, #0
 80082e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	691b      	ldr	r3, [r3, #16]
 80082ec:	f003 0308 	and.w	r3, r3, #8
 80082f0:	2b08      	cmp	r3, #8
 80082f2:	d122      	bne.n	800833a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	68db      	ldr	r3, [r3, #12]
 80082fa:	f003 0308 	and.w	r3, r3, #8
 80082fe:	2b08      	cmp	r3, #8
 8008300:	d11b      	bne.n	800833a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f06f 0208 	mvn.w	r2, #8
 800830a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2204      	movs	r2, #4
 8008310:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	69db      	ldr	r3, [r3, #28]
 8008318:	f003 0303 	and.w	r3, r3, #3
 800831c:	2b00      	cmp	r3, #0
 800831e:	d003      	beq.n	8008328 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f000 f89a 	bl	800845a <HAL_TIM_IC_CaptureCallback>
 8008326:	e005      	b.n	8008334 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f000 f88c 	bl	8008446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f000 f89d 	bl	800846e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	691b      	ldr	r3, [r3, #16]
 8008340:	f003 0310 	and.w	r3, r3, #16
 8008344:	2b10      	cmp	r3, #16
 8008346:	d122      	bne.n	800838e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	68db      	ldr	r3, [r3, #12]
 800834e:	f003 0310 	and.w	r3, r3, #16
 8008352:	2b10      	cmp	r3, #16
 8008354:	d11b      	bne.n	800838e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f06f 0210 	mvn.w	r2, #16
 800835e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2208      	movs	r2, #8
 8008364:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	69db      	ldr	r3, [r3, #28]
 800836c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008370:	2b00      	cmp	r3, #0
 8008372:	d003      	beq.n	800837c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 f870 	bl	800845a <HAL_TIM_IC_CaptureCallback>
 800837a:	e005      	b.n	8008388 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f000 f862 	bl	8008446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f000 f873 	bl	800846e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2200      	movs	r2, #0
 800838c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	691b      	ldr	r3, [r3, #16]
 8008394:	f003 0301 	and.w	r3, r3, #1
 8008398:	2b01      	cmp	r3, #1
 800839a:	d10e      	bne.n	80083ba <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	68db      	ldr	r3, [r3, #12]
 80083a2:	f003 0301 	and.w	r3, r3, #1
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d107      	bne.n	80083ba <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f06f 0201 	mvn.w	r2, #1
 80083b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f7fb ff63 	bl	8004280 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	691b      	ldr	r3, [r3, #16]
 80083c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083c4:	2b80      	cmp	r3, #128	; 0x80
 80083c6:	d10e      	bne.n	80083e6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083d2:	2b80      	cmp	r3, #128	; 0x80
 80083d4:	d107      	bne.n	80083e6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80083de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 f903 	bl	80085ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	691b      	ldr	r3, [r3, #16]
 80083ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083f0:	2b40      	cmp	r3, #64	; 0x40
 80083f2:	d10e      	bne.n	8008412 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083fe:	2b40      	cmp	r3, #64	; 0x40
 8008400:	d107      	bne.n	8008412 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800840a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f000 f838 	bl	8008482 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	f003 0320 	and.w	r3, r3, #32
 800841c:	2b20      	cmp	r3, #32
 800841e:	d10e      	bne.n	800843e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	68db      	ldr	r3, [r3, #12]
 8008426:	f003 0320 	and.w	r3, r3, #32
 800842a:	2b20      	cmp	r3, #32
 800842c:	d107      	bne.n	800843e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f06f 0220 	mvn.w	r2, #32
 8008436:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 f8cd 	bl	80085d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800843e:	bf00      	nop
 8008440:	3708      	adds	r7, #8
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}

08008446 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008446:	b480      	push	{r7}
 8008448:	b083      	sub	sp, #12
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800844e:	bf00      	nop
 8008450:	370c      	adds	r7, #12
 8008452:	46bd      	mov	sp, r7
 8008454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008458:	4770      	bx	lr

0800845a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800845a:	b480      	push	{r7}
 800845c:	b083      	sub	sp, #12
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008462:	bf00      	nop
 8008464:	370c      	adds	r7, #12
 8008466:	46bd      	mov	sp, r7
 8008468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846c:	4770      	bx	lr

0800846e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800846e:	b480      	push	{r7}
 8008470:	b083      	sub	sp, #12
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008476:	bf00      	nop
 8008478:	370c      	adds	r7, #12
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr

08008482 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008482:	b480      	push	{r7}
 8008484:	b083      	sub	sp, #12
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800848a:	bf00      	nop
 800848c:	370c      	adds	r7, #12
 800848e:	46bd      	mov	sp, r7
 8008490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008494:	4770      	bx	lr
	...

08008498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008498:	b480      	push	{r7}
 800849a:	b085      	sub	sp, #20
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	4a40      	ldr	r2, [pc, #256]	; (80085ac <TIM_Base_SetConfig+0x114>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d013      	beq.n	80084d8 <TIM_Base_SetConfig+0x40>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084b6:	d00f      	beq.n	80084d8 <TIM_Base_SetConfig+0x40>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	4a3d      	ldr	r2, [pc, #244]	; (80085b0 <TIM_Base_SetConfig+0x118>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d00b      	beq.n	80084d8 <TIM_Base_SetConfig+0x40>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	4a3c      	ldr	r2, [pc, #240]	; (80085b4 <TIM_Base_SetConfig+0x11c>)
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d007      	beq.n	80084d8 <TIM_Base_SetConfig+0x40>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	4a3b      	ldr	r2, [pc, #236]	; (80085b8 <TIM_Base_SetConfig+0x120>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d003      	beq.n	80084d8 <TIM_Base_SetConfig+0x40>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	4a3a      	ldr	r2, [pc, #232]	; (80085bc <TIM_Base_SetConfig+0x124>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d108      	bne.n	80084ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	685b      	ldr	r3, [r3, #4]
 80084e4:	68fa      	ldr	r2, [r7, #12]
 80084e6:	4313      	orrs	r3, r2
 80084e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	4a2f      	ldr	r2, [pc, #188]	; (80085ac <TIM_Base_SetConfig+0x114>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d02b      	beq.n	800854a <TIM_Base_SetConfig+0xb2>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084f8:	d027      	beq.n	800854a <TIM_Base_SetConfig+0xb2>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	4a2c      	ldr	r2, [pc, #176]	; (80085b0 <TIM_Base_SetConfig+0x118>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d023      	beq.n	800854a <TIM_Base_SetConfig+0xb2>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	4a2b      	ldr	r2, [pc, #172]	; (80085b4 <TIM_Base_SetConfig+0x11c>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d01f      	beq.n	800854a <TIM_Base_SetConfig+0xb2>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	4a2a      	ldr	r2, [pc, #168]	; (80085b8 <TIM_Base_SetConfig+0x120>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d01b      	beq.n	800854a <TIM_Base_SetConfig+0xb2>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	4a29      	ldr	r2, [pc, #164]	; (80085bc <TIM_Base_SetConfig+0x124>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d017      	beq.n	800854a <TIM_Base_SetConfig+0xb2>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	4a28      	ldr	r2, [pc, #160]	; (80085c0 <TIM_Base_SetConfig+0x128>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d013      	beq.n	800854a <TIM_Base_SetConfig+0xb2>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	4a27      	ldr	r2, [pc, #156]	; (80085c4 <TIM_Base_SetConfig+0x12c>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d00f      	beq.n	800854a <TIM_Base_SetConfig+0xb2>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a26      	ldr	r2, [pc, #152]	; (80085c8 <TIM_Base_SetConfig+0x130>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d00b      	beq.n	800854a <TIM_Base_SetConfig+0xb2>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	4a25      	ldr	r2, [pc, #148]	; (80085cc <TIM_Base_SetConfig+0x134>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d007      	beq.n	800854a <TIM_Base_SetConfig+0xb2>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a24      	ldr	r2, [pc, #144]	; (80085d0 <TIM_Base_SetConfig+0x138>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d003      	beq.n	800854a <TIM_Base_SetConfig+0xb2>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a23      	ldr	r2, [pc, #140]	; (80085d4 <TIM_Base_SetConfig+0x13c>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d108      	bne.n	800855c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008550:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	68fa      	ldr	r2, [r7, #12]
 8008558:	4313      	orrs	r3, r2
 800855a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	695b      	ldr	r3, [r3, #20]
 8008566:	4313      	orrs	r3, r2
 8008568:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	68fa      	ldr	r2, [r7, #12]
 800856e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	689a      	ldr	r2, [r3, #8]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	4a0a      	ldr	r2, [pc, #40]	; (80085ac <TIM_Base_SetConfig+0x114>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d003      	beq.n	8008590 <TIM_Base_SetConfig+0xf8>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a0c      	ldr	r2, [pc, #48]	; (80085bc <TIM_Base_SetConfig+0x124>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d103      	bne.n	8008598 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	691a      	ldr	r2, [r3, #16]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2201      	movs	r2, #1
 800859c:	615a      	str	r2, [r3, #20]
}
 800859e:	bf00      	nop
 80085a0:	3714      	adds	r7, #20
 80085a2:	46bd      	mov	sp, r7
 80085a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a8:	4770      	bx	lr
 80085aa:	bf00      	nop
 80085ac:	40010000 	.word	0x40010000
 80085b0:	40000400 	.word	0x40000400
 80085b4:	40000800 	.word	0x40000800
 80085b8:	40000c00 	.word	0x40000c00
 80085bc:	40010400 	.word	0x40010400
 80085c0:	40014000 	.word	0x40014000
 80085c4:	40014400 	.word	0x40014400
 80085c8:	40014800 	.word	0x40014800
 80085cc:	40001800 	.word	0x40001800
 80085d0:	40001c00 	.word	0x40001c00
 80085d4:	40002000 	.word	0x40002000

080085d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80085d8:	b480      	push	{r7}
 80085da:	b083      	sub	sp, #12
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80085e0:	bf00      	nop
 80085e2:	370c      	adds	r7, #12
 80085e4:	46bd      	mov	sp, r7
 80085e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ea:	4770      	bx	lr

080085ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b083      	sub	sp, #12
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80085f4:	bf00      	nop
 80085f6:	370c      	adds	r7, #12
 80085f8:	46bd      	mov	sp, r7
 80085fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fe:	4770      	bx	lr

08008600 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b082      	sub	sp, #8
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d101      	bne.n	8008612 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	e03f      	b.n	8008692 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008618:	b2db      	uxtb	r3, r3
 800861a:	2b00      	cmp	r3, #0
 800861c:	d106      	bne.n	800862c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2200      	movs	r2, #0
 8008622:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f7fc fb42 	bl	8004cb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2224      	movs	r2, #36	; 0x24
 8008630:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	68da      	ldr	r2, [r3, #12]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008642:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f000 f90b 	bl	8008860 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	691a      	ldr	r2, [r3, #16]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008658:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	695a      	ldr	r2, [r3, #20]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008668:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68da      	ldr	r2, [r3, #12]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008678:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2200      	movs	r2, #0
 800867e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2220      	movs	r2, #32
 8008684:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2220      	movs	r2, #32
 800868c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008690:	2300      	movs	r3, #0
}
 8008692:	4618      	mov	r0, r3
 8008694:	3708      	adds	r7, #8
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}

0800869a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800869a:	b580      	push	{r7, lr}
 800869c:	b088      	sub	sp, #32
 800869e:	af02      	add	r7, sp, #8
 80086a0:	60f8      	str	r0, [r7, #12]
 80086a2:	60b9      	str	r1, [r7, #8]
 80086a4:	603b      	str	r3, [r7, #0]
 80086a6:	4613      	mov	r3, r2
 80086a8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80086aa:	2300      	movs	r3, #0
 80086ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80086b4:	b2db      	uxtb	r3, r3
 80086b6:	2b20      	cmp	r3, #32
 80086b8:	f040 8083 	bne.w	80087c2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d002      	beq.n	80086c8 <HAL_UART_Transmit+0x2e>
 80086c2:	88fb      	ldrh	r3, [r7, #6]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d101      	bne.n	80086cc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80086c8:	2301      	movs	r3, #1
 80086ca:	e07b      	b.n	80087c4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	d101      	bne.n	80086da <HAL_UART_Transmit+0x40>
 80086d6:	2302      	movs	r3, #2
 80086d8:	e074      	b.n	80087c4 <HAL_UART_Transmit+0x12a>
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2201      	movs	r2, #1
 80086de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2200      	movs	r2, #0
 80086e6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2221      	movs	r2, #33	; 0x21
 80086ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80086f0:	f7fc fd4a 	bl	8005188 <HAL_GetTick>
 80086f4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	88fa      	ldrh	r2, [r7, #6]
 80086fa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	88fa      	ldrh	r2, [r7, #6]
 8008700:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800870a:	e042      	b.n	8008792 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008710:	b29b      	uxth	r3, r3
 8008712:	3b01      	subs	r3, #1
 8008714:	b29a      	uxth	r2, r3
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008722:	d122      	bne.n	800876a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	9300      	str	r3, [sp, #0]
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	2200      	movs	r2, #0
 800872c:	2180      	movs	r1, #128	; 0x80
 800872e:	68f8      	ldr	r0, [r7, #12]
 8008730:	f000 f84c 	bl	80087cc <UART_WaitOnFlagUntilTimeout>
 8008734:	4603      	mov	r3, r0
 8008736:	2b00      	cmp	r3, #0
 8008738:	d001      	beq.n	800873e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800873a:	2303      	movs	r3, #3
 800873c:	e042      	b.n	80087c4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800873e:	68bb      	ldr	r3, [r7, #8]
 8008740:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	881b      	ldrh	r3, [r3, #0]
 8008746:	461a      	mov	r2, r3
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008750:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	691b      	ldr	r3, [r3, #16]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d103      	bne.n	8008762 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	3302      	adds	r3, #2
 800875e:	60bb      	str	r3, [r7, #8]
 8008760:	e017      	b.n	8008792 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	3301      	adds	r3, #1
 8008766:	60bb      	str	r3, [r7, #8]
 8008768:	e013      	b.n	8008792 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	9300      	str	r3, [sp, #0]
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	2200      	movs	r2, #0
 8008772:	2180      	movs	r1, #128	; 0x80
 8008774:	68f8      	ldr	r0, [r7, #12]
 8008776:	f000 f829 	bl	80087cc <UART_WaitOnFlagUntilTimeout>
 800877a:	4603      	mov	r3, r0
 800877c:	2b00      	cmp	r3, #0
 800877e:	d001      	beq.n	8008784 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8008780:	2303      	movs	r3, #3
 8008782:	e01f      	b.n	80087c4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	1c5a      	adds	r2, r3, #1
 8008788:	60ba      	str	r2, [r7, #8]
 800878a:	781a      	ldrb	r2, [r3, #0]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008796:	b29b      	uxth	r3, r3
 8008798:	2b00      	cmp	r3, #0
 800879a:	d1b7      	bne.n	800870c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	9300      	str	r3, [sp, #0]
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	2200      	movs	r2, #0
 80087a4:	2140      	movs	r1, #64	; 0x40
 80087a6:	68f8      	ldr	r0, [r7, #12]
 80087a8:	f000 f810 	bl	80087cc <UART_WaitOnFlagUntilTimeout>
 80087ac:	4603      	mov	r3, r0
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d001      	beq.n	80087b6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80087b2:	2303      	movs	r3, #3
 80087b4:	e006      	b.n	80087c4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2220      	movs	r2, #32
 80087ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80087be:	2300      	movs	r3, #0
 80087c0:	e000      	b.n	80087c4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80087c2:	2302      	movs	r3, #2
  }
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3718      	adds	r7, #24
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	60b9      	str	r1, [r7, #8]
 80087d6:	603b      	str	r3, [r7, #0]
 80087d8:	4613      	mov	r3, r2
 80087da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087dc:	e02c      	b.n	8008838 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087de:	69bb      	ldr	r3, [r7, #24]
 80087e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80087e4:	d028      	beq.n	8008838 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80087e6:	69bb      	ldr	r3, [r7, #24]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d007      	beq.n	80087fc <UART_WaitOnFlagUntilTimeout+0x30>
 80087ec:	f7fc fccc 	bl	8005188 <HAL_GetTick>
 80087f0:	4602      	mov	r2, r0
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	1ad3      	subs	r3, r2, r3
 80087f6:	69ba      	ldr	r2, [r7, #24]
 80087f8:	429a      	cmp	r2, r3
 80087fa:	d21d      	bcs.n	8008838 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	68da      	ldr	r2, [r3, #12]
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800880a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	695a      	ldr	r2, [r3, #20]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f022 0201 	bic.w	r2, r2, #1
 800881a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2220      	movs	r2, #32
 8008820:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2220      	movs	r2, #32
 8008828:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2200      	movs	r2, #0
 8008830:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8008834:	2303      	movs	r3, #3
 8008836:	e00f      	b.n	8008858 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	4013      	ands	r3, r2
 8008842:	68ba      	ldr	r2, [r7, #8]
 8008844:	429a      	cmp	r2, r3
 8008846:	bf0c      	ite	eq
 8008848:	2301      	moveq	r3, #1
 800884a:	2300      	movne	r3, #0
 800884c:	b2db      	uxtb	r3, r3
 800884e:	461a      	mov	r2, r3
 8008850:	79fb      	ldrb	r3, [r7, #7]
 8008852:	429a      	cmp	r2, r3
 8008854:	d0c3      	beq.n	80087de <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008856:	2300      	movs	r3, #0
}
 8008858:	4618      	mov	r0, r3
 800885a:	3710      	adds	r7, #16
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}

08008860 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008864:	b085      	sub	sp, #20
 8008866:	af00      	add	r7, sp, #0
 8008868:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	691b      	ldr	r3, [r3, #16]
 8008870:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	68da      	ldr	r2, [r3, #12]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	430a      	orrs	r2, r1
 800887e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	689a      	ldr	r2, [r3, #8]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	691b      	ldr	r3, [r3, #16]
 8008888:	431a      	orrs	r2, r3
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	695b      	ldr	r3, [r3, #20]
 800888e:	431a      	orrs	r2, r3
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	69db      	ldr	r3, [r3, #28]
 8008894:	4313      	orrs	r3, r2
 8008896:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68db      	ldr	r3, [r3, #12]
 800889e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80088a2:	f023 030c 	bic.w	r3, r3, #12
 80088a6:	687a      	ldr	r2, [r7, #4]
 80088a8:	6812      	ldr	r2, [r2, #0]
 80088aa:	68f9      	ldr	r1, [r7, #12]
 80088ac:	430b      	orrs	r3, r1
 80088ae:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	695b      	ldr	r3, [r3, #20]
 80088b6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	699a      	ldr	r2, [r3, #24]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	430a      	orrs	r2, r1
 80088c4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	69db      	ldr	r3, [r3, #28]
 80088ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088ce:	f040 818b 	bne.w	8008be8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4ac1      	ldr	r2, [pc, #772]	; (8008bdc <UART_SetConfig+0x37c>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d005      	beq.n	80088e8 <UART_SetConfig+0x88>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4abf      	ldr	r2, [pc, #764]	; (8008be0 <UART_SetConfig+0x380>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	f040 80bd 	bne.w	8008a62 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80088e8:	f7fe fd4c 	bl	8007384 <HAL_RCC_GetPCLK2Freq>
 80088ec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	461d      	mov	r5, r3
 80088f2:	f04f 0600 	mov.w	r6, #0
 80088f6:	46a8      	mov	r8, r5
 80088f8:	46b1      	mov	r9, r6
 80088fa:	eb18 0308 	adds.w	r3, r8, r8
 80088fe:	eb49 0409 	adc.w	r4, r9, r9
 8008902:	4698      	mov	r8, r3
 8008904:	46a1      	mov	r9, r4
 8008906:	eb18 0805 	adds.w	r8, r8, r5
 800890a:	eb49 0906 	adc.w	r9, r9, r6
 800890e:	f04f 0100 	mov.w	r1, #0
 8008912:	f04f 0200 	mov.w	r2, #0
 8008916:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800891a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800891e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008922:	4688      	mov	r8, r1
 8008924:	4691      	mov	r9, r2
 8008926:	eb18 0005 	adds.w	r0, r8, r5
 800892a:	eb49 0106 	adc.w	r1, r9, r6
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	685b      	ldr	r3, [r3, #4]
 8008932:	461d      	mov	r5, r3
 8008934:	f04f 0600 	mov.w	r6, #0
 8008938:	196b      	adds	r3, r5, r5
 800893a:	eb46 0406 	adc.w	r4, r6, r6
 800893e:	461a      	mov	r2, r3
 8008940:	4623      	mov	r3, r4
 8008942:	f7f7 fc95 	bl	8000270 <__aeabi_uldivmod>
 8008946:	4603      	mov	r3, r0
 8008948:	460c      	mov	r4, r1
 800894a:	461a      	mov	r2, r3
 800894c:	4ba5      	ldr	r3, [pc, #660]	; (8008be4 <UART_SetConfig+0x384>)
 800894e:	fba3 2302 	umull	r2, r3, r3, r2
 8008952:	095b      	lsrs	r3, r3, #5
 8008954:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	461d      	mov	r5, r3
 800895c:	f04f 0600 	mov.w	r6, #0
 8008960:	46a9      	mov	r9, r5
 8008962:	46b2      	mov	sl, r6
 8008964:	eb19 0309 	adds.w	r3, r9, r9
 8008968:	eb4a 040a 	adc.w	r4, sl, sl
 800896c:	4699      	mov	r9, r3
 800896e:	46a2      	mov	sl, r4
 8008970:	eb19 0905 	adds.w	r9, r9, r5
 8008974:	eb4a 0a06 	adc.w	sl, sl, r6
 8008978:	f04f 0100 	mov.w	r1, #0
 800897c:	f04f 0200 	mov.w	r2, #0
 8008980:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008984:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008988:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800898c:	4689      	mov	r9, r1
 800898e:	4692      	mov	sl, r2
 8008990:	eb19 0005 	adds.w	r0, r9, r5
 8008994:	eb4a 0106 	adc.w	r1, sl, r6
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	461d      	mov	r5, r3
 800899e:	f04f 0600 	mov.w	r6, #0
 80089a2:	196b      	adds	r3, r5, r5
 80089a4:	eb46 0406 	adc.w	r4, r6, r6
 80089a8:	461a      	mov	r2, r3
 80089aa:	4623      	mov	r3, r4
 80089ac:	f7f7 fc60 	bl	8000270 <__aeabi_uldivmod>
 80089b0:	4603      	mov	r3, r0
 80089b2:	460c      	mov	r4, r1
 80089b4:	461a      	mov	r2, r3
 80089b6:	4b8b      	ldr	r3, [pc, #556]	; (8008be4 <UART_SetConfig+0x384>)
 80089b8:	fba3 1302 	umull	r1, r3, r3, r2
 80089bc:	095b      	lsrs	r3, r3, #5
 80089be:	2164      	movs	r1, #100	; 0x64
 80089c0:	fb01 f303 	mul.w	r3, r1, r3
 80089c4:	1ad3      	subs	r3, r2, r3
 80089c6:	00db      	lsls	r3, r3, #3
 80089c8:	3332      	adds	r3, #50	; 0x32
 80089ca:	4a86      	ldr	r2, [pc, #536]	; (8008be4 <UART_SetConfig+0x384>)
 80089cc:	fba2 2303 	umull	r2, r3, r2, r3
 80089d0:	095b      	lsrs	r3, r3, #5
 80089d2:	005b      	lsls	r3, r3, #1
 80089d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80089d8:	4498      	add	r8, r3
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	461d      	mov	r5, r3
 80089de:	f04f 0600 	mov.w	r6, #0
 80089e2:	46a9      	mov	r9, r5
 80089e4:	46b2      	mov	sl, r6
 80089e6:	eb19 0309 	adds.w	r3, r9, r9
 80089ea:	eb4a 040a 	adc.w	r4, sl, sl
 80089ee:	4699      	mov	r9, r3
 80089f0:	46a2      	mov	sl, r4
 80089f2:	eb19 0905 	adds.w	r9, r9, r5
 80089f6:	eb4a 0a06 	adc.w	sl, sl, r6
 80089fa:	f04f 0100 	mov.w	r1, #0
 80089fe:	f04f 0200 	mov.w	r2, #0
 8008a02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a06:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008a0a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008a0e:	4689      	mov	r9, r1
 8008a10:	4692      	mov	sl, r2
 8008a12:	eb19 0005 	adds.w	r0, r9, r5
 8008a16:	eb4a 0106 	adc.w	r1, sl, r6
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	461d      	mov	r5, r3
 8008a20:	f04f 0600 	mov.w	r6, #0
 8008a24:	196b      	adds	r3, r5, r5
 8008a26:	eb46 0406 	adc.w	r4, r6, r6
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	4623      	mov	r3, r4
 8008a2e:	f7f7 fc1f 	bl	8000270 <__aeabi_uldivmod>
 8008a32:	4603      	mov	r3, r0
 8008a34:	460c      	mov	r4, r1
 8008a36:	461a      	mov	r2, r3
 8008a38:	4b6a      	ldr	r3, [pc, #424]	; (8008be4 <UART_SetConfig+0x384>)
 8008a3a:	fba3 1302 	umull	r1, r3, r3, r2
 8008a3e:	095b      	lsrs	r3, r3, #5
 8008a40:	2164      	movs	r1, #100	; 0x64
 8008a42:	fb01 f303 	mul.w	r3, r1, r3
 8008a46:	1ad3      	subs	r3, r2, r3
 8008a48:	00db      	lsls	r3, r3, #3
 8008a4a:	3332      	adds	r3, #50	; 0x32
 8008a4c:	4a65      	ldr	r2, [pc, #404]	; (8008be4 <UART_SetConfig+0x384>)
 8008a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8008a52:	095b      	lsrs	r3, r3, #5
 8008a54:	f003 0207 	and.w	r2, r3, #7
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4442      	add	r2, r8
 8008a5e:	609a      	str	r2, [r3, #8]
 8008a60:	e26f      	b.n	8008f42 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008a62:	f7fe fc7b 	bl	800735c <HAL_RCC_GetPCLK1Freq>
 8008a66:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	461d      	mov	r5, r3
 8008a6c:	f04f 0600 	mov.w	r6, #0
 8008a70:	46a8      	mov	r8, r5
 8008a72:	46b1      	mov	r9, r6
 8008a74:	eb18 0308 	adds.w	r3, r8, r8
 8008a78:	eb49 0409 	adc.w	r4, r9, r9
 8008a7c:	4698      	mov	r8, r3
 8008a7e:	46a1      	mov	r9, r4
 8008a80:	eb18 0805 	adds.w	r8, r8, r5
 8008a84:	eb49 0906 	adc.w	r9, r9, r6
 8008a88:	f04f 0100 	mov.w	r1, #0
 8008a8c:	f04f 0200 	mov.w	r2, #0
 8008a90:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008a94:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008a98:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008a9c:	4688      	mov	r8, r1
 8008a9e:	4691      	mov	r9, r2
 8008aa0:	eb18 0005 	adds.w	r0, r8, r5
 8008aa4:	eb49 0106 	adc.w	r1, r9, r6
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	685b      	ldr	r3, [r3, #4]
 8008aac:	461d      	mov	r5, r3
 8008aae:	f04f 0600 	mov.w	r6, #0
 8008ab2:	196b      	adds	r3, r5, r5
 8008ab4:	eb46 0406 	adc.w	r4, r6, r6
 8008ab8:	461a      	mov	r2, r3
 8008aba:	4623      	mov	r3, r4
 8008abc:	f7f7 fbd8 	bl	8000270 <__aeabi_uldivmod>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	460c      	mov	r4, r1
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	4b47      	ldr	r3, [pc, #284]	; (8008be4 <UART_SetConfig+0x384>)
 8008ac8:	fba3 2302 	umull	r2, r3, r3, r2
 8008acc:	095b      	lsrs	r3, r3, #5
 8008ace:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	461d      	mov	r5, r3
 8008ad6:	f04f 0600 	mov.w	r6, #0
 8008ada:	46a9      	mov	r9, r5
 8008adc:	46b2      	mov	sl, r6
 8008ade:	eb19 0309 	adds.w	r3, r9, r9
 8008ae2:	eb4a 040a 	adc.w	r4, sl, sl
 8008ae6:	4699      	mov	r9, r3
 8008ae8:	46a2      	mov	sl, r4
 8008aea:	eb19 0905 	adds.w	r9, r9, r5
 8008aee:	eb4a 0a06 	adc.w	sl, sl, r6
 8008af2:	f04f 0100 	mov.w	r1, #0
 8008af6:	f04f 0200 	mov.w	r2, #0
 8008afa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008afe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008b02:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008b06:	4689      	mov	r9, r1
 8008b08:	4692      	mov	sl, r2
 8008b0a:	eb19 0005 	adds.w	r0, r9, r5
 8008b0e:	eb4a 0106 	adc.w	r1, sl, r6
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	685b      	ldr	r3, [r3, #4]
 8008b16:	461d      	mov	r5, r3
 8008b18:	f04f 0600 	mov.w	r6, #0
 8008b1c:	196b      	adds	r3, r5, r5
 8008b1e:	eb46 0406 	adc.w	r4, r6, r6
 8008b22:	461a      	mov	r2, r3
 8008b24:	4623      	mov	r3, r4
 8008b26:	f7f7 fba3 	bl	8000270 <__aeabi_uldivmod>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	460c      	mov	r4, r1
 8008b2e:	461a      	mov	r2, r3
 8008b30:	4b2c      	ldr	r3, [pc, #176]	; (8008be4 <UART_SetConfig+0x384>)
 8008b32:	fba3 1302 	umull	r1, r3, r3, r2
 8008b36:	095b      	lsrs	r3, r3, #5
 8008b38:	2164      	movs	r1, #100	; 0x64
 8008b3a:	fb01 f303 	mul.w	r3, r1, r3
 8008b3e:	1ad3      	subs	r3, r2, r3
 8008b40:	00db      	lsls	r3, r3, #3
 8008b42:	3332      	adds	r3, #50	; 0x32
 8008b44:	4a27      	ldr	r2, [pc, #156]	; (8008be4 <UART_SetConfig+0x384>)
 8008b46:	fba2 2303 	umull	r2, r3, r2, r3
 8008b4a:	095b      	lsrs	r3, r3, #5
 8008b4c:	005b      	lsls	r3, r3, #1
 8008b4e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008b52:	4498      	add	r8, r3
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	461d      	mov	r5, r3
 8008b58:	f04f 0600 	mov.w	r6, #0
 8008b5c:	46a9      	mov	r9, r5
 8008b5e:	46b2      	mov	sl, r6
 8008b60:	eb19 0309 	adds.w	r3, r9, r9
 8008b64:	eb4a 040a 	adc.w	r4, sl, sl
 8008b68:	4699      	mov	r9, r3
 8008b6a:	46a2      	mov	sl, r4
 8008b6c:	eb19 0905 	adds.w	r9, r9, r5
 8008b70:	eb4a 0a06 	adc.w	sl, sl, r6
 8008b74:	f04f 0100 	mov.w	r1, #0
 8008b78:	f04f 0200 	mov.w	r2, #0
 8008b7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b80:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008b84:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008b88:	4689      	mov	r9, r1
 8008b8a:	4692      	mov	sl, r2
 8008b8c:	eb19 0005 	adds.w	r0, r9, r5
 8008b90:	eb4a 0106 	adc.w	r1, sl, r6
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	685b      	ldr	r3, [r3, #4]
 8008b98:	461d      	mov	r5, r3
 8008b9a:	f04f 0600 	mov.w	r6, #0
 8008b9e:	196b      	adds	r3, r5, r5
 8008ba0:	eb46 0406 	adc.w	r4, r6, r6
 8008ba4:	461a      	mov	r2, r3
 8008ba6:	4623      	mov	r3, r4
 8008ba8:	f7f7 fb62 	bl	8000270 <__aeabi_uldivmod>
 8008bac:	4603      	mov	r3, r0
 8008bae:	460c      	mov	r4, r1
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	4b0c      	ldr	r3, [pc, #48]	; (8008be4 <UART_SetConfig+0x384>)
 8008bb4:	fba3 1302 	umull	r1, r3, r3, r2
 8008bb8:	095b      	lsrs	r3, r3, #5
 8008bba:	2164      	movs	r1, #100	; 0x64
 8008bbc:	fb01 f303 	mul.w	r3, r1, r3
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	00db      	lsls	r3, r3, #3
 8008bc4:	3332      	adds	r3, #50	; 0x32
 8008bc6:	4a07      	ldr	r2, [pc, #28]	; (8008be4 <UART_SetConfig+0x384>)
 8008bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8008bcc:	095b      	lsrs	r3, r3, #5
 8008bce:	f003 0207 	and.w	r2, r3, #7
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4442      	add	r2, r8
 8008bd8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8008bda:	e1b2      	b.n	8008f42 <UART_SetConfig+0x6e2>
 8008bdc:	40011000 	.word	0x40011000
 8008be0:	40011400 	.word	0x40011400
 8008be4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4ad7      	ldr	r2, [pc, #860]	; (8008f4c <UART_SetConfig+0x6ec>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d005      	beq.n	8008bfe <UART_SetConfig+0x39e>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4ad6      	ldr	r2, [pc, #856]	; (8008f50 <UART_SetConfig+0x6f0>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	f040 80d1 	bne.w	8008da0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8008bfe:	f7fe fbc1 	bl	8007384 <HAL_RCC_GetPCLK2Freq>
 8008c02:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	469a      	mov	sl, r3
 8008c08:	f04f 0b00 	mov.w	fp, #0
 8008c0c:	46d0      	mov	r8, sl
 8008c0e:	46d9      	mov	r9, fp
 8008c10:	eb18 0308 	adds.w	r3, r8, r8
 8008c14:	eb49 0409 	adc.w	r4, r9, r9
 8008c18:	4698      	mov	r8, r3
 8008c1a:	46a1      	mov	r9, r4
 8008c1c:	eb18 080a 	adds.w	r8, r8, sl
 8008c20:	eb49 090b 	adc.w	r9, r9, fp
 8008c24:	f04f 0100 	mov.w	r1, #0
 8008c28:	f04f 0200 	mov.w	r2, #0
 8008c2c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008c30:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008c34:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008c38:	4688      	mov	r8, r1
 8008c3a:	4691      	mov	r9, r2
 8008c3c:	eb1a 0508 	adds.w	r5, sl, r8
 8008c40:	eb4b 0609 	adc.w	r6, fp, r9
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	685b      	ldr	r3, [r3, #4]
 8008c48:	4619      	mov	r1, r3
 8008c4a:	f04f 0200 	mov.w	r2, #0
 8008c4e:	f04f 0300 	mov.w	r3, #0
 8008c52:	f04f 0400 	mov.w	r4, #0
 8008c56:	0094      	lsls	r4, r2, #2
 8008c58:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008c5c:	008b      	lsls	r3, r1, #2
 8008c5e:	461a      	mov	r2, r3
 8008c60:	4623      	mov	r3, r4
 8008c62:	4628      	mov	r0, r5
 8008c64:	4631      	mov	r1, r6
 8008c66:	f7f7 fb03 	bl	8000270 <__aeabi_uldivmod>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	460c      	mov	r4, r1
 8008c6e:	461a      	mov	r2, r3
 8008c70:	4bb8      	ldr	r3, [pc, #736]	; (8008f54 <UART_SetConfig+0x6f4>)
 8008c72:	fba3 2302 	umull	r2, r3, r3, r2
 8008c76:	095b      	lsrs	r3, r3, #5
 8008c78:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	469b      	mov	fp, r3
 8008c80:	f04f 0c00 	mov.w	ip, #0
 8008c84:	46d9      	mov	r9, fp
 8008c86:	46e2      	mov	sl, ip
 8008c88:	eb19 0309 	adds.w	r3, r9, r9
 8008c8c:	eb4a 040a 	adc.w	r4, sl, sl
 8008c90:	4699      	mov	r9, r3
 8008c92:	46a2      	mov	sl, r4
 8008c94:	eb19 090b 	adds.w	r9, r9, fp
 8008c98:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008c9c:	f04f 0100 	mov.w	r1, #0
 8008ca0:	f04f 0200 	mov.w	r2, #0
 8008ca4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008ca8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008cac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008cb0:	4689      	mov	r9, r1
 8008cb2:	4692      	mov	sl, r2
 8008cb4:	eb1b 0509 	adds.w	r5, fp, r9
 8008cb8:	eb4c 060a 	adc.w	r6, ip, sl
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	4619      	mov	r1, r3
 8008cc2:	f04f 0200 	mov.w	r2, #0
 8008cc6:	f04f 0300 	mov.w	r3, #0
 8008cca:	f04f 0400 	mov.w	r4, #0
 8008cce:	0094      	lsls	r4, r2, #2
 8008cd0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008cd4:	008b      	lsls	r3, r1, #2
 8008cd6:	461a      	mov	r2, r3
 8008cd8:	4623      	mov	r3, r4
 8008cda:	4628      	mov	r0, r5
 8008cdc:	4631      	mov	r1, r6
 8008cde:	f7f7 fac7 	bl	8000270 <__aeabi_uldivmod>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	460c      	mov	r4, r1
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	4b9a      	ldr	r3, [pc, #616]	; (8008f54 <UART_SetConfig+0x6f4>)
 8008cea:	fba3 1302 	umull	r1, r3, r3, r2
 8008cee:	095b      	lsrs	r3, r3, #5
 8008cf0:	2164      	movs	r1, #100	; 0x64
 8008cf2:	fb01 f303 	mul.w	r3, r1, r3
 8008cf6:	1ad3      	subs	r3, r2, r3
 8008cf8:	011b      	lsls	r3, r3, #4
 8008cfa:	3332      	adds	r3, #50	; 0x32
 8008cfc:	4a95      	ldr	r2, [pc, #596]	; (8008f54 <UART_SetConfig+0x6f4>)
 8008cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8008d02:	095b      	lsrs	r3, r3, #5
 8008d04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008d08:	4498      	add	r8, r3
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	469b      	mov	fp, r3
 8008d0e:	f04f 0c00 	mov.w	ip, #0
 8008d12:	46d9      	mov	r9, fp
 8008d14:	46e2      	mov	sl, ip
 8008d16:	eb19 0309 	adds.w	r3, r9, r9
 8008d1a:	eb4a 040a 	adc.w	r4, sl, sl
 8008d1e:	4699      	mov	r9, r3
 8008d20:	46a2      	mov	sl, r4
 8008d22:	eb19 090b 	adds.w	r9, r9, fp
 8008d26:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008d2a:	f04f 0100 	mov.w	r1, #0
 8008d2e:	f04f 0200 	mov.w	r2, #0
 8008d32:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d36:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008d3a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008d3e:	4689      	mov	r9, r1
 8008d40:	4692      	mov	sl, r2
 8008d42:	eb1b 0509 	adds.w	r5, fp, r9
 8008d46:	eb4c 060a 	adc.w	r6, ip, sl
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	685b      	ldr	r3, [r3, #4]
 8008d4e:	4619      	mov	r1, r3
 8008d50:	f04f 0200 	mov.w	r2, #0
 8008d54:	f04f 0300 	mov.w	r3, #0
 8008d58:	f04f 0400 	mov.w	r4, #0
 8008d5c:	0094      	lsls	r4, r2, #2
 8008d5e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008d62:	008b      	lsls	r3, r1, #2
 8008d64:	461a      	mov	r2, r3
 8008d66:	4623      	mov	r3, r4
 8008d68:	4628      	mov	r0, r5
 8008d6a:	4631      	mov	r1, r6
 8008d6c:	f7f7 fa80 	bl	8000270 <__aeabi_uldivmod>
 8008d70:	4603      	mov	r3, r0
 8008d72:	460c      	mov	r4, r1
 8008d74:	461a      	mov	r2, r3
 8008d76:	4b77      	ldr	r3, [pc, #476]	; (8008f54 <UART_SetConfig+0x6f4>)
 8008d78:	fba3 1302 	umull	r1, r3, r3, r2
 8008d7c:	095b      	lsrs	r3, r3, #5
 8008d7e:	2164      	movs	r1, #100	; 0x64
 8008d80:	fb01 f303 	mul.w	r3, r1, r3
 8008d84:	1ad3      	subs	r3, r2, r3
 8008d86:	011b      	lsls	r3, r3, #4
 8008d88:	3332      	adds	r3, #50	; 0x32
 8008d8a:	4a72      	ldr	r2, [pc, #456]	; (8008f54 <UART_SetConfig+0x6f4>)
 8008d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8008d90:	095b      	lsrs	r3, r3, #5
 8008d92:	f003 020f 	and.w	r2, r3, #15
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4442      	add	r2, r8
 8008d9c:	609a      	str	r2, [r3, #8]
 8008d9e:	e0d0      	b.n	8008f42 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008da0:	f7fe fadc 	bl	800735c <HAL_RCC_GetPCLK1Freq>
 8008da4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	469a      	mov	sl, r3
 8008daa:	f04f 0b00 	mov.w	fp, #0
 8008dae:	46d0      	mov	r8, sl
 8008db0:	46d9      	mov	r9, fp
 8008db2:	eb18 0308 	adds.w	r3, r8, r8
 8008db6:	eb49 0409 	adc.w	r4, r9, r9
 8008dba:	4698      	mov	r8, r3
 8008dbc:	46a1      	mov	r9, r4
 8008dbe:	eb18 080a 	adds.w	r8, r8, sl
 8008dc2:	eb49 090b 	adc.w	r9, r9, fp
 8008dc6:	f04f 0100 	mov.w	r1, #0
 8008dca:	f04f 0200 	mov.w	r2, #0
 8008dce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008dd2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008dd6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008dda:	4688      	mov	r8, r1
 8008ddc:	4691      	mov	r9, r2
 8008dde:	eb1a 0508 	adds.w	r5, sl, r8
 8008de2:	eb4b 0609 	adc.w	r6, fp, r9
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	4619      	mov	r1, r3
 8008dec:	f04f 0200 	mov.w	r2, #0
 8008df0:	f04f 0300 	mov.w	r3, #0
 8008df4:	f04f 0400 	mov.w	r4, #0
 8008df8:	0094      	lsls	r4, r2, #2
 8008dfa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008dfe:	008b      	lsls	r3, r1, #2
 8008e00:	461a      	mov	r2, r3
 8008e02:	4623      	mov	r3, r4
 8008e04:	4628      	mov	r0, r5
 8008e06:	4631      	mov	r1, r6
 8008e08:	f7f7 fa32 	bl	8000270 <__aeabi_uldivmod>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	460c      	mov	r4, r1
 8008e10:	461a      	mov	r2, r3
 8008e12:	4b50      	ldr	r3, [pc, #320]	; (8008f54 <UART_SetConfig+0x6f4>)
 8008e14:	fba3 2302 	umull	r2, r3, r3, r2
 8008e18:	095b      	lsrs	r3, r3, #5
 8008e1a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	469b      	mov	fp, r3
 8008e22:	f04f 0c00 	mov.w	ip, #0
 8008e26:	46d9      	mov	r9, fp
 8008e28:	46e2      	mov	sl, ip
 8008e2a:	eb19 0309 	adds.w	r3, r9, r9
 8008e2e:	eb4a 040a 	adc.w	r4, sl, sl
 8008e32:	4699      	mov	r9, r3
 8008e34:	46a2      	mov	sl, r4
 8008e36:	eb19 090b 	adds.w	r9, r9, fp
 8008e3a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008e3e:	f04f 0100 	mov.w	r1, #0
 8008e42:	f04f 0200 	mov.w	r2, #0
 8008e46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008e4a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008e4e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008e52:	4689      	mov	r9, r1
 8008e54:	4692      	mov	sl, r2
 8008e56:	eb1b 0509 	adds.w	r5, fp, r9
 8008e5a:	eb4c 060a 	adc.w	r6, ip, sl
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	4619      	mov	r1, r3
 8008e64:	f04f 0200 	mov.w	r2, #0
 8008e68:	f04f 0300 	mov.w	r3, #0
 8008e6c:	f04f 0400 	mov.w	r4, #0
 8008e70:	0094      	lsls	r4, r2, #2
 8008e72:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008e76:	008b      	lsls	r3, r1, #2
 8008e78:	461a      	mov	r2, r3
 8008e7a:	4623      	mov	r3, r4
 8008e7c:	4628      	mov	r0, r5
 8008e7e:	4631      	mov	r1, r6
 8008e80:	f7f7 f9f6 	bl	8000270 <__aeabi_uldivmod>
 8008e84:	4603      	mov	r3, r0
 8008e86:	460c      	mov	r4, r1
 8008e88:	461a      	mov	r2, r3
 8008e8a:	4b32      	ldr	r3, [pc, #200]	; (8008f54 <UART_SetConfig+0x6f4>)
 8008e8c:	fba3 1302 	umull	r1, r3, r3, r2
 8008e90:	095b      	lsrs	r3, r3, #5
 8008e92:	2164      	movs	r1, #100	; 0x64
 8008e94:	fb01 f303 	mul.w	r3, r1, r3
 8008e98:	1ad3      	subs	r3, r2, r3
 8008e9a:	011b      	lsls	r3, r3, #4
 8008e9c:	3332      	adds	r3, #50	; 0x32
 8008e9e:	4a2d      	ldr	r2, [pc, #180]	; (8008f54 <UART_SetConfig+0x6f4>)
 8008ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ea4:	095b      	lsrs	r3, r3, #5
 8008ea6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008eaa:	4498      	add	r8, r3
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	469b      	mov	fp, r3
 8008eb0:	f04f 0c00 	mov.w	ip, #0
 8008eb4:	46d9      	mov	r9, fp
 8008eb6:	46e2      	mov	sl, ip
 8008eb8:	eb19 0309 	adds.w	r3, r9, r9
 8008ebc:	eb4a 040a 	adc.w	r4, sl, sl
 8008ec0:	4699      	mov	r9, r3
 8008ec2:	46a2      	mov	sl, r4
 8008ec4:	eb19 090b 	adds.w	r9, r9, fp
 8008ec8:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008ecc:	f04f 0100 	mov.w	r1, #0
 8008ed0:	f04f 0200 	mov.w	r2, #0
 8008ed4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008ed8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008edc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008ee0:	4689      	mov	r9, r1
 8008ee2:	4692      	mov	sl, r2
 8008ee4:	eb1b 0509 	adds.w	r5, fp, r9
 8008ee8:	eb4c 060a 	adc.w	r6, ip, sl
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	4619      	mov	r1, r3
 8008ef2:	f04f 0200 	mov.w	r2, #0
 8008ef6:	f04f 0300 	mov.w	r3, #0
 8008efa:	f04f 0400 	mov.w	r4, #0
 8008efe:	0094      	lsls	r4, r2, #2
 8008f00:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008f04:	008b      	lsls	r3, r1, #2
 8008f06:	461a      	mov	r2, r3
 8008f08:	4623      	mov	r3, r4
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	4631      	mov	r1, r6
 8008f0e:	f7f7 f9af 	bl	8000270 <__aeabi_uldivmod>
 8008f12:	4603      	mov	r3, r0
 8008f14:	460c      	mov	r4, r1
 8008f16:	461a      	mov	r2, r3
 8008f18:	4b0e      	ldr	r3, [pc, #56]	; (8008f54 <UART_SetConfig+0x6f4>)
 8008f1a:	fba3 1302 	umull	r1, r3, r3, r2
 8008f1e:	095b      	lsrs	r3, r3, #5
 8008f20:	2164      	movs	r1, #100	; 0x64
 8008f22:	fb01 f303 	mul.w	r3, r1, r3
 8008f26:	1ad3      	subs	r3, r2, r3
 8008f28:	011b      	lsls	r3, r3, #4
 8008f2a:	3332      	adds	r3, #50	; 0x32
 8008f2c:	4a09      	ldr	r2, [pc, #36]	; (8008f54 <UART_SetConfig+0x6f4>)
 8008f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8008f32:	095b      	lsrs	r3, r3, #5
 8008f34:	f003 020f 	and.w	r2, r3, #15
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4442      	add	r2, r8
 8008f3e:	609a      	str	r2, [r3, #8]
}
 8008f40:	e7ff      	b.n	8008f42 <UART_SetConfig+0x6e2>
 8008f42:	bf00      	nop
 8008f44:	3714      	adds	r7, #20
 8008f46:	46bd      	mov	sp, r7
 8008f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f4c:	40011000 	.word	0x40011000
 8008f50:	40011400 	.word	0x40011400
 8008f54:	51eb851f 	.word	0x51eb851f

08008f58 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b085      	sub	sp, #20
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
 8008f60:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	68fa      	ldr	r2, [r7, #12]
 8008f6c:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	689a      	ldr	r2, [r3, #8]
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	689b      	ldr	r3, [r3, #8]
 8008f7a:	683a      	ldr	r2, [r7, #0]
 8008f7c:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	683a      	ldr	r2, [r7, #0]
 8008f82:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	687a      	ldr	r2, [r7, #4]
 8008f88:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	1c5a      	adds	r2, r3, #1
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	601a      	str	r2, [r3, #0]
}
 8008f94:	bf00      	nop
 8008f96:	3714      	adds	r7, #20
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr

08008fa0 <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b085      	sub	sp, #20
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	691b      	ldr	r3, [r3, #16]
 8008fac:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	6892      	ldr	r2, [r2, #8]
 8008fb6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	6852      	ldr	r2, [r2, #4]
 8008fc0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	687a      	ldr	r2, [r7, #4]
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d103      	bne.n	8008fd4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	689a      	ldr	r2, [r3, #8]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	1e5a      	subs	r2, r3, #1
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3714      	adds	r7, #20
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b08e      	sub	sp, #56	; 0x38
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8009002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009004:	2b00      	cmp	r3, #0
 8009006:	d109      	bne.n	800901c <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800900c:	f383 8811 	msr	BASEPRI, r3
 8009010:	f3bf 8f6f 	isb	sy
 8009014:	f3bf 8f4f 	dsb	sy
 8009018:	623b      	str	r3, [r7, #32]
 800901a:	e7fe      	b.n	800901a <xQueueGiveFromISR+0x26>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 800901c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800901e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009020:	2b00      	cmp	r3, #0
 8009022:	d009      	beq.n	8009038 <xQueueGiveFromISR+0x44>
 8009024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009028:	f383 8811 	msr	BASEPRI, r3
 800902c:	f3bf 8f6f 	isb	sy
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	61fb      	str	r3, [r7, #28]
 8009036:	e7fe      	b.n	8009036 <xQueueGiveFromISR+0x42>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d103      	bne.n	8009048 <xQueueGiveFromISR+0x54>
 8009040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009042:	689b      	ldr	r3, [r3, #8]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d101      	bne.n	800904c <xQueueGiveFromISR+0x58>
 8009048:	2301      	movs	r3, #1
 800904a:	e000      	b.n	800904e <xQueueGiveFromISR+0x5a>
 800904c:	2300      	movs	r3, #0
 800904e:	2b00      	cmp	r3, #0
 8009050:	d109      	bne.n	8009066 <xQueueGiveFromISR+0x72>
 8009052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009056:	f383 8811 	msr	BASEPRI, r3
 800905a:	f3bf 8f6f 	isb	sy
 800905e:	f3bf 8f4f 	dsb	sy
 8009062:	61bb      	str	r3, [r7, #24]
 8009064:	e7fe      	b.n	8009064 <xQueueGiveFromISR+0x70>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009066:	f000 fa5f 	bl	8009528 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800906a:	f3ef 8211 	mrs	r2, BASEPRI
 800906e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009072:	f383 8811 	msr	BASEPRI, r3
 8009076:	f3bf 8f6f 	isb	sy
 800907a:	f3bf 8f4f 	dsb	sy
 800907e:	617a      	str	r2, [r7, #20]
 8009080:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009082:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009084:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800908a:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 800908c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800908e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009090:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009092:	429a      	cmp	r2, r3
 8009094:	d239      	bcs.n	800910a <xQueueGiveFromISR+0x116>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8009096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009098:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800909c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80090a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090a2:	1c5a      	adds	r2, r3, #1
 80090a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090a6:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80090a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80090ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090b0:	d112      	bne.n	80090d8 <xQueueGiveFromISR+0xe4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80090b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d024      	beq.n	8009104 <xQueueGiveFromISR+0x110>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80090ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090bc:	3324      	adds	r3, #36	; 0x24
 80090be:	4618      	mov	r0, r3
 80090c0:	f000 f942 	bl	8009348 <xTaskRemoveFromEventList>
 80090c4:	4603      	mov	r3, r0
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d01c      	beq.n	8009104 <xQueueGiveFromISR+0x110>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d019      	beq.n	8009104 <xQueueGiveFromISR+0x110>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	2201      	movs	r2, #1
 80090d4:	601a      	str	r2, [r3, #0]
 80090d6:	e015      	b.n	8009104 <xQueueGiveFromISR+0x110>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 80090d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80090dc:	2b7f      	cmp	r3, #127	; 0x7f
 80090de:	d109      	bne.n	80090f4 <xQueueGiveFromISR+0x100>
	__asm volatile
 80090e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090e4:	f383 8811 	msr	BASEPRI, r3
 80090e8:	f3bf 8f6f 	isb	sy
 80090ec:	f3bf 8f4f 	dsb	sy
 80090f0:	60fb      	str	r3, [r7, #12]
 80090f2:	e7fe      	b.n	80090f2 <xQueueGiveFromISR+0xfe>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80090f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090f8:	3301      	adds	r3, #1
 80090fa:	b2db      	uxtb	r3, r3
 80090fc:	b25a      	sxtb	r2, r3
 80090fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009100:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8009104:	2301      	movs	r3, #1
 8009106:	637b      	str	r3, [r7, #52]	; 0x34
 8009108:	e001      	b.n	800910e <xQueueGiveFromISR+0x11a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800910a:	2300      	movs	r3, #0
 800910c:	637b      	str	r3, [r7, #52]	; 0x34
 800910e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009110:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8009118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800911a:	4618      	mov	r0, r3
 800911c:	3738      	adds	r7, #56	; 0x38
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}
	...

08009124 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b086      	sub	sp, #24
 8009128:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800912a:	2300      	movs	r3, #0
 800912c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800912e:	4b4e      	ldr	r3, [pc, #312]	; (8009268 <xTaskIncrementTick+0x144>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	2b00      	cmp	r3, #0
 8009134:	f040 8087 	bne.w	8009246 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009138:	4b4c      	ldr	r3, [pc, #304]	; (800926c <xTaskIncrementTick+0x148>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	3301      	adds	r3, #1
 800913e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009140:	4a4a      	ldr	r2, [pc, #296]	; (800926c <xTaskIncrementTick+0x148>)
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009146:	693b      	ldr	r3, [r7, #16]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d11f      	bne.n	800918c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800914c:	4b48      	ldr	r3, [pc, #288]	; (8009270 <xTaskIncrementTick+0x14c>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d009      	beq.n	800916a <xTaskIncrementTick+0x46>
	__asm volatile
 8009156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800915a:	f383 8811 	msr	BASEPRI, r3
 800915e:	f3bf 8f6f 	isb	sy
 8009162:	f3bf 8f4f 	dsb	sy
 8009166:	603b      	str	r3, [r7, #0]
 8009168:	e7fe      	b.n	8009168 <xTaskIncrementTick+0x44>
 800916a:	4b41      	ldr	r3, [pc, #260]	; (8009270 <xTaskIncrementTick+0x14c>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	60fb      	str	r3, [r7, #12]
 8009170:	4b40      	ldr	r3, [pc, #256]	; (8009274 <xTaskIncrementTick+0x150>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a3e      	ldr	r2, [pc, #248]	; (8009270 <xTaskIncrementTick+0x14c>)
 8009176:	6013      	str	r3, [r2, #0]
 8009178:	4a3e      	ldr	r2, [pc, #248]	; (8009274 <xTaskIncrementTick+0x150>)
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	6013      	str	r3, [r2, #0]
 800917e:	4b3e      	ldr	r3, [pc, #248]	; (8009278 <xTaskIncrementTick+0x154>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	3301      	adds	r3, #1
 8009184:	4a3c      	ldr	r2, [pc, #240]	; (8009278 <xTaskIncrementTick+0x154>)
 8009186:	6013      	str	r3, [r2, #0]
 8009188:	f000 f940 	bl	800940c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800918c:	4b3b      	ldr	r3, [pc, #236]	; (800927c <xTaskIncrementTick+0x158>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	693a      	ldr	r2, [r7, #16]
 8009192:	429a      	cmp	r2, r3
 8009194:	d348      	bcc.n	8009228 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009196:	4b36      	ldr	r3, [pc, #216]	; (8009270 <xTaskIncrementTick+0x14c>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d104      	bne.n	80091aa <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091a0:	4b36      	ldr	r3, [pc, #216]	; (800927c <xTaskIncrementTick+0x158>)
 80091a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80091a6:	601a      	str	r2, [r3, #0]
					break;
 80091a8:	e03e      	b.n	8009228 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091aa:	4b31      	ldr	r3, [pc, #196]	; (8009270 <xTaskIncrementTick+0x14c>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80091ba:	693a      	ldr	r2, [r7, #16]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	429a      	cmp	r2, r3
 80091c0:	d203      	bcs.n	80091ca <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80091c2:	4a2e      	ldr	r2, [pc, #184]	; (800927c <xTaskIncrementTick+0x158>)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80091c8:	e02e      	b.n	8009228 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	3304      	adds	r3, #4
 80091ce:	4618      	mov	r0, r3
 80091d0:	f7ff fee6 	bl	8008fa0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d004      	beq.n	80091e6 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	3318      	adds	r3, #24
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7ff fedd 	bl	8008fa0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091ea:	2201      	movs	r2, #1
 80091ec:	409a      	lsls	r2, r3
 80091ee:	4b24      	ldr	r3, [pc, #144]	; (8009280 <xTaskIncrementTick+0x15c>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4313      	orrs	r3, r2
 80091f4:	4a22      	ldr	r2, [pc, #136]	; (8009280 <xTaskIncrementTick+0x15c>)
 80091f6:	6013      	str	r3, [r2, #0]
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091fc:	4613      	mov	r3, r2
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	4413      	add	r3, r2
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	4a1f      	ldr	r2, [pc, #124]	; (8009284 <xTaskIncrementTick+0x160>)
 8009206:	441a      	add	r2, r3
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	3304      	adds	r3, #4
 800920c:	4619      	mov	r1, r3
 800920e:	4610      	mov	r0, r2
 8009210:	f7ff fea2 	bl	8008f58 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009218:	4b1b      	ldr	r3, [pc, #108]	; (8009288 <xTaskIncrementTick+0x164>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800921e:	429a      	cmp	r2, r3
 8009220:	d3b9      	bcc.n	8009196 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8009222:	2301      	movs	r3, #1
 8009224:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009226:	e7b6      	b.n	8009196 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009228:	4b17      	ldr	r3, [pc, #92]	; (8009288 <xTaskIncrementTick+0x164>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800922e:	4915      	ldr	r1, [pc, #84]	; (8009284 <xTaskIncrementTick+0x160>)
 8009230:	4613      	mov	r3, r2
 8009232:	009b      	lsls	r3, r3, #2
 8009234:	4413      	add	r3, r2
 8009236:	009b      	lsls	r3, r3, #2
 8009238:	440b      	add	r3, r1
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	2b01      	cmp	r3, #1
 800923e:	d907      	bls.n	8009250 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8009240:	2301      	movs	r3, #1
 8009242:	617b      	str	r3, [r7, #20]
 8009244:	e004      	b.n	8009250 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009246:	4b11      	ldr	r3, [pc, #68]	; (800928c <xTaskIncrementTick+0x168>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	3301      	adds	r3, #1
 800924c:	4a0f      	ldr	r2, [pc, #60]	; (800928c <xTaskIncrementTick+0x168>)
 800924e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009250:	4b0f      	ldr	r3, [pc, #60]	; (8009290 <xTaskIncrementTick+0x16c>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d001      	beq.n	800925c <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8009258:	2301      	movs	r3, #1
 800925a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800925c:	697b      	ldr	r3, [r7, #20]
}
 800925e:	4618      	mov	r0, r3
 8009260:	3718      	adds	r7, #24
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
 8009266:	bf00      	nop
 8009268:	20000634 	.word	0x20000634
 800926c:	2000061c 	.word	0x2000061c
 8009270:	20000600 	.word	0x20000600
 8009274:	20000604 	.word	0x20000604
 8009278:	2000062c 	.word	0x2000062c
 800927c:	20000630 	.word	0x20000630
 8009280:	20000620 	.word	0x20000620
 8009284:	200004d4 	.word	0x200004d4
 8009288:	200004d0 	.word	0x200004d0
 800928c:	20000624 	.word	0x20000624
 8009290:	20000628 	.word	0x20000628

08009294 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009294:	b480      	push	{r7}
 8009296:	b087      	sub	sp, #28
 8009298:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800929a:	4b26      	ldr	r3, [pc, #152]	; (8009334 <vTaskSwitchContext+0xa0>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d003      	beq.n	80092aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80092a2:	4b25      	ldr	r3, [pc, #148]	; (8009338 <vTaskSwitchContext+0xa4>)
 80092a4:	2201      	movs	r2, #1
 80092a6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80092a8:	e03e      	b.n	8009328 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80092aa:	4b23      	ldr	r3, [pc, #140]	; (8009338 <vTaskSwitchContext+0xa4>)
 80092ac:	2200      	movs	r2, #0
 80092ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092b0:	4b22      	ldr	r3, [pc, #136]	; (800933c <vTaskSwitchContext+0xa8>)
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	fab3 f383 	clz	r3, r3
 80092bc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80092be:	7afb      	ldrb	r3, [r7, #11]
 80092c0:	f1c3 031f 	rsb	r3, r3, #31
 80092c4:	617b      	str	r3, [r7, #20]
 80092c6:	491e      	ldr	r1, [pc, #120]	; (8009340 <vTaskSwitchContext+0xac>)
 80092c8:	697a      	ldr	r2, [r7, #20]
 80092ca:	4613      	mov	r3, r2
 80092cc:	009b      	lsls	r3, r3, #2
 80092ce:	4413      	add	r3, r2
 80092d0:	009b      	lsls	r3, r3, #2
 80092d2:	440b      	add	r3, r1
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d109      	bne.n	80092ee <vTaskSwitchContext+0x5a>
	__asm volatile
 80092da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092de:	f383 8811 	msr	BASEPRI, r3
 80092e2:	f3bf 8f6f 	isb	sy
 80092e6:	f3bf 8f4f 	dsb	sy
 80092ea:	607b      	str	r3, [r7, #4]
 80092ec:	e7fe      	b.n	80092ec <vTaskSwitchContext+0x58>
 80092ee:	697a      	ldr	r2, [r7, #20]
 80092f0:	4613      	mov	r3, r2
 80092f2:	009b      	lsls	r3, r3, #2
 80092f4:	4413      	add	r3, r2
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	4a11      	ldr	r2, [pc, #68]	; (8009340 <vTaskSwitchContext+0xac>)
 80092fa:	4413      	add	r3, r2
 80092fc:	613b      	str	r3, [r7, #16]
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	685a      	ldr	r2, [r3, #4]
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	605a      	str	r2, [r3, #4]
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	685a      	ldr	r2, [r3, #4]
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	3308      	adds	r3, #8
 8009310:	429a      	cmp	r2, r3
 8009312:	d104      	bne.n	800931e <vTaskSwitchContext+0x8a>
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	685a      	ldr	r2, [r3, #4]
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	605a      	str	r2, [r3, #4]
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	68db      	ldr	r3, [r3, #12]
 8009324:	4a07      	ldr	r2, [pc, #28]	; (8009344 <vTaskSwitchContext+0xb0>)
 8009326:	6013      	str	r3, [r2, #0]
}
 8009328:	bf00      	nop
 800932a:	371c      	adds	r7, #28
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr
 8009334:	20000634 	.word	0x20000634
 8009338:	20000628 	.word	0x20000628
 800933c:	20000620 	.word	0x20000620
 8009340:	200004d4 	.word	0x200004d4
 8009344:	200004d0 	.word	0x200004d0

08009348 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b086      	sub	sp, #24
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	68db      	ldr	r3, [r3, #12]
 8009354:	68db      	ldr	r3, [r3, #12]
 8009356:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d109      	bne.n	8009372 <xTaskRemoveFromEventList+0x2a>
 800935e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009362:	f383 8811 	msr	BASEPRI, r3
 8009366:	f3bf 8f6f 	isb	sy
 800936a:	f3bf 8f4f 	dsb	sy
 800936e:	60fb      	str	r3, [r7, #12]
 8009370:	e7fe      	b.n	8009370 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	3318      	adds	r3, #24
 8009376:	4618      	mov	r0, r3
 8009378:	f7ff fe12 	bl	8008fa0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800937c:	4b1d      	ldr	r3, [pc, #116]	; (80093f4 <xTaskRemoveFromEventList+0xac>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d11c      	bne.n	80093be <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009384:	693b      	ldr	r3, [r7, #16]
 8009386:	3304      	adds	r3, #4
 8009388:	4618      	mov	r0, r3
 800938a:	f7ff fe09 	bl	8008fa0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009392:	2201      	movs	r2, #1
 8009394:	409a      	lsls	r2, r3
 8009396:	4b18      	ldr	r3, [pc, #96]	; (80093f8 <xTaskRemoveFromEventList+0xb0>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4313      	orrs	r3, r2
 800939c:	4a16      	ldr	r2, [pc, #88]	; (80093f8 <xTaskRemoveFromEventList+0xb0>)
 800939e:	6013      	str	r3, [r2, #0]
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093a4:	4613      	mov	r3, r2
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	4413      	add	r3, r2
 80093aa:	009b      	lsls	r3, r3, #2
 80093ac:	4a13      	ldr	r2, [pc, #76]	; (80093fc <xTaskRemoveFromEventList+0xb4>)
 80093ae:	441a      	add	r2, r3
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	3304      	adds	r3, #4
 80093b4:	4619      	mov	r1, r3
 80093b6:	4610      	mov	r0, r2
 80093b8:	f7ff fdce 	bl	8008f58 <vListInsertEnd>
 80093bc:	e005      	b.n	80093ca <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	3318      	adds	r3, #24
 80093c2:	4619      	mov	r1, r3
 80093c4:	480e      	ldr	r0, [pc, #56]	; (8009400 <xTaskRemoveFromEventList+0xb8>)
 80093c6:	f7ff fdc7 	bl	8008f58 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093ce:	4b0d      	ldr	r3, [pc, #52]	; (8009404 <xTaskRemoveFromEventList+0xbc>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d905      	bls.n	80093e4 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80093d8:	2301      	movs	r3, #1
 80093da:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80093dc:	4b0a      	ldr	r3, [pc, #40]	; (8009408 <xTaskRemoveFromEventList+0xc0>)
 80093de:	2201      	movs	r2, #1
 80093e0:	601a      	str	r2, [r3, #0]
 80093e2:	e001      	b.n	80093e8 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80093e4:	2300      	movs	r3, #0
 80093e6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80093e8:	697b      	ldr	r3, [r7, #20]
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3718      	adds	r7, #24
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd80      	pop	{r7, pc}
 80093f2:	bf00      	nop
 80093f4:	20000634 	.word	0x20000634
 80093f8:	20000620 	.word	0x20000620
 80093fc:	200004d4 	.word	0x200004d4
 8009400:	20000608 	.word	0x20000608
 8009404:	200004d0 	.word	0x200004d0
 8009408:	20000628 	.word	0x20000628

0800940c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800940c:	b480      	push	{r7}
 800940e:	b083      	sub	sp, #12
 8009410:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009412:	4b0c      	ldr	r3, [pc, #48]	; (8009444 <prvResetNextTaskUnblockTime+0x38>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d104      	bne.n	8009426 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800941c:	4b0a      	ldr	r3, [pc, #40]	; (8009448 <prvResetNextTaskUnblockTime+0x3c>)
 800941e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009422:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009424:	e008      	b.n	8009438 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009426:	4b07      	ldr	r3, [pc, #28]	; (8009444 <prvResetNextTaskUnblockTime+0x38>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	68db      	ldr	r3, [r3, #12]
 800942c:	68db      	ldr	r3, [r3, #12]
 800942e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	4a04      	ldr	r2, [pc, #16]	; (8009448 <prvResetNextTaskUnblockTime+0x3c>)
 8009436:	6013      	str	r3, [r2, #0]
}
 8009438:	bf00      	nop
 800943a:	370c      	adds	r7, #12
 800943c:	46bd      	mov	sp, r7
 800943e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009442:	4770      	bx	lr
 8009444:	20000600 	.word	0x20000600
 8009448:	20000630 	.word	0x20000630
 800944c:	00000000 	.word	0x00000000

08009450 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009450:	4b07      	ldr	r3, [pc, #28]	; (8009470 <pxCurrentTCBConst2>)
 8009452:	6819      	ldr	r1, [r3, #0]
 8009454:	6808      	ldr	r0, [r1, #0]
 8009456:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800945a:	f380 8809 	msr	PSP, r0
 800945e:	f3bf 8f6f 	isb	sy
 8009462:	f04f 0000 	mov.w	r0, #0
 8009466:	f380 8811 	msr	BASEPRI, r0
 800946a:	4770      	bx	lr
 800946c:	f3af 8000 	nop.w

08009470 <pxCurrentTCBConst2>:
 8009470:	200004d0 	.word	0x200004d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009474:	bf00      	nop
 8009476:	bf00      	nop
	...

08009480 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009480:	f3ef 8009 	mrs	r0, PSP
 8009484:	f3bf 8f6f 	isb	sy
 8009488:	4b15      	ldr	r3, [pc, #84]	; (80094e0 <pxCurrentTCBConst>)
 800948a:	681a      	ldr	r2, [r3, #0]
 800948c:	f01e 0f10 	tst.w	lr, #16
 8009490:	bf08      	it	eq
 8009492:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009496:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800949a:	6010      	str	r0, [r2, #0]
 800949c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80094a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80094a4:	f380 8811 	msr	BASEPRI, r0
 80094a8:	f3bf 8f4f 	dsb	sy
 80094ac:	f3bf 8f6f 	isb	sy
 80094b0:	f7ff fef0 	bl	8009294 <vTaskSwitchContext>
 80094b4:	f04f 0000 	mov.w	r0, #0
 80094b8:	f380 8811 	msr	BASEPRI, r0
 80094bc:	bc09      	pop	{r0, r3}
 80094be:	6819      	ldr	r1, [r3, #0]
 80094c0:	6808      	ldr	r0, [r1, #0]
 80094c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c6:	f01e 0f10 	tst.w	lr, #16
 80094ca:	bf08      	it	eq
 80094cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80094d0:	f380 8809 	msr	PSP, r0
 80094d4:	f3bf 8f6f 	isb	sy
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	f3af 8000 	nop.w

080094e0 <pxCurrentTCBConst>:
 80094e0:	200004d0 	.word	0x200004d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80094e4:	bf00      	nop
 80094e6:	bf00      	nop

080094e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b082      	sub	sp, #8
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094f2:	f383 8811 	msr	BASEPRI, r3
 80094f6:	f3bf 8f6f 	isb	sy
 80094fa:	f3bf 8f4f 	dsb	sy
 80094fe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009500:	f7ff fe10 	bl	8009124 <xTaskIncrementTick>
 8009504:	4603      	mov	r3, r0
 8009506:	2b00      	cmp	r3, #0
 8009508:	d003      	beq.n	8009512 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800950a:	4b06      	ldr	r3, [pc, #24]	; (8009524 <SysTick_Handler+0x3c>)
 800950c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009510:	601a      	str	r2, [r3, #0]
 8009512:	2300      	movs	r3, #0
 8009514:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800951c:	bf00      	nop
 800951e:	3708      	adds	r7, #8
 8009520:	46bd      	mov	sp, r7
 8009522:	bd80      	pop	{r7, pc}
 8009524:	e000ed04 	.word	0xe000ed04

08009528 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009528:	b480      	push	{r7}
 800952a:	b085      	sub	sp, #20
 800952c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800952e:	f3ef 8305 	mrs	r3, IPSR
 8009532:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	2b0f      	cmp	r3, #15
 8009538:	d913      	bls.n	8009562 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800953a:	4a16      	ldr	r2, [pc, #88]	; (8009594 <vPortValidateInterruptPriority+0x6c>)
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	4413      	add	r3, r2
 8009540:	781b      	ldrb	r3, [r3, #0]
 8009542:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009544:	4b14      	ldr	r3, [pc, #80]	; (8009598 <vPortValidateInterruptPriority+0x70>)
 8009546:	781b      	ldrb	r3, [r3, #0]
 8009548:	7afa      	ldrb	r2, [r7, #11]
 800954a:	429a      	cmp	r2, r3
 800954c:	d209      	bcs.n	8009562 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800954e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009552:	f383 8811 	msr	BASEPRI, r3
 8009556:	f3bf 8f6f 	isb	sy
 800955a:	f3bf 8f4f 	dsb	sy
 800955e:	607b      	str	r3, [r7, #4]
 8009560:	e7fe      	b.n	8009560 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009562:	4b0e      	ldr	r3, [pc, #56]	; (800959c <vPortValidateInterruptPriority+0x74>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800956a:	4b0d      	ldr	r3, [pc, #52]	; (80095a0 <vPortValidateInterruptPriority+0x78>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	429a      	cmp	r2, r3
 8009570:	d909      	bls.n	8009586 <vPortValidateInterruptPriority+0x5e>
 8009572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009576:	f383 8811 	msr	BASEPRI, r3
 800957a:	f3bf 8f6f 	isb	sy
 800957e:	f3bf 8f4f 	dsb	sy
 8009582:	603b      	str	r3, [r7, #0]
 8009584:	e7fe      	b.n	8009584 <vPortValidateInterruptPriority+0x5c>
	}
 8009586:	bf00      	nop
 8009588:	3714      	adds	r7, #20
 800958a:	46bd      	mov	sp, r7
 800958c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009590:	4770      	bx	lr
 8009592:	bf00      	nop
 8009594:	e000e3f0 	.word	0xe000e3f0
 8009598:	20000638 	.word	0x20000638
 800959c:	e000ed0c 	.word	0xe000ed0c
 80095a0:	2000063c 	.word	0x2000063c

080095a4 <__errno>:
 80095a4:	4b01      	ldr	r3, [pc, #4]	; (80095ac <__errno+0x8>)
 80095a6:	6818      	ldr	r0, [r3, #0]
 80095a8:	4770      	bx	lr
 80095aa:	bf00      	nop
 80095ac:	20000028 	.word	0x20000028

080095b0 <__libc_init_array>:
 80095b0:	b570      	push	{r4, r5, r6, lr}
 80095b2:	4e0d      	ldr	r6, [pc, #52]	; (80095e8 <__libc_init_array+0x38>)
 80095b4:	4c0d      	ldr	r4, [pc, #52]	; (80095ec <__libc_init_array+0x3c>)
 80095b6:	1ba4      	subs	r4, r4, r6
 80095b8:	10a4      	asrs	r4, r4, #2
 80095ba:	2500      	movs	r5, #0
 80095bc:	42a5      	cmp	r5, r4
 80095be:	d109      	bne.n	80095d4 <__libc_init_array+0x24>
 80095c0:	4e0b      	ldr	r6, [pc, #44]	; (80095f0 <__libc_init_array+0x40>)
 80095c2:	4c0c      	ldr	r4, [pc, #48]	; (80095f4 <__libc_init_array+0x44>)
 80095c4:	f000 ff78 	bl	800a4b8 <_init>
 80095c8:	1ba4      	subs	r4, r4, r6
 80095ca:	10a4      	asrs	r4, r4, #2
 80095cc:	2500      	movs	r5, #0
 80095ce:	42a5      	cmp	r5, r4
 80095d0:	d105      	bne.n	80095de <__libc_init_array+0x2e>
 80095d2:	bd70      	pop	{r4, r5, r6, pc}
 80095d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80095d8:	4798      	blx	r3
 80095da:	3501      	adds	r5, #1
 80095dc:	e7ee      	b.n	80095bc <__libc_init_array+0xc>
 80095de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80095e2:	4798      	blx	r3
 80095e4:	3501      	adds	r5, #1
 80095e6:	e7f2      	b.n	80095ce <__libc_init_array+0x1e>
 80095e8:	0800a8e8 	.word	0x0800a8e8
 80095ec:	0800a8e8 	.word	0x0800a8e8
 80095f0:	0800a8e8 	.word	0x0800a8e8
 80095f4:	0800a8ec 	.word	0x0800a8ec

080095f8 <memcmp>:
 80095f8:	b530      	push	{r4, r5, lr}
 80095fa:	2400      	movs	r4, #0
 80095fc:	42a2      	cmp	r2, r4
 80095fe:	d101      	bne.n	8009604 <memcmp+0xc>
 8009600:	2000      	movs	r0, #0
 8009602:	e007      	b.n	8009614 <memcmp+0x1c>
 8009604:	5d03      	ldrb	r3, [r0, r4]
 8009606:	3401      	adds	r4, #1
 8009608:	190d      	adds	r5, r1, r4
 800960a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 800960e:	42ab      	cmp	r3, r5
 8009610:	d0f4      	beq.n	80095fc <memcmp+0x4>
 8009612:	1b58      	subs	r0, r3, r5
 8009614:	bd30      	pop	{r4, r5, pc}

08009616 <memset>:
 8009616:	4402      	add	r2, r0
 8009618:	4603      	mov	r3, r0
 800961a:	4293      	cmp	r3, r2
 800961c:	d100      	bne.n	8009620 <memset+0xa>
 800961e:	4770      	bx	lr
 8009620:	f803 1b01 	strb.w	r1, [r3], #1
 8009624:	e7f9      	b.n	800961a <memset+0x4>
	...

08009628 <iprintf>:
 8009628:	b40f      	push	{r0, r1, r2, r3}
 800962a:	4b0a      	ldr	r3, [pc, #40]	; (8009654 <iprintf+0x2c>)
 800962c:	b513      	push	{r0, r1, r4, lr}
 800962e:	681c      	ldr	r4, [r3, #0]
 8009630:	b124      	cbz	r4, 800963c <iprintf+0x14>
 8009632:	69a3      	ldr	r3, [r4, #24]
 8009634:	b913      	cbnz	r3, 800963c <iprintf+0x14>
 8009636:	4620      	mov	r0, r4
 8009638:	f000 fa22 	bl	8009a80 <__sinit>
 800963c:	ab05      	add	r3, sp, #20
 800963e:	9a04      	ldr	r2, [sp, #16]
 8009640:	68a1      	ldr	r1, [r4, #8]
 8009642:	9301      	str	r3, [sp, #4]
 8009644:	4620      	mov	r0, r4
 8009646:	f000 fbdb 	bl	8009e00 <_vfiprintf_r>
 800964a:	b002      	add	sp, #8
 800964c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009650:	b004      	add	sp, #16
 8009652:	4770      	bx	lr
 8009654:	20000028 	.word	0x20000028

08009658 <_puts_r>:
 8009658:	b570      	push	{r4, r5, r6, lr}
 800965a:	460e      	mov	r6, r1
 800965c:	4605      	mov	r5, r0
 800965e:	b118      	cbz	r0, 8009668 <_puts_r+0x10>
 8009660:	6983      	ldr	r3, [r0, #24]
 8009662:	b90b      	cbnz	r3, 8009668 <_puts_r+0x10>
 8009664:	f000 fa0c 	bl	8009a80 <__sinit>
 8009668:	69ab      	ldr	r3, [r5, #24]
 800966a:	68ac      	ldr	r4, [r5, #8]
 800966c:	b913      	cbnz	r3, 8009674 <_puts_r+0x1c>
 800966e:	4628      	mov	r0, r5
 8009670:	f000 fa06 	bl	8009a80 <__sinit>
 8009674:	4b23      	ldr	r3, [pc, #140]	; (8009704 <_puts_r+0xac>)
 8009676:	429c      	cmp	r4, r3
 8009678:	d117      	bne.n	80096aa <_puts_r+0x52>
 800967a:	686c      	ldr	r4, [r5, #4]
 800967c:	89a3      	ldrh	r3, [r4, #12]
 800967e:	071b      	lsls	r3, r3, #28
 8009680:	d51d      	bpl.n	80096be <_puts_r+0x66>
 8009682:	6923      	ldr	r3, [r4, #16]
 8009684:	b1db      	cbz	r3, 80096be <_puts_r+0x66>
 8009686:	3e01      	subs	r6, #1
 8009688:	68a3      	ldr	r3, [r4, #8]
 800968a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800968e:	3b01      	subs	r3, #1
 8009690:	60a3      	str	r3, [r4, #8]
 8009692:	b9e9      	cbnz	r1, 80096d0 <_puts_r+0x78>
 8009694:	2b00      	cmp	r3, #0
 8009696:	da2e      	bge.n	80096f6 <_puts_r+0x9e>
 8009698:	4622      	mov	r2, r4
 800969a:	210a      	movs	r1, #10
 800969c:	4628      	mov	r0, r5
 800969e:	f000 f83f 	bl	8009720 <__swbuf_r>
 80096a2:	3001      	adds	r0, #1
 80096a4:	d011      	beq.n	80096ca <_puts_r+0x72>
 80096a6:	200a      	movs	r0, #10
 80096a8:	e011      	b.n	80096ce <_puts_r+0x76>
 80096aa:	4b17      	ldr	r3, [pc, #92]	; (8009708 <_puts_r+0xb0>)
 80096ac:	429c      	cmp	r4, r3
 80096ae:	d101      	bne.n	80096b4 <_puts_r+0x5c>
 80096b0:	68ac      	ldr	r4, [r5, #8]
 80096b2:	e7e3      	b.n	800967c <_puts_r+0x24>
 80096b4:	4b15      	ldr	r3, [pc, #84]	; (800970c <_puts_r+0xb4>)
 80096b6:	429c      	cmp	r4, r3
 80096b8:	bf08      	it	eq
 80096ba:	68ec      	ldreq	r4, [r5, #12]
 80096bc:	e7de      	b.n	800967c <_puts_r+0x24>
 80096be:	4621      	mov	r1, r4
 80096c0:	4628      	mov	r0, r5
 80096c2:	f000 f87f 	bl	80097c4 <__swsetup_r>
 80096c6:	2800      	cmp	r0, #0
 80096c8:	d0dd      	beq.n	8009686 <_puts_r+0x2e>
 80096ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80096ce:	bd70      	pop	{r4, r5, r6, pc}
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	da04      	bge.n	80096de <_puts_r+0x86>
 80096d4:	69a2      	ldr	r2, [r4, #24]
 80096d6:	429a      	cmp	r2, r3
 80096d8:	dc06      	bgt.n	80096e8 <_puts_r+0x90>
 80096da:	290a      	cmp	r1, #10
 80096dc:	d004      	beq.n	80096e8 <_puts_r+0x90>
 80096de:	6823      	ldr	r3, [r4, #0]
 80096e0:	1c5a      	adds	r2, r3, #1
 80096e2:	6022      	str	r2, [r4, #0]
 80096e4:	7019      	strb	r1, [r3, #0]
 80096e6:	e7cf      	b.n	8009688 <_puts_r+0x30>
 80096e8:	4622      	mov	r2, r4
 80096ea:	4628      	mov	r0, r5
 80096ec:	f000 f818 	bl	8009720 <__swbuf_r>
 80096f0:	3001      	adds	r0, #1
 80096f2:	d1c9      	bne.n	8009688 <_puts_r+0x30>
 80096f4:	e7e9      	b.n	80096ca <_puts_r+0x72>
 80096f6:	6823      	ldr	r3, [r4, #0]
 80096f8:	200a      	movs	r0, #10
 80096fa:	1c5a      	adds	r2, r3, #1
 80096fc:	6022      	str	r2, [r4, #0]
 80096fe:	7018      	strb	r0, [r3, #0]
 8009700:	e7e5      	b.n	80096ce <_puts_r+0x76>
 8009702:	bf00      	nop
 8009704:	0800a86c 	.word	0x0800a86c
 8009708:	0800a88c 	.word	0x0800a88c
 800970c:	0800a84c 	.word	0x0800a84c

08009710 <puts>:
 8009710:	4b02      	ldr	r3, [pc, #8]	; (800971c <puts+0xc>)
 8009712:	4601      	mov	r1, r0
 8009714:	6818      	ldr	r0, [r3, #0]
 8009716:	f7ff bf9f 	b.w	8009658 <_puts_r>
 800971a:	bf00      	nop
 800971c:	20000028 	.word	0x20000028

08009720 <__swbuf_r>:
 8009720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009722:	460e      	mov	r6, r1
 8009724:	4614      	mov	r4, r2
 8009726:	4605      	mov	r5, r0
 8009728:	b118      	cbz	r0, 8009732 <__swbuf_r+0x12>
 800972a:	6983      	ldr	r3, [r0, #24]
 800972c:	b90b      	cbnz	r3, 8009732 <__swbuf_r+0x12>
 800972e:	f000 f9a7 	bl	8009a80 <__sinit>
 8009732:	4b21      	ldr	r3, [pc, #132]	; (80097b8 <__swbuf_r+0x98>)
 8009734:	429c      	cmp	r4, r3
 8009736:	d12a      	bne.n	800978e <__swbuf_r+0x6e>
 8009738:	686c      	ldr	r4, [r5, #4]
 800973a:	69a3      	ldr	r3, [r4, #24]
 800973c:	60a3      	str	r3, [r4, #8]
 800973e:	89a3      	ldrh	r3, [r4, #12]
 8009740:	071a      	lsls	r2, r3, #28
 8009742:	d52e      	bpl.n	80097a2 <__swbuf_r+0x82>
 8009744:	6923      	ldr	r3, [r4, #16]
 8009746:	b363      	cbz	r3, 80097a2 <__swbuf_r+0x82>
 8009748:	6923      	ldr	r3, [r4, #16]
 800974a:	6820      	ldr	r0, [r4, #0]
 800974c:	1ac0      	subs	r0, r0, r3
 800974e:	6963      	ldr	r3, [r4, #20]
 8009750:	b2f6      	uxtb	r6, r6
 8009752:	4283      	cmp	r3, r0
 8009754:	4637      	mov	r7, r6
 8009756:	dc04      	bgt.n	8009762 <__swbuf_r+0x42>
 8009758:	4621      	mov	r1, r4
 800975a:	4628      	mov	r0, r5
 800975c:	f000 f926 	bl	80099ac <_fflush_r>
 8009760:	bb28      	cbnz	r0, 80097ae <__swbuf_r+0x8e>
 8009762:	68a3      	ldr	r3, [r4, #8]
 8009764:	3b01      	subs	r3, #1
 8009766:	60a3      	str	r3, [r4, #8]
 8009768:	6823      	ldr	r3, [r4, #0]
 800976a:	1c5a      	adds	r2, r3, #1
 800976c:	6022      	str	r2, [r4, #0]
 800976e:	701e      	strb	r6, [r3, #0]
 8009770:	6963      	ldr	r3, [r4, #20]
 8009772:	3001      	adds	r0, #1
 8009774:	4283      	cmp	r3, r0
 8009776:	d004      	beq.n	8009782 <__swbuf_r+0x62>
 8009778:	89a3      	ldrh	r3, [r4, #12]
 800977a:	07db      	lsls	r3, r3, #31
 800977c:	d519      	bpl.n	80097b2 <__swbuf_r+0x92>
 800977e:	2e0a      	cmp	r6, #10
 8009780:	d117      	bne.n	80097b2 <__swbuf_r+0x92>
 8009782:	4621      	mov	r1, r4
 8009784:	4628      	mov	r0, r5
 8009786:	f000 f911 	bl	80099ac <_fflush_r>
 800978a:	b190      	cbz	r0, 80097b2 <__swbuf_r+0x92>
 800978c:	e00f      	b.n	80097ae <__swbuf_r+0x8e>
 800978e:	4b0b      	ldr	r3, [pc, #44]	; (80097bc <__swbuf_r+0x9c>)
 8009790:	429c      	cmp	r4, r3
 8009792:	d101      	bne.n	8009798 <__swbuf_r+0x78>
 8009794:	68ac      	ldr	r4, [r5, #8]
 8009796:	e7d0      	b.n	800973a <__swbuf_r+0x1a>
 8009798:	4b09      	ldr	r3, [pc, #36]	; (80097c0 <__swbuf_r+0xa0>)
 800979a:	429c      	cmp	r4, r3
 800979c:	bf08      	it	eq
 800979e:	68ec      	ldreq	r4, [r5, #12]
 80097a0:	e7cb      	b.n	800973a <__swbuf_r+0x1a>
 80097a2:	4621      	mov	r1, r4
 80097a4:	4628      	mov	r0, r5
 80097a6:	f000 f80d 	bl	80097c4 <__swsetup_r>
 80097aa:	2800      	cmp	r0, #0
 80097ac:	d0cc      	beq.n	8009748 <__swbuf_r+0x28>
 80097ae:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80097b2:	4638      	mov	r0, r7
 80097b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097b6:	bf00      	nop
 80097b8:	0800a86c 	.word	0x0800a86c
 80097bc:	0800a88c 	.word	0x0800a88c
 80097c0:	0800a84c 	.word	0x0800a84c

080097c4 <__swsetup_r>:
 80097c4:	4b32      	ldr	r3, [pc, #200]	; (8009890 <__swsetup_r+0xcc>)
 80097c6:	b570      	push	{r4, r5, r6, lr}
 80097c8:	681d      	ldr	r5, [r3, #0]
 80097ca:	4606      	mov	r6, r0
 80097cc:	460c      	mov	r4, r1
 80097ce:	b125      	cbz	r5, 80097da <__swsetup_r+0x16>
 80097d0:	69ab      	ldr	r3, [r5, #24]
 80097d2:	b913      	cbnz	r3, 80097da <__swsetup_r+0x16>
 80097d4:	4628      	mov	r0, r5
 80097d6:	f000 f953 	bl	8009a80 <__sinit>
 80097da:	4b2e      	ldr	r3, [pc, #184]	; (8009894 <__swsetup_r+0xd0>)
 80097dc:	429c      	cmp	r4, r3
 80097de:	d10f      	bne.n	8009800 <__swsetup_r+0x3c>
 80097e0:	686c      	ldr	r4, [r5, #4]
 80097e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097e6:	b29a      	uxth	r2, r3
 80097e8:	0715      	lsls	r5, r2, #28
 80097ea:	d42c      	bmi.n	8009846 <__swsetup_r+0x82>
 80097ec:	06d0      	lsls	r0, r2, #27
 80097ee:	d411      	bmi.n	8009814 <__swsetup_r+0x50>
 80097f0:	2209      	movs	r2, #9
 80097f2:	6032      	str	r2, [r6, #0]
 80097f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097f8:	81a3      	strh	r3, [r4, #12]
 80097fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097fe:	e03e      	b.n	800987e <__swsetup_r+0xba>
 8009800:	4b25      	ldr	r3, [pc, #148]	; (8009898 <__swsetup_r+0xd4>)
 8009802:	429c      	cmp	r4, r3
 8009804:	d101      	bne.n	800980a <__swsetup_r+0x46>
 8009806:	68ac      	ldr	r4, [r5, #8]
 8009808:	e7eb      	b.n	80097e2 <__swsetup_r+0x1e>
 800980a:	4b24      	ldr	r3, [pc, #144]	; (800989c <__swsetup_r+0xd8>)
 800980c:	429c      	cmp	r4, r3
 800980e:	bf08      	it	eq
 8009810:	68ec      	ldreq	r4, [r5, #12]
 8009812:	e7e6      	b.n	80097e2 <__swsetup_r+0x1e>
 8009814:	0751      	lsls	r1, r2, #29
 8009816:	d512      	bpl.n	800983e <__swsetup_r+0x7a>
 8009818:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800981a:	b141      	cbz	r1, 800982e <__swsetup_r+0x6a>
 800981c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009820:	4299      	cmp	r1, r3
 8009822:	d002      	beq.n	800982a <__swsetup_r+0x66>
 8009824:	4630      	mov	r0, r6
 8009826:	f000 fa19 	bl	8009c5c <_free_r>
 800982a:	2300      	movs	r3, #0
 800982c:	6363      	str	r3, [r4, #52]	; 0x34
 800982e:	89a3      	ldrh	r3, [r4, #12]
 8009830:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009834:	81a3      	strh	r3, [r4, #12]
 8009836:	2300      	movs	r3, #0
 8009838:	6063      	str	r3, [r4, #4]
 800983a:	6923      	ldr	r3, [r4, #16]
 800983c:	6023      	str	r3, [r4, #0]
 800983e:	89a3      	ldrh	r3, [r4, #12]
 8009840:	f043 0308 	orr.w	r3, r3, #8
 8009844:	81a3      	strh	r3, [r4, #12]
 8009846:	6923      	ldr	r3, [r4, #16]
 8009848:	b94b      	cbnz	r3, 800985e <__swsetup_r+0x9a>
 800984a:	89a3      	ldrh	r3, [r4, #12]
 800984c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009850:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009854:	d003      	beq.n	800985e <__swsetup_r+0x9a>
 8009856:	4621      	mov	r1, r4
 8009858:	4630      	mov	r0, r6
 800985a:	f000 f9bf 	bl	8009bdc <__smakebuf_r>
 800985e:	89a2      	ldrh	r2, [r4, #12]
 8009860:	f012 0301 	ands.w	r3, r2, #1
 8009864:	d00c      	beq.n	8009880 <__swsetup_r+0xbc>
 8009866:	2300      	movs	r3, #0
 8009868:	60a3      	str	r3, [r4, #8]
 800986a:	6963      	ldr	r3, [r4, #20]
 800986c:	425b      	negs	r3, r3
 800986e:	61a3      	str	r3, [r4, #24]
 8009870:	6923      	ldr	r3, [r4, #16]
 8009872:	b953      	cbnz	r3, 800988a <__swsetup_r+0xc6>
 8009874:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009878:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800987c:	d1ba      	bne.n	80097f4 <__swsetup_r+0x30>
 800987e:	bd70      	pop	{r4, r5, r6, pc}
 8009880:	0792      	lsls	r2, r2, #30
 8009882:	bf58      	it	pl
 8009884:	6963      	ldrpl	r3, [r4, #20]
 8009886:	60a3      	str	r3, [r4, #8]
 8009888:	e7f2      	b.n	8009870 <__swsetup_r+0xac>
 800988a:	2000      	movs	r0, #0
 800988c:	e7f7      	b.n	800987e <__swsetup_r+0xba>
 800988e:	bf00      	nop
 8009890:	20000028 	.word	0x20000028
 8009894:	0800a86c 	.word	0x0800a86c
 8009898:	0800a88c 	.word	0x0800a88c
 800989c:	0800a84c 	.word	0x0800a84c

080098a0 <__sflush_r>:
 80098a0:	898a      	ldrh	r2, [r1, #12]
 80098a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098a6:	4605      	mov	r5, r0
 80098a8:	0710      	lsls	r0, r2, #28
 80098aa:	460c      	mov	r4, r1
 80098ac:	d458      	bmi.n	8009960 <__sflush_r+0xc0>
 80098ae:	684b      	ldr	r3, [r1, #4]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	dc05      	bgt.n	80098c0 <__sflush_r+0x20>
 80098b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	dc02      	bgt.n	80098c0 <__sflush_r+0x20>
 80098ba:	2000      	movs	r0, #0
 80098bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098c2:	2e00      	cmp	r6, #0
 80098c4:	d0f9      	beq.n	80098ba <__sflush_r+0x1a>
 80098c6:	2300      	movs	r3, #0
 80098c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80098cc:	682f      	ldr	r7, [r5, #0]
 80098ce:	6a21      	ldr	r1, [r4, #32]
 80098d0:	602b      	str	r3, [r5, #0]
 80098d2:	d032      	beq.n	800993a <__sflush_r+0x9a>
 80098d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80098d6:	89a3      	ldrh	r3, [r4, #12]
 80098d8:	075a      	lsls	r2, r3, #29
 80098da:	d505      	bpl.n	80098e8 <__sflush_r+0x48>
 80098dc:	6863      	ldr	r3, [r4, #4]
 80098de:	1ac0      	subs	r0, r0, r3
 80098e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80098e2:	b10b      	cbz	r3, 80098e8 <__sflush_r+0x48>
 80098e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098e6:	1ac0      	subs	r0, r0, r3
 80098e8:	2300      	movs	r3, #0
 80098ea:	4602      	mov	r2, r0
 80098ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098ee:	6a21      	ldr	r1, [r4, #32]
 80098f0:	4628      	mov	r0, r5
 80098f2:	47b0      	blx	r6
 80098f4:	1c43      	adds	r3, r0, #1
 80098f6:	89a3      	ldrh	r3, [r4, #12]
 80098f8:	d106      	bne.n	8009908 <__sflush_r+0x68>
 80098fa:	6829      	ldr	r1, [r5, #0]
 80098fc:	291d      	cmp	r1, #29
 80098fe:	d848      	bhi.n	8009992 <__sflush_r+0xf2>
 8009900:	4a29      	ldr	r2, [pc, #164]	; (80099a8 <__sflush_r+0x108>)
 8009902:	40ca      	lsrs	r2, r1
 8009904:	07d6      	lsls	r6, r2, #31
 8009906:	d544      	bpl.n	8009992 <__sflush_r+0xf2>
 8009908:	2200      	movs	r2, #0
 800990a:	6062      	str	r2, [r4, #4]
 800990c:	04d9      	lsls	r1, r3, #19
 800990e:	6922      	ldr	r2, [r4, #16]
 8009910:	6022      	str	r2, [r4, #0]
 8009912:	d504      	bpl.n	800991e <__sflush_r+0x7e>
 8009914:	1c42      	adds	r2, r0, #1
 8009916:	d101      	bne.n	800991c <__sflush_r+0x7c>
 8009918:	682b      	ldr	r3, [r5, #0]
 800991a:	b903      	cbnz	r3, 800991e <__sflush_r+0x7e>
 800991c:	6560      	str	r0, [r4, #84]	; 0x54
 800991e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009920:	602f      	str	r7, [r5, #0]
 8009922:	2900      	cmp	r1, #0
 8009924:	d0c9      	beq.n	80098ba <__sflush_r+0x1a>
 8009926:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800992a:	4299      	cmp	r1, r3
 800992c:	d002      	beq.n	8009934 <__sflush_r+0x94>
 800992e:	4628      	mov	r0, r5
 8009930:	f000 f994 	bl	8009c5c <_free_r>
 8009934:	2000      	movs	r0, #0
 8009936:	6360      	str	r0, [r4, #52]	; 0x34
 8009938:	e7c0      	b.n	80098bc <__sflush_r+0x1c>
 800993a:	2301      	movs	r3, #1
 800993c:	4628      	mov	r0, r5
 800993e:	47b0      	blx	r6
 8009940:	1c41      	adds	r1, r0, #1
 8009942:	d1c8      	bne.n	80098d6 <__sflush_r+0x36>
 8009944:	682b      	ldr	r3, [r5, #0]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d0c5      	beq.n	80098d6 <__sflush_r+0x36>
 800994a:	2b1d      	cmp	r3, #29
 800994c:	d001      	beq.n	8009952 <__sflush_r+0xb2>
 800994e:	2b16      	cmp	r3, #22
 8009950:	d101      	bne.n	8009956 <__sflush_r+0xb6>
 8009952:	602f      	str	r7, [r5, #0]
 8009954:	e7b1      	b.n	80098ba <__sflush_r+0x1a>
 8009956:	89a3      	ldrh	r3, [r4, #12]
 8009958:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800995c:	81a3      	strh	r3, [r4, #12]
 800995e:	e7ad      	b.n	80098bc <__sflush_r+0x1c>
 8009960:	690f      	ldr	r7, [r1, #16]
 8009962:	2f00      	cmp	r7, #0
 8009964:	d0a9      	beq.n	80098ba <__sflush_r+0x1a>
 8009966:	0793      	lsls	r3, r2, #30
 8009968:	680e      	ldr	r6, [r1, #0]
 800996a:	bf08      	it	eq
 800996c:	694b      	ldreq	r3, [r1, #20]
 800996e:	600f      	str	r7, [r1, #0]
 8009970:	bf18      	it	ne
 8009972:	2300      	movne	r3, #0
 8009974:	eba6 0807 	sub.w	r8, r6, r7
 8009978:	608b      	str	r3, [r1, #8]
 800997a:	f1b8 0f00 	cmp.w	r8, #0
 800997e:	dd9c      	ble.n	80098ba <__sflush_r+0x1a>
 8009980:	4643      	mov	r3, r8
 8009982:	463a      	mov	r2, r7
 8009984:	6a21      	ldr	r1, [r4, #32]
 8009986:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009988:	4628      	mov	r0, r5
 800998a:	47b0      	blx	r6
 800998c:	2800      	cmp	r0, #0
 800998e:	dc06      	bgt.n	800999e <__sflush_r+0xfe>
 8009990:	89a3      	ldrh	r3, [r4, #12]
 8009992:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009996:	81a3      	strh	r3, [r4, #12]
 8009998:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800999c:	e78e      	b.n	80098bc <__sflush_r+0x1c>
 800999e:	4407      	add	r7, r0
 80099a0:	eba8 0800 	sub.w	r8, r8, r0
 80099a4:	e7e9      	b.n	800997a <__sflush_r+0xda>
 80099a6:	bf00      	nop
 80099a8:	20400001 	.word	0x20400001

080099ac <_fflush_r>:
 80099ac:	b538      	push	{r3, r4, r5, lr}
 80099ae:	690b      	ldr	r3, [r1, #16]
 80099b0:	4605      	mov	r5, r0
 80099b2:	460c      	mov	r4, r1
 80099b4:	b1db      	cbz	r3, 80099ee <_fflush_r+0x42>
 80099b6:	b118      	cbz	r0, 80099c0 <_fflush_r+0x14>
 80099b8:	6983      	ldr	r3, [r0, #24]
 80099ba:	b90b      	cbnz	r3, 80099c0 <_fflush_r+0x14>
 80099bc:	f000 f860 	bl	8009a80 <__sinit>
 80099c0:	4b0c      	ldr	r3, [pc, #48]	; (80099f4 <_fflush_r+0x48>)
 80099c2:	429c      	cmp	r4, r3
 80099c4:	d109      	bne.n	80099da <_fflush_r+0x2e>
 80099c6:	686c      	ldr	r4, [r5, #4]
 80099c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099cc:	b17b      	cbz	r3, 80099ee <_fflush_r+0x42>
 80099ce:	4621      	mov	r1, r4
 80099d0:	4628      	mov	r0, r5
 80099d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099d6:	f7ff bf63 	b.w	80098a0 <__sflush_r>
 80099da:	4b07      	ldr	r3, [pc, #28]	; (80099f8 <_fflush_r+0x4c>)
 80099dc:	429c      	cmp	r4, r3
 80099de:	d101      	bne.n	80099e4 <_fflush_r+0x38>
 80099e0:	68ac      	ldr	r4, [r5, #8]
 80099e2:	e7f1      	b.n	80099c8 <_fflush_r+0x1c>
 80099e4:	4b05      	ldr	r3, [pc, #20]	; (80099fc <_fflush_r+0x50>)
 80099e6:	429c      	cmp	r4, r3
 80099e8:	bf08      	it	eq
 80099ea:	68ec      	ldreq	r4, [r5, #12]
 80099ec:	e7ec      	b.n	80099c8 <_fflush_r+0x1c>
 80099ee:	2000      	movs	r0, #0
 80099f0:	bd38      	pop	{r3, r4, r5, pc}
 80099f2:	bf00      	nop
 80099f4:	0800a86c 	.word	0x0800a86c
 80099f8:	0800a88c 	.word	0x0800a88c
 80099fc:	0800a84c 	.word	0x0800a84c

08009a00 <std>:
 8009a00:	2300      	movs	r3, #0
 8009a02:	b510      	push	{r4, lr}
 8009a04:	4604      	mov	r4, r0
 8009a06:	e9c0 3300 	strd	r3, r3, [r0]
 8009a0a:	6083      	str	r3, [r0, #8]
 8009a0c:	8181      	strh	r1, [r0, #12]
 8009a0e:	6643      	str	r3, [r0, #100]	; 0x64
 8009a10:	81c2      	strh	r2, [r0, #14]
 8009a12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a16:	6183      	str	r3, [r0, #24]
 8009a18:	4619      	mov	r1, r3
 8009a1a:	2208      	movs	r2, #8
 8009a1c:	305c      	adds	r0, #92	; 0x5c
 8009a1e:	f7ff fdfa 	bl	8009616 <memset>
 8009a22:	4b05      	ldr	r3, [pc, #20]	; (8009a38 <std+0x38>)
 8009a24:	6263      	str	r3, [r4, #36]	; 0x24
 8009a26:	4b05      	ldr	r3, [pc, #20]	; (8009a3c <std+0x3c>)
 8009a28:	62a3      	str	r3, [r4, #40]	; 0x28
 8009a2a:	4b05      	ldr	r3, [pc, #20]	; (8009a40 <std+0x40>)
 8009a2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009a2e:	4b05      	ldr	r3, [pc, #20]	; (8009a44 <std+0x44>)
 8009a30:	6224      	str	r4, [r4, #32]
 8009a32:	6323      	str	r3, [r4, #48]	; 0x30
 8009a34:	bd10      	pop	{r4, pc}
 8009a36:	bf00      	nop
 8009a38:	0800a35d 	.word	0x0800a35d
 8009a3c:	0800a37f 	.word	0x0800a37f
 8009a40:	0800a3b7 	.word	0x0800a3b7
 8009a44:	0800a3db 	.word	0x0800a3db

08009a48 <_cleanup_r>:
 8009a48:	4901      	ldr	r1, [pc, #4]	; (8009a50 <_cleanup_r+0x8>)
 8009a4a:	f000 b885 	b.w	8009b58 <_fwalk_reent>
 8009a4e:	bf00      	nop
 8009a50:	080099ad 	.word	0x080099ad

08009a54 <__sfmoreglue>:
 8009a54:	b570      	push	{r4, r5, r6, lr}
 8009a56:	1e4a      	subs	r2, r1, #1
 8009a58:	2568      	movs	r5, #104	; 0x68
 8009a5a:	4355      	muls	r5, r2
 8009a5c:	460e      	mov	r6, r1
 8009a5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009a62:	f000 f949 	bl	8009cf8 <_malloc_r>
 8009a66:	4604      	mov	r4, r0
 8009a68:	b140      	cbz	r0, 8009a7c <__sfmoreglue+0x28>
 8009a6a:	2100      	movs	r1, #0
 8009a6c:	e9c0 1600 	strd	r1, r6, [r0]
 8009a70:	300c      	adds	r0, #12
 8009a72:	60a0      	str	r0, [r4, #8]
 8009a74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009a78:	f7ff fdcd 	bl	8009616 <memset>
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	bd70      	pop	{r4, r5, r6, pc}

08009a80 <__sinit>:
 8009a80:	6983      	ldr	r3, [r0, #24]
 8009a82:	b510      	push	{r4, lr}
 8009a84:	4604      	mov	r4, r0
 8009a86:	bb33      	cbnz	r3, 8009ad6 <__sinit+0x56>
 8009a88:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009a8c:	6503      	str	r3, [r0, #80]	; 0x50
 8009a8e:	4b12      	ldr	r3, [pc, #72]	; (8009ad8 <__sinit+0x58>)
 8009a90:	4a12      	ldr	r2, [pc, #72]	; (8009adc <__sinit+0x5c>)
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	6282      	str	r2, [r0, #40]	; 0x28
 8009a96:	4298      	cmp	r0, r3
 8009a98:	bf04      	itt	eq
 8009a9a:	2301      	moveq	r3, #1
 8009a9c:	6183      	streq	r3, [r0, #24]
 8009a9e:	f000 f81f 	bl	8009ae0 <__sfp>
 8009aa2:	6060      	str	r0, [r4, #4]
 8009aa4:	4620      	mov	r0, r4
 8009aa6:	f000 f81b 	bl	8009ae0 <__sfp>
 8009aaa:	60a0      	str	r0, [r4, #8]
 8009aac:	4620      	mov	r0, r4
 8009aae:	f000 f817 	bl	8009ae0 <__sfp>
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	60e0      	str	r0, [r4, #12]
 8009ab6:	2104      	movs	r1, #4
 8009ab8:	6860      	ldr	r0, [r4, #4]
 8009aba:	f7ff ffa1 	bl	8009a00 <std>
 8009abe:	2201      	movs	r2, #1
 8009ac0:	2109      	movs	r1, #9
 8009ac2:	68a0      	ldr	r0, [r4, #8]
 8009ac4:	f7ff ff9c 	bl	8009a00 <std>
 8009ac8:	2202      	movs	r2, #2
 8009aca:	2112      	movs	r1, #18
 8009acc:	68e0      	ldr	r0, [r4, #12]
 8009ace:	f7ff ff97 	bl	8009a00 <std>
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	61a3      	str	r3, [r4, #24]
 8009ad6:	bd10      	pop	{r4, pc}
 8009ad8:	0800a848 	.word	0x0800a848
 8009adc:	08009a49 	.word	0x08009a49

08009ae0 <__sfp>:
 8009ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ae2:	4b1b      	ldr	r3, [pc, #108]	; (8009b50 <__sfp+0x70>)
 8009ae4:	681e      	ldr	r6, [r3, #0]
 8009ae6:	69b3      	ldr	r3, [r6, #24]
 8009ae8:	4607      	mov	r7, r0
 8009aea:	b913      	cbnz	r3, 8009af2 <__sfp+0x12>
 8009aec:	4630      	mov	r0, r6
 8009aee:	f7ff ffc7 	bl	8009a80 <__sinit>
 8009af2:	3648      	adds	r6, #72	; 0x48
 8009af4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009af8:	3b01      	subs	r3, #1
 8009afa:	d503      	bpl.n	8009b04 <__sfp+0x24>
 8009afc:	6833      	ldr	r3, [r6, #0]
 8009afe:	b133      	cbz	r3, 8009b0e <__sfp+0x2e>
 8009b00:	6836      	ldr	r6, [r6, #0]
 8009b02:	e7f7      	b.n	8009af4 <__sfp+0x14>
 8009b04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009b08:	b16d      	cbz	r5, 8009b26 <__sfp+0x46>
 8009b0a:	3468      	adds	r4, #104	; 0x68
 8009b0c:	e7f4      	b.n	8009af8 <__sfp+0x18>
 8009b0e:	2104      	movs	r1, #4
 8009b10:	4638      	mov	r0, r7
 8009b12:	f7ff ff9f 	bl	8009a54 <__sfmoreglue>
 8009b16:	6030      	str	r0, [r6, #0]
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	d1f1      	bne.n	8009b00 <__sfp+0x20>
 8009b1c:	230c      	movs	r3, #12
 8009b1e:	603b      	str	r3, [r7, #0]
 8009b20:	4604      	mov	r4, r0
 8009b22:	4620      	mov	r0, r4
 8009b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b26:	4b0b      	ldr	r3, [pc, #44]	; (8009b54 <__sfp+0x74>)
 8009b28:	6665      	str	r5, [r4, #100]	; 0x64
 8009b2a:	e9c4 5500 	strd	r5, r5, [r4]
 8009b2e:	60a5      	str	r5, [r4, #8]
 8009b30:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009b34:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009b38:	2208      	movs	r2, #8
 8009b3a:	4629      	mov	r1, r5
 8009b3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009b40:	f7ff fd69 	bl	8009616 <memset>
 8009b44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009b48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009b4c:	e7e9      	b.n	8009b22 <__sfp+0x42>
 8009b4e:	bf00      	nop
 8009b50:	0800a848 	.word	0x0800a848
 8009b54:	ffff0001 	.word	0xffff0001

08009b58 <_fwalk_reent>:
 8009b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b5c:	4680      	mov	r8, r0
 8009b5e:	4689      	mov	r9, r1
 8009b60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009b64:	2600      	movs	r6, #0
 8009b66:	b914      	cbnz	r4, 8009b6e <_fwalk_reent+0x16>
 8009b68:	4630      	mov	r0, r6
 8009b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b6e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8009b72:	3f01      	subs	r7, #1
 8009b74:	d501      	bpl.n	8009b7a <_fwalk_reent+0x22>
 8009b76:	6824      	ldr	r4, [r4, #0]
 8009b78:	e7f5      	b.n	8009b66 <_fwalk_reent+0xe>
 8009b7a:	89ab      	ldrh	r3, [r5, #12]
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	d907      	bls.n	8009b90 <_fwalk_reent+0x38>
 8009b80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b84:	3301      	adds	r3, #1
 8009b86:	d003      	beq.n	8009b90 <_fwalk_reent+0x38>
 8009b88:	4629      	mov	r1, r5
 8009b8a:	4640      	mov	r0, r8
 8009b8c:	47c8      	blx	r9
 8009b8e:	4306      	orrs	r6, r0
 8009b90:	3568      	adds	r5, #104	; 0x68
 8009b92:	e7ee      	b.n	8009b72 <_fwalk_reent+0x1a>

08009b94 <__swhatbuf_r>:
 8009b94:	b570      	push	{r4, r5, r6, lr}
 8009b96:	460e      	mov	r6, r1
 8009b98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b9c:	2900      	cmp	r1, #0
 8009b9e:	b096      	sub	sp, #88	; 0x58
 8009ba0:	4614      	mov	r4, r2
 8009ba2:	461d      	mov	r5, r3
 8009ba4:	da07      	bge.n	8009bb6 <__swhatbuf_r+0x22>
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	602b      	str	r3, [r5, #0]
 8009baa:	89b3      	ldrh	r3, [r6, #12]
 8009bac:	061a      	lsls	r2, r3, #24
 8009bae:	d410      	bmi.n	8009bd2 <__swhatbuf_r+0x3e>
 8009bb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bb4:	e00e      	b.n	8009bd4 <__swhatbuf_r+0x40>
 8009bb6:	466a      	mov	r2, sp
 8009bb8:	f000 fc36 	bl	800a428 <_fstat_r>
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	dbf2      	blt.n	8009ba6 <__swhatbuf_r+0x12>
 8009bc0:	9a01      	ldr	r2, [sp, #4]
 8009bc2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009bc6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009bca:	425a      	negs	r2, r3
 8009bcc:	415a      	adcs	r2, r3
 8009bce:	602a      	str	r2, [r5, #0]
 8009bd0:	e7ee      	b.n	8009bb0 <__swhatbuf_r+0x1c>
 8009bd2:	2340      	movs	r3, #64	; 0x40
 8009bd4:	2000      	movs	r0, #0
 8009bd6:	6023      	str	r3, [r4, #0]
 8009bd8:	b016      	add	sp, #88	; 0x58
 8009bda:	bd70      	pop	{r4, r5, r6, pc}

08009bdc <__smakebuf_r>:
 8009bdc:	898b      	ldrh	r3, [r1, #12]
 8009bde:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009be0:	079d      	lsls	r5, r3, #30
 8009be2:	4606      	mov	r6, r0
 8009be4:	460c      	mov	r4, r1
 8009be6:	d507      	bpl.n	8009bf8 <__smakebuf_r+0x1c>
 8009be8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009bec:	6023      	str	r3, [r4, #0]
 8009bee:	6123      	str	r3, [r4, #16]
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	6163      	str	r3, [r4, #20]
 8009bf4:	b002      	add	sp, #8
 8009bf6:	bd70      	pop	{r4, r5, r6, pc}
 8009bf8:	ab01      	add	r3, sp, #4
 8009bfa:	466a      	mov	r2, sp
 8009bfc:	f7ff ffca 	bl	8009b94 <__swhatbuf_r>
 8009c00:	9900      	ldr	r1, [sp, #0]
 8009c02:	4605      	mov	r5, r0
 8009c04:	4630      	mov	r0, r6
 8009c06:	f000 f877 	bl	8009cf8 <_malloc_r>
 8009c0a:	b948      	cbnz	r0, 8009c20 <__smakebuf_r+0x44>
 8009c0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c10:	059a      	lsls	r2, r3, #22
 8009c12:	d4ef      	bmi.n	8009bf4 <__smakebuf_r+0x18>
 8009c14:	f023 0303 	bic.w	r3, r3, #3
 8009c18:	f043 0302 	orr.w	r3, r3, #2
 8009c1c:	81a3      	strh	r3, [r4, #12]
 8009c1e:	e7e3      	b.n	8009be8 <__smakebuf_r+0xc>
 8009c20:	4b0d      	ldr	r3, [pc, #52]	; (8009c58 <__smakebuf_r+0x7c>)
 8009c22:	62b3      	str	r3, [r6, #40]	; 0x28
 8009c24:	89a3      	ldrh	r3, [r4, #12]
 8009c26:	6020      	str	r0, [r4, #0]
 8009c28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c2c:	81a3      	strh	r3, [r4, #12]
 8009c2e:	9b00      	ldr	r3, [sp, #0]
 8009c30:	6163      	str	r3, [r4, #20]
 8009c32:	9b01      	ldr	r3, [sp, #4]
 8009c34:	6120      	str	r0, [r4, #16]
 8009c36:	b15b      	cbz	r3, 8009c50 <__smakebuf_r+0x74>
 8009c38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c3c:	4630      	mov	r0, r6
 8009c3e:	f000 fc05 	bl	800a44c <_isatty_r>
 8009c42:	b128      	cbz	r0, 8009c50 <__smakebuf_r+0x74>
 8009c44:	89a3      	ldrh	r3, [r4, #12]
 8009c46:	f023 0303 	bic.w	r3, r3, #3
 8009c4a:	f043 0301 	orr.w	r3, r3, #1
 8009c4e:	81a3      	strh	r3, [r4, #12]
 8009c50:	89a3      	ldrh	r3, [r4, #12]
 8009c52:	431d      	orrs	r5, r3
 8009c54:	81a5      	strh	r5, [r4, #12]
 8009c56:	e7cd      	b.n	8009bf4 <__smakebuf_r+0x18>
 8009c58:	08009a49 	.word	0x08009a49

08009c5c <_free_r>:
 8009c5c:	b538      	push	{r3, r4, r5, lr}
 8009c5e:	4605      	mov	r5, r0
 8009c60:	2900      	cmp	r1, #0
 8009c62:	d045      	beq.n	8009cf0 <_free_r+0x94>
 8009c64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c68:	1f0c      	subs	r4, r1, #4
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	bfb8      	it	lt
 8009c6e:	18e4      	addlt	r4, r4, r3
 8009c70:	f000 fc0e 	bl	800a490 <__malloc_lock>
 8009c74:	4a1f      	ldr	r2, [pc, #124]	; (8009cf4 <_free_r+0x98>)
 8009c76:	6813      	ldr	r3, [r2, #0]
 8009c78:	4610      	mov	r0, r2
 8009c7a:	b933      	cbnz	r3, 8009c8a <_free_r+0x2e>
 8009c7c:	6063      	str	r3, [r4, #4]
 8009c7e:	6014      	str	r4, [r2, #0]
 8009c80:	4628      	mov	r0, r5
 8009c82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c86:	f000 bc04 	b.w	800a492 <__malloc_unlock>
 8009c8a:	42a3      	cmp	r3, r4
 8009c8c:	d90c      	bls.n	8009ca8 <_free_r+0x4c>
 8009c8e:	6821      	ldr	r1, [r4, #0]
 8009c90:	1862      	adds	r2, r4, r1
 8009c92:	4293      	cmp	r3, r2
 8009c94:	bf04      	itt	eq
 8009c96:	681a      	ldreq	r2, [r3, #0]
 8009c98:	685b      	ldreq	r3, [r3, #4]
 8009c9a:	6063      	str	r3, [r4, #4]
 8009c9c:	bf04      	itt	eq
 8009c9e:	1852      	addeq	r2, r2, r1
 8009ca0:	6022      	streq	r2, [r4, #0]
 8009ca2:	6004      	str	r4, [r0, #0]
 8009ca4:	e7ec      	b.n	8009c80 <_free_r+0x24>
 8009ca6:	4613      	mov	r3, r2
 8009ca8:	685a      	ldr	r2, [r3, #4]
 8009caa:	b10a      	cbz	r2, 8009cb0 <_free_r+0x54>
 8009cac:	42a2      	cmp	r2, r4
 8009cae:	d9fa      	bls.n	8009ca6 <_free_r+0x4a>
 8009cb0:	6819      	ldr	r1, [r3, #0]
 8009cb2:	1858      	adds	r0, r3, r1
 8009cb4:	42a0      	cmp	r0, r4
 8009cb6:	d10b      	bne.n	8009cd0 <_free_r+0x74>
 8009cb8:	6820      	ldr	r0, [r4, #0]
 8009cba:	4401      	add	r1, r0
 8009cbc:	1858      	adds	r0, r3, r1
 8009cbe:	4282      	cmp	r2, r0
 8009cc0:	6019      	str	r1, [r3, #0]
 8009cc2:	d1dd      	bne.n	8009c80 <_free_r+0x24>
 8009cc4:	6810      	ldr	r0, [r2, #0]
 8009cc6:	6852      	ldr	r2, [r2, #4]
 8009cc8:	605a      	str	r2, [r3, #4]
 8009cca:	4401      	add	r1, r0
 8009ccc:	6019      	str	r1, [r3, #0]
 8009cce:	e7d7      	b.n	8009c80 <_free_r+0x24>
 8009cd0:	d902      	bls.n	8009cd8 <_free_r+0x7c>
 8009cd2:	230c      	movs	r3, #12
 8009cd4:	602b      	str	r3, [r5, #0]
 8009cd6:	e7d3      	b.n	8009c80 <_free_r+0x24>
 8009cd8:	6820      	ldr	r0, [r4, #0]
 8009cda:	1821      	adds	r1, r4, r0
 8009cdc:	428a      	cmp	r2, r1
 8009cde:	bf04      	itt	eq
 8009ce0:	6811      	ldreq	r1, [r2, #0]
 8009ce2:	6852      	ldreq	r2, [r2, #4]
 8009ce4:	6062      	str	r2, [r4, #4]
 8009ce6:	bf04      	itt	eq
 8009ce8:	1809      	addeq	r1, r1, r0
 8009cea:	6021      	streq	r1, [r4, #0]
 8009cec:	605c      	str	r4, [r3, #4]
 8009cee:	e7c7      	b.n	8009c80 <_free_r+0x24>
 8009cf0:	bd38      	pop	{r3, r4, r5, pc}
 8009cf2:	bf00      	nop
 8009cf4:	20000640 	.word	0x20000640

08009cf8 <_malloc_r>:
 8009cf8:	b570      	push	{r4, r5, r6, lr}
 8009cfa:	1ccd      	adds	r5, r1, #3
 8009cfc:	f025 0503 	bic.w	r5, r5, #3
 8009d00:	3508      	adds	r5, #8
 8009d02:	2d0c      	cmp	r5, #12
 8009d04:	bf38      	it	cc
 8009d06:	250c      	movcc	r5, #12
 8009d08:	2d00      	cmp	r5, #0
 8009d0a:	4606      	mov	r6, r0
 8009d0c:	db01      	blt.n	8009d12 <_malloc_r+0x1a>
 8009d0e:	42a9      	cmp	r1, r5
 8009d10:	d903      	bls.n	8009d1a <_malloc_r+0x22>
 8009d12:	230c      	movs	r3, #12
 8009d14:	6033      	str	r3, [r6, #0]
 8009d16:	2000      	movs	r0, #0
 8009d18:	bd70      	pop	{r4, r5, r6, pc}
 8009d1a:	f000 fbb9 	bl	800a490 <__malloc_lock>
 8009d1e:	4a21      	ldr	r2, [pc, #132]	; (8009da4 <_malloc_r+0xac>)
 8009d20:	6814      	ldr	r4, [r2, #0]
 8009d22:	4621      	mov	r1, r4
 8009d24:	b991      	cbnz	r1, 8009d4c <_malloc_r+0x54>
 8009d26:	4c20      	ldr	r4, [pc, #128]	; (8009da8 <_malloc_r+0xb0>)
 8009d28:	6823      	ldr	r3, [r4, #0]
 8009d2a:	b91b      	cbnz	r3, 8009d34 <_malloc_r+0x3c>
 8009d2c:	4630      	mov	r0, r6
 8009d2e:	f000 fb05 	bl	800a33c <_sbrk_r>
 8009d32:	6020      	str	r0, [r4, #0]
 8009d34:	4629      	mov	r1, r5
 8009d36:	4630      	mov	r0, r6
 8009d38:	f000 fb00 	bl	800a33c <_sbrk_r>
 8009d3c:	1c43      	adds	r3, r0, #1
 8009d3e:	d124      	bne.n	8009d8a <_malloc_r+0x92>
 8009d40:	230c      	movs	r3, #12
 8009d42:	6033      	str	r3, [r6, #0]
 8009d44:	4630      	mov	r0, r6
 8009d46:	f000 fba4 	bl	800a492 <__malloc_unlock>
 8009d4a:	e7e4      	b.n	8009d16 <_malloc_r+0x1e>
 8009d4c:	680b      	ldr	r3, [r1, #0]
 8009d4e:	1b5b      	subs	r3, r3, r5
 8009d50:	d418      	bmi.n	8009d84 <_malloc_r+0x8c>
 8009d52:	2b0b      	cmp	r3, #11
 8009d54:	d90f      	bls.n	8009d76 <_malloc_r+0x7e>
 8009d56:	600b      	str	r3, [r1, #0]
 8009d58:	50cd      	str	r5, [r1, r3]
 8009d5a:	18cc      	adds	r4, r1, r3
 8009d5c:	4630      	mov	r0, r6
 8009d5e:	f000 fb98 	bl	800a492 <__malloc_unlock>
 8009d62:	f104 000b 	add.w	r0, r4, #11
 8009d66:	1d23      	adds	r3, r4, #4
 8009d68:	f020 0007 	bic.w	r0, r0, #7
 8009d6c:	1ac3      	subs	r3, r0, r3
 8009d6e:	d0d3      	beq.n	8009d18 <_malloc_r+0x20>
 8009d70:	425a      	negs	r2, r3
 8009d72:	50e2      	str	r2, [r4, r3]
 8009d74:	e7d0      	b.n	8009d18 <_malloc_r+0x20>
 8009d76:	428c      	cmp	r4, r1
 8009d78:	684b      	ldr	r3, [r1, #4]
 8009d7a:	bf16      	itet	ne
 8009d7c:	6063      	strne	r3, [r4, #4]
 8009d7e:	6013      	streq	r3, [r2, #0]
 8009d80:	460c      	movne	r4, r1
 8009d82:	e7eb      	b.n	8009d5c <_malloc_r+0x64>
 8009d84:	460c      	mov	r4, r1
 8009d86:	6849      	ldr	r1, [r1, #4]
 8009d88:	e7cc      	b.n	8009d24 <_malloc_r+0x2c>
 8009d8a:	1cc4      	adds	r4, r0, #3
 8009d8c:	f024 0403 	bic.w	r4, r4, #3
 8009d90:	42a0      	cmp	r0, r4
 8009d92:	d005      	beq.n	8009da0 <_malloc_r+0xa8>
 8009d94:	1a21      	subs	r1, r4, r0
 8009d96:	4630      	mov	r0, r6
 8009d98:	f000 fad0 	bl	800a33c <_sbrk_r>
 8009d9c:	3001      	adds	r0, #1
 8009d9e:	d0cf      	beq.n	8009d40 <_malloc_r+0x48>
 8009da0:	6025      	str	r5, [r4, #0]
 8009da2:	e7db      	b.n	8009d5c <_malloc_r+0x64>
 8009da4:	20000640 	.word	0x20000640
 8009da8:	20000644 	.word	0x20000644

08009dac <__sfputc_r>:
 8009dac:	6893      	ldr	r3, [r2, #8]
 8009dae:	3b01      	subs	r3, #1
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	b410      	push	{r4}
 8009db4:	6093      	str	r3, [r2, #8]
 8009db6:	da08      	bge.n	8009dca <__sfputc_r+0x1e>
 8009db8:	6994      	ldr	r4, [r2, #24]
 8009dba:	42a3      	cmp	r3, r4
 8009dbc:	db01      	blt.n	8009dc2 <__sfputc_r+0x16>
 8009dbe:	290a      	cmp	r1, #10
 8009dc0:	d103      	bne.n	8009dca <__sfputc_r+0x1e>
 8009dc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009dc6:	f7ff bcab 	b.w	8009720 <__swbuf_r>
 8009dca:	6813      	ldr	r3, [r2, #0]
 8009dcc:	1c58      	adds	r0, r3, #1
 8009dce:	6010      	str	r0, [r2, #0]
 8009dd0:	7019      	strb	r1, [r3, #0]
 8009dd2:	4608      	mov	r0, r1
 8009dd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009dd8:	4770      	bx	lr

08009dda <__sfputs_r>:
 8009dda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ddc:	4606      	mov	r6, r0
 8009dde:	460f      	mov	r7, r1
 8009de0:	4614      	mov	r4, r2
 8009de2:	18d5      	adds	r5, r2, r3
 8009de4:	42ac      	cmp	r4, r5
 8009de6:	d101      	bne.n	8009dec <__sfputs_r+0x12>
 8009de8:	2000      	movs	r0, #0
 8009dea:	e007      	b.n	8009dfc <__sfputs_r+0x22>
 8009dec:	463a      	mov	r2, r7
 8009dee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009df2:	4630      	mov	r0, r6
 8009df4:	f7ff ffda 	bl	8009dac <__sfputc_r>
 8009df8:	1c43      	adds	r3, r0, #1
 8009dfa:	d1f3      	bne.n	8009de4 <__sfputs_r+0xa>
 8009dfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009e00 <_vfiprintf_r>:
 8009e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e04:	460c      	mov	r4, r1
 8009e06:	b09d      	sub	sp, #116	; 0x74
 8009e08:	4617      	mov	r7, r2
 8009e0a:	461d      	mov	r5, r3
 8009e0c:	4606      	mov	r6, r0
 8009e0e:	b118      	cbz	r0, 8009e18 <_vfiprintf_r+0x18>
 8009e10:	6983      	ldr	r3, [r0, #24]
 8009e12:	b90b      	cbnz	r3, 8009e18 <_vfiprintf_r+0x18>
 8009e14:	f7ff fe34 	bl	8009a80 <__sinit>
 8009e18:	4b7c      	ldr	r3, [pc, #496]	; (800a00c <_vfiprintf_r+0x20c>)
 8009e1a:	429c      	cmp	r4, r3
 8009e1c:	d158      	bne.n	8009ed0 <_vfiprintf_r+0xd0>
 8009e1e:	6874      	ldr	r4, [r6, #4]
 8009e20:	89a3      	ldrh	r3, [r4, #12]
 8009e22:	0718      	lsls	r0, r3, #28
 8009e24:	d55e      	bpl.n	8009ee4 <_vfiprintf_r+0xe4>
 8009e26:	6923      	ldr	r3, [r4, #16]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d05b      	beq.n	8009ee4 <_vfiprintf_r+0xe4>
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	9309      	str	r3, [sp, #36]	; 0x24
 8009e30:	2320      	movs	r3, #32
 8009e32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e36:	2330      	movs	r3, #48	; 0x30
 8009e38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e3c:	9503      	str	r5, [sp, #12]
 8009e3e:	f04f 0b01 	mov.w	fp, #1
 8009e42:	46b8      	mov	r8, r7
 8009e44:	4645      	mov	r5, r8
 8009e46:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009e4a:	b10b      	cbz	r3, 8009e50 <_vfiprintf_r+0x50>
 8009e4c:	2b25      	cmp	r3, #37	; 0x25
 8009e4e:	d154      	bne.n	8009efa <_vfiprintf_r+0xfa>
 8009e50:	ebb8 0a07 	subs.w	sl, r8, r7
 8009e54:	d00b      	beq.n	8009e6e <_vfiprintf_r+0x6e>
 8009e56:	4653      	mov	r3, sl
 8009e58:	463a      	mov	r2, r7
 8009e5a:	4621      	mov	r1, r4
 8009e5c:	4630      	mov	r0, r6
 8009e5e:	f7ff ffbc 	bl	8009dda <__sfputs_r>
 8009e62:	3001      	adds	r0, #1
 8009e64:	f000 80c2 	beq.w	8009fec <_vfiprintf_r+0x1ec>
 8009e68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e6a:	4453      	add	r3, sl
 8009e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8009e6e:	f898 3000 	ldrb.w	r3, [r8]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	f000 80ba 	beq.w	8009fec <_vfiprintf_r+0x1ec>
 8009e78:	2300      	movs	r3, #0
 8009e7a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009e7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e82:	9304      	str	r3, [sp, #16]
 8009e84:	9307      	str	r3, [sp, #28]
 8009e86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e8a:	931a      	str	r3, [sp, #104]	; 0x68
 8009e8c:	46a8      	mov	r8, r5
 8009e8e:	2205      	movs	r2, #5
 8009e90:	f818 1b01 	ldrb.w	r1, [r8], #1
 8009e94:	485e      	ldr	r0, [pc, #376]	; (800a010 <_vfiprintf_r+0x210>)
 8009e96:	f7f6 f99b 	bl	80001d0 <memchr>
 8009e9a:	9b04      	ldr	r3, [sp, #16]
 8009e9c:	bb78      	cbnz	r0, 8009efe <_vfiprintf_r+0xfe>
 8009e9e:	06d9      	lsls	r1, r3, #27
 8009ea0:	bf44      	itt	mi
 8009ea2:	2220      	movmi	r2, #32
 8009ea4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009ea8:	071a      	lsls	r2, r3, #28
 8009eaa:	bf44      	itt	mi
 8009eac:	222b      	movmi	r2, #43	; 0x2b
 8009eae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009eb2:	782a      	ldrb	r2, [r5, #0]
 8009eb4:	2a2a      	cmp	r2, #42	; 0x2a
 8009eb6:	d02a      	beq.n	8009f0e <_vfiprintf_r+0x10e>
 8009eb8:	9a07      	ldr	r2, [sp, #28]
 8009eba:	46a8      	mov	r8, r5
 8009ebc:	2000      	movs	r0, #0
 8009ebe:	250a      	movs	r5, #10
 8009ec0:	4641      	mov	r1, r8
 8009ec2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ec6:	3b30      	subs	r3, #48	; 0x30
 8009ec8:	2b09      	cmp	r3, #9
 8009eca:	d969      	bls.n	8009fa0 <_vfiprintf_r+0x1a0>
 8009ecc:	b360      	cbz	r0, 8009f28 <_vfiprintf_r+0x128>
 8009ece:	e024      	b.n	8009f1a <_vfiprintf_r+0x11a>
 8009ed0:	4b50      	ldr	r3, [pc, #320]	; (800a014 <_vfiprintf_r+0x214>)
 8009ed2:	429c      	cmp	r4, r3
 8009ed4:	d101      	bne.n	8009eda <_vfiprintf_r+0xda>
 8009ed6:	68b4      	ldr	r4, [r6, #8]
 8009ed8:	e7a2      	b.n	8009e20 <_vfiprintf_r+0x20>
 8009eda:	4b4f      	ldr	r3, [pc, #316]	; (800a018 <_vfiprintf_r+0x218>)
 8009edc:	429c      	cmp	r4, r3
 8009ede:	bf08      	it	eq
 8009ee0:	68f4      	ldreq	r4, [r6, #12]
 8009ee2:	e79d      	b.n	8009e20 <_vfiprintf_r+0x20>
 8009ee4:	4621      	mov	r1, r4
 8009ee6:	4630      	mov	r0, r6
 8009ee8:	f7ff fc6c 	bl	80097c4 <__swsetup_r>
 8009eec:	2800      	cmp	r0, #0
 8009eee:	d09d      	beq.n	8009e2c <_vfiprintf_r+0x2c>
 8009ef0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ef4:	b01d      	add	sp, #116	; 0x74
 8009ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009efa:	46a8      	mov	r8, r5
 8009efc:	e7a2      	b.n	8009e44 <_vfiprintf_r+0x44>
 8009efe:	4a44      	ldr	r2, [pc, #272]	; (800a010 <_vfiprintf_r+0x210>)
 8009f00:	1a80      	subs	r0, r0, r2
 8009f02:	fa0b f000 	lsl.w	r0, fp, r0
 8009f06:	4318      	orrs	r0, r3
 8009f08:	9004      	str	r0, [sp, #16]
 8009f0a:	4645      	mov	r5, r8
 8009f0c:	e7be      	b.n	8009e8c <_vfiprintf_r+0x8c>
 8009f0e:	9a03      	ldr	r2, [sp, #12]
 8009f10:	1d11      	adds	r1, r2, #4
 8009f12:	6812      	ldr	r2, [r2, #0]
 8009f14:	9103      	str	r1, [sp, #12]
 8009f16:	2a00      	cmp	r2, #0
 8009f18:	db01      	blt.n	8009f1e <_vfiprintf_r+0x11e>
 8009f1a:	9207      	str	r2, [sp, #28]
 8009f1c:	e004      	b.n	8009f28 <_vfiprintf_r+0x128>
 8009f1e:	4252      	negs	r2, r2
 8009f20:	f043 0302 	orr.w	r3, r3, #2
 8009f24:	9207      	str	r2, [sp, #28]
 8009f26:	9304      	str	r3, [sp, #16]
 8009f28:	f898 3000 	ldrb.w	r3, [r8]
 8009f2c:	2b2e      	cmp	r3, #46	; 0x2e
 8009f2e:	d10e      	bne.n	8009f4e <_vfiprintf_r+0x14e>
 8009f30:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009f34:	2b2a      	cmp	r3, #42	; 0x2a
 8009f36:	d138      	bne.n	8009faa <_vfiprintf_r+0x1aa>
 8009f38:	9b03      	ldr	r3, [sp, #12]
 8009f3a:	1d1a      	adds	r2, r3, #4
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	9203      	str	r2, [sp, #12]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	bfb8      	it	lt
 8009f44:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009f48:	f108 0802 	add.w	r8, r8, #2
 8009f4c:	9305      	str	r3, [sp, #20]
 8009f4e:	4d33      	ldr	r5, [pc, #204]	; (800a01c <_vfiprintf_r+0x21c>)
 8009f50:	f898 1000 	ldrb.w	r1, [r8]
 8009f54:	2203      	movs	r2, #3
 8009f56:	4628      	mov	r0, r5
 8009f58:	f7f6 f93a 	bl	80001d0 <memchr>
 8009f5c:	b140      	cbz	r0, 8009f70 <_vfiprintf_r+0x170>
 8009f5e:	2340      	movs	r3, #64	; 0x40
 8009f60:	1b40      	subs	r0, r0, r5
 8009f62:	fa03 f000 	lsl.w	r0, r3, r0
 8009f66:	9b04      	ldr	r3, [sp, #16]
 8009f68:	4303      	orrs	r3, r0
 8009f6a:	f108 0801 	add.w	r8, r8, #1
 8009f6e:	9304      	str	r3, [sp, #16]
 8009f70:	f898 1000 	ldrb.w	r1, [r8]
 8009f74:	482a      	ldr	r0, [pc, #168]	; (800a020 <_vfiprintf_r+0x220>)
 8009f76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f7a:	2206      	movs	r2, #6
 8009f7c:	f108 0701 	add.w	r7, r8, #1
 8009f80:	f7f6 f926 	bl	80001d0 <memchr>
 8009f84:	2800      	cmp	r0, #0
 8009f86:	d037      	beq.n	8009ff8 <_vfiprintf_r+0x1f8>
 8009f88:	4b26      	ldr	r3, [pc, #152]	; (800a024 <_vfiprintf_r+0x224>)
 8009f8a:	bb1b      	cbnz	r3, 8009fd4 <_vfiprintf_r+0x1d4>
 8009f8c:	9b03      	ldr	r3, [sp, #12]
 8009f8e:	3307      	adds	r3, #7
 8009f90:	f023 0307 	bic.w	r3, r3, #7
 8009f94:	3308      	adds	r3, #8
 8009f96:	9303      	str	r3, [sp, #12]
 8009f98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f9a:	444b      	add	r3, r9
 8009f9c:	9309      	str	r3, [sp, #36]	; 0x24
 8009f9e:	e750      	b.n	8009e42 <_vfiprintf_r+0x42>
 8009fa0:	fb05 3202 	mla	r2, r5, r2, r3
 8009fa4:	2001      	movs	r0, #1
 8009fa6:	4688      	mov	r8, r1
 8009fa8:	e78a      	b.n	8009ec0 <_vfiprintf_r+0xc0>
 8009faa:	2300      	movs	r3, #0
 8009fac:	f108 0801 	add.w	r8, r8, #1
 8009fb0:	9305      	str	r3, [sp, #20]
 8009fb2:	4619      	mov	r1, r3
 8009fb4:	250a      	movs	r5, #10
 8009fb6:	4640      	mov	r0, r8
 8009fb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fbc:	3a30      	subs	r2, #48	; 0x30
 8009fbe:	2a09      	cmp	r2, #9
 8009fc0:	d903      	bls.n	8009fca <_vfiprintf_r+0x1ca>
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d0c3      	beq.n	8009f4e <_vfiprintf_r+0x14e>
 8009fc6:	9105      	str	r1, [sp, #20]
 8009fc8:	e7c1      	b.n	8009f4e <_vfiprintf_r+0x14e>
 8009fca:	fb05 2101 	mla	r1, r5, r1, r2
 8009fce:	2301      	movs	r3, #1
 8009fd0:	4680      	mov	r8, r0
 8009fd2:	e7f0      	b.n	8009fb6 <_vfiprintf_r+0x1b6>
 8009fd4:	ab03      	add	r3, sp, #12
 8009fd6:	9300      	str	r3, [sp, #0]
 8009fd8:	4622      	mov	r2, r4
 8009fda:	4b13      	ldr	r3, [pc, #76]	; (800a028 <_vfiprintf_r+0x228>)
 8009fdc:	a904      	add	r1, sp, #16
 8009fde:	4630      	mov	r0, r6
 8009fe0:	f3af 8000 	nop.w
 8009fe4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009fe8:	4681      	mov	r9, r0
 8009fea:	d1d5      	bne.n	8009f98 <_vfiprintf_r+0x198>
 8009fec:	89a3      	ldrh	r3, [r4, #12]
 8009fee:	065b      	lsls	r3, r3, #25
 8009ff0:	f53f af7e 	bmi.w	8009ef0 <_vfiprintf_r+0xf0>
 8009ff4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ff6:	e77d      	b.n	8009ef4 <_vfiprintf_r+0xf4>
 8009ff8:	ab03      	add	r3, sp, #12
 8009ffa:	9300      	str	r3, [sp, #0]
 8009ffc:	4622      	mov	r2, r4
 8009ffe:	4b0a      	ldr	r3, [pc, #40]	; (800a028 <_vfiprintf_r+0x228>)
 800a000:	a904      	add	r1, sp, #16
 800a002:	4630      	mov	r0, r6
 800a004:	f000 f888 	bl	800a118 <_printf_i>
 800a008:	e7ec      	b.n	8009fe4 <_vfiprintf_r+0x1e4>
 800a00a:	bf00      	nop
 800a00c:	0800a86c 	.word	0x0800a86c
 800a010:	0800a8ac 	.word	0x0800a8ac
 800a014:	0800a88c 	.word	0x0800a88c
 800a018:	0800a84c 	.word	0x0800a84c
 800a01c:	0800a8b2 	.word	0x0800a8b2
 800a020:	0800a8b6 	.word	0x0800a8b6
 800a024:	00000000 	.word	0x00000000
 800a028:	08009ddb 	.word	0x08009ddb

0800a02c <_printf_common>:
 800a02c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a030:	4691      	mov	r9, r2
 800a032:	461f      	mov	r7, r3
 800a034:	688a      	ldr	r2, [r1, #8]
 800a036:	690b      	ldr	r3, [r1, #16]
 800a038:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a03c:	4293      	cmp	r3, r2
 800a03e:	bfb8      	it	lt
 800a040:	4613      	movlt	r3, r2
 800a042:	f8c9 3000 	str.w	r3, [r9]
 800a046:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a04a:	4606      	mov	r6, r0
 800a04c:	460c      	mov	r4, r1
 800a04e:	b112      	cbz	r2, 800a056 <_printf_common+0x2a>
 800a050:	3301      	adds	r3, #1
 800a052:	f8c9 3000 	str.w	r3, [r9]
 800a056:	6823      	ldr	r3, [r4, #0]
 800a058:	0699      	lsls	r1, r3, #26
 800a05a:	bf42      	ittt	mi
 800a05c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a060:	3302      	addmi	r3, #2
 800a062:	f8c9 3000 	strmi.w	r3, [r9]
 800a066:	6825      	ldr	r5, [r4, #0]
 800a068:	f015 0506 	ands.w	r5, r5, #6
 800a06c:	d107      	bne.n	800a07e <_printf_common+0x52>
 800a06e:	f104 0a19 	add.w	sl, r4, #25
 800a072:	68e3      	ldr	r3, [r4, #12]
 800a074:	f8d9 2000 	ldr.w	r2, [r9]
 800a078:	1a9b      	subs	r3, r3, r2
 800a07a:	42ab      	cmp	r3, r5
 800a07c:	dc28      	bgt.n	800a0d0 <_printf_common+0xa4>
 800a07e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a082:	6822      	ldr	r2, [r4, #0]
 800a084:	3300      	adds	r3, #0
 800a086:	bf18      	it	ne
 800a088:	2301      	movne	r3, #1
 800a08a:	0692      	lsls	r2, r2, #26
 800a08c:	d42d      	bmi.n	800a0ea <_printf_common+0xbe>
 800a08e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a092:	4639      	mov	r1, r7
 800a094:	4630      	mov	r0, r6
 800a096:	47c0      	blx	r8
 800a098:	3001      	adds	r0, #1
 800a09a:	d020      	beq.n	800a0de <_printf_common+0xb2>
 800a09c:	6823      	ldr	r3, [r4, #0]
 800a09e:	68e5      	ldr	r5, [r4, #12]
 800a0a0:	f8d9 2000 	ldr.w	r2, [r9]
 800a0a4:	f003 0306 	and.w	r3, r3, #6
 800a0a8:	2b04      	cmp	r3, #4
 800a0aa:	bf08      	it	eq
 800a0ac:	1aad      	subeq	r5, r5, r2
 800a0ae:	68a3      	ldr	r3, [r4, #8]
 800a0b0:	6922      	ldr	r2, [r4, #16]
 800a0b2:	bf0c      	ite	eq
 800a0b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0b8:	2500      	movne	r5, #0
 800a0ba:	4293      	cmp	r3, r2
 800a0bc:	bfc4      	itt	gt
 800a0be:	1a9b      	subgt	r3, r3, r2
 800a0c0:	18ed      	addgt	r5, r5, r3
 800a0c2:	f04f 0900 	mov.w	r9, #0
 800a0c6:	341a      	adds	r4, #26
 800a0c8:	454d      	cmp	r5, r9
 800a0ca:	d11a      	bne.n	800a102 <_printf_common+0xd6>
 800a0cc:	2000      	movs	r0, #0
 800a0ce:	e008      	b.n	800a0e2 <_printf_common+0xb6>
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	4652      	mov	r2, sl
 800a0d4:	4639      	mov	r1, r7
 800a0d6:	4630      	mov	r0, r6
 800a0d8:	47c0      	blx	r8
 800a0da:	3001      	adds	r0, #1
 800a0dc:	d103      	bne.n	800a0e6 <_printf_common+0xba>
 800a0de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a0e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0e6:	3501      	adds	r5, #1
 800a0e8:	e7c3      	b.n	800a072 <_printf_common+0x46>
 800a0ea:	18e1      	adds	r1, r4, r3
 800a0ec:	1c5a      	adds	r2, r3, #1
 800a0ee:	2030      	movs	r0, #48	; 0x30
 800a0f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a0f4:	4422      	add	r2, r4
 800a0f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a0fa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a0fe:	3302      	adds	r3, #2
 800a100:	e7c5      	b.n	800a08e <_printf_common+0x62>
 800a102:	2301      	movs	r3, #1
 800a104:	4622      	mov	r2, r4
 800a106:	4639      	mov	r1, r7
 800a108:	4630      	mov	r0, r6
 800a10a:	47c0      	blx	r8
 800a10c:	3001      	adds	r0, #1
 800a10e:	d0e6      	beq.n	800a0de <_printf_common+0xb2>
 800a110:	f109 0901 	add.w	r9, r9, #1
 800a114:	e7d8      	b.n	800a0c8 <_printf_common+0x9c>
	...

0800a118 <_printf_i>:
 800a118:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a11c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a120:	460c      	mov	r4, r1
 800a122:	7e09      	ldrb	r1, [r1, #24]
 800a124:	b085      	sub	sp, #20
 800a126:	296e      	cmp	r1, #110	; 0x6e
 800a128:	4617      	mov	r7, r2
 800a12a:	4606      	mov	r6, r0
 800a12c:	4698      	mov	r8, r3
 800a12e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a130:	f000 80b3 	beq.w	800a29a <_printf_i+0x182>
 800a134:	d822      	bhi.n	800a17c <_printf_i+0x64>
 800a136:	2963      	cmp	r1, #99	; 0x63
 800a138:	d036      	beq.n	800a1a8 <_printf_i+0x90>
 800a13a:	d80a      	bhi.n	800a152 <_printf_i+0x3a>
 800a13c:	2900      	cmp	r1, #0
 800a13e:	f000 80b9 	beq.w	800a2b4 <_printf_i+0x19c>
 800a142:	2958      	cmp	r1, #88	; 0x58
 800a144:	f000 8083 	beq.w	800a24e <_printf_i+0x136>
 800a148:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a14c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a150:	e032      	b.n	800a1b8 <_printf_i+0xa0>
 800a152:	2964      	cmp	r1, #100	; 0x64
 800a154:	d001      	beq.n	800a15a <_printf_i+0x42>
 800a156:	2969      	cmp	r1, #105	; 0x69
 800a158:	d1f6      	bne.n	800a148 <_printf_i+0x30>
 800a15a:	6820      	ldr	r0, [r4, #0]
 800a15c:	6813      	ldr	r3, [r2, #0]
 800a15e:	0605      	lsls	r5, r0, #24
 800a160:	f103 0104 	add.w	r1, r3, #4
 800a164:	d52a      	bpl.n	800a1bc <_printf_i+0xa4>
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	6011      	str	r1, [r2, #0]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	da03      	bge.n	800a176 <_printf_i+0x5e>
 800a16e:	222d      	movs	r2, #45	; 0x2d
 800a170:	425b      	negs	r3, r3
 800a172:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a176:	486f      	ldr	r0, [pc, #444]	; (800a334 <_printf_i+0x21c>)
 800a178:	220a      	movs	r2, #10
 800a17a:	e039      	b.n	800a1f0 <_printf_i+0xd8>
 800a17c:	2973      	cmp	r1, #115	; 0x73
 800a17e:	f000 809d 	beq.w	800a2bc <_printf_i+0x1a4>
 800a182:	d808      	bhi.n	800a196 <_printf_i+0x7e>
 800a184:	296f      	cmp	r1, #111	; 0x6f
 800a186:	d020      	beq.n	800a1ca <_printf_i+0xb2>
 800a188:	2970      	cmp	r1, #112	; 0x70
 800a18a:	d1dd      	bne.n	800a148 <_printf_i+0x30>
 800a18c:	6823      	ldr	r3, [r4, #0]
 800a18e:	f043 0320 	orr.w	r3, r3, #32
 800a192:	6023      	str	r3, [r4, #0]
 800a194:	e003      	b.n	800a19e <_printf_i+0x86>
 800a196:	2975      	cmp	r1, #117	; 0x75
 800a198:	d017      	beq.n	800a1ca <_printf_i+0xb2>
 800a19a:	2978      	cmp	r1, #120	; 0x78
 800a19c:	d1d4      	bne.n	800a148 <_printf_i+0x30>
 800a19e:	2378      	movs	r3, #120	; 0x78
 800a1a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a1a4:	4864      	ldr	r0, [pc, #400]	; (800a338 <_printf_i+0x220>)
 800a1a6:	e055      	b.n	800a254 <_printf_i+0x13c>
 800a1a8:	6813      	ldr	r3, [r2, #0]
 800a1aa:	1d19      	adds	r1, r3, #4
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	6011      	str	r1, [r2, #0]
 800a1b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a1b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	e08c      	b.n	800a2d6 <_printf_i+0x1be>
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	6011      	str	r1, [r2, #0]
 800a1c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a1c4:	bf18      	it	ne
 800a1c6:	b21b      	sxthne	r3, r3
 800a1c8:	e7cf      	b.n	800a16a <_printf_i+0x52>
 800a1ca:	6813      	ldr	r3, [r2, #0]
 800a1cc:	6825      	ldr	r5, [r4, #0]
 800a1ce:	1d18      	adds	r0, r3, #4
 800a1d0:	6010      	str	r0, [r2, #0]
 800a1d2:	0628      	lsls	r0, r5, #24
 800a1d4:	d501      	bpl.n	800a1da <_printf_i+0xc2>
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	e002      	b.n	800a1e0 <_printf_i+0xc8>
 800a1da:	0668      	lsls	r0, r5, #25
 800a1dc:	d5fb      	bpl.n	800a1d6 <_printf_i+0xbe>
 800a1de:	881b      	ldrh	r3, [r3, #0]
 800a1e0:	4854      	ldr	r0, [pc, #336]	; (800a334 <_printf_i+0x21c>)
 800a1e2:	296f      	cmp	r1, #111	; 0x6f
 800a1e4:	bf14      	ite	ne
 800a1e6:	220a      	movne	r2, #10
 800a1e8:	2208      	moveq	r2, #8
 800a1ea:	2100      	movs	r1, #0
 800a1ec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a1f0:	6865      	ldr	r5, [r4, #4]
 800a1f2:	60a5      	str	r5, [r4, #8]
 800a1f4:	2d00      	cmp	r5, #0
 800a1f6:	f2c0 8095 	blt.w	800a324 <_printf_i+0x20c>
 800a1fa:	6821      	ldr	r1, [r4, #0]
 800a1fc:	f021 0104 	bic.w	r1, r1, #4
 800a200:	6021      	str	r1, [r4, #0]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d13d      	bne.n	800a282 <_printf_i+0x16a>
 800a206:	2d00      	cmp	r5, #0
 800a208:	f040 808e 	bne.w	800a328 <_printf_i+0x210>
 800a20c:	4665      	mov	r5, ip
 800a20e:	2a08      	cmp	r2, #8
 800a210:	d10b      	bne.n	800a22a <_printf_i+0x112>
 800a212:	6823      	ldr	r3, [r4, #0]
 800a214:	07db      	lsls	r3, r3, #31
 800a216:	d508      	bpl.n	800a22a <_printf_i+0x112>
 800a218:	6923      	ldr	r3, [r4, #16]
 800a21a:	6862      	ldr	r2, [r4, #4]
 800a21c:	429a      	cmp	r2, r3
 800a21e:	bfde      	ittt	le
 800a220:	2330      	movle	r3, #48	; 0x30
 800a222:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a226:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a22a:	ebac 0305 	sub.w	r3, ip, r5
 800a22e:	6123      	str	r3, [r4, #16]
 800a230:	f8cd 8000 	str.w	r8, [sp]
 800a234:	463b      	mov	r3, r7
 800a236:	aa03      	add	r2, sp, #12
 800a238:	4621      	mov	r1, r4
 800a23a:	4630      	mov	r0, r6
 800a23c:	f7ff fef6 	bl	800a02c <_printf_common>
 800a240:	3001      	adds	r0, #1
 800a242:	d14d      	bne.n	800a2e0 <_printf_i+0x1c8>
 800a244:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a248:	b005      	add	sp, #20
 800a24a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a24e:	4839      	ldr	r0, [pc, #228]	; (800a334 <_printf_i+0x21c>)
 800a250:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a254:	6813      	ldr	r3, [r2, #0]
 800a256:	6821      	ldr	r1, [r4, #0]
 800a258:	1d1d      	adds	r5, r3, #4
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	6015      	str	r5, [r2, #0]
 800a25e:	060a      	lsls	r2, r1, #24
 800a260:	d50b      	bpl.n	800a27a <_printf_i+0x162>
 800a262:	07ca      	lsls	r2, r1, #31
 800a264:	bf44      	itt	mi
 800a266:	f041 0120 	orrmi.w	r1, r1, #32
 800a26a:	6021      	strmi	r1, [r4, #0]
 800a26c:	b91b      	cbnz	r3, 800a276 <_printf_i+0x15e>
 800a26e:	6822      	ldr	r2, [r4, #0]
 800a270:	f022 0220 	bic.w	r2, r2, #32
 800a274:	6022      	str	r2, [r4, #0]
 800a276:	2210      	movs	r2, #16
 800a278:	e7b7      	b.n	800a1ea <_printf_i+0xd2>
 800a27a:	064d      	lsls	r5, r1, #25
 800a27c:	bf48      	it	mi
 800a27e:	b29b      	uxthmi	r3, r3
 800a280:	e7ef      	b.n	800a262 <_printf_i+0x14a>
 800a282:	4665      	mov	r5, ip
 800a284:	fbb3 f1f2 	udiv	r1, r3, r2
 800a288:	fb02 3311 	mls	r3, r2, r1, r3
 800a28c:	5cc3      	ldrb	r3, [r0, r3]
 800a28e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a292:	460b      	mov	r3, r1
 800a294:	2900      	cmp	r1, #0
 800a296:	d1f5      	bne.n	800a284 <_printf_i+0x16c>
 800a298:	e7b9      	b.n	800a20e <_printf_i+0xf6>
 800a29a:	6813      	ldr	r3, [r2, #0]
 800a29c:	6825      	ldr	r5, [r4, #0]
 800a29e:	6961      	ldr	r1, [r4, #20]
 800a2a0:	1d18      	adds	r0, r3, #4
 800a2a2:	6010      	str	r0, [r2, #0]
 800a2a4:	0628      	lsls	r0, r5, #24
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	d501      	bpl.n	800a2ae <_printf_i+0x196>
 800a2aa:	6019      	str	r1, [r3, #0]
 800a2ac:	e002      	b.n	800a2b4 <_printf_i+0x19c>
 800a2ae:	066a      	lsls	r2, r5, #25
 800a2b0:	d5fb      	bpl.n	800a2aa <_printf_i+0x192>
 800a2b2:	8019      	strh	r1, [r3, #0]
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	6123      	str	r3, [r4, #16]
 800a2b8:	4665      	mov	r5, ip
 800a2ba:	e7b9      	b.n	800a230 <_printf_i+0x118>
 800a2bc:	6813      	ldr	r3, [r2, #0]
 800a2be:	1d19      	adds	r1, r3, #4
 800a2c0:	6011      	str	r1, [r2, #0]
 800a2c2:	681d      	ldr	r5, [r3, #0]
 800a2c4:	6862      	ldr	r2, [r4, #4]
 800a2c6:	2100      	movs	r1, #0
 800a2c8:	4628      	mov	r0, r5
 800a2ca:	f7f5 ff81 	bl	80001d0 <memchr>
 800a2ce:	b108      	cbz	r0, 800a2d4 <_printf_i+0x1bc>
 800a2d0:	1b40      	subs	r0, r0, r5
 800a2d2:	6060      	str	r0, [r4, #4]
 800a2d4:	6863      	ldr	r3, [r4, #4]
 800a2d6:	6123      	str	r3, [r4, #16]
 800a2d8:	2300      	movs	r3, #0
 800a2da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2de:	e7a7      	b.n	800a230 <_printf_i+0x118>
 800a2e0:	6923      	ldr	r3, [r4, #16]
 800a2e2:	462a      	mov	r2, r5
 800a2e4:	4639      	mov	r1, r7
 800a2e6:	4630      	mov	r0, r6
 800a2e8:	47c0      	blx	r8
 800a2ea:	3001      	adds	r0, #1
 800a2ec:	d0aa      	beq.n	800a244 <_printf_i+0x12c>
 800a2ee:	6823      	ldr	r3, [r4, #0]
 800a2f0:	079b      	lsls	r3, r3, #30
 800a2f2:	d413      	bmi.n	800a31c <_printf_i+0x204>
 800a2f4:	68e0      	ldr	r0, [r4, #12]
 800a2f6:	9b03      	ldr	r3, [sp, #12]
 800a2f8:	4298      	cmp	r0, r3
 800a2fa:	bfb8      	it	lt
 800a2fc:	4618      	movlt	r0, r3
 800a2fe:	e7a3      	b.n	800a248 <_printf_i+0x130>
 800a300:	2301      	movs	r3, #1
 800a302:	464a      	mov	r2, r9
 800a304:	4639      	mov	r1, r7
 800a306:	4630      	mov	r0, r6
 800a308:	47c0      	blx	r8
 800a30a:	3001      	adds	r0, #1
 800a30c:	d09a      	beq.n	800a244 <_printf_i+0x12c>
 800a30e:	3501      	adds	r5, #1
 800a310:	68e3      	ldr	r3, [r4, #12]
 800a312:	9a03      	ldr	r2, [sp, #12]
 800a314:	1a9b      	subs	r3, r3, r2
 800a316:	42ab      	cmp	r3, r5
 800a318:	dcf2      	bgt.n	800a300 <_printf_i+0x1e8>
 800a31a:	e7eb      	b.n	800a2f4 <_printf_i+0x1dc>
 800a31c:	2500      	movs	r5, #0
 800a31e:	f104 0919 	add.w	r9, r4, #25
 800a322:	e7f5      	b.n	800a310 <_printf_i+0x1f8>
 800a324:	2b00      	cmp	r3, #0
 800a326:	d1ac      	bne.n	800a282 <_printf_i+0x16a>
 800a328:	7803      	ldrb	r3, [r0, #0]
 800a32a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a32e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a332:	e76c      	b.n	800a20e <_printf_i+0xf6>
 800a334:	0800a8bd 	.word	0x0800a8bd
 800a338:	0800a8ce 	.word	0x0800a8ce

0800a33c <_sbrk_r>:
 800a33c:	b538      	push	{r3, r4, r5, lr}
 800a33e:	4c06      	ldr	r4, [pc, #24]	; (800a358 <_sbrk_r+0x1c>)
 800a340:	2300      	movs	r3, #0
 800a342:	4605      	mov	r5, r0
 800a344:	4608      	mov	r0, r1
 800a346:	6023      	str	r3, [r4, #0]
 800a348:	f7fa fdf4 	bl	8004f34 <_sbrk>
 800a34c:	1c43      	adds	r3, r0, #1
 800a34e:	d102      	bne.n	800a356 <_sbrk_r+0x1a>
 800a350:	6823      	ldr	r3, [r4, #0]
 800a352:	b103      	cbz	r3, 800a356 <_sbrk_r+0x1a>
 800a354:	602b      	str	r3, [r5, #0]
 800a356:	bd38      	pop	{r3, r4, r5, pc}
 800a358:	20000c88 	.word	0x20000c88

0800a35c <__sread>:
 800a35c:	b510      	push	{r4, lr}
 800a35e:	460c      	mov	r4, r1
 800a360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a364:	f000 f896 	bl	800a494 <_read_r>
 800a368:	2800      	cmp	r0, #0
 800a36a:	bfab      	itete	ge
 800a36c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a36e:	89a3      	ldrhlt	r3, [r4, #12]
 800a370:	181b      	addge	r3, r3, r0
 800a372:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a376:	bfac      	ite	ge
 800a378:	6563      	strge	r3, [r4, #84]	; 0x54
 800a37a:	81a3      	strhlt	r3, [r4, #12]
 800a37c:	bd10      	pop	{r4, pc}

0800a37e <__swrite>:
 800a37e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a382:	461f      	mov	r7, r3
 800a384:	898b      	ldrh	r3, [r1, #12]
 800a386:	05db      	lsls	r3, r3, #23
 800a388:	4605      	mov	r5, r0
 800a38a:	460c      	mov	r4, r1
 800a38c:	4616      	mov	r6, r2
 800a38e:	d505      	bpl.n	800a39c <__swrite+0x1e>
 800a390:	2302      	movs	r3, #2
 800a392:	2200      	movs	r2, #0
 800a394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a398:	f000 f868 	bl	800a46c <_lseek_r>
 800a39c:	89a3      	ldrh	r3, [r4, #12]
 800a39e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3a6:	81a3      	strh	r3, [r4, #12]
 800a3a8:	4632      	mov	r2, r6
 800a3aa:	463b      	mov	r3, r7
 800a3ac:	4628      	mov	r0, r5
 800a3ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3b2:	f000 b817 	b.w	800a3e4 <_write_r>

0800a3b6 <__sseek>:
 800a3b6:	b510      	push	{r4, lr}
 800a3b8:	460c      	mov	r4, r1
 800a3ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3be:	f000 f855 	bl	800a46c <_lseek_r>
 800a3c2:	1c43      	adds	r3, r0, #1
 800a3c4:	89a3      	ldrh	r3, [r4, #12]
 800a3c6:	bf15      	itete	ne
 800a3c8:	6560      	strne	r0, [r4, #84]	; 0x54
 800a3ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a3ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a3d2:	81a3      	strheq	r3, [r4, #12]
 800a3d4:	bf18      	it	ne
 800a3d6:	81a3      	strhne	r3, [r4, #12]
 800a3d8:	bd10      	pop	{r4, pc}

0800a3da <__sclose>:
 800a3da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3de:	f000 b813 	b.w	800a408 <_close_r>
	...

0800a3e4 <_write_r>:
 800a3e4:	b538      	push	{r3, r4, r5, lr}
 800a3e6:	4c07      	ldr	r4, [pc, #28]	; (800a404 <_write_r+0x20>)
 800a3e8:	4605      	mov	r5, r0
 800a3ea:	4608      	mov	r0, r1
 800a3ec:	4611      	mov	r1, r2
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	6022      	str	r2, [r4, #0]
 800a3f2:	461a      	mov	r2, r3
 800a3f4:	f7fa fd4d 	bl	8004e92 <_write>
 800a3f8:	1c43      	adds	r3, r0, #1
 800a3fa:	d102      	bne.n	800a402 <_write_r+0x1e>
 800a3fc:	6823      	ldr	r3, [r4, #0]
 800a3fe:	b103      	cbz	r3, 800a402 <_write_r+0x1e>
 800a400:	602b      	str	r3, [r5, #0]
 800a402:	bd38      	pop	{r3, r4, r5, pc}
 800a404:	20000c88 	.word	0x20000c88

0800a408 <_close_r>:
 800a408:	b538      	push	{r3, r4, r5, lr}
 800a40a:	4c06      	ldr	r4, [pc, #24]	; (800a424 <_close_r+0x1c>)
 800a40c:	2300      	movs	r3, #0
 800a40e:	4605      	mov	r5, r0
 800a410:	4608      	mov	r0, r1
 800a412:	6023      	str	r3, [r4, #0]
 800a414:	f7fa fd59 	bl	8004eca <_close>
 800a418:	1c43      	adds	r3, r0, #1
 800a41a:	d102      	bne.n	800a422 <_close_r+0x1a>
 800a41c:	6823      	ldr	r3, [r4, #0]
 800a41e:	b103      	cbz	r3, 800a422 <_close_r+0x1a>
 800a420:	602b      	str	r3, [r5, #0]
 800a422:	bd38      	pop	{r3, r4, r5, pc}
 800a424:	20000c88 	.word	0x20000c88

0800a428 <_fstat_r>:
 800a428:	b538      	push	{r3, r4, r5, lr}
 800a42a:	4c07      	ldr	r4, [pc, #28]	; (800a448 <_fstat_r+0x20>)
 800a42c:	2300      	movs	r3, #0
 800a42e:	4605      	mov	r5, r0
 800a430:	4608      	mov	r0, r1
 800a432:	4611      	mov	r1, r2
 800a434:	6023      	str	r3, [r4, #0]
 800a436:	f7fa fd54 	bl	8004ee2 <_fstat>
 800a43a:	1c43      	adds	r3, r0, #1
 800a43c:	d102      	bne.n	800a444 <_fstat_r+0x1c>
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	b103      	cbz	r3, 800a444 <_fstat_r+0x1c>
 800a442:	602b      	str	r3, [r5, #0]
 800a444:	bd38      	pop	{r3, r4, r5, pc}
 800a446:	bf00      	nop
 800a448:	20000c88 	.word	0x20000c88

0800a44c <_isatty_r>:
 800a44c:	b538      	push	{r3, r4, r5, lr}
 800a44e:	4c06      	ldr	r4, [pc, #24]	; (800a468 <_isatty_r+0x1c>)
 800a450:	2300      	movs	r3, #0
 800a452:	4605      	mov	r5, r0
 800a454:	4608      	mov	r0, r1
 800a456:	6023      	str	r3, [r4, #0]
 800a458:	f7fa fd53 	bl	8004f02 <_isatty>
 800a45c:	1c43      	adds	r3, r0, #1
 800a45e:	d102      	bne.n	800a466 <_isatty_r+0x1a>
 800a460:	6823      	ldr	r3, [r4, #0]
 800a462:	b103      	cbz	r3, 800a466 <_isatty_r+0x1a>
 800a464:	602b      	str	r3, [r5, #0]
 800a466:	bd38      	pop	{r3, r4, r5, pc}
 800a468:	20000c88 	.word	0x20000c88

0800a46c <_lseek_r>:
 800a46c:	b538      	push	{r3, r4, r5, lr}
 800a46e:	4c07      	ldr	r4, [pc, #28]	; (800a48c <_lseek_r+0x20>)
 800a470:	4605      	mov	r5, r0
 800a472:	4608      	mov	r0, r1
 800a474:	4611      	mov	r1, r2
 800a476:	2200      	movs	r2, #0
 800a478:	6022      	str	r2, [r4, #0]
 800a47a:	461a      	mov	r2, r3
 800a47c:	f7fa fd4c 	bl	8004f18 <_lseek>
 800a480:	1c43      	adds	r3, r0, #1
 800a482:	d102      	bne.n	800a48a <_lseek_r+0x1e>
 800a484:	6823      	ldr	r3, [r4, #0]
 800a486:	b103      	cbz	r3, 800a48a <_lseek_r+0x1e>
 800a488:	602b      	str	r3, [r5, #0]
 800a48a:	bd38      	pop	{r3, r4, r5, pc}
 800a48c:	20000c88 	.word	0x20000c88

0800a490 <__malloc_lock>:
 800a490:	4770      	bx	lr

0800a492 <__malloc_unlock>:
 800a492:	4770      	bx	lr

0800a494 <_read_r>:
 800a494:	b538      	push	{r3, r4, r5, lr}
 800a496:	4c07      	ldr	r4, [pc, #28]	; (800a4b4 <_read_r+0x20>)
 800a498:	4605      	mov	r5, r0
 800a49a:	4608      	mov	r0, r1
 800a49c:	4611      	mov	r1, r2
 800a49e:	2200      	movs	r2, #0
 800a4a0:	6022      	str	r2, [r4, #0]
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	f7fa fcd8 	bl	8004e58 <_read>
 800a4a8:	1c43      	adds	r3, r0, #1
 800a4aa:	d102      	bne.n	800a4b2 <_read_r+0x1e>
 800a4ac:	6823      	ldr	r3, [r4, #0]
 800a4ae:	b103      	cbz	r3, 800a4b2 <_read_r+0x1e>
 800a4b0:	602b      	str	r3, [r5, #0]
 800a4b2:	bd38      	pop	{r3, r4, r5, pc}
 800a4b4:	20000c88 	.word	0x20000c88

0800a4b8 <_init>:
 800a4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ba:	bf00      	nop
 800a4bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4be:	bc08      	pop	{r3}
 800a4c0:	469e      	mov	lr, r3
 800a4c2:	4770      	bx	lr

0800a4c4 <_fini>:
 800a4c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4c6:	bf00      	nop
 800a4c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4ca:	bc08      	pop	{r3}
 800a4cc:	469e      	mov	lr, r3
 800a4ce:	4770      	bx	lr
