module seven_seg_decoder(A,Y);
input wire [3:0] A;
output reg [6:0] Y;

always@(A)
begin
	case (A)
	4'd0: Y<= 7'b100_0000; //0
	4'd1: Y<= 7'b111_1001; //1
	4'd2: Y<= 7'b010_0100; //2
	4'd3: Y<= 7'b011_0000; //3
	4'd4: Y<= 7'b
	default: Y<= 7'd0;
end
endmodule