# FPGAs
**Mis cosas de FPGAs**

## Índice de iconos para bloques Icestudio

| Símbolo | Descarga | Descripción |
|---------|----------|-------------|
| ![](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/AND-cs.svg?sanitize=true) |  [AND-cs.svg](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/AND-cs.svg) | **Puerta AND Circuit Scramble** |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/OR-cs.svg?sanitize=true) |  [OR-cs.svg](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/OR-cs.svg) | **Puerta OR Circuit Scramble** |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/XOR-cs.svg?sanitize=true) |  [XOR-cs.svg](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/XOR-cs.svg) | **Puerta XOR Circuit Scramble** |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/INVERTER-cs.svg?sanitize=true) |  [INVERTER-cs.svg](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/INVERTER-cs.svg) | **INVERSOR Circuit Scramble** |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/SWITCH-cs.svg?sanitize=true) |  [SWITCH-cs.svg](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/SWITCH-cs.svg) | **SWITCH Circuit Scramble** |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/or3.svg?sanitize=true) |  [or3.svg](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/or3.svg) | **Puerta OR** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/nand3.svg?sanitize=true) |  [nand.svg](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/nand3.svg) | **Puerta NAND** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/nor3.svg?sanitize=true) |  [nor3.svg](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/nor3.svg) | **Puerta NOR** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/xor3.svg?sanitize=true) |  [xor3.svg](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/xor3.svg) | **Puerta XOR** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/xnor3.svg?sanitize=true) |  [xnor3.svg](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/xnor3.svg) | **Puerta XNOR** de 3 entradas |

## Bloques para Icestudio

| Símbolo | Bloque | Descarga | Descripción |
|---------|--------|----------|-------------|
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/or3.svg?sanitize=true) |  |  [or3.ice](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/bloques/or3.ice) | **Puerta OR** de 3 entradas |


## **Author**

[Federico Coca Caba] (https://github.com/fgcoca)


## **License**
<a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/"><img alt="Creative Commons License" style="border-width:0" src="https://i.creativecommons.org/l/by-sa/4.0/88x31.png" /></a><br /> <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike 4.0 International License</a>.


