// Seed: 1284724226
module module_0 (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    input uwire id_3,
    output tri id_4,
    input wand id_5,
    output wire id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input supply0 id_11,
    input tri id_12,
    input tri id_13,
    input supply1 id_14,
    output wire id_15,
    output wire id_16
    , id_20,
    output tri1 id_17,
    input supply0 id_18
);
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output supply1 id_2
    , id_15,
    input tri0 id_3,
    output tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output tri id_7,
    output tri0 id_8,
    input wire id_9,
    input wire id_10,
    input wor id_11,
    output wand id_12,
    input supply0 id_13
);
  wire id_16;
  module_0(
      id_9,
      id_12,
      id_2,
      id_5,
      id_1,
      id_3,
      id_8,
      id_5,
      id_5,
      id_11,
      id_12,
      id_3,
      id_9,
      id_10,
      id_9,
      id_1,
      id_0,
      id_6,
      id_13
  );
endmodule
