# COA-RISC-Processor
RISC Processor Verilog implementation with testbench (Processor.tv), subcomponents, extrava module, and program.hex. Includes simulation outputs (.vcd, .vout). Clone &amp; run in any Verilog simulator (Icarus, ModelSim).
