#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat Jul 25 20:49:43 2015
# Process ID: 4368
# Log file: D:/VGA/planAhead_run_1/planAhead.log
# Journal file: D:/VGA/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Software/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Software/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Software/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/VGA/pa.fromHdl.tcl
# create_project -name VGA -dir "D:/VGA/planAhead_run_1" -part xc6slx100fgg676-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "VGA.ucf" [current_fileset -constrset]
Adding file 'D:/VGA/VGA.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ROM_Font.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Render.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Divider.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Decoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Controller.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {VGA.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top VGA $srcset
# add_files [list {VGA.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx100fgg676-3
Using Verific elaboration
Parsing VHDL file "D:/Software/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Software/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/VGA/ROM_Font.vhd" into library work
Parsing VHDL file "D:/VGA/Render.vhd" into library work
Parsing VHDL file "D:/VGA/Divider.vhd" into library work
Parsing VHDL file "D:/VGA/Decoder.vhd" into library work
WARNING: [HDL 9-946] Actual for formal port addra is neither a static name nor a globally static expression [D:/VGA/Decoder.vhd:51]
Parsing VHDL file "D:/VGA/Controller.vhd" into library work
Parsing VHDL file "D:/VGA/VGA.vhd" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'ROM_Font' instantiated as 'rom' [D:/VGA/Decoder.vhd:49]
Resolution: File names need to match cell names: an EDIF definition will be found in ROM_Font.edf; an HDL definition may be placed in any Verilog/VHDL file.
Loading clock regions from D:/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/ClockRegion.xml
Loading clock buffers from D:/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/ClockBuffers.xml
Loading package pin functions from D:/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/fgg676/Package.xml
Loading io standards from D:/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/VGA/VGA.ucf]
Finished Parsing UCF File [D:/VGA/VGA.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 637f5528
open_rtl_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 689.375 ; gain = 201.887
update_compile_order -fileset sim_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/VGA\planAhead_pid4368.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Jul 25 20:51:57 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
