_ZNK3dlx15InstructionInfo15GetArgumentTypeEN3phi7integerIhEE:
  168|   176k|        {
  169|   176k|            PHI_ASSERT(index < 3u);
  170|       |
  171|   176k|            switch (index.unsafe())
  172|   176k|            {
  173|  74.2k|                case 0:
  ------------------
  |  Branch (173:17): [True: 74.2k, False: 102k]
  ------------------
  174|  74.2k|                    return m_Arg1Type;
  175|       |
  176|  52.3k|                case 1:
  ------------------
  |  Branch (176:17): [True: 52.3k, False: 124k]
  ------------------
  177|  52.3k|                    return m_Arg2Type;
  178|       |
  179|  50.0k|                case 2:
  ------------------
  |  Branch (179:17): [True: 50.0k, False: 126k]
  ------------------
  180|  50.0k|                    return m_Arg3Type;
  181|       |
  182|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  183|      0|                default:
  ------------------
  |  Branch (183:17): [True: 0, False: 176k]
  ------------------
  184|      0|                    PHI_ASSERT_NOT_REACHED();
  185|      0|                    return m_Arg1Type;
  186|   176k|#endif
  187|   176k|            }
  188|   176k|        }
_ZNK3dlx15InstructionInfo28GetNumberOfRequiredArgumentsEv:
  194|  46.5k|        {
  195|  46.5k|            phi::u8 number_of_argument_required = static_cast<std::uint8_t>(0u);
  196|       |
  197|       |            // Count the number of argument we need
  198|  46.5k|            if (m_Arg1Type != ArgumentType::None)
  ------------------
  |  Branch (198:17): [True: 45.5k, False: 986]
  ------------------
  199|  45.5k|            {
  200|  45.5k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  201|  45.5k|            }
  202|  46.5k|            if (m_Arg2Type != ArgumentType::None)
  ------------------
  |  Branch (202:17): [True: 37.9k, False: 8.60k]
  ------------------
  203|  37.9k|            {
  204|  37.9k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  205|  37.9k|            }
  206|  46.5k|            if (m_Arg3Type != ArgumentType::None)
  ------------------
  |  Branch (206:17): [True: 30.2k, False: 16.2k]
  ------------------
  207|  30.2k|            {
  208|  30.2k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  209|  30.2k|            }
  210|       |
  211|  46.5k|            return number_of_argument_required;
  212|  46.5k|        }
_ZNK3dlx15InstructionInfo21GetRegisterAccessTypeEv:
  215|  1.91M|        {
  216|  1.91M|            return m_RegisterAccessType;
  217|  1.91M|        }
_ZNK3dlx15InstructionInfo11GetExecutorEv:
  220|  46.5k|        {
  221|  46.5k|            return m_Executor;
  222|  46.5k|        }
_ZN3dlxanENS_12ArgumentTypeES0_:
   37|  5.75M|    {
   38|  5.75M|        using underlying_t = phi::underlying_type_t<ArgumentType>;
   39|       |
   40|  5.75M|        return static_cast<ArgumentType>(static_cast<underlying_t>(lhs) &
   41|  5.75M|                                         static_cast<underlying_t>(rhs));
   42|  5.75M|    }
_ZN3dlx20ArgumentTypeIncludesENS_12ArgumentTypeES0_:
   54|  5.75M|    {
   55|  5.75M|        using underlying_t = std::underlying_type_t<ArgumentType>;
   56|       |
   57|  5.75M|        return static_cast<underlying_t>(type & test) != 0;
   58|  5.75M|    }

_ZN3dlx11MemoryBlock10MemoryByteC2Ev:
   17|  1.00k|            {}

_ZN3dlx9enum_nameINS_6OpCodeEEENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEET_:
  203|   166k|    {
  204|   166k|        switch (value)
  205|   166k|        {
  206|      0|#define DLX_ENUM_OPCODE_IMPL(name)                                                                 \
  207|      0|    case OpCode::name:                                                                             \
  208|      0|        return #name;
  209|       |
  210|      0|            DLX_ENUM_OPCODE
  ------------------
  |  |   15|  88.8k|    DLX_ENUM_OPCODE_IMPL(ADD)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  88.8k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 88.8k, False: 77.3k]
  |  |  |  |  ------------------
  |  |  |  |  208|  88.8k|        return #name;
  |  |  ------------------
  |  |   16|  88.8k|    DLX_ENUM_OPCODE_IMPL(ADDI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  5.26k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 5.26k, False: 160k]
  |  |  |  |  ------------------
  |  |  |  |  208|  5.26k|        return #name;
  |  |  ------------------
  |  |   17|  5.26k|    DLX_ENUM_OPCODE_IMPL(ADDU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.20k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.20k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.20k|        return #name;
  |  |  ------------------
  |  |   18|  1.47k|    DLX_ENUM_OPCODE_IMPL(ADDUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  1.47k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.47k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.47k|        return #name;
  |  |  ------------------
  |  |   19|  1.55k|    DLX_ENUM_OPCODE_IMPL(ADDF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.55k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.55k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.55k|        return #name;
  |  |  ------------------
  |  |   20|  1.55k|    DLX_ENUM_OPCODE_IMPL(ADDD)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.19k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.19k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.19k|        return #name;
  |  |  ------------------
  |  |   21|  1.19k|                                                                                                   \
  |  |   22|  1.19k|    /* Sub */                                                                                      \
  |  |   23|  1.42k|    DLX_ENUM_OPCODE_IMPL(SUB)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.42k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.42k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.42k|        return #name;
  |  |  ------------------
  |  |   24|  1.42k|    DLX_ENUM_OPCODE_IMPL(SUBI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    628|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 628, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    628|        return #name;
  |  |  ------------------
  |  |   25|  2.24k|    DLX_ENUM_OPCODE_IMPL(SUBU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  2.24k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.24k, False: 163k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.24k|        return #name;
  |  |  ------------------
  |  |   26|  2.24k|    DLX_ENUM_OPCODE_IMPL(SUBUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    260|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 260, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    260|        return #name;
  |  |  ------------------
  |  |   27|    731|    DLX_ENUM_OPCODE_IMPL(SUBF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    731|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 731, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    731|        return #name;
  |  |  ------------------
  |  |   28|    731|    DLX_ENUM_OPCODE_IMPL(SUBD)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    622|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 622, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    622|        return #name;
  |  |  ------------------
  |  |   29|    622|                                                                                                   \
  |  |   30|    622|    /* Multiplication */                                                                           \
  |  |   31|    622|    DLX_ENUM_OPCODE_IMPL(MULT)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    500|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 500, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    500|        return #name;
  |  |  ------------------
  |  |   32|  1.36k|    DLX_ENUM_OPCODE_IMPL(MULTI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  1.36k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.36k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.36k|        return #name;
  |  |  ------------------
  |  |   33|  1.36k|    DLX_ENUM_OPCODE_IMPL(MULTU)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    810|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 810, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    810|        return #name;
  |  |  ------------------
  |  |   34|    810|    DLX_ENUM_OPCODE_IMPL(MULTUI)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    106|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 106, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    106|        return #name;
  |  |  ------------------
  |  |   35|  1.28k|    DLX_ENUM_OPCODE_IMPL(MULTF)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  1.28k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.28k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.28k|        return #name;
  |  |  ------------------
  |  |   36|  1.28k|    DLX_ENUM_OPCODE_IMPL(MULTD)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    424|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 424, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    424|        return #name;
  |  |  ------------------
  |  |   37|    424|                                                                                                   \
  |  |   38|    424|    /* Division */                                                                                 \
  |  |   39|    424|    DLX_ENUM_OPCODE_IMPL(DIV)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    220|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 220, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    220|        return #name;
  |  |  ------------------
  |  |   40|    220|    DLX_ENUM_OPCODE_IMPL(DIVI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    202|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 202, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    202|        return #name;
  |  |  ------------------
  |  |   41|    202|    DLX_ENUM_OPCODE_IMPL(DIVU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    160|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 160, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    160|        return #name;
  |  |  ------------------
  |  |   42|    593|    DLX_ENUM_OPCODE_IMPL(DIVUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    593|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 593, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    593|        return #name;
  |  |  ------------------
  |  |   43|    657|    DLX_ENUM_OPCODE_IMPL(DIVF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    657|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 657, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    657|        return #name;
  |  |  ------------------
  |  |   44|    657|    DLX_ENUM_OPCODE_IMPL(DIVD)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    394|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 394, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    394|        return #name;
  |  |  ------------------
  |  |   45|    394|                                                                                                   \
  |  |   46|    394|    /* Shift left (logical) */                                                                     \
  |  |   47|    544|    DLX_ENUM_OPCODE_IMPL(SLL)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    544|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 544, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    544|        return #name;
  |  |  ------------------
  |  |   48|    544|    DLX_ENUM_OPCODE_IMPL(SLLI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    214|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 214, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    214|        return #name;
  |  |  ------------------
  |  |   49|    214|                                                                                                   \
  |  |   50|    214|    /* Shift right (logical) */                                                                    \
  |  |   51|  2.06k|    DLX_ENUM_OPCODE_IMPL(SRL)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.06k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.06k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.06k|        return #name;
  |  |  ------------------
  |  |   52|  2.53k|    DLX_ENUM_OPCODE_IMPL(SRLI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  2.53k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.53k, False: 163k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.53k|        return #name;
  |  |  ------------------
  |  |   53|  2.53k|                                                                                                   \
  |  |   54|  2.53k|    /* Shift left (arithmetic) */                                                                  \
  |  |   55|  2.53k|    DLX_ENUM_OPCODE_IMPL(SLA)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    521|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 521, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    521|        return #name;
  |  |  ------------------
  |  |   56|    521|    DLX_ENUM_OPCODE_IMPL(SLAI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    383|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 383, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    383|        return #name;
  |  |  ------------------
  |  |   57|    383|                                                                                                   \
  |  |   58|    383|    /* Shift right (arithmetic) */                                                                 \
  |  |   59|    383|    DLX_ENUM_OPCODE_IMPL(SRA)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    173|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 173, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    173|        return #name;
  |  |  ------------------
  |  |   60|    507|    DLX_ENUM_OPCODE_IMPL(SRAI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    507|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 507, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    507|        return #name;
  |  |  ------------------
  |  |   61|    507|                                                                                                   \
  |  |   62|    507|    /* Logic */                                                                                    \
  |  |   63|    507|                                                                                                   \
  |  |   64|    507|    /* And */                                                                                      \
  |  |   65|    507|    DLX_ENUM_OPCODE_IMPL(AND)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    485|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 485, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    485|        return #name;
  |  |  ------------------
  |  |   66|  2.90k|    DLX_ENUM_OPCODE_IMPL(ANDI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  2.90k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.90k, False: 163k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.90k|        return #name;
  |  |  ------------------
  |  |   67|  2.90k|                                                                                                   \
  |  |   68|  2.90k|    /* Or */                                                                                       \
  |  |   69|  2.90k|    DLX_ENUM_OPCODE_IMPL(OR)                                                                       \
  |  |  ------------------
  |  |  |  |  207|     46|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 46, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|     46|        return #name;
  |  |  ------------------
  |  |   70|    182|    DLX_ENUM_OPCODE_IMPL(ORI)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    182|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 182, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    182|        return #name;
  |  |  ------------------
  |  |   71|    182|                                                                                                   \
  |  |   72|    182|    /* XOR */                                                                                      \
  |  |   73|    524|    DLX_ENUM_OPCODE_IMPL(XOR)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    524|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 524, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    524|        return #name;
  |  |  ------------------
  |  |   74|    524|    DLX_ENUM_OPCODE_IMPL(XORI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    185|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 185, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    185|        return #name;
  |  |  ------------------
  |  |   75|    185|                                                                                                   \
  |  |   76|    185|    /* Set conditionals */                                                                         \
  |  |   77|    185|                                                                                                   \
  |  |   78|    185|    /* Less than */                                                                                \
  |  |   79|    294|    DLX_ENUM_OPCODE_IMPL(SLT)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    294|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 294, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    294|        return #name;
  |  |  ------------------
  |  |   80|    502|    DLX_ENUM_OPCODE_IMPL(SLTI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    502|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 502, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    502|        return #name;
  |  |  ------------------
  |  |   81|    502|    DLX_ENUM_OPCODE_IMPL(SLTU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    270|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 270, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    270|        return #name;
  |  |  ------------------
  |  |   82|    381|    DLX_ENUM_OPCODE_IMPL(SLTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    381|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 381, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    381|        return #name;
  |  |  ------------------
  |  |   83|    381|    DLX_ENUM_OPCODE_IMPL(LTF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    228|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 228, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    228|        return #name;
  |  |  ------------------
  |  |   84|    228|    DLX_ENUM_OPCODE_IMPL(LTD)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    181|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 181, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    181|        return #name;
  |  |  ------------------
  |  |   85|    181|                                                                                                   \
  |  |   86|    181|    /* Greater than */                                                                             \
  |  |   87|    889|    DLX_ENUM_OPCODE_IMPL(SGT)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    889|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 889, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    889|        return #name;
  |  |  ------------------
  |  |   88|    889|    DLX_ENUM_OPCODE_IMPL(SGTI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    192|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 192, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    192|        return #name;
  |  |  ------------------
  |  |   89|    510|    DLX_ENUM_OPCODE_IMPL(SGTU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    510|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 510, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    510|        return #name;
  |  |  ------------------
  |  |   90|    510|    DLX_ENUM_OPCODE_IMPL(SGTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    363|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 363, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    363|        return #name;
  |  |  ------------------
  |  |   91|  1.01k|    DLX_ENUM_OPCODE_IMPL(GTF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.01k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.01k, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.01k|        return #name;
  |  |  ------------------
  |  |   92|  1.01k|    DLX_ENUM_OPCODE_IMPL(GTD)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    815|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 815, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    815|        return #name;
  |  |  ------------------
  |  |   93|    815|                                                                                                   \
  |  |   94|    815|    /* Less than or equal */                                                                       \
  |  |   95|    815|    DLX_ENUM_OPCODE_IMPL(SLE)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    337|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 337, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    337|        return #name;
  |  |  ------------------
  |  |   96|    337|    DLX_ENUM_OPCODE_IMPL(SLEI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    234|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 234, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    234|        return #name;
  |  |  ------------------
  |  |   97|    234|    DLX_ENUM_OPCODE_IMPL(SLEU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    153|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 153, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    153|        return #name;
  |  |  ------------------
  |  |   98|    153|    DLX_ENUM_OPCODE_IMPL(SLEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    104|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 104, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    104|        return #name;
  |  |  ------------------
  |  |   99|    104|    DLX_ENUM_OPCODE_IMPL(LEF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     65|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 65, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|     65|        return #name;
  |  |  ------------------
  |  |  100|  1.06k|    DLX_ENUM_OPCODE_IMPL(LED)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.06k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.06k, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.06k|        return #name;
  |  |  ------------------
  |  |  101|  1.06k|                                                                                                   \
  |  |  102|  1.06k|    /* Greater than or equal */                                                                    \
  |  |  103|  2.55k|    DLX_ENUM_OPCODE_IMPL(SGE)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.55k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.55k, False: 163k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.55k|        return #name;
  |  |  ------------------
  |  |  104|  2.55k|    DLX_ENUM_OPCODE_IMPL(SGEI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.98k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.98k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.98k|        return #name;
  |  |  ------------------
  |  |  105|  1.98k|    DLX_ENUM_OPCODE_IMPL(SGEU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    436|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 436, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    436|        return #name;
  |  |  ------------------
  |  |  106|    682|    DLX_ENUM_OPCODE_IMPL(SGEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    682|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 682, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    682|        return #name;
  |  |  ------------------
  |  |  107|    682|    DLX_ENUM_OPCODE_IMPL(GEF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     91|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 91, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|     91|        return #name;
  |  |  ------------------
  |  |  108|    322|    DLX_ENUM_OPCODE_IMPL(GED)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    322|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 322, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    322|        return #name;
  |  |  ------------------
  |  |  109|    322|                                                                                                   \
  |  |  110|    322|    /* Equal */                                                                                    \
  |  |  111|    322|    DLX_ENUM_OPCODE_IMPL(SEQ)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    106|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 106, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    106|        return #name;
  |  |  ------------------
  |  |  112|    746|    DLX_ENUM_OPCODE_IMPL(SEQI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    746|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 746, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    746|        return #name;
  |  |  ------------------
  |  |  113|    788|    DLX_ENUM_OPCODE_IMPL(SEQU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    788|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 788, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    788|        return #name;
  |  |  ------------------
  |  |  114|    788|    DLX_ENUM_OPCODE_IMPL(SEQUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    699|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 699, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    699|        return #name;
  |  |  ------------------
  |  |  115|  1.06k|    DLX_ENUM_OPCODE_IMPL(EQF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.06k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.06k, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.06k|        return #name;
  |  |  ------------------
  |  |  116|  1.06k|    DLX_ENUM_OPCODE_IMPL(EQD)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    173|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 173, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    173|        return #name;
  |  |  ------------------
  |  |  117|    173|                                                                                                   \
  |  |  118|    173|    /* Not equal */                                                                                \
  |  |  119|  2.17k|    DLX_ENUM_OPCODE_IMPL(SNE)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.17k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.17k, False: 163k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.17k|        return #name;
  |  |  ------------------
  |  |  120|  2.17k|    DLX_ENUM_OPCODE_IMPL(SNEI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    297|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 297, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    297|        return #name;
  |  |  ------------------
  |  |  121|    297|    DLX_ENUM_OPCODE_IMPL(SNEU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    115|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 115, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    115|        return #name;
  |  |  ------------------
  |  |  122|    139|    DLX_ENUM_OPCODE_IMPL(SNEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    139|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 139, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    139|        return #name;
  |  |  ------------------
  |  |  123|    139|    DLX_ENUM_OPCODE_IMPL(NEF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    120|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 120, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    120|        return #name;
  |  |  ------------------
  |  |  124|    120|    DLX_ENUM_OPCODE_IMPL(NED)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     91|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 91, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|     91|        return #name;
  |  |  ------------------
  |  |  125|     91|                                                                                                   \
  |  |  126|     91|    /* Conditional branching */                                                                    \
  |  |  127|    123|    DLX_ENUM_OPCODE_IMPL(BEQZ)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    123|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 123, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    123|        return #name;
  |  |  ------------------
  |  |  128|    169|    DLX_ENUM_OPCODE_IMPL(BNEZ)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    169|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 169, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    169|        return #name;
  |  |  ------------------
  |  |  129|    169|    DLX_ENUM_OPCODE_IMPL(BFPT)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    147|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 147, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    147|        return #name;
  |  |  ------------------
  |  |  130|  1.69k|    DLX_ENUM_OPCODE_IMPL(BFPF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.69k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.69k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.69k|        return #name;
  |  |  ------------------
  |  |  131|  1.69k|                                                                                                   \
  |  |  132|  1.69k|    /* Unconditional branching */                                                                  \
  |  |  133|  1.69k|    DLX_ENUM_OPCODE_IMPL(J)                                                                        \
  |  |  ------------------
  |  |  |  |  207|    573|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 573, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    573|        return #name;
  |  |  ------------------
  |  |  134|    573|    DLX_ENUM_OPCODE_IMPL(JR)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    263|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 263, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    263|        return #name;
  |  |  ------------------
  |  |  135|    913|    DLX_ENUM_OPCODE_IMPL(JAL)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    913|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 913, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    913|        return #name;
  |  |  ------------------
  |  |  136|  3.46k|    DLX_ENUM_OPCODE_IMPL(JALR)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  3.46k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 3.46k, False: 162k]
  |  |  |  |  ------------------
  |  |  |  |  208|  3.46k|        return #name;
  |  |  ------------------
  |  |  137|  3.46k|                                                                                                   \
  |  |  138|  3.46k|    /* Loading data */                                                                             \
  |  |  139|  3.46k|    DLX_ENUM_OPCODE_IMPL(LHI)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    543|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 543, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    543|        return #name;
  |  |  ------------------
  |  |  140|    543|    DLX_ENUM_OPCODE_IMPL(LB)                                                                       \
  |  |  ------------------
  |  |  |  |  207|     83|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 83, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|     83|        return #name;
  |  |  ------------------
  |  |  141|    106|    DLX_ENUM_OPCODE_IMPL(LBU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    106|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 106, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    106|        return #name;
  |  |  ------------------
  |  |  142|    268|    DLX_ENUM_OPCODE_IMPL(LH)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    268|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 268, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    268|        return #name;
  |  |  ------------------
  |  |  143|  1.47k|    DLX_ENUM_OPCODE_IMPL(LHU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.47k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.47k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.47k|        return #name;
  |  |  ------------------
  |  |  144|  1.47k|    DLX_ENUM_OPCODE_IMPL(LW)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    883|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 883, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    883|        return #name;
  |  |  ------------------
  |  |  145|    883|    DLX_ENUM_OPCODE_IMPL(LWU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    105|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 105, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    105|        return #name;
  |  |  ------------------
  |  |  146|    283|    DLX_ENUM_OPCODE_IMPL(LF)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    283|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 283, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    283|        return #name;
  |  |  ------------------
  |  |  147|  1.34k|    DLX_ENUM_OPCODE_IMPL(LD)                                                                       \
  |  |  ------------------
  |  |  |  |  207|  1.34k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.34k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.34k|        return #name;
  |  |  ------------------
  |  |  148|  1.34k|                                                                                                   \
  |  |  149|  1.34k|    /* Storing data */                                                                             \
  |  |  150|  1.34k|    DLX_ENUM_OPCODE_IMPL(SB)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    363|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 363, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    363|        return #name;
  |  |  ------------------
  |  |  151|    363|    DLX_ENUM_OPCODE_IMPL(SBU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    117|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 117, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    117|        return #name;
  |  |  ------------------
  |  |  152|    385|    DLX_ENUM_OPCODE_IMPL(SH)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    385|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 385, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    385|        return #name;
  |  |  ------------------
  |  |  153|    501|    DLX_ENUM_OPCODE_IMPL(SHU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    501|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 501, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    501|        return #name;
  |  |  ------------------
  |  |  154|    501|    DLX_ENUM_OPCODE_IMPL(SW)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    132|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 132, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    132|        return #name;
  |  |  ------------------
  |  |  155|    999|    DLX_ENUM_OPCODE_IMPL(SWU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    999|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 999, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    999|        return #name;
  |  |  ------------------
  |  |  156|  1.50k|    DLX_ENUM_OPCODE_IMPL(SF)                                                                       \
  |  |  ------------------
  |  |  |  |  207|  1.50k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.50k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.50k|        return #name;
  |  |  ------------------
  |  |  157|  1.50k|    DLX_ENUM_OPCODE_IMPL(SD)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    388|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 388, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    388|        return #name;
  |  |  ------------------
  |  |  158|    388|                                                                                                   \
  |  |  159|    388|    /* Moving data */                                                                              \
  |  |  160|    388|    DLX_ENUM_OPCODE_IMPL(MOVD)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    207|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 207, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    207|        return #name;
  |  |  ------------------
  |  |  161|    207|    DLX_ENUM_OPCODE_IMPL(MOVF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    207|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 207, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    207|        return #name;
  |  |  ------------------
  |  |  162|    386|    DLX_ENUM_OPCODE_IMPL(MOVFP2I)                                                                  \
  |  |  ------------------
  |  |  |  |  207|    386|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 386, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    386|        return #name;
  |  |  ------------------
  |  |  163|  1.24k|    DLX_ENUM_OPCODE_IMPL(MOVI2FP)                                                                  \
  |  |  ------------------
  |  |  |  |  207|  1.24k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.24k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.24k|        return #name;
  |  |  ------------------
  |  |  164|  1.24k|                                                                                                   \
  |  |  165|  1.24k|    /* Converting data */                                                                          \
  |  |  166|  1.24k|    DLX_ENUM_OPCODE_IMPL(CVTF2D)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    230|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 230, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    230|        return #name;
  |  |  ------------------
  |  |  167|    230|    DLX_ENUM_OPCODE_IMPL(CVTF2I)                                                                   \
  |  |  ------------------
  |  |  |  |  207|     33|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 33, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|     33|        return #name;
  |  |  ------------------
  |  |  168|    145|    DLX_ENUM_OPCODE_IMPL(CVTD2F)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    145|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 145, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    145|        return #name;
  |  |  ------------------
  |  |  169|    233|    DLX_ENUM_OPCODE_IMPL(CVTD2I)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    233|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 233, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    233|        return #name;
  |  |  ------------------
  |  |  170|    233|    DLX_ENUM_OPCODE_IMPL(CVTI2F)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    158|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 158, False: 166k]
  |  |  |  |  ------------------
  |  |  |  |  208|    158|        return #name;
  |  |  ------------------
  |  |  171|    482|    DLX_ENUM_OPCODE_IMPL(CVTI2D)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    482|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 482, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    482|        return #name;
  |  |  ------------------
  |  |  172|    482|                                                                                                   \
  |  |  173|    482|    /* Other */                                                                                    \
  |  |  174|    482|    DLX_ENUM_OPCODE_IMPL(TRAP)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    363|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 363, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    363|        return #name;
  |  |  ------------------
  |  |  175|  1.49k|    DLX_ENUM_OPCODE_IMPL(HALT)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.49k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.49k, False: 164k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.49k|        return #name;
  |  |  ------------------
  |  |  176|  1.49k|    DLX_ENUM_OPCODE_IMPL(NOP)
  |  |  ------------------
  |  |  |  |  207|    573|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 573, False: 165k]
  |  |  |  |  ------------------
  |  |  |  |  208|    573|        return #name;
  |  |  ------------------
  ------------------
  211|       |
  212|      0|#undef DLX_ENUM_OPCODE_IMPL
  213|       |
  214|      0|            default:
  ------------------
  |  Branch (214:13): [True: 0, False: 166k]
  ------------------
  215|      0|                PHI_ASSERT_NOT_REACHED();
  216|   166k|        }
  217|   166k|    }

_ZN3dlx20IsReservedIdentifierENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   31|  14.6k|    {
   32|  14.6k|        if (StringToIntRegister(token) != IntRegisterID::None)
  ------------------
  |  Branch (32:13): [True: 852, False: 13.7k]
  ------------------
   33|    852|        {
   34|    852|            return true;
   35|    852|        }
   36|       |
   37|  13.7k|        if (StringToFloatRegister(token) != FloatRegisterID::None)
  ------------------
  |  Branch (37:13): [True: 205, False: 13.5k]
  ------------------
   38|    205|        {
   39|    205|            return true;
   40|    205|        }
   41|       |
   42|  13.5k|        if (StringToOpCode(token) != OpCode::NONE)
  ------------------
  |  Branch (42:13): [True: 486, False: 13.0k]
  ------------------
   43|    486|        {
   44|    486|            return true;
   45|    486|        }
   46|       |
   47|  13.0k|        if (IsFPSR(token))
  ------------------
  |  Branch (47:13): [True: 0, False: 13.0k]
  ------------------
   48|      0|        {
   49|      0|            return true;
   50|      0|        }
   51|       |
   52|  13.0k|        return false;
   53|  13.0k|    }
_ZN3dlx17IsValidIdentifierENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   56|  13.0k|    {
   57|  13.0k|        if (token.empty())
  ------------------
  |  Branch (57:13): [True: 0, False: 13.0k]
  ------------------
   58|      0|        {
   59|      0|            return false;
   60|      0|        }
   61|       |
   62|  13.0k|        const char first_char = token.at(0);
   63|       |
   64|  13.0k|        if (token.length() == 1u)
  ------------------
  |  Branch (64:13): [True: 1.29k, False: 11.7k]
  ------------------
   65|  1.29k|        {
   66|  1.29k|            return phi::is_alpha(first_char);
   67|  1.29k|        }
   68|       |
   69|  11.7k|        phi::boolean just_under_scores = (first_char == '_');
   70|  11.7k|        if (!(phi::is_alpha(first_char) || (first_char == '_')))
  ------------------
  |  Branch (70:13): [True: 1.26k, False: 10.5k]
  |  Branch (70:15): [True: 10.3k, False: 1.46k]
  |  Branch (70:44): [True: 198, False: 1.26k]
  ------------------
   71|  1.26k|        {
   72|  1.26k|            return false;
   73|  1.26k|        }
   74|       |
   75|  69.1k|        for (std::size_t index{1u}; index < token.length(); ++index)
  ------------------
  |  Branch (75:37): [True: 61.6k, False: 7.49k]
  ------------------
   76|  61.6k|        {
   77|  61.6k|            const char c{token.at(index)};
   78|       |
   79|  61.6k|            if (phi::is_alpha_numeric(c))
  ------------------
  |  Branch (79:17): [True: 23.7k, False: 37.9k]
  ------------------
   80|  23.7k|            {
   81|  23.7k|                just_under_scores = false;
   82|  23.7k|            }
   83|  37.9k|            else if (c == '_')
  ------------------
  |  Branch (83:22): [True: 34.9k, False: 3.00k]
  ------------------
   84|  34.9k|            {
   85|  34.9k|                continue;
   86|  34.9k|            }
   87|  3.00k|            else
   88|  3.00k|            {
   89|  3.00k|                return false;
   90|  3.00k|            }
   91|  61.6k|        }
   92|       |
   93|  7.49k|        return !just_under_scores;
   94|  10.5k|    }
_ZN3dlx11ParseNumberENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  100|   287k|    {
  101|   287k|        if (token.empty())
  ------------------
  |  Branch (101:13): [True: 0, False: 287k]
  ------------------
  102|      0|        {
  103|      0|            return {};
  104|      0|        }
  105|       |
  106|   287k|        if (token.length() == 1)
  ------------------
  |  Branch (106:13): [True: 15.4k, False: 271k]
  ------------------
  107|  15.4k|        {
  108|  15.4k|            if (phi::is_digit(token.at(0)))
  ------------------
  |  Branch (108:17): [True: 6.48k, False: 9.01k]
  ------------------
  109|  6.48k|            {
  110|  6.48k|                return static_cast<std::int16_t>(token.at(0) - '0');
  111|  6.48k|            }
  112|       |
  113|  9.01k|            return {};
  114|  15.4k|        }
  115|       |
  116|       |        // Disallow trailing seperators
  117|   271k|        if (token.at(token.size() - 1) == '\'')
  ------------------
  |  Branch (117:13): [True: 125, False: 271k]
  ------------------
  118|    125|        {
  119|    125|            return {};
  120|    125|        }
  121|       |
  122|   271k|        std::int32_t number{0};
  123|   271k|        phi::boolean is_negative{false};
  124|   271k|        phi::boolean starts_with_zero{false};
  125|   271k|        phi::boolean parsing_binary{false};
  126|   271k|        phi::boolean parsing_octal{false};
  127|   271k|        phi::boolean parsing_hexadecimal{false};
  128|   271k|        phi::boolean parsed_something{false};
  129|   271k|        phi::boolean parsed_separator{false};
  130|       |
  131|       |        // TODO: Move x'th character checks out of the for loop
  132|       |
  133|   308k|        for (std::size_t index{0u}; index < token.length(); ++index)
  ------------------
  |  Branch (133:37): [True: 304k, False: 3.89k]
  ------------------
  134|   304k|        {
  135|   304k|            const char c{token.at(index)};
  136|       |
  137|       |            // First character
  138|   304k|            if (index == 0u)
  ------------------
  |  Branch (138:17): [True: 271k, False: 32.8k]
  ------------------
  139|   271k|            {
  140|   271k|                if (c == '+')
  ------------------
  |  Branch (140:21): [True: 245, False: 271k]
  ------------------
  141|    245|                {
  142|    245|                    continue;
  143|    245|                }
  144|       |
  145|   271k|                if (c == '-')
  ------------------
  |  Branch (145:21): [True: 476, False: 270k]
  ------------------
  146|    476|                {
  147|    476|                    is_negative = true;
  148|    476|                    continue;
  149|    476|                }
  150|       |
  151|   270k|                if (c == '0')
  ------------------
  |  Branch (151:21): [True: 13.3k, False: 257k]
  ------------------
  152|  13.3k|                {
  153|  13.3k|                    starts_with_zero = true;
  154|  13.3k|                    continue;
  155|  13.3k|                }
  156|       |
  157|   257k|                if (c == '\'')
  ------------------
  |  Branch (157:21): [True: 96, False: 257k]
  ------------------
  158|     96|                {
  159|     96|                    return {};
  160|     96|                }
  161|   257k|            }
  162|       |
  163|       |            // Second character
  164|   290k|            if (index == 1u)
  ------------------
  |  Branch (164:17): [True: 14.7k, False: 275k]
  ------------------
  165|  14.7k|            {
  166|  14.7k|                if (starts_with_zero)
  ------------------
  |  Branch (166:21): [True: 13.3k, False: 1.41k]
  ------------------
  167|  13.3k|                {
  168|       |                    // Binary
  169|  13.3k|                    if (c == 'b' || c == 'B')
  ------------------
  |  Branch (169:25): [True: 1.09k, False: 12.2k]
  |  Branch (169:37): [True: 612, False: 11.6k]
  ------------------
  170|  1.70k|                    {
  171|  1.70k|                        parsing_binary = true;
  172|  1.70k|                        continue;
  173|  1.70k|                    }
  174|       |
  175|       |                    // Hexadecimal
  176|  11.6k|                    if (c == 'x' || c == 'X')
  ------------------
  |  Branch (176:25): [True: 2.42k, False: 9.22k]
  |  Branch (176:37): [True: 531, False: 8.69k]
  ------------------
  177|  2.95k|                    {
  178|  2.95k|                        parsing_hexadecimal = true;
  179|  2.95k|                        continue;
  180|  2.95k|                    }
  181|       |
  182|       |                    // Octal
  183|  8.69k|                    parsing_octal = true;
  184|  8.69k|                }
  185|  14.7k|            }
  186|       |
  187|       |            // Handle seperators
  188|   285k|            if (c == '\'')
  ------------------
  |  Branch (188:17): [True: 394, False: 285k]
  ------------------
  189|    394|            {
  190|    394|                if (parsed_separator)
  ------------------
  |  Branch (190:21): [True: 138, False: 256]
  ------------------
  191|    138|                {
  192|    138|                    return {};
  193|    138|                }
  194|       |
  195|    256|                parsed_separator = true;
  196|    256|                continue;
  197|    394|            }
  198|       |
  199|       |            // Check for over/underflow
  200|   285k|            if (is_negative && (-number < std::numeric_limits<std::int16_t>::min()))
  ------------------
  |  Branch (200:17): [True: 495, False: 284k]
  |  Branch (200:32): [True: 0, False: 495]
  ------------------
  201|      0|            {
  202|       |                // Would underflow
  203|      0|                return {};
  204|      0|            }
  205|   285k|            if (!is_negative && (number > std::numeric_limits<std::int16_t>::max()))
  ------------------
  |  Branch (205:17): [True: 284k, False: 495]
  |  Branch (205:17): [True: 0, False: 285k]
  |  Branch (205:33): [True: 0, False: 284k]
  ------------------
  206|      0|            {
  207|       |                // Would overflow
  208|      0|                return {};
  209|      0|            }
  210|       |
  211|   285k|            parsed_separator = false;
  212|   285k|            parsed_something = true;
  213|       |
  214|   285k|            if (parsing_binary)
  ------------------
  |  Branch (214:17): [True: 2.35k, False: 282k]
  ------------------
  215|  2.35k|            {
  216|  2.35k|                if (!phi::is_binary_digit(c))
  ------------------
  |  Branch (216:21): [True: 707, False: 1.64k]
  ------------------
  217|    707|                {
  218|    707|                    return {};
  219|    707|                }
  220|       |
  221|  1.64k|                number <<= 1;
  222|  1.64k|                number |= (c - '0');
  223|  1.64k|            }
  224|   282k|            else if (parsing_octal)
  ------------------
  |  Branch (224:22): [True: 19.4k, False: 263k]
  ------------------
  225|  19.4k|            {
  226|  19.4k|                if (!phi::is_octal_digit(c))
  ------------------
  |  Branch (226:21): [True: 6.62k, False: 12.8k]
  ------------------
  227|  6.62k|                {
  228|  6.62k|                    return {};
  229|  6.62k|                }
  230|       |
  231|  12.8k|                number <<= 3;
  232|  12.8k|                number |= (c - '0');
  233|  12.8k|            }
  234|   263k|            else if (parsing_hexadecimal)
  ------------------
  |  Branch (234:22): [True: 4.39k, False: 259k]
  ------------------
  235|  4.39k|            {
  236|  4.39k|                if (!phi::is_hex_digit(c))
  ------------------
  |  Branch (236:21): [True: 2.30k, False: 2.08k]
  ------------------
  237|  2.30k|                {
  238|  2.30k|                    return {};
  239|  2.30k|                }
  240|       |
  241|  2.08k|                number <<= 4;
  242|  2.08k|                number |= phi::hex_digit_value(c).unsafe();
  243|  2.08k|            }
  244|   259k|            else
  245|   259k|            {
  246|   259k|                if (!phi::is_digit(c))
  ------------------
  |  Branch (246:21): [True: 257k, False: 1.39k]
  ------------------
  247|   257k|                {
  248|   257k|                    return {};
  249|   257k|                }
  250|       |
  251|       |                // Disallow leading zeros
  252|  1.39k|                if (number == 0 && c == '0')
  ------------------
  |  Branch (252:21): [True: 999, False: 395]
  |  Branch (252:36): [True: 207, False: 792]
  ------------------
  253|    207|                {
  254|    207|                    return {};
  255|    207|                }
  256|       |
  257|  1.18k|                number *= 10;
  258|  1.18k|                number += (c - '0');
  259|  1.18k|            }
  260|   285k|        }
  261|       |
  262|  3.89k|        if (parsed_something)
  ------------------
  |  Branch (262:13): [True: 3.39k, False: 497]
  ------------------
  263|  3.39k|        {
  264|       |            // Check for over/underflow
  265|  3.39k|            if (is_negative && (-number < std::numeric_limits<std::int16_t>::min()))
  ------------------
  |  Branch (265:17): [True: 79, False: 3.31k]
  |  Branch (265:32): [True: 0, False: 79]
  ------------------
  266|      0|            {
  267|       |                // Would underflow
  268|      0|                return {};
  269|      0|            }
  270|  3.39k|            if (!is_negative && (number > std::numeric_limits<std::int16_t>::max()))
  ------------------
  |  Branch (270:17): [True: 3.31k, False: 79]
  |  Branch (270:17): [True: 0, False: 3.39k]
  |  Branch (270:33): [True: 0, False: 3.31k]
  ------------------
  271|      0|            {
  272|       |                // Would overflow
  273|      0|                return {};
  274|      0|            }
  275|       |
  276|  3.39k|            if (is_negative)
  ------------------
  |  Branch (276:17): [True: 79, False: 3.31k]
  ------------------
  277|     79|            {
  278|     79|                return static_cast<std::int16_t>(-number);
  279|     79|            }
  280|       |
  281|  3.31k|            return static_cast<std::int16_t>(number);
  282|  3.39k|        }
  283|       |
  284|    497|        return {};
  285|  3.89k|    }

_ZN3dlx9enum_nameINS_13IntRegisterIDEEENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEET_:
   95|  28.3k|    {
   96|  28.3k|        switch (value)
   97|  28.3k|        {
   98|      0|#define DLX_ENUM_INT_REGISTER_ID_IMPL(name)                                                        \
   99|      0|    case IntRegisterID::name:                                                                      \
  100|      0|        return #name;
  101|       |
  102|      0|            DLX_ENUM_INT_REGISTER_ID
  ------------------
  |  |   13|  5.04k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R0)                                                              \
  |  |  ------------------
  |  |  |  |   99|  5.04k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 5.04k, False: 23.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|  5.04k|        return #name;
  |  |  ------------------
  |  |   14|  14.7k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R1)                                                              \
  |  |  ------------------
  |  |  |  |   99|  14.7k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 14.7k, False: 13.5k]
  |  |  |  |  ------------------
  |  |  |  |  100|  14.7k|        return #name;
  |  |  ------------------
  |  |   15|  14.7k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R2)                                                              \
  |  |  ------------------
  |  |  |  |   99|    123|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 123, False: 28.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|    123|        return #name;
  |  |  ------------------
  |  |   16|  1.56k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R3)                                                              \
  |  |  ------------------
  |  |  |  |   99|  1.56k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1.56k, False: 26.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|  1.56k|        return #name;
  |  |  ------------------
  |  |   17|  1.56k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R4)                                                              \
  |  |  ------------------
  |  |  |  |   99|    156|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 156, False: 28.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|    156|        return #name;
  |  |  ------------------
  |  |   18|    516|    DLX_ENUM_INT_REGISTER_ID_IMPL(R5)                                                              \
  |  |  ------------------
  |  |  |  |   99|    516|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 516, False: 27.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|    516|        return #name;
  |  |  ------------------
  |  |   19|    516|    DLX_ENUM_INT_REGISTER_ID_IMPL(R6)                                                              \
  |  |  ------------------
  |  |  |  |   99|    112|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 112, False: 28.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|    112|        return #name;
  |  |  ------------------
  |  |   20|    112|    DLX_ENUM_INT_REGISTER_ID_IMPL(R7)                                                              \
  |  |  ------------------
  |  |  |  |   99|     32|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 32, False: 28.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|     32|        return #name;
  |  |  ------------------
  |  |   21|    305|    DLX_ENUM_INT_REGISTER_ID_IMPL(R8)                                                              \
  |  |  ------------------
  |  |  |  |   99|    305|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 305, False: 28.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|    305|        return #name;
  |  |  ------------------
  |  |   22|    305|    DLX_ENUM_INT_REGISTER_ID_IMPL(R9)                                                              \
  |  |  ------------------
  |  |  |  |   99|     22|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 22, False: 28.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|     22|        return #name;
  |  |  ------------------
  |  |   23|     29|    DLX_ENUM_INT_REGISTER_ID_IMPL(R10)                                                             \
  |  |  ------------------
  |  |  |  |   99|     29|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 29, False: 28.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|     29|        return #name;
  |  |  ------------------
  |  |   24|     59|    DLX_ENUM_INT_REGISTER_ID_IMPL(R11)                                                             \
  |  |  ------------------
  |  |  |  |   99|     59|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 59, False: 28.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|     59|        return #name;
  |  |  ------------------
  |  |   25|     59|    DLX_ENUM_INT_REGISTER_ID_IMPL(R12)                                                             \
  |  |  ------------------
  |  |  |  |   99|     10|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 10, False: 28.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|     10|        return #name;
  |  |  ------------------
  |  |   26|    107|    DLX_ENUM_INT_REGISTER_ID_IMPL(R13)                                                             \
  |  |  ------------------
  |  |  |  |   99|    107|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 107, False: 28.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|    107|        return #name;
  |  |  ------------------
  |  |   27|    107|    DLX_ENUM_INT_REGISTER_ID_IMPL(R14)                                                             \
  |  |  ------------------
  |  |  |  |   99|     10|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 10, False: 28.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|     10|        return #name;
  |  |  ------------------
  |  |   28|    367|    DLX_ENUM_INT_REGISTER_ID_IMPL(R15)                                                             \
  |  |  ------------------
  |  |  |  |   99|    367|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 367, False: 27.9k]
  |  |  |  |  ------------------
  |  |  |  |  100|    367|        return #name;
  |  |  ------------------
  |  |   29|  1.58k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R16)                                                             \
  |  |  ------------------
  |  |  |  |   99|  1.58k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1.58k, False: 26.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|  1.58k|        return #name;
  |  |  ------------------
  |  |   30|  1.58k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R17)                                                             \
  |  |  ------------------
  |  |  |  |   99|    122|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 122, False: 28.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|    122|        return #name;
  |  |  ------------------
  |  |   31|    122|    DLX_ENUM_INT_REGISTER_ID_IMPL(R18)                                                             \
  |  |  ------------------
  |  |  |  |   99|     27|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 27, False: 28.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|     27|        return #name;
  |  |  ------------------
  |  |   32|     27|    DLX_ENUM_INT_REGISTER_ID_IMPL(R19)                                                             \
  |  |  ------------------
  |  |  |  |   99|      4|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 4, False: 28.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|      4|        return #name;
  |  |  ------------------
  |  |   33|    179|    DLX_ENUM_INT_REGISTER_ID_IMPL(R20)                                                             \
  |  |  ------------------
  |  |  |  |   99|    179|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 179, False: 28.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|    179|        return #name;
  |  |  ------------------
  |  |   34|    230|    DLX_ENUM_INT_REGISTER_ID_IMPL(R21)                                                             \
  |  |  ------------------
  |  |  |  |   99|    230|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 230, False: 28.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|    230|        return #name;
  |  |  ------------------
  |  |   35|    230|    DLX_ENUM_INT_REGISTER_ID_IMPL(R22)                                                             \
  |  |  ------------------
  |  |  |  |   99|      5|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 5, False: 28.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|      5|        return #name;
  |  |  ------------------
  |  |   36|    418|    DLX_ENUM_INT_REGISTER_ID_IMPL(R23)                                                             \
  |  |  ------------------
  |  |  |  |   99|    418|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 418, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  100|    418|        return #name;
  |  |  ------------------
  |  |   37|    418|    DLX_ENUM_INT_REGISTER_ID_IMPL(R24)                                                             \
  |  |  ------------------
  |  |  |  |   99|     49|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 49, False: 28.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|     49|        return #name;
  |  |  ------------------
  |  |   38|     49|    DLX_ENUM_INT_REGISTER_ID_IMPL(R25)                                                             \
  |  |  ------------------
  |  |  |  |   99|     34|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 34, False: 28.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|     34|        return #name;
  |  |  ------------------
  |  |   39|    319|    DLX_ENUM_INT_REGISTER_ID_IMPL(R26)                                                             \
  |  |  ------------------
  |  |  |  |   99|    319|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 319, False: 27.9k]
  |  |  |  |  ------------------
  |  |  |  |  100|    319|        return #name;
  |  |  ------------------
  |  |   40|    780|    DLX_ENUM_INT_REGISTER_ID_IMPL(R27)                                                             \
  |  |  ------------------
  |  |  |  |   99|    780|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 780, False: 27.5k]
  |  |  |  |  ------------------
  |  |  |  |  100|    780|        return #name;
  |  |  ------------------
  |  |   41|    780|    DLX_ENUM_INT_REGISTER_ID_IMPL(R28)                                                             \
  |  |  ------------------
  |  |  |  |   99|     22|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 22, False: 28.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|     22|        return #name;
  |  |  ------------------
  |  |   42|     22|    DLX_ENUM_INT_REGISTER_ID_IMPL(R29)                                                             \
  |  |  ------------------
  |  |  |  |   99|     14|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 14, False: 28.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|     14|        return #name;
  |  |  ------------------
  |  |   43|  1.03k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R30)                                                             \
  |  |  ------------------
  |  |  |  |   99|  1.03k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1.03k, False: 27.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|  1.03k|        return #name;
  |  |  ------------------
  |  |   44|  1.03k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R31)
  |  |  ------------------
  |  |  |  |   99|    282|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 282, False: 28.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|    282|        return #name;
  |  |  ------------------
  ------------------
  103|       |
  104|      0|#undef DLX_ENUM_INT_REGISTER_ID_IMPL
  105|       |
  106|      0|            default:
  ------------------
  |  Branch (106:13): [True: 0, False: 28.3k]
  ------------------
  107|      0|                PHI_ASSERT_NOT_REACHED();
  108|  28.3k|        }
  109|  28.3k|    }
_ZN3dlx9enum_nameINS_15FloatRegisterIDEEENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEET_:
  130|  9.51k|    {
  131|  9.51k|        switch (value)
  132|  9.51k|        {
  133|      0|#define DLX_ENUM_FLOAT_REGISTER_ID_IMPL(name)                                                      \
  134|      0|    case FloatRegisterID::name:                                                                    \
  135|      0|        return #name;
  136|       |
  137|      0|            DLX_ENUM_FLOAT_REGISTER_ID
  ------------------
  |  |   47|  1.56k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F0)                                                            \
  |  |  ------------------
  |  |  |  |  134|  1.56k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1.56k, False: 7.95k]
  |  |  |  |  ------------------
  |  |  |  |  135|  1.56k|        return #name;
  |  |  ------------------
  |  |   48|  1.56k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F1)                                                            \
  |  |  ------------------
  |  |  |  |  134|  1.04k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1.04k, False: 8.47k]
  |  |  |  |  ------------------
  |  |  |  |  135|  1.04k|        return #name;
  |  |  ------------------
  |  |   49|  1.04k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F2)                                                            \
  |  |  ------------------
  |  |  |  |  134|     30|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 30, False: 9.48k]
  |  |  |  |  ------------------
  |  |  |  |  135|     30|        return #name;
  |  |  ------------------
  |  |   50|     30|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F3)                                                            \
  |  |  ------------------
  |  |  |  |  134|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1, False: 9.51k]
  |  |  |  |  ------------------
  |  |  |  |  135|      1|        return #name;
  |  |  ------------------
  |  |   51|     25|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F4)                                                            \
  |  |  ------------------
  |  |  |  |  134|     25|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 25, False: 9.49k]
  |  |  |  |  ------------------
  |  |  |  |  135|     25|        return #name;
  |  |  ------------------
  |  |   52|     25|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F5)                                                            \
  |  |  ------------------
  |  |  |  |  134|      3|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 3, False: 9.51k]
  |  |  |  |  ------------------
  |  |  |  |  135|      3|        return #name;
  |  |  ------------------
  |  |   53|      5|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F6)                                                            \
  |  |  ------------------
  |  |  |  |  134|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 5, False: 9.51k]
  |  |  |  |  ------------------
  |  |  |  |  135|      5|        return #name;
  |  |  ------------------
  |  |   54|      5|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F7)                                                            \
  |  |  ------------------
  |  |  |  |  134|      4|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 4, False: 9.51k]
  |  |  |  |  ------------------
  |  |  |  |  135|      4|        return #name;
  |  |  ------------------
  |  |   55|    101|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F8)                                                            \
  |  |  ------------------
  |  |  |  |  134|    101|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 101, False: 9.41k]
  |  |  |  |  ------------------
  |  |  |  |  135|    101|        return #name;
  |  |  ------------------
  |  |   56|    663|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F9)                                                            \
  |  |  ------------------
  |  |  |  |  134|    663|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 663, False: 8.85k]
  |  |  |  |  ------------------
  |  |  |  |  135|    663|        return #name;
  |  |  ------------------
  |  |   57|    663|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F10)                                                           \
  |  |  ------------------
  |  |  |  |  134|     18|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 18, False: 9.49k]
  |  |  |  |  ------------------
  |  |  |  |  135|     18|        return #name;
  |  |  ------------------
  |  |   58|     18|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F11)                                                           \
  |  |  ------------------
  |  |  |  |  134|      3|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 3, False: 9.51k]
  |  |  |  |  ------------------
  |  |  |  |  135|      3|        return #name;
  |  |  ------------------
  |  |   59|      3|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F12)                                                           \
  |  |  ------------------
  |  |  |  |  134|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1, False: 9.51k]
  |  |  |  |  ------------------
  |  |  |  |  135|      1|        return #name;
  |  |  ------------------
  |  |   60|      2|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F13)                                                           \
  |  |  ------------------
  |  |  |  |  134|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 2, False: 9.51k]
  |  |  |  |  ------------------
  |  |  |  |  135|      2|        return #name;
  |  |  ------------------
  |  |   61|      6|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F14)                                                           \
  |  |  ------------------
  |  |  |  |  134|      6|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 6, False: 9.51k]
  |  |  |  |  ------------------
  |  |  |  |  135|      6|        return #name;
  |  |  ------------------
  |  |   62|     15|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F15)                                                           \
  |  |  ------------------
  |  |  |  |  134|     15|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 15, False: 9.50k]
  |  |  |  |  ------------------
  |  |  |  |  135|     15|        return #name;
  |  |  ------------------
  |  |   63|    791|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F16)                                                           \
  |  |  ------------------
  |  |  |  |  134|    791|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 791, False: 8.72k]
  |  |  |  |  ------------------
  |  |  |  |  135|    791|        return #name;
  |  |  ------------------
  |  |   64|    791|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F17)                                                           \
  |  |  ------------------
  |  |  |  |  134|    249|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 249, False: 9.26k]
  |  |  |  |  ------------------
  |  |  |  |  135|    249|        return #name;
  |  |  ------------------
  |  |   65|    249|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F18)                                                           \
  |  |  ------------------
  |  |  |  |  134|    166|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 166, False: 9.35k]
  |  |  |  |  ------------------
  |  |  |  |  135|    166|        return #name;
  |  |  ------------------
  |  |   66|    166|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F19)                                                           \
  |  |  ------------------
  |  |  |  |  134|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1, False: 9.51k]
  |  |  |  |  ------------------
  |  |  |  |  135|      1|        return #name;
  |  |  ------------------
  |  |   67|  3.28k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F20)                                                           \
  |  |  ------------------
  |  |  |  |  134|  3.28k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 3.28k, False: 6.23k]
  |  |  |  |  ------------------
  |  |  |  |  135|  3.28k|        return #name;
  |  |  ------------------
  |  |   68|  3.28k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F21)                                                           \
  |  |  ------------------
  |  |  |  |  134|     23|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 23, False: 9.49k]
  |  |  |  |  ------------------
  |  |  |  |  135|     23|        return #name;
  |  |  ------------------
  |  |   69|     23|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F22)                                                           \
  |  |  ------------------
  |  |  |  |  134|      3|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 3, False: 9.51k]
  |  |  |  |  ------------------
  |  |  |  |  135|      3|        return #name;
  |  |  ------------------
  |  |   70|      8|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F23)                                                           \
  |  |  ------------------
  |  |  |  |  134|      8|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 8, False: 9.50k]
  |  |  |  |  ------------------
  |  |  |  |  135|      8|        return #name;
  |  |  ------------------
  |  |   71|    164|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F24)                                                           \
  |  |  ------------------
  |  |  |  |  134|    164|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 164, False: 9.35k]
  |  |  |  |  ------------------
  |  |  |  |  135|    164|        return #name;
  |  |  ------------------
  |  |   72|    164|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F25)                                                           \
  |  |  ------------------
  |  |  |  |  134|      4|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 4, False: 9.51k]
  |  |  |  |  ------------------
  |  |  |  |  135|      4|        return #name;
  |  |  ------------------
  |  |   73|  1.09k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F26)                                                           \
  |  |  ------------------
  |  |  |  |  134|  1.09k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1.09k, False: 8.41k]
  |  |  |  |  ------------------
  |  |  |  |  135|  1.09k|        return #name;
  |  |  ------------------
  |  |   74|  1.09k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F27)                                                           \
  |  |  ------------------
  |  |  |  |  134|     30|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 30, False: 9.48k]
  |  |  |  |  ------------------
  |  |  |  |  135|     30|        return #name;
  |  |  ------------------
  |  |   75|     30|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F28)                                                           \
  |  |  ------------------
  |  |  |  |  134|      7|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 7, False: 9.50k]
  |  |  |  |  ------------------
  |  |  |  |  135|      7|        return #name;
  |  |  ------------------
  |  |   76|     15|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F29)                                                           \
  |  |  ------------------
  |  |  |  |  134|     15|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 15, False: 9.50k]
  |  |  |  |  ------------------
  |  |  |  |  135|     15|        return #name;
  |  |  ------------------
  |  |   77|    142|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F30)                                                           \
  |  |  ------------------
  |  |  |  |  134|    142|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 142, False: 9.37k]
  |  |  |  |  ------------------
  |  |  |  |  135|    142|        return #name;
  |  |  ------------------
  |  |   78|    142|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F31)
  |  |  ------------------
  |  |  |  |  134|     44|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 44, False: 9.47k]
  |  |  |  |  ------------------
  |  |  |  |  135|     44|        return #name;
  |  |  ------------------
  ------------------
  138|       |
  139|      0|#undef DLX_ENUM_FLOAT_REGISTER_ID_IMPL
  140|       |
  141|      0|            default:
  ------------------
  |  Branch (141:13): [True: 0, False: 9.51k]
  ------------------
  142|      0|                PHI_ASSERT_NOT_REACHED();
  143|  9.51k|        }
  144|  9.51k|    }

Parser.cpp:_ZNK3dlx11TokenStream19find_first_token_ifIZNS_6Parser5ParseERS0_E3$_0EEPKNS_5TokenET_:
   58|  4.27k|        {
   59|       |#if defined(PHI_DEBUG)
   60|       |            PHI_ASSERT(m_Finialized);
   61|       |#endif
   62|       |
   63|  4.27k|            for (const Token& token : m_Tokens)
  ------------------
  |  Branch (63:37): [True: 209k, False: 0]
  ------------------
   64|   209k|            {
   65|   209k|                if (pred(token))
  ------------------
  |  Branch (65:21): [True: 4.27k, False: 205k]
  ------------------
   66|  4.27k|                {
   67|  4.27k|                    return &token;
   68|  4.27k|                }
   69|   209k|            }
   70|       |
   71|      0|            return nullptr;
   72|  4.27k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5Token4TypeENSt3__117basic_string_viewIcNS4_11char_traitsIcEEEERN3phi7integerImEESC_EEEvDpOT_:
   24|   255k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|   255k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|   255k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5TokenEEEEvDpOT_:
   24|   361k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|   361k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|   361k|        }
_ZN3dlx11TokenStream12emplace_backIJRNS_5Token4TypeENSt3__117basic_string_viewIcNS5_11char_traitsIcEEEERN3phi7integerImEESD_EEEvDpOT_:
   24|  37.1k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|  37.1k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|  37.1k|        }

_ZN3dlx13FloatRegister8SetValueEN3phi14floating_pointIfEE:
   10|   317k|    {
   11|   317k|        m_Value = val;
   12|   317k|    }
_ZNK3dlx13FloatRegister8GetValueEv:
   15|  93.9k|    {
   16|  93.9k|        return m_Value;
   17|  93.9k|    }

_ZN3dlx11InstructionC2ERKNS_15InstructionInfoEN3phi7integerImEE:
   18|  46.5k|    {}
_ZN3dlx11Instruction11SetArgumentEN3phi7integerIhEENS_19InstructionArgumentE:
   23|  14.3k|    {
   24|  14.3k|        PHI_ASSERT(argument_number < 3u);
   25|       |
   26|  14.3k|        switch (argument_number.unsafe())
   27|  14.3k|        {
   28|  6.89k|            case 0u:
  ------------------
  |  Branch (28:13): [True: 6.89k, False: 7.49k]
  ------------------
   29|  6.89k|                m_Arg1 = argument;
   30|  6.89k|                break;
   31|  4.77k|            case 1u:
  ------------------
  |  Branch (31:13): [True: 4.77k, False: 9.61k]
  ------------------
   32|  4.77k|                m_Arg2 = argument;
   33|  4.77k|                break;
   34|  2.71k|            case 2u:
  ------------------
  |  Branch (34:13): [True: 2.71k, False: 11.6k]
  ------------------
   35|  2.71k|                m_Arg3 = argument;
   36|  2.71k|                break;
   37|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
   38|      0|            default:
  ------------------
  |  Branch (38:13): [True: 0, False: 14.3k]
  ------------------
   39|      0|                PHI_ASSERT_NOT_REACHED();
   40|  14.3k|#endif
   41|  14.3k|        }
   42|  14.3k|    }
_ZNK3dlx11Instruction7ExecuteERNS_9ProcessorE:
   82|  1.91M|    {
   83|  1.91M|        m_Info.Execute(processor, m_Arg1, m_Arg2, m_Arg3);
   84|  1.91M|    }
_ZNK3dlx11Instruction7GetInfoEv:
   87|  1.91M|    {
   88|  1.91M|        return m_Info;
   89|  1.91M|    }

_ZN3dlx19InstructionArgumentC2Ev:
   23|   153k|    {}
_ZNK3dlx19InstructionArgument7GetTypeEv:
   26|  11.4M|    {
   27|  11.4M|        return m_Type;
   28|  11.4M|    }
_ZNK3dlx19InstructionArgument13AsRegisterIntEv:
   77|  1.94M|    {
   78|  1.94M|        PHI_ASSERT(m_Type == ArgumentType::IntRegister);
   79|       |
   80|  1.94M|        return register_int;
   81|  1.94M|    }
_ZNK3dlx19InstructionArgument15AsRegisterFloatEv:
   85|   139k|    {
   86|   139k|        PHI_ASSERT(m_Type == ArgumentType::FloatRegister);
   87|       |
   88|   139k|        return register_float;
   89|   139k|    }
_ZNK3dlx19InstructionArgument16AsImmediateValueEv:
   93|   574k|    {
   94|   574k|        PHI_ASSERT(m_Type == ArgumentType::ImmediateInteger);
   95|       |
   96|   574k|        return immediate_value;
   97|   574k|    }
_ZNK3dlx19InstructionArgument7AsLabelEv:
  109|   925k|    {
  110|   925k|        PHI_ASSERT(m_Type == ArgumentType::Label);
  111|       |
  112|   925k|        return label;
  113|   925k|    }
_ZN3dlx39ConstructInstructionArgumentRegisterIntENS_13IntRegisterIDE:
  173|  8.67k|    {
  174|  8.67k|        InstructionArgument arg;
  175|  8.67k|        arg.m_Type                   = ArgumentType::IntRegister;
  176|  8.67k|        arg.register_int.register_id = id;
  177|  8.67k|        return arg;
  178|  8.67k|    }
_ZN3dlx41ConstructInstructionArgumentRegisterFloatENS_15FloatRegisterIDE:
  182|  3.15k|    {
  183|  3.15k|        InstructionArgument arg;
  184|  3.15k|        arg.m_Type                     = ArgumentType::FloatRegister;
  185|  3.15k|        arg.register_float.register_id = id;
  186|  3.15k|        return arg;
  187|  3.15k|    }
_ZN3dlx42ConstructInstructionArgumentImmediateValueEs:
  191|  1.60k|    {
  192|  1.60k|        InstructionArgument arg;
  193|  1.60k|        arg.m_Type                       = ArgumentType::ImmediateInteger;
  194|  1.60k|        arg.immediate_value.signed_value = value;
  195|  1.60k|        return arg;
  196|  1.60k|    }
_ZN3dlx33ConstructInstructionArgumentLabelENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  210|    947|    {
  211|    947|        InstructionArgument arg;
  212|    947|        arg.m_Type           = ArgumentType::Label;
  213|    947|        arg.label.label_name = label_name;
  214|    947|        return arg;
  215|    947|    }

_ZN3dlx4impl3ADDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  356|  8.40k|        {
  357|  8.40k|            const auto& dest_reg = arg1.AsRegisterInt();
  358|  8.40k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  359|  8.40k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  360|       |
  361|  8.40k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  362|  8.40k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  363|       |
  364|  8.40k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  365|  8.40k|        }
_ZN3dlx4impl4ADDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  369|  51.6k|        {
  370|  51.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  371|  51.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  372|  51.6k|            const auto& imm_value = arg3.AsImmediateValue();
  373|       |
  374|  51.6k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  375|       |
  376|  51.6k|            Addition(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  377|  51.6k|        }
_ZN3dlx4impl4ADDUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  381|  13.3k|        {
  382|  13.3k|            const auto& dest_reg = arg1.AsRegisterInt();
  383|  13.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  384|  13.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  385|       |
  386|  13.3k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  387|  13.3k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  388|       |
  389|  13.3k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  390|  13.3k|        }
_ZN3dlx4impl5ADDUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  394|  15.0k|        {
  395|  15.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
  396|  15.0k|            const auto& src_reg   = arg2.AsRegisterInt();
  397|  15.0k|            const auto& imm_value = arg3.AsImmediateValue();
  398|       |
  399|  15.0k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  400|       |
  401|  15.0k|            Addition(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  402|  15.0k|        }
_ZN3dlx4impl4ADDFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  406|  8.33k|        {
  407|  8.33k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  408|  8.33k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  409|  8.33k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  410|       |
  411|  8.33k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  412|  8.33k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  413|       |
  414|  8.33k|            const phi::f32 new_value = lhs_value + rhs_value;
  415|       |
  416|  8.33k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  417|  8.33k|        }
_ZN3dlx4impl4ADDDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  421|      3|        {
  422|      3|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  423|      3|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  424|      3|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  425|       |
  426|      3|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  427|      3|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  428|       |
  429|      3|            const phi::f64 new_value = lhs_value + rhs_value;
  430|       |
  431|      3|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  432|      3|        }
_ZN3dlx4impl3SUBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  436|  8.36k|        {
  437|  8.36k|            const auto& dest_reg = arg1.AsRegisterInt();
  438|  8.36k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  439|  8.36k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  440|       |
  441|  8.36k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  442|  8.36k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  443|       |
  444|  8.36k|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  445|  8.36k|        }
_ZN3dlx4impl4SUBIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  449|  5.01k|        {
  450|  5.01k|            const auto& dest_reg  = arg1.AsRegisterInt();
  451|  5.01k|            const auto& src_reg   = arg2.AsRegisterInt();
  452|  5.01k|            const auto& imm_value = arg3.AsImmediateValue();
  453|       |
  454|  5.01k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  455|       |
  456|  5.01k|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  457|  5.01k|        }
_ZN3dlx4impl4SUBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  461|  8.44k|        {
  462|  8.44k|            const auto& dest_reg = arg1.AsRegisterInt();
  463|  8.44k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  464|  8.44k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  465|       |
  466|  8.44k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  467|  8.44k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  468|       |
  469|  8.44k|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  470|  8.44k|        }
_ZN3dlx4impl5SUBUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  474|  14.1k|        {
  475|  14.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
  476|  14.1k|            const auto& src_reg   = arg2.AsRegisterInt();
  477|  14.1k|            const auto& imm_value = arg3.AsImmediateValue();
  478|       |
  479|  14.1k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  480|       |
  481|  14.1k|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  482|  14.1k|        }
_ZN3dlx4impl4SUBFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  486|  25.8k|        {
  487|  25.8k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  488|  25.8k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  489|  25.8k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  490|       |
  491|  25.8k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  492|  25.8k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  493|       |
  494|  25.8k|            const phi::f32 new_value = lhs_value - rhs_value;
  495|       |
  496|  25.8k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  497|  25.8k|        }
_ZN3dlx4impl4SUBDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  501|      4|        {
  502|      4|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  503|      4|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  504|      4|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  505|       |
  506|      4|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  507|      4|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  508|       |
  509|      4|            const phi::f64 new_value = lhs_value - rhs_value;
  510|       |
  511|      4|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  512|      4|        }
_ZN3dlx4impl4MULTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  516|  21.3k|        {
  517|  21.3k|            const auto& dest_reg = arg1.AsRegisterInt();
  518|  21.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  519|  21.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  520|       |
  521|  21.3k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  522|  21.3k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  523|       |
  524|  21.3k|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  525|  21.3k|        }
_ZN3dlx4impl5MULTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  529|  18.3k|        {
  530|  18.3k|            const auto& dest_reg  = arg1.AsRegisterInt();
  531|  18.3k|            const auto& src_reg   = arg2.AsRegisterInt();
  532|  18.3k|            const auto& imm_value = arg3.AsImmediateValue();
  533|       |
  534|  18.3k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  535|       |
  536|  18.3k|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  537|  18.3k|        }
_ZN3dlx4impl5MULTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  541|  8.34k|        {
  542|  8.34k|            const auto& dest_reg = arg1.AsRegisterInt();
  543|  8.34k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  544|  8.34k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  545|       |
  546|  8.34k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  547|  8.34k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  548|       |
  549|  8.34k|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  550|  8.34k|        }
_ZN3dlx4impl6MULTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  554|  15.0k|        {
  555|  15.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
  556|  15.0k|            const auto& src_reg   = arg2.AsRegisterInt();
  557|  15.0k|            const auto& imm_value = arg3.AsImmediateValue();
  558|       |
  559|  15.0k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  560|       |
  561|  15.0k|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  562|  15.0k|        }
_ZN3dlx4impl5MULTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  566|  11.7k|        {
  567|  11.7k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  568|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  569|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  570|       |
  571|  11.7k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  572|  11.7k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  573|       |
  574|  11.7k|            const phi::f32 new_value = lhs_value * rhs_value;
  575|       |
  576|  11.7k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  577|  11.7k|        }
_ZN3dlx4impl5MULTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  581|     13|        {
  582|     13|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  583|     13|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  584|     13|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  585|       |
  586|     13|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  587|     13|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  588|       |
  589|     13|            const phi::f64 new_value = lhs_value * rhs_value;
  590|       |
  591|     13|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  592|     13|        }
_ZN3dlx4impl3DIVERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  596|     10|        {
  597|     10|            const auto& dest_reg = arg1.AsRegisterInt();
  598|     10|            const auto& lhs_reg  = arg2.AsRegisterInt();
  599|     10|            const auto& rhs_reg  = arg3.AsRegisterInt();
  600|       |
  601|     10|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  602|     10|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  603|       |
  604|     10|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  605|     10|        }
_ZN3dlx4impl4DIVIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  609|      3|        {
  610|      3|            const auto& dest_reg  = arg1.AsRegisterInt();
  611|      3|            const auto& src_reg   = arg2.AsRegisterInt();
  612|      3|            const auto& imm_value = arg3.AsImmediateValue();
  613|       |
  614|      3|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  615|       |
  616|      3|            Division(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  617|      3|        }
_ZN3dlx4impl4DIVUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  621|      7|        {
  622|      7|            const auto& dest_reg = arg1.AsRegisterInt();
  623|      7|            const auto& lhs_reg  = arg2.AsRegisterInt();
  624|      7|            const auto& rhs_reg  = arg3.AsRegisterInt();
  625|       |
  626|      7|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  627|      7|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  628|       |
  629|      7|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  630|      7|        }
_ZN3dlx4impl5DIVUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  634|      3|        {
  635|      3|            const auto& dest_reg  = arg1.AsRegisterInt();
  636|      3|            const auto& src_reg   = arg2.AsRegisterInt();
  637|      3|            const auto& imm_value = arg3.AsImmediateValue();
  638|       |
  639|      3|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  640|       |
  641|      3|            Division(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  642|      3|        }
_ZN3dlx4impl4DIVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  646|      3|        {
  647|      3|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  648|      3|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  649|      3|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  650|       |
  651|      3|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  652|      3|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  653|       |
  654|      3|            if (rhs_value.unsafe() == 0.0f)
  ------------------
  |  Branch (654:17): [True: 3, False: 0]
  ------------------
  655|      3|            {
  656|      3|                processor.Raise(Exception::DivideByZero);
  657|      3|                return;
  658|      3|            }
  659|       |
  660|      0|            const phi::f32 new_value = lhs_value / rhs_value;
  661|       |
  662|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  663|      0|        }
_ZN3dlx4impl4DIVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  667|      3|        {
  668|      3|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  669|      3|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  670|      3|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  671|       |
  672|      3|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  673|      3|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  674|       |
  675|      3|            if (rhs_value.unsafe() == 0.0)
  ------------------
  |  Branch (675:17): [True: 3, False: 0]
  ------------------
  676|      3|            {
  677|      3|                processor.Raise(Exception::DivideByZero);
  678|      3|                return;
  679|      3|            }
  680|       |
  681|      0|            const phi::f64 new_value = lhs_value / rhs_value;
  682|       |
  683|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  684|      0|        }
_ZN3dlx4impl3SLLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  688|  8.35k|        {
  689|  8.35k|            const auto& dest_reg = arg1.AsRegisterInt();
  690|  8.35k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  691|  8.35k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  692|       |
  693|  8.35k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  694|  8.35k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  695|       |
  696|  8.35k|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  697|  8.35k|        }
_ZN3dlx4impl4SLLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  701|  41.6k|        {
  702|  41.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  703|  41.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  704|  41.6k|            const auto& imm_value = arg3.AsImmediateValue();
  705|       |
  706|  41.6k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  707|  41.6k|            phi::i32 shift_value = imm_value.signed_value;
  708|       |
  709|  41.6k|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  710|  41.6k|        }
_ZN3dlx4impl3SRLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  714|  15.0k|        {
  715|  15.0k|            const auto& dest_reg = arg1.AsRegisterInt();
  716|  15.0k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  717|  15.0k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  718|       |
  719|  15.0k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  720|  15.0k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  721|       |
  722|  15.0k|            ShiftRightLogical(processor, dest_reg.register_id, lhs_value, rhs_value);
  723|  15.0k|        }
_ZN3dlx4impl4SRLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  727|  28.3k|        {
  728|  28.3k|            const auto& dest_reg  = arg1.AsRegisterInt();
  729|  28.3k|            const auto& src_reg   = arg2.AsRegisterInt();
  730|  28.3k|            const auto& imm_value = arg3.AsImmediateValue();
  731|       |
  732|  28.3k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  733|  28.3k|            phi::i32 shift_value = imm_value.signed_value;
  734|       |
  735|  28.3k|            ShiftRightLogical(processor, dest_reg.register_id, src_value, shift_value);
  736|  28.3k|        }
_ZN3dlx4impl3SLAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  740|  18.3k|        {
  741|  18.3k|            const auto& dest_reg = arg1.AsRegisterInt();
  742|  18.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  743|  18.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  744|       |
  745|  18.3k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  746|  18.3k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  747|       |
  748|  18.3k|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  749|  18.3k|        }
_ZN3dlx4impl4SLAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  753|  21.6k|        {
  754|  21.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  755|  21.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  756|  21.6k|            const auto& imm_value = arg3.AsImmediateValue();
  757|       |
  758|  21.6k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  759|  21.6k|            phi::i32 shift_value = imm_value.signed_value;
  760|       |
  761|  21.6k|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  762|  21.6k|        }
_ZN3dlx4impl3SRAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  766|  8.35k|        {
  767|  8.35k|            const auto& dest_reg = arg1.AsRegisterInt();
  768|  8.35k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  769|  8.35k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  770|       |
  771|  8.35k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  772|  8.35k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  773|       |
  774|  8.35k|            ShiftRightArithmetic(processor, dest_reg.register_id, lhs_value, rhs_value);
  775|  8.35k|        }
_ZN3dlx4impl4SRAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  779|  25.8k|        {
  780|  25.8k|            const auto& dest_reg  = arg1.AsRegisterInt();
  781|  25.8k|            const auto& src_reg   = arg2.AsRegisterInt();
  782|  25.8k|            const auto& imm_value = arg3.AsImmediateValue();
  783|       |
  784|  25.8k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  785|  25.8k|            phi::i32 shift_value = imm_value.signed_value;
  786|       |
  787|  25.8k|            ShiftRightArithmetic(processor, dest_reg.register_id, src_value, shift_value);
  788|  25.8k|        }
_ZN3dlx4impl3ANDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  792|  8.35k|        {
  793|  8.35k|            const auto& dest_reg = arg1.AsRegisterInt();
  794|  8.35k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  795|  8.35k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  796|       |
  797|  8.35k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  798|  8.35k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  799|  8.35k|            phi::i32 new_value = lhs_value.unsafe() & rhs_value.unsafe();
  800|       |
  801|  8.35k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  802|  8.35k|        }
_ZN3dlx4impl4ANDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  806|  8.33k|        {
  807|  8.33k|            const auto& dest_reg  = arg1.AsRegisterInt();
  808|  8.33k|            const auto& src_reg   = arg2.AsRegisterInt();
  809|  8.33k|            const auto& imm_value = arg3.AsImmediateValue();
  810|       |
  811|  8.33k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  812|  8.33k|            phi::i32 new_value = src_value.unsafe() & imm_value.signed_value.unsafe();
  813|       |
  814|  8.33k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  815|  8.33k|        }
_ZN3dlx4impl2ORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  819|  8.33k|        {
  820|  8.33k|            const auto& dest_reg = arg1.AsRegisterInt();
  821|  8.33k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  822|  8.33k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  823|       |
  824|  8.33k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  825|  8.33k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  826|  8.33k|            phi::i32 new_value = lhs_value.unsafe() | rhs_value.unsafe();
  827|       |
  828|  8.33k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  829|  8.33k|        }
_ZN3dlx4impl3ORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  833|  15.0k|        {
  834|  15.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
  835|  15.0k|            const auto& src_reg   = arg2.AsRegisterInt();
  836|  15.0k|            const auto& imm_value = arg3.AsImmediateValue();
  837|       |
  838|  15.0k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  839|  15.0k|            phi::i32 new_value = src_value.unsafe() | imm_value.signed_value.unsafe();
  840|       |
  841|  15.0k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  842|  15.0k|        }
_ZN3dlx4impl3XORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  846|  8.34k|        {
  847|  8.34k|            const auto& dest_reg = arg1.AsRegisterInt();
  848|  8.34k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  849|  8.34k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  850|       |
  851|  8.34k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  852|  8.34k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  853|  8.34k|            phi::i32 new_value = lhs_value.unsafe() ^ rhs_value.unsafe();
  854|       |
  855|  8.34k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  856|  8.34k|        }
_ZN3dlx4impl4XORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  860|  8.33k|        {
  861|  8.33k|            const auto& dest_reg  = arg1.AsRegisterInt();
  862|  8.33k|            const auto& src_reg   = arg2.AsRegisterInt();
  863|  8.33k|            const auto& imm_value = arg3.AsImmediateValue();
  864|       |
  865|  8.33k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  866|  8.33k|            phi::i32 new_value = src_value.unsafe() ^ imm_value.signed_value.unsafe();
  867|       |
  868|  8.33k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  869|  8.33k|        }
_ZN3dlx4impl3SLTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  873|  8.33k|        {
  874|  8.33k|            const auto& dest_reg = arg1.AsRegisterInt();
  875|  8.33k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  876|  8.33k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  877|       |
  878|  8.33k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  879|  8.33k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  880|       |
  881|  8.33k|            const phi::i32 new_value = (lhs_value < rhs_value ? 1 : 0);
  ------------------
  |  Branch (881:41): [True: 0, False: 8.33k]
  ------------------
  882|       |
  883|  8.33k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  884|  8.33k|        }
_ZN3dlx4impl4SLTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  888|  22.5k|        {
  889|  22.5k|            const auto& dest_reg  = arg1.AsRegisterInt();
  890|  22.5k|            const auto& src_reg   = arg2.AsRegisterInt();
  891|  22.5k|            const auto& imm_value = arg3.AsImmediateValue();
  892|       |
  893|  22.5k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  894|       |
  895|  22.5k|            const phi::i32 new_value = (src_value < imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (895:41): [True: 0, False: 22.5k]
  ------------------
  896|       |
  897|  22.5k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  898|  22.5k|        }
_ZN3dlx4impl4SLTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  902|  8.33k|        {
  903|  8.33k|            const auto& dest_reg = arg1.AsRegisterInt();
  904|  8.33k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  905|  8.33k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  906|       |
  907|  8.33k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  908|  8.33k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  909|       |
  910|  8.33k|            const phi::u32 new_value = (lhs_value < rhs_value ? 1u : 0u);
  ------------------
  |  Branch (910:41): [True: 0, False: 8.33k]
  ------------------
  911|       |
  912|  8.33k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  913|  8.33k|        }
_ZN3dlx4impl5SLTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  917|   146k|        {
  918|   146k|            const auto& dest_reg  = arg1.AsRegisterInt();
  919|   146k|            const auto& src_reg   = arg2.AsRegisterInt();
  920|   146k|            const auto& imm_value = arg3.AsImmediateValue();
  921|       |
  922|   146k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  923|       |
  924|   146k|            const phi::u32 new_value = (src_value < imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (924:41): [True: 0, False: 146k]
  ------------------
  925|       |
  926|   146k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  927|   146k|        }
_ZN3dlx4impl3LTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  931|      3|        {
  932|      3|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  933|      3|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  934|       |
  935|      3|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  936|      3|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  937|       |
  938|      3|            const phi::boolean new_value = (lhs_value < rhs_value);
  939|       |
  940|      3|            processor.SetFPSRValue(new_value);
  941|      3|        }
_ZN3dlx4impl3LTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  945|      5|        {
  946|      5|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  947|      5|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  948|       |
  949|      5|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  950|      5|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  951|       |
  952|      5|            const phi::boolean new_value = (lhs_value < rhs_value);
  953|       |
  954|      5|            processor.SetFPSRValue(new_value);
  955|      5|        }
_ZN3dlx4impl3SGTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  959|  8.33k|        {
  960|  8.33k|            const auto& dest_reg = arg1.AsRegisterInt();
  961|  8.33k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  962|  8.33k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  963|       |
  964|  8.33k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  965|  8.33k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  966|       |
  967|  8.33k|            const phi::i32 new_value = (lhs_value > rhs_value ? 1 : 0);
  ------------------
  |  Branch (967:41): [True: 0, False: 8.33k]
  ------------------
  968|       |
  969|  8.33k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  970|  8.33k|        }
_ZN3dlx4impl4SGTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  974|  17.0k|        {
  975|  17.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
  976|  17.0k|            const auto& src_reg   = arg2.AsRegisterInt();
  977|  17.0k|            const auto& imm_value = arg3.AsImmediateValue();
  978|       |
  979|  17.0k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  980|       |
  981|  17.0k|            const phi::i32 new_value = (src_value > imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (981:41): [True: 0, False: 17.0k]
  ------------------
  982|       |
  983|  17.0k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  984|  17.0k|        }
_ZN3dlx4impl4SGTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  988|  8.33k|        {
  989|  8.33k|            const auto& dest_reg = arg1.AsRegisterInt();
  990|  8.33k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  991|  8.33k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  992|       |
  993|  8.33k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  994|  8.33k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  995|       |
  996|  8.33k|            const phi::u32 new_value = (lhs_value > rhs_value ? 1u : 0u);
  ------------------
  |  Branch (996:41): [True: 0, False: 8.33k]
  ------------------
  997|       |
  998|  8.33k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  999|  8.33k|        }
_ZN3dlx4impl5SGTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1003|  18.3k|        {
 1004|  18.3k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1005|  18.3k|            const auto& src_reg   = arg2.AsRegisterInt();
 1006|  18.3k|            const auto& imm_value = arg3.AsImmediateValue();
 1007|       |
 1008|  18.3k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1009|       |
 1010|  18.3k|            const phi::u32 new_value = (src_value > imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1010:41): [True: 0, False: 18.3k]
  ------------------
 1011|       |
 1012|  18.3k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1013|  18.3k|        }
_ZN3dlx4impl3GTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1017|    279|        {
 1018|    279|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1019|    279|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1020|       |
 1021|    279|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1022|    279|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1023|       |
 1024|    279|            const phi::boolean new_value = (lhs_value > rhs_value);
 1025|       |
 1026|    279|            processor.SetFPSRValue(new_value);
 1027|    279|        }
_ZN3dlx4impl3GTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1031|    320|        {
 1032|    320|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1033|    320|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1034|       |
 1035|    320|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1036|    320|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1037|       |
 1038|    320|            const phi::boolean new_value = (lhs_value > rhs_value);
 1039|       |
 1040|    320|            processor.SetFPSRValue(new_value);
 1041|    320|        }
_ZN3dlx4impl3SLEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1045|  8.35k|        {
 1046|  8.35k|            const auto& dest_reg = arg1.AsRegisterInt();
 1047|  8.35k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1048|  8.35k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1049|       |
 1050|  8.35k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1051|  8.35k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1052|       |
 1053|  8.35k|            const phi::i32 new_value = (lhs_value <= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1053:41): [True: 8.35k, False: 1]
  ------------------
 1054|       |
 1055|  8.35k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1056|  8.35k|        }
_ZN3dlx4impl4SLEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1060|  22.5k|        {
 1061|  22.5k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1062|  22.5k|            const auto& src_reg   = arg2.AsRegisterInt();
 1063|  22.5k|            const auto& imm_value = arg3.AsImmediateValue();
 1064|       |
 1065|  22.5k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1066|       |
 1067|  22.5k|            const phi::i32 new_value = (src_value <= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1067:41): [True: 22.5k, False: 0]
  ------------------
 1068|       |
 1069|  22.5k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1070|  22.5k|        }
_ZN3dlx4impl4SLEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1074|  8.34k|        {
 1075|  8.34k|            const auto& dest_reg = arg1.AsRegisterInt();
 1076|  8.34k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1077|  8.34k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1078|       |
 1079|  8.34k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1080|  8.34k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1081|       |
 1082|  8.34k|            const phi::u32 new_value = (lhs_value <= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1082:41): [True: 8.34k, False: 0]
  ------------------
 1083|       |
 1084|  8.34k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1085|  8.34k|        }
_ZN3dlx4impl5SLEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1089|  8.33k|        {
 1090|  8.33k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1091|  8.33k|            const auto& src_reg   = arg2.AsRegisterInt();
 1092|  8.33k|            const auto& imm_value = arg3.AsImmediateValue();
 1093|       |
 1094|  8.33k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1095|       |
 1096|  8.33k|            const phi::u32 new_value = (src_value <= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1096:41): [True: 8.33k, False: 0]
  ------------------
 1097|       |
 1098|  8.33k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1099|  8.33k|        }
_ZN3dlx4impl3LEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1103|      3|        {
 1104|      3|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1105|      3|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1106|       |
 1107|      3|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1108|      3|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1109|       |
 1110|      3|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1111|       |
 1112|      3|            processor.SetFPSRValue(new_value);
 1113|      3|        }
_ZN3dlx4impl3LEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1117|      3|        {
 1118|      3|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1119|      3|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1120|       |
 1121|      3|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1122|      3|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1123|       |
 1124|      3|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1125|       |
 1126|      3|            processor.SetFPSRValue(new_value);
 1127|      3|        }
_ZN3dlx4impl3SGEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1131|  8.33k|        {
 1132|  8.33k|            const auto& dest_reg = arg1.AsRegisterInt();
 1133|  8.33k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1134|  8.33k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1135|       |
 1136|  8.33k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1137|  8.33k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1138|       |
 1139|  8.33k|            const phi::i32 new_value = (lhs_value >= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1139:41): [True: 8.33k, False: 0]
  ------------------
 1140|       |
 1141|  8.33k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1142|  8.33k|        }
_ZN3dlx4impl4SGEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1146|  15.5k|        {
 1147|  15.5k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1148|  15.5k|            const auto& src_reg   = arg2.AsRegisterInt();
 1149|  15.5k|            const auto& imm_value = arg3.AsImmediateValue();
 1150|       |
 1151|  15.5k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1152|       |
 1153|  15.5k|            const phi::i32 new_value = (src_value >= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1153:41): [True: 15.5k, False: 0]
  ------------------
 1154|       |
 1155|  15.5k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1156|  15.5k|        }
_ZN3dlx4impl4SGEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1160|  10.8k|        {
 1161|  10.8k|            const auto& dest_reg = arg1.AsRegisterInt();
 1162|  10.8k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1163|  10.8k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1164|       |
 1165|  10.8k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1166|  10.8k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1167|       |
 1168|  10.8k|            const phi::u32 new_value = (lhs_value >= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1168:41): [True: 10.8k, False: 0]
  ------------------
 1169|       |
 1170|  10.8k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1171|  10.8k|        }
_ZN3dlx4impl5SGEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1175|  15.0k|        {
 1176|  15.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1177|  15.0k|            const auto& src_reg   = arg2.AsRegisterInt();
 1178|  15.0k|            const auto& imm_value = arg3.AsImmediateValue();
 1179|       |
 1180|  15.0k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1181|       |
 1182|  15.0k|            const phi::u32 new_value = (src_value >= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1182:41): [True: 15.0k, False: 0]
  ------------------
 1183|       |
 1184|  15.0k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1185|  15.0k|        }
_ZN3dlx4impl3GEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1189|      3|        {
 1190|      3|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1191|      3|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1192|       |
 1193|      3|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1194|      3|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1195|       |
 1196|      3|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1197|       |
 1198|      3|            processor.SetFPSRValue(new_value);
 1199|      3|        }
_ZN3dlx4impl3GEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1203|      3|        {
 1204|      3|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1205|      3|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1206|       |
 1207|      3|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1208|      3|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1209|       |
 1210|      3|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1211|       |
 1212|      3|            processor.SetFPSRValue(new_value);
 1213|      3|        }
_ZN3dlx4impl3SEQERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1217|  8.33k|        {
 1218|  8.33k|            const auto& dest_reg = arg1.AsRegisterInt();
 1219|  8.33k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1220|  8.33k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1221|       |
 1222|  8.33k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1223|  8.33k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1224|       |
 1225|  8.33k|            const phi::i32 new_value = (lhs_value == rhs_value ? 1 : 0);
  ------------------
  |  Branch (1225:41): [True: 8.33k, False: 0]
  ------------------
 1226|       |
 1227|  8.33k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1228|  8.33k|        }
_ZN3dlx4impl4SEQIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1232|  15.0k|        {
 1233|  15.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1234|  15.0k|            const auto& src_reg   = arg2.AsRegisterInt();
 1235|  15.0k|            const auto& imm_value = arg3.AsImmediateValue();
 1236|       |
 1237|  15.0k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1238|       |
 1239|  15.0k|            const phi::i32 new_value = (src_value == imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1239:41): [True: 15.0k, False: 0]
  ------------------
 1240|       |
 1241|  15.0k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1242|  15.0k|        }
_ZN3dlx4impl4SEQUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1246|  8.41k|        {
 1247|  8.41k|            const auto& dest_reg = arg1.AsRegisterInt();
 1248|  8.41k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1249|  8.41k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1250|       |
 1251|  8.41k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1252|  8.41k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1253|       |
 1254|  8.41k|            const phi::u32 new_value = (lhs_value == rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1254:41): [True: 8.41k, False: 0]
  ------------------
 1255|       |
 1256|  8.41k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1257|  8.41k|        }
_ZN3dlx4impl5SEQUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1261|  8.33k|        {
 1262|  8.33k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1263|  8.33k|            const auto& src_reg   = arg2.AsRegisterInt();
 1264|  8.33k|            const auto& imm_value = arg3.AsImmediateValue();
 1265|       |
 1266|  8.33k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1267|       |
 1268|  8.33k|            const phi::u32 new_value = (src_value == imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1268:41): [True: 8.33k, False: 0]
  ------------------
 1269|       |
 1270|  8.33k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1271|  8.33k|        }
_ZN3dlx4impl3EQFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1275|      3|        {
 1276|      3|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1277|      3|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1278|       |
 1279|      3|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1280|      3|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1281|       |
 1282|      3|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1283|       |
 1284|      3|            processor.SetFPSRValue(new_value);
 1285|      3|        }
_ZN3dlx4impl3EQDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1289|      3|        {
 1290|      3|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1291|      3|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1292|       |
 1293|      3|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1294|      3|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1295|       |
 1296|      3|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1297|       |
 1298|      3|            processor.SetFPSRValue(new_value);
 1299|      3|        }
_ZN3dlx4impl3SNEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1303|  8.33k|        {
 1304|  8.33k|            const auto& dest_reg = arg1.AsRegisterInt();
 1305|  8.33k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1306|  8.33k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1307|       |
 1308|  8.33k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1309|  8.33k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1310|       |
 1311|  8.33k|            const phi::i32 new_value = (lhs_value != rhs_value ? 1 : 0);
  ------------------
  |  Branch (1311:41): [True: 0, False: 8.33k]
  ------------------
 1312|       |
 1313|  8.33k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1314|  8.33k|        }
_ZN3dlx4impl4SNEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1318|  8.33k|        {
 1319|  8.33k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1320|  8.33k|            const auto& src_reg   = arg2.AsRegisterInt();
 1321|  8.33k|            const auto& imm_value = arg3.AsImmediateValue();
 1322|       |
 1323|  8.33k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1324|       |
 1325|  8.33k|            const phi::i32 new_value = (src_value != imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1325:41): [True: 0, False: 8.33k]
  ------------------
 1326|       |
 1327|  8.33k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1328|  8.33k|        }
_ZN3dlx4impl4SNEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1332|  8.33k|        {
 1333|  8.33k|            const auto& dest_reg = arg1.AsRegisterInt();
 1334|  8.33k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1335|  8.33k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1336|       |
 1337|  8.33k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1338|  8.33k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1339|       |
 1340|  8.33k|            const phi::u32 new_value = (lhs_value != rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1340:41): [True: 0, False: 8.33k]
  ------------------
 1341|       |
 1342|  8.33k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1343|  8.33k|        }
_ZN3dlx4impl5SNEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1347|  8.33k|        {
 1348|  8.33k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1349|  8.33k|            const auto& src_reg   = arg2.AsRegisterInt();
 1350|  8.33k|            const auto& imm_value = arg3.AsImmediateValue();
 1351|       |
 1352|  8.33k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1353|       |
 1354|  8.33k|            const phi::u32 new_value = (src_value != imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1354:41): [True: 0, False: 8.33k]
  ------------------
 1355|       |
 1356|  8.33k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1357|  8.33k|        }
_ZN3dlx4impl3NEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1361|      3|        {
 1362|      3|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1363|      3|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1364|       |
 1365|      3|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1366|      3|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1367|       |
 1368|      3|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1369|       |
 1370|      3|            processor.SetFPSRValue(new_value);
 1371|      3|        }
_ZN3dlx4impl3NEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1375|      3|        {
 1376|      3|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1377|      3|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1378|       |
 1379|      3|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1380|      3|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1381|       |
 1382|      3|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1383|       |
 1384|      3|            processor.SetFPSRValue(new_value);
 1385|      3|        }
_ZN3dlx4impl4BEQZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1389|      3|        {
 1390|      3|            const auto& test_reg   = arg1.AsRegisterInt();
 1391|      3|            const auto& jump_label = arg2.AsLabel();
 1392|       |
 1393|      3|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1394|       |
 1395|      3|            if (test_value == 0)
  ------------------
  |  Branch (1395:17): [True: 3, False: 0]
  ------------------
 1396|      3|            {
 1397|      3|                JumpToLabel(processor, jump_label.label_name);
 1398|      3|            }
 1399|      3|        }
_ZN3dlx4impl4BNEZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1403|      3|        {
 1404|      3|            const auto& test_reg   = arg1.AsRegisterInt();
 1405|      3|            const auto& jump_label = arg2.AsLabel();
 1406|       |
 1407|      3|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1408|       |
 1409|      3|            if (test_value != 0)
  ------------------
  |  Branch (1409:17): [True: 0, False: 3]
  ------------------
 1410|      0|            {
 1411|      0|                JumpToLabel(processor, jump_label.label_name);
 1412|      0|            }
 1413|      3|        }
_ZN3dlx4impl4BFPTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1417|      3|        {
 1418|      3|            const auto& jump_label = arg1.AsLabel();
 1419|       |
 1420|      3|            phi::boolean test_value = processor.GetFPSRValue();
 1421|       |
 1422|      3|            if (test_value)
  ------------------
  |  Branch (1422:17): [True: 0, False: 3]
  ------------------
 1423|      0|            {
 1424|      0|                JumpToLabel(processor, jump_label.label_name);
 1425|      0|            }
 1426|      3|        }
_ZN3dlx4impl4BFPFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1430|   739k|        {
 1431|   739k|            const auto& jump_label = arg1.AsLabel();
 1432|       |
 1433|   739k|            phi::boolean test_value = processor.GetFPSRValue();
 1434|       |
 1435|   739k|            if (!test_value)
  ------------------
  |  Branch (1435:17): [True: 739k, False: 0]
  ------------------
 1436|   739k|            {
 1437|   739k|                JumpToLabel(processor, jump_label.label_name);
 1438|   739k|            }
 1439|   739k|        }
_ZN3dlx4impl1JERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1443|   100k|        {
 1444|   100k|            const auto& jump_label = arg1.AsLabel();
 1445|       |
 1446|   100k|            JumpToLabel(processor, jump_label.label_name);
 1447|   100k|        }
_ZN3dlx4impl2JRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1451|  30.0k|        {
 1452|  30.0k|            const auto& jump_register = arg1.AsRegisterInt();
 1453|       |
 1454|  30.0k|            JumpToRegister(processor, jump_register.register_id);
 1455|  30.0k|        }
_ZN3dlx4impl3JALERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1459|  84.9k|        {
 1460|  84.9k|            const auto& jump_label = arg1.AsLabel();
 1461|       |
 1462|  84.9k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1463|  84.9k|                                                  processor.GetNextProgramCounter());
 1464|       |
 1465|  84.9k|            JumpToLabel(processor, jump_label.label_name);
 1466|  84.9k|        }
_ZN3dlx4impl4JALRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1470|  30.0k|        {
 1471|  30.0k|            const auto& jump_register = arg1.AsRegisterInt();
 1472|       |
 1473|  30.0k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1474|  30.0k|                                                  processor.GetNextProgramCounter());
 1475|       |
 1476|  30.0k|            JumpToRegister(processor, jump_register.register_id);
 1477|  30.0k|        }
_ZN3dlx4impl3LHIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1481|      3|        {
 1482|      3|            const IntRegisterID dest_reg  = arg1.AsRegisterInt().register_id;
 1483|      3|            std::int32_t        imm_value = arg2.AsImmediateValue().signed_value.unsafe();
 1484|       |
 1485|      3|            imm_value = static_cast<std::int32_t>((imm_value << 16) & 0xFFFF0000);
 1486|       |
 1487|      3|            processor.IntRegisterSetSignedValue(dest_reg, imm_value);
 1488|      3|        }
_ZN3dlx4impl2LBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1492|      3|        {
 1493|      3|            const auto& dest_reg = arg1.AsRegisterInt();
 1494|       |
 1495|      3|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1496|       |
 1497|      3|            if (!optional_address.has_value())
  ------------------
  |  Branch (1497:17): [True: 0, False: 3]
  ------------------
 1498|      0|            {
 1499|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1500|      0|                return;
 1501|      0|            }
 1502|       |
 1503|      3|            phi::i32 address = optional_address.value();
 1504|       |
 1505|      3|            auto optional_value =
 1506|      3|                    processor.GetMemory().LoadByte(static_cast<std::size_t>(address.unsafe()));
 1507|       |
 1508|      3|            if (!optional_value.has_value())
  ------------------
  |  Branch (1508:17): [True: 3, False: 0]
  ------------------
 1509|      3|            {
 1510|      3|                processor.Raise(Exception::AddressOutOfBounds);
 1511|      3|                DLX_ERROR("Failed to load byte at address {}", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1512|      3|                return;
 1513|      3|            }
 1514|       |
 1515|      0|            phi::i32 value = optional_value.value();
 1516|       |
 1517|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1518|      0|        }
_ZN3dlx4impl3LBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1522|      3|        {
 1523|      3|            const auto& dest_reg = arg1.AsRegisterInt();
 1524|       |
 1525|      3|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1526|       |
 1527|      3|            if (!optional_address.has_value())
  ------------------
  |  Branch (1527:17): [True: 0, False: 3]
  ------------------
 1528|      0|            {
 1529|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1530|      0|                return;
 1531|      0|            }
 1532|       |
 1533|      3|            phi::i32 address = optional_address.value();
 1534|       |
 1535|      3|            auto optional_value = processor.GetMemory().LoadUnsignedByte(
 1536|      3|                    static_cast<std::size_t>(address.unsafe()));
 1537|       |
 1538|      3|            if (!optional_value.has_value())
  ------------------
  |  Branch (1538:17): [True: 3, False: 0]
  ------------------
 1539|      3|            {
 1540|      3|                processor.Raise(Exception::AddressOutOfBounds);
 1541|      3|                DLX_ERROR("Failed to load unsigned byte at address {}", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1542|      3|                return;
 1543|      3|            }
 1544|       |
 1545|      0|            phi::u32 value = optional_value.value();
 1546|       |
 1547|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1548|      0|        }
_ZN3dlx4impl2LHERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1552|      3|        {
 1553|      3|            const auto& dest_reg = arg1.AsRegisterInt();
 1554|       |
 1555|      3|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1556|       |
 1557|      3|            if (!optional_address.has_value())
  ------------------
  |  Branch (1557:17): [True: 0, False: 3]
  ------------------
 1558|      0|            {
 1559|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1560|      0|                return;
 1561|      0|            }
 1562|       |
 1563|      3|            phi::i32 address = optional_address.value();
 1564|       |
 1565|      3|            auto optional_value =
 1566|      3|                    processor.GetMemory().LoadHalfWord(static_cast<std::size_t>(address.unsafe()));
 1567|       |
 1568|      3|            if (!optional_value.has_value())
  ------------------
  |  Branch (1568:17): [True: 3, False: 0]
  ------------------
 1569|      3|            {
 1570|      3|                processor.Raise(Exception::AddressOutOfBounds);
 1571|      3|                DLX_ERROR("Failed to load half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1572|      3|                return;
 1573|      3|            }
 1574|       |
 1575|      0|            phi::i32 value = optional_value.value();
 1576|       |
 1577|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1578|      0|        }
_ZN3dlx4impl3LHUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1582|      3|        {
 1583|      3|            const auto& dest_reg = arg1.AsRegisterInt();
 1584|       |
 1585|      3|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1586|       |
 1587|      3|            if (!optional_address.has_value())
  ------------------
  |  Branch (1587:17): [True: 0, False: 3]
  ------------------
 1588|      0|            {
 1589|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1590|      0|                return;
 1591|      0|            }
 1592|       |
 1593|      3|            phi::i32 address = optional_address.value();
 1594|       |
 1595|      3|            auto optional_value = processor.GetMemory().LoadUnsignedHalfWord(
 1596|      3|                    static_cast<std::size_t>(address.unsafe()));
 1597|       |
 1598|      3|            if (!optional_value.has_value())
  ------------------
  |  Branch (1598:17): [True: 3, False: 0]
  ------------------
 1599|      3|            {
 1600|      3|                processor.Raise(Exception::AddressOutOfBounds);
 1601|      3|                DLX_ERROR("Failed to load unsigned half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1602|      3|                return;
 1603|      3|            }
 1604|       |
 1605|      0|            phi::u32 value = optional_value.value();
 1606|       |
 1607|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1608|      0|        }
_ZN3dlx4impl2LWERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1612|      3|        {
 1613|      3|            const auto& dest_reg = arg1.AsRegisterInt();
 1614|       |
 1615|      3|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1616|       |
 1617|      3|            if (!optional_address.has_value())
  ------------------
  |  Branch (1617:17): [True: 0, False: 3]
  ------------------
 1618|      0|            {
 1619|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1620|      0|                return;
 1621|      0|            }
 1622|       |
 1623|      3|            phi::i32 address = optional_address.value();
 1624|       |
 1625|      3|            auto optional_value =
 1626|      3|                    processor.GetMemory().LoadWord(static_cast<std::size_t>(address.unsafe()));
 1627|       |
 1628|      3|            if (!optional_value.has_value())
  ------------------
  |  Branch (1628:17): [True: 3, False: 0]
  ------------------
 1629|      3|            {
 1630|      3|                processor.Raise(Exception::AddressOutOfBounds);
 1631|      3|                DLX_ERROR("Failed to load word at address {}", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1632|      3|                return;
 1633|      3|            }
 1634|       |
 1635|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1636|      0|        }
_ZN3dlx4impl3LWUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1640|      3|        {
 1641|      3|            const auto& dest_reg = arg1.AsRegisterInt();
 1642|       |
 1643|      3|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1644|       |
 1645|      3|            if (!optional_address.has_value())
  ------------------
  |  Branch (1645:17): [True: 0, False: 3]
  ------------------
 1646|      0|            {
 1647|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1648|      0|                return;
 1649|      0|            }
 1650|       |
 1651|      3|            phi::i32 address = optional_address.value();
 1652|       |
 1653|      3|            auto optional_value = processor.GetMemory().LoadUnsignedWord(
 1654|      3|                    static_cast<std::size_t>(address.unsafe()));
 1655|       |
 1656|      3|            if (!optional_value.has_value())
  ------------------
  |  Branch (1656:17): [True: 3, False: 0]
  ------------------
 1657|      3|            {
 1658|      3|                processor.Raise(Exception::AddressOutOfBounds);
 1659|      3|                DLX_ERROR("Failed to load unsigned word at address {}", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1660|      3|                return;
 1661|      3|            }
 1662|       |
 1663|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1664|      0|        }
_ZN3dlx4impl2LFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1668|      1|        {
 1669|      1|            const auto& dest_reg = arg1.AsRegisterFloat();
 1670|       |
 1671|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1672|       |
 1673|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1673:17): [True: 0, False: 1]
  ------------------
 1674|      0|            {
 1675|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1676|      0|                return;
 1677|      0|            }
 1678|       |
 1679|      1|            phi::i32 address = optional_address.value();
 1680|       |
 1681|      1|            auto optional_value =
 1682|      1|                    processor.GetMemory().LoadFloat(static_cast<std::size_t>(address.unsafe()));
 1683|       |
 1684|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1684:17): [True: 1, False: 0]
  ------------------
 1685|      1|            {
 1686|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1687|      1|                DLX_ERROR("Failed to load float at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1688|      1|                return;
 1689|      1|            }
 1690|       |
 1691|      0|            processor.FloatRegisterSetFloatValue(dest_reg.register_id, optional_value.value());
 1692|      0|        }
_ZN3dlx4impl2LDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1696|      1|        {
 1697|      1|            const auto& dest_reg = arg1.AsRegisterFloat();
 1698|       |
 1699|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1700|       |
 1701|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1701:17): [True: 0, False: 1]
  ------------------
 1702|      0|            {
 1703|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1704|      0|                return;
 1705|      0|            }
 1706|       |
 1707|      1|            phi::i32 address = optional_address.value();
 1708|       |
 1709|      1|            auto optional_value =
 1710|      1|                    processor.GetMemory().LoadDouble(static_cast<std::size_t>(address.unsafe()));
 1711|       |
 1712|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1712:17): [True: 1, False: 0]
  ------------------
 1713|      1|            {
 1714|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1715|      1|                DLX_ERROR("Failed to load double at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1716|      1|                return;
 1717|      1|            }
 1718|       |
 1719|      0|            processor.FloatRegisterSetDoubleValue(dest_reg.register_id, optional_value.value());
 1720|      0|        }
_ZN3dlx4impl4MOVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1944|      4|        {
 1945|      4|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1946|      4|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1947|       |
 1948|      4|            const phi::f32 source_value = processor.FloatRegisterGetFloatValue(source_reg);
 1949|       |
 1950|      4|            processor.FloatRegisterSetFloatValue(dest_reg, source_value);
 1951|      4|        }
_ZN3dlx4impl4MOVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1955|     32|        {
 1956|     32|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1957|     32|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1958|       |
 1959|     32|            const phi::f64 source_value = processor.FloatRegisterGetDoubleValue(source_reg);
 1960|       |
 1961|     32|            processor.FloatRegisterSetDoubleValue(dest_reg, source_value);
 1962|     32|        }
_ZN3dlx4impl7MOVFP2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1966|      3|        {
 1967|      3|            const IntRegisterID   dest_reg   = arg1.AsRegisterInt().register_id;
 1968|      3|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1969|       |
 1970|      3|            const float source_value = processor.FloatRegisterGetFloatValue(source_reg).unsafe();
 1971|       |
 1972|      3|            const std::int32_t moved_value = *reinterpret_cast<const std::int32_t*>(&source_value);
 1973|       |
 1974|      3|            processor.IntRegisterSetSignedValue(dest_reg, moved_value);
 1975|      3|        }
_ZN3dlx4impl7MOVI2FPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1979|      1|        {
 1980|      1|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1981|      1|            const IntRegisterID   source_reg = arg2.AsRegisterInt().register_id;
 1982|       |
 1983|      1|            const std::int32_t source_value =
 1984|      1|                    processor.IntRegisterGetSignedValue(source_reg).unsafe();
 1985|       |
 1986|      1|            const float moved_value = *reinterpret_cast<const float*>(&source_value);
 1987|       |
 1988|      1|            processor.FloatRegisterSetFloatValue(dest_reg, moved_value);
 1989|      1|        }
_ZN3dlx4impl6CVTF2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1993|      4|        {
 1994|      4|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 1995|      4|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 1996|       |
 1997|      4|            const phi::f32 src_value = processor.FloatRegisterGetFloatValue(src_reg);
 1998|       |
 1999|      4|            processor.FloatRegisterSetDoubleValue(dest_reg, src_value);
 2000|      4|        }
_ZN3dlx4impl6CVTF2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2004|      3|        {
 2005|      3|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2006|      3|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2007|       |
 2008|      3|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2009|      3|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2010|      3|            const float        converted_value_float =
 2011|      3|                    *reinterpret_cast<const float*>(&converted_value_int);
 2012|       |
 2013|      3|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2014|      3|        }
_ZN3dlx4impl6CVTD2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2018|      3|        {
 2019|      3|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2020|      3|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2021|       |
 2022|      3|            const double src_value       = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2023|      3|            const float  converted_value = static_cast<float>(src_value);
 2024|       |
 2025|      3|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value);
 2026|      3|        }
_ZN3dlx4impl6CVTD2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2030|      3|        {
 2031|      3|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2032|      3|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2033|       |
 2034|      3|            const double       src_value = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2035|      3|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2036|      3|            const float        converted_value_float =
 2037|      3|                    *reinterpret_cast<const float*>(&converted_value_int);
 2038|       |
 2039|      3|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2040|      3|        }
_ZN3dlx4impl6CVTI2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2044|      3|        {
 2045|      3|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2046|      3|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2047|       |
 2048|      3|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2049|      3|            const std::int32_t converted_value_int =
 2050|      3|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2051|      3|            const float converted_value_float = static_cast<float>(converted_value_int);
 2052|       |
 2053|      3|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2054|      3|        }
_ZN3dlx4impl6CVTI2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2058|      3|        {
 2059|      3|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2060|      3|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2061|       |
 2062|      3|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2063|      3|            const std::int32_t converted_value_int =
 2064|      3|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2065|      3|            const double converted_value_double = static_cast<double>(converted_value_int);
 2066|       |
 2067|      3|            processor.FloatRegisterSetDoubleValue(dest_reg, converted_value_double);
 2068|      3|        }
_ZN3dlx4impl4TRAPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2072|      3|        {
 2073|      3|            processor.Raise(Exception::Trap);
 2074|      3|        }
_ZN3dlx4impl4HALTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2078|     14|        {
 2079|     14|            processor.Raise(Exception::Halt);
 2080|     14|        }
_ZN3dlx4impl3NOPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2084|  59.5k|        {
 2085|       |            /* Do nothing */
 2086|  59.5k|        }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  174|  60.0k|    {
  175|  60.0k|        phi::i64 res = phi::i64(lhs) + rhs;
  176|       |
  177|  60.0k|        SafeWriteInteger(processor, dest_reg, res);
  178|  60.0k|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIlEE:
  129|   113k|    {
  130|   113k|        static const constexpr phi::i64 min = phi::i32::limits_type::min();
  131|   113k|        static const constexpr phi::i64 max = phi::i32::limits_type::max();
  132|       |
  133|       |        // Check for underflow
  134|   113k|        if (value < min)
  ------------------
  |  Branch (134:13): [True: 0, False: 113k]
  ------------------
  135|      0|        {
  136|      0|            processor.Raise(Exception::Underflow);
  137|       |
  138|      0|            value = max + (value % (min - 1));
  139|      0|        }
  140|       |        // Check for overflow
  141|   113k|        else if (value > max)
  ------------------
  |  Branch (141:18): [True: 0, False: 113k]
  ------------------
  142|      0|        {
  143|      0|            processor.Raise(Exception::Overflow);
  144|       |
  145|      0|            value = min + (value % (max + 1));
  146|      0|        }
  147|       |
  148|   113k|        PHI_ASSERT(value >= min);
  149|   113k|        PHI_ASSERT(value <= max);
  150|       |
  151|   113k|        processor.IntRegisterSetSignedValue(dest_reg, static_cast<std::int32_t>(value.unsafe()));
  152|   113k|    }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  182|  28.3k|    {
  183|  28.3k|        phi::u64 res = phi::u64(lhs) + rhs;
  184|       |
  185|  28.3k|        SafeWriteInteger(processor, dest_reg, res);
  186|  28.3k|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerImEE:
  156|  74.3k|    {
  157|  74.3k|        static constexpr const phi::u64 max = phi::u32::limits_type::max();
  158|       |
  159|       |        // Check for overflow
  160|  74.3k|        if (value > max)
  ------------------
  |  Branch (160:13): [True: 2, False: 74.3k]
  ------------------
  161|      2|        {
  162|      2|            processor.Raise(Exception::Overflow);
  163|       |
  164|      2|            value %= max + 1u;
  165|      2|        }
  166|       |
  167|  74.3k|        PHI_ASSERT(value <= max);
  168|       |
  169|  74.3k|        processor.IntRegisterSetUnsignedValue(dest_reg, static_cast<std::uint32_t>(value.unsafe()));
  170|  74.3k|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  190|  13.3k|    {
  191|  13.3k|        phi::i64 res = phi::i64(lhs) - rhs;
  192|       |
  193|  13.3k|        SafeWriteInteger(processor, dest_reg, res);
  194|  13.3k|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  198|  22.6k|    {
  199|  22.6k|        constexpr phi::u32 max = phi::u32::limits_type::max();
  200|       |
  201|  22.6k|        if (lhs < rhs)
  ------------------
  |  Branch (201:13): [True: 68, False: 22.5k]
  ------------------
  202|     68|        {
  203|     68|            processor.Raise(Exception::Underflow);
  204|       |
  205|     68|            phi::u64 res = max - rhs + lhs + 1u;
  206|     68|            SafeWriteInteger(processor, dest_reg, res);
  207|     68|            return;
  208|     68|        }
  209|       |
  210|  22.5k|        phi::u64 res = phi::u64(lhs) - rhs;
  211|       |
  212|  22.5k|        SafeWriteInteger(processor, dest_reg, res);
  213|  22.5k|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  217|  39.7k|    {
  218|  39.7k|        phi::i64 res = phi::i64(lhs) * rhs;
  219|       |
  220|  39.7k|        SafeWriteInteger(processor, dest_reg, res);
  221|  39.7k|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  225|  23.3k|    {
  226|  23.3k|        phi::u64 res = phi::u64(lhs) * rhs;
  227|       |
  228|  23.3k|        SafeWriteInteger(processor, dest_reg, res);
  229|  23.3k|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  233|     13|    {
  234|     13|        if (rhs == 0)
  ------------------
  |  Branch (234:13): [True: 6, False: 7]
  ------------------
  235|      6|        {
  236|      6|            processor.Raise(Exception::DivideByZero);
  237|      6|            return;
  238|      6|        }
  239|       |
  240|      7|        phi::i64 res = phi::i64(lhs) / rhs;
  241|       |
  242|      7|        SafeWriteInteger(processor, dest_reg, res);
  243|      7|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  247|     10|    {
  248|     10|        if (rhs == 0u)
  ------------------
  |  Branch (248:13): [True: 6, False: 4]
  ------------------
  249|      6|        {
  250|      6|            processor.Raise(Exception::DivideByZero);
  251|      6|            return;
  252|      6|        }
  253|       |
  254|      4|        phi::u64 res = phi::u64(lhs) / rhs;
  255|       |
  256|      4|        SafeWriteInteger(processor, dest_reg, res);
  257|      4|    }
InstructionImplementation.cpp:_ZN3dlxL9ShiftLeftERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  330|  90.0k|    {
  331|  90.0k|        if (shift > 31)
  ------------------
  |  Branch (331:13): [True: 0, False: 90.0k]
  ------------------
  332|      0|        {
  333|      0|            processor.Raise(Exception::BadShift);
  334|       |
  335|       |            // Just set register to 0
  336|      0|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  337|      0|            return;
  338|      0|        }
  339|       |
  340|       |        // Negative shifts are undefined behavior
  341|  90.0k|        if (shift < 0)
  ------------------
  |  Branch (341:13): [True: 5, False: 90.0k]
  ------------------
  342|      5|        {
  343|      5|            processor.Raise(Exception::BadShift);
  344|      5|            return;
  345|      5|        }
  346|       |
  347|  90.0k|        phi::i32 new_value = base.unsafe() << shift.unsafe();
  348|       |
  349|  90.0k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  350|  90.0k|    }
InstructionImplementation.cpp:_ZN3dlxL17ShiftRightLogicalERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  261|  43.3k|    {
  262|       |        // Prevent undefined behavior by shifting by more than 31
  263|  43.3k|        if (shift > 31)
  ------------------
  |  Branch (263:13): [True: 0, False: 43.3k]
  ------------------
  264|      0|        {
  265|      0|            processor.Raise(Exception::BadShift);
  266|       |
  267|       |            // Just set register to 0
  268|      0|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  269|      0|            return;
  270|      0|        }
  271|       |
  272|       |        // Do nothing when shifting by zero to prevent undefined behavior
  273|  43.3k|        if (shift == 0)
  ------------------
  |  Branch (273:13): [True: 43.3k, False: 3]
  ------------------
  274|  43.3k|        {
  275|  43.3k|            processor.IntRegisterSetSignedValue(dest_reg, base);
  276|  43.3k|            return;
  277|  43.3k|        }
  278|       |
  279|       |        // Negative shifts are undefiend behavior
  280|      3|        if (shift < 0)
  ------------------
  |  Branch (280:13): [True: 1, False: 2]
  ------------------
  281|      1|        {
  282|      1|            processor.Raise(Exception::BadShift);
  283|      1|            return;
  284|      1|        }
  285|       |
  286|      2|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  287|       |
  288|      2|        new_value = clear_top_n_bits(new_value.unsafe(), shift.unsafe());
  289|       |
  290|      2|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  291|      2|    }
InstructionImplementation.cpp:_ZN3dlxL16clear_top_n_bitsEii:
   29|      2|    {
   30|      2|        PHI_ASSERT(n > 0 && n < 32, "Would invoke undefined behavior");
   31|       |
   32|      2|        return value & ~(-1 << (32 - n));
   33|      2|    }
InstructionImplementation.cpp:_ZN3dlxL20ShiftRightArithmeticERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  295|  34.2k|    {
  296|       |        // Prevent undefined behavior by shifting by more than 31
  297|  34.2k|        if (shift > 31)
  ------------------
  |  Branch (297:13): [True: 0, False: 34.2k]
  ------------------
  298|      0|        {
  299|      0|            processor.Raise(Exception::BadShift);
  300|       |
  301|       |            // Is negative ie. sign bit is set
  302|      0|            if (base < 0)
  ------------------
  |  Branch (302:17): [True: 0, False: 0]
  ------------------
  303|      0|            {
  304|       |                // Set every byte to 1
  305|      0|                processor.IntRegisterSetSignedValue(dest_reg, ~0);
  306|      0|            }
  307|      0|            else
  308|      0|            {
  309|       |                // Set every byte to 0
  310|      0|                processor.IntRegisterSetSignedValue(dest_reg, 0);
  311|      0|            }
  312|      0|            return;
  313|      0|        }
  314|       |
  315|       |        // Negative shifts are undefined behavior
  316|  34.2k|        if (shift < 0)
  ------------------
  |  Branch (316:13): [True: 8, False: 34.1k]
  ------------------
  317|      8|        {
  318|      8|            processor.Raise(Exception::BadShift);
  319|      8|            return;
  320|      8|        }
  321|       |
  322|  34.1k|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  323|       |
  324|  34.1k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  325|  34.1k|    }
InstructionImplementation.cpp:_ZN3dlxL11JumpToLabelERNS_9ProcessorENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEE:
   38|   925k|    {
   39|       |        // Lookup the label
   40|   925k|        const phi::observer_ptr<ParsedProgram> program = processor.GetCurrentProgramm();
   41|   925k|        PHI_ASSERT(program != nullptr);
   42|   925k|        PHI_ASSERT(!label_name.empty(), "Can't jump to empty label");
   43|       |
   44|   925k|        if (program->m_JumpData.find(label_name) == program->m_JumpData.end())
  ------------------
  |  Branch (44:13): [True: 85, False: 925k]
  ------------------
   45|     85|        {
   46|     85|            DLX_ERROR("Unable to find jump label {}", label_name);
  ------------------
  |  |    9|     85|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   47|     85|            processor.Raise(Exception::UnknownLabel);
   48|     85|            return;
   49|     85|        }
   50|       |
   51|   925k|        const std::uint32_t jump_point = program->m_JumpData.at(label_name);
   52|   925k|        PHI_ASSERT(jump_point < program->m_Instructions.size(), "Jump point out of bounds");
   53|       |
   54|       |        // Set program counter
   55|   925k|        processor.SetNextProgramCounter(jump_point);
   56|   925k|    }
InstructionImplementation.cpp:_ZN3dlxL14JumpToRegisterERNS_9ProcessorENS_13IntRegisterIDE:
   59|  60.0k|    {
   60|  60.0k|        phi::u32 address = processor.IntRegisterGetUnsignedValue(reg_id);
   61|       |
   62|  60.0k|        phi::u32 max_address =
   63|  60.0k|                static_cast<std::uint32_t>(processor.GetCurrentProgramm()->m_Instructions.size());
   64|  60.0k|        if (address >= max_address)
  ------------------
  |  Branch (64:13): [True: 3, False: 60.0k]
  ------------------
   65|      3|        {
   66|      3|            processor.Raise(Exception::AddressOutOfBounds);
   67|      3|            return;
   68|      3|        }
   69|       |
   70|  60.0k|        processor.SetNextProgramCounter(address.unsafe());
   71|  60.0k|    }
InstructionImplementation.cpp:_ZN3dlxL19GetLoadStoreAddressERNS_9ProcessorENS_19InstructionArgumentE:
  100|     20|    {
  101|     20|        if (argument.GetType() == ArgumentType::ImmediateInteger)
  ------------------
  |  Branch (101:13): [True: 20, False: 0]
  ------------------
  102|     20|        {
  103|     20|            const auto& imm_value = argument.AsImmediateValue();
  104|       |
  105|     20|            if (imm_value.signed_value < 0)
  ------------------
  |  Branch (105:17): [True: 0, False: 20]
  ------------------
  106|      0|            {
  107|      0|                return {};
  108|      0|            }
  109|       |
  110|     20|            return imm_value.signed_value;
  111|     20|        }
  112|       |
  113|      0|        if (argument.GetType() == ArgumentType::AddressDisplacement)
  ------------------
  |  Branch (113:13): [True: 0, False: 0]
  ------------------
  114|      0|        {
  115|      0|            const auto& adr_displacement = argument.AsAddressDisplacement();
  116|      0|            return CalculateDisplacementAddress(processor, adr_displacement);
  117|      0|        }
  118|       |
  119|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  120|      0|        PHI_ASSERT_NOT_REACHED();
  121|      0|#endif
  122|      0|    }

_ZNK3dlx15InstructionInfo7ExecuteERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
   11|  1.91M|    {
   12|  1.91M|        PHI_ASSERT(m_Executor, "No execution function defined");
   13|       |
   14|       |        // Make sure non arguments are marked as unknown
   15|  1.91M|        PHI_ASSERT(arg1.GetType() != ArgumentType::Unknown, "Arg1 type is unknown");
   16|  1.91M|        PHI_ASSERT(arg2.GetType() != ArgumentType::Unknown, "Arg2 type is unknown");
   17|  1.91M|        PHI_ASSERT(arg3.GetType() != ArgumentType::Unknown, "Arg3 type is unknown");
   18|       |
   19|       |        // Make sure argument types match
   20|  1.91M|        PHI_ASSERT(ArgumentTypeIncludes(arg1.GetType(), m_Arg1Type),
   21|  1.91M|                   "Unexpected argument type for arg1");
   22|  1.91M|        PHI_ASSERT(ArgumentTypeIncludes(arg2.GetType(), m_Arg2Type),
   23|  1.91M|                   "Unexpected argument type for arg2");
   24|  1.91M|        PHI_ASSERT(ArgumentTypeIncludes(arg3.GetType(), m_Arg3Type),
   25|  1.91M|                   "Unexpected argument type for arg3");
   26|       |
   27|       |        // Execute the instruction using the specified executor
   28|  1.91M|        m_Executor(processor, arg1, arg2, arg3);
   29|  1.91M|    }

_ZN3dlx20LookUpIntructionInfoENS_6OpCodeE:
  452|  46.5k|    {
  453|  46.5k|        return instruction_table.at(static_cast<std::size_t>(instruction));
  454|  46.5k|    }

_ZN3dlx11IntRegisterC2Ev:
   13|     32|    {}
_ZN3dlx11IntRegister14SetSignedValueEN3phi7integerIiEE:
   16|   580k|    {
   17|   580k|        m_ValueSigned = val;
   18|   580k|    }
_ZN3dlx11IntRegister16SetUnsignedValueEN3phi7integerIjEE:
   21|   261k|    {
   22|   261k|        m_ValueUnsigned = val;
   23|   261k|    }
_ZNK3dlx11IntRegister14GetSignedValueEv:
   26|   651k|    {
   27|   651k|        return m_ValueSigned;
   28|   651k|    }
_ZNK3dlx11IntRegister16GetUnsignedValueEv:
   31|   474k|    {
   32|   474k|        return m_ValueUnsigned;
   33|   474k|    }
_ZNK3dlx11IntRegister10IsReadOnlyEv:
   36|   935k|    {
   37|   935k|        return m_IsReadOnly;
   38|   935k|    }
_ZN3dlx11IntRegister11SetReadOnlyEN3phi7booleanE:
   41|      1|    {
   42|      1|        m_IsReadOnly = read_only;
   43|      1|    }

_ZN3dlx11MemoryBlockC2EN3phi7integerImEES3_:
   14|      1|    {
   15|      1|        m_Values.resize(starting_size.unsafe());
   16|      1|    }
_ZNK3dlx11MemoryBlock8LoadByteEN3phi7integerImEE:
   19|      3|    {
   20|      3|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (20:13): [True: 3, False: 0]
  ------------------
   21|      3|        {
   22|      3|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   23|      3|            return {};
   24|      3|        }
   25|       |
   26|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   27|      0|        return m_Values[index].signed_value;
   28|      3|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedByteEN3phi7integerImEE:
   31|      3|    {
   32|      3|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (32:13): [True: 3, False: 0]
  ------------------
   33|      3|        {
   34|      3|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   35|      3|            return {};
   36|      3|        }
   37|       |
   38|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   39|      0|        return m_Values[index].unsigned_value;
   40|      3|    }
_ZNK3dlx11MemoryBlock12LoadHalfWordEN3phi7integerImEE:
   43|      3|    {
   44|      3|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (44:13): [True: 3, False: 0]
  ------------------
   45|      3|        {
   46|      3|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   47|      3|            return {};
   48|      3|        }
   49|      0|        if (!IsAddressAlignedCorrectly(address, 2u))
  ------------------
  |  Branch (49:13): [True: 0, False: 0]
  ------------------
   50|      0|        {
   51|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   52|      0|            return {};
   53|      0|        }
   54|       |
   55|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   56|      0|        return *reinterpret_cast<const std::int16_t*>(&m_Values[index].signed_value);
   57|      0|    }
_ZNK3dlx11MemoryBlock20LoadUnsignedHalfWordEN3phi7integerImEE:
   60|      3|    {
   61|      3|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (61:13): [True: 3, False: 0]
  ------------------
   62|      3|        {
   63|      3|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   64|      3|            return {};
   65|      3|        }
   66|      0|        if (!IsAddressAlignedCorrectly(address, 2u))
  ------------------
  |  Branch (66:13): [True: 0, False: 0]
  ------------------
   67|      0|        {
   68|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   69|      0|            return {};
   70|      0|        }
   71|       |
   72|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   73|      0|        return *reinterpret_cast<const std::uint16_t*>(&m_Values[index].unsigned_value);
   74|      0|    }
_ZNK3dlx11MemoryBlock8LoadWordEN3phi7integerImEE:
   77|      3|    {
   78|      3|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (78:13): [True: 3, False: 0]
  ------------------
   79|      3|        {
   80|      3|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   81|      3|            return {};
   82|      3|        }
   83|      0|        if (!IsAddressAlignedCorrectly(address, 4u))
  ------------------
  |  Branch (83:13): [True: 0, False: 0]
  ------------------
   84|      0|        {
   85|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   86|      0|            return {};
   87|      0|        }
   88|       |
   89|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   90|      0|        return *reinterpret_cast<const std::int32_t*>(&m_Values[index].signed_value);
   91|      0|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedWordEN3phi7integerImEE:
   94|      3|    {
   95|      3|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (95:13): [True: 3, False: 0]
  ------------------
   96|      3|        {
   97|      3|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   98|      3|            return {};
   99|      3|        }
  100|      0|        if (!IsAddressAlignedCorrectly(address, 4u))
  ------------------
  |  Branch (100:13): [True: 0, False: 0]
  ------------------
  101|      0|        {
  102|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  103|      0|            return {};
  104|      0|        }
  105|       |
  106|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
  107|      0|        return *reinterpret_cast<const std::uint32_t*>(&m_Values[index].unsigned_value);
  108|      0|    }
_ZNK3dlx11MemoryBlock9LoadFloatEN3phi7integerImEE:
  111|      1|    {
  112|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (112:13): [True: 1, False: 0]
  ------------------
  113|      1|        {
  114|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  115|      1|            return {};
  116|      1|        }
  117|       |
  118|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
  119|      0|        return *reinterpret_cast<const float*>(&m_Values[index].signed_value);
  120|      1|    }
_ZNK3dlx11MemoryBlock10LoadDoubleEN3phi7integerImEE:
  123|      1|    {
  124|      1|        if (!IsAddressValid(address, 8u))
  ------------------
  |  Branch (124:13): [True: 1, False: 0]
  ------------------
  125|      1|        {
  126|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  127|      1|            return {};
  128|      1|        }
  129|       |
  130|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
  131|      0|        return *reinterpret_cast<const double*>(&m_Values[(index)].signed_value);
  132|      1|    }
_ZNK3dlx11MemoryBlock14IsAddressValidEN3phi7integerImEES3_:
  243|     20|    {
  244|     20|        return address >= m_StartingAddress &&
  ------------------
  |  Branch (244:16): [True: 0, False: 20]
  ------------------
  245|     20|               (address + size) <= (m_StartingAddress + m_Values.size());
  ------------------
  |  Branch (245:16): [True: 0, False: 0]
  ------------------
  246|     20|    }
_ZN3dlx11MemoryBlock5ClearEv:
  255|  8.47k|    {
  256|  8.47k|        for (auto& val : m_Values)
  ------------------
  |  Branch (256:24): [True: 8.47M, False: 8.47k]
  ------------------
  257|  8.47M|        {
  258|  8.47M|            val.signed_value = 0;
  259|  8.47M|        }
  260|  8.47k|    }

_ZN3dlx14StringToOpCodeENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   23|   249k|    {
   24|   249k|        switch (token.length())
   25|   249k|        {
   26|       |            // 1 character OpCodes
   27|  10.4k|            case 1: {
  ------------------
  |  Branch (27:13): [True: 10.4k, False: 239k]
  ------------------
   28|  10.4k|                char c1 = token[0];
   29|  10.4k|                if (ice(c1, 'J'))
  ------------------
  |  Branch (29:21): [True: 3.54k, False: 6.91k]
  ------------------
   30|  3.54k|                {
   31|  3.54k|                    return OpCode::J;
   32|  3.54k|                }
   33|  6.91k|                break;
   34|  10.4k|            }
   35|       |
   36|       |            // 2 character OpCodes
   37|  15.6k|            case 2: {
  ------------------
  |  Branch (37:13): [True: 15.6k, False: 234k]
  ------------------
   38|  15.6k|                char c1 = token[0];
   39|  15.6k|                char c2 = token[1];
   40|       |
   41|  15.6k|                switch (c1)
  ------------------
  |  Branch (41:25): [True: 6.94k, False: 8.68k]
  ------------------
   42|  15.6k|                {
   43|    355|                    case 'J':
  ------------------
  |  Branch (43:21): [True: 355, False: 15.2k]
  ------------------
   44|    575|                    case 'j':
  ------------------
  |  Branch (44:21): [True: 220, False: 15.4k]
  ------------------
   45|    575|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (45:29): [True: 349, False: 226]
  ------------------
   46|    349|                        {
   47|    349|                            return OpCode::JR;
   48|    349|                        }
   49|    226|                        break;
   50|       |
   51|  2.97k|                    case 'L':
  ------------------
  |  Branch (51:21): [True: 2.97k, False: 12.6k]
  ------------------
   52|  3.22k|                    case 'l':
  ------------------
  |  Branch (52:21): [True: 257, False: 15.3k]
  ------------------
   53|  3.22k|                        switch (c2)
  ------------------
  |  Branch (53:33): [True: 86, False: 3.14k]
  ------------------
   54|  3.22k|                        {
   55|     83|                            case 'B':
  ------------------
  |  Branch (55:29): [True: 83, False: 3.14k]
  ------------------
   56|    197|                            case 'b':
  ------------------
  |  Branch (56:29): [True: 114, False: 3.11k]
  ------------------
   57|    197|                                return OpCode::LB;
   58|  1.34k|                            case 'D':
  ------------------
  |  Branch (58:29): [True: 1.34k, False: 1.88k]
  ------------------
   59|  1.36k|                            case 'd':
  ------------------
  |  Branch (59:29): [True: 20, False: 3.20k]
  ------------------
   60|  1.36k|                                return OpCode::LD;
   61|    283|                            case 'F':
  ------------------
  |  Branch (61:29): [True: 283, False: 2.94k]
  ------------------
   62|    335|                            case 'f':
  ------------------
  |  Branch (62:29): [True: 52, False: 3.17k]
  ------------------
   63|    335|                                return OpCode::LF;
   64|    227|                            case 'H':
  ------------------
  |  Branch (64:29): [True: 227, False: 3.00k]
  ------------------
   65|    406|                            case 'h':
  ------------------
  |  Branch (65:29): [True: 179, False: 3.05k]
  ------------------
   66|    406|                                return OpCode::LH;
   67|    744|                            case 'W':
  ------------------
  |  Branch (67:29): [True: 744, False: 2.48k]
  ------------------
   68|    837|                            case 'w':
  ------------------
  |  Branch (68:29): [True: 93, False: 3.13k]
  ------------------
   69|    837|                                return OpCode::LW;
   70|  3.22k|                        }
   71|     86|                        break;
   72|    112|                    case 'O':
  ------------------
  |  Branch (72:21): [True: 112, False: 15.5k]
  ------------------
   73|  1.47k|                    case 'o':
  ------------------
  |  Branch (73:21): [True: 1.36k, False: 14.2k]
  ------------------
   74|  1.47k|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (74:29): [True: 98, False: 1.37k]
  ------------------
   75|     98|                        {
   76|     98|                            return OpCode::OR;
   77|     98|                        }
   78|  1.37k|                        break;
   79|  3.08k|                    case 'S':
  ------------------
  |  Branch (79:21): [True: 3.08k, False: 12.5k]
  ------------------
   80|  3.41k|                    case 's':
  ------------------
  |  Branch (80:21): [True: 324, False: 15.3k]
  ------------------
   81|  3.41k|                        switch (c2)
  ------------------
  |  Branch (81:33): [True: 527, False: 2.88k]
  ------------------
   82|  3.41k|                        {
   83|    363|                            case 'B':
  ------------------
  |  Branch (83:29): [True: 363, False: 3.04k]
  ------------------
   84|    424|                            case 'b':
  ------------------
  |  Branch (84:29): [True: 61, False: 3.35k]
  ------------------
   85|    424|                                return OpCode::SB;
   86|    380|                            case 'D':
  ------------------
  |  Branch (86:29): [True: 380, False: 3.03k]
  ------------------
   87|    417|                            case 'd':
  ------------------
  |  Branch (87:29): [True: 37, False: 3.37k]
  ------------------
   88|    417|                                return OpCode::SD;
   89|  1.27k|                            case 'F':
  ------------------
  |  Branch (89:29): [True: 1.27k, False: 2.14k]
  ------------------
   90|  1.35k|                            case 'f':
  ------------------
  |  Branch (90:29): [True: 85, False: 3.32k]
  ------------------
   91|  1.35k|                                return OpCode::SF;
   92|    385|                            case 'H':
  ------------------
  |  Branch (92:29): [True: 385, False: 3.02k]
  ------------------
   93|    526|                            case 'h':
  ------------------
  |  Branch (93:29): [True: 141, False: 3.27k]
  ------------------
   94|    526|                                return OpCode::SH;
   95|     30|                            case 'w':
  ------------------
  |  Branch (95:29): [True: 30, False: 3.38k]
  ------------------
   96|    162|                            case 'W':
  ------------------
  |  Branch (96:29): [True: 132, False: 3.27k]
  ------------------
   97|    162|                                return OpCode::SW;
   98|  3.41k|                        }
   99|    527|                        break;
  100|  15.6k|                }
  101|  9.15k|                break;
  102|  15.6k|            }
  103|       |
  104|       |            // 3 character OpCodes
  105|   125k|            case 3: {
  ------------------
  |  Branch (105:13): [True: 125k, False: 123k]
  ------------------
  106|   125k|                char c1 = token[0];
  107|   125k|                char c2 = token[1];
  108|   125k|                char c3 = token[2];
  109|       |
  110|   125k|                switch (c1)
  ------------------
  |  Branch (110:25): [True: 9.71k, False: 116k]
  ------------------
  111|   125k|                {
  112|  84.2k|                    case 'A':
  ------------------
  |  Branch (112:21): [True: 84.2k, False: 41.5k]
  ------------------
  113|  84.5k|                    case 'a':
  ------------------
  |  Branch (113:21): [True: 317, False: 125k]
  ------------------
  114|  84.5k|                        if (ice(c2, 'D') && ice(c3, 'D'))
  ------------------
  |  Branch (114:29): [True: 83.8k, False: 650]
  |  Branch (114:29): [True: 83.6k, False: 938]
  |  Branch (114:45): [True: 83.6k, False: 288]
  ------------------
  115|  83.6k|                        {
  116|  83.6k|                            return OpCode::ADD;
  117|  83.6k|                        }
  118|    938|                        else if (ice(c2, 'N') && ice(c3, 'D'))
  ------------------
  |  Branch (118:34): [True: 600, False: 338]
  |  Branch (118:34): [True: 539, False: 399]
  |  Branch (118:50): [True: 539, False: 61]
  ------------------
  119|    539|                        {
  120|    539|                            return OpCode::AND;
  121|    539|                        }
  122|    399|                        break;
  123|       |
  124|    399|                    case 'D':
  ------------------
  |  Branch (124:21): [True: 335, False: 125k]
  ------------------
  125|    505|                    case 'd':
  ------------------
  |  Branch (125:21): [True: 170, False: 125k]
  ------------------
  126|    505|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (126:29): [True: 370, False: 135]
  |  Branch (126:29): [True: 279, False: 226]
  |  Branch (126:45): [True: 279, False: 91]
  ------------------
  127|    279|                        {
  128|    279|                            return OpCode::DIV;
  129|    279|                        }
  130|    226|                        break;
  131|       |
  132|  1.38k|                    case 'E':
  ------------------
  |  Branch (132:21): [True: 1.38k, False: 124k]
  ------------------
  133|  1.53k|                    case 'e':
  ------------------
  |  Branch (133:21): [True: 147, False: 125k]
  ------------------
  134|  1.53k|                        if (ice(c2, 'Q'))
  ------------------
  |  Branch (134:29): [True: 1.47k, False: 57]
  ------------------
  135|  1.47k|                        {
  136|  1.47k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (136:33): [True: 192, False: 1.28k]
  ------------------
  137|    192|                            {
  138|    192|                                return OpCode::EQD;
  139|    192|                            }
  140|  1.28k|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (140:38): [True: 1.12k, False: 157]
  ------------------
  141|  1.12k|                            {
  142|  1.12k|                                return OpCode::EQF;
  143|  1.12k|                            }
  144|  1.47k|                        }
  145|    214|                        break;
  146|       |
  147|  2.27k|                    case 'G':
  ------------------
  |  Branch (147:21): [True: 2.27k, False: 123k]
  ------------------
  148|  2.70k|                    case 'g':
  ------------------
  |  Branch (148:21): [True: 434, False: 125k]
  ------------------
  149|  2.70k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (149:29): [True: 619, False: 2.08k]
  ------------------
  150|    619|                        {
  151|    619|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (151:33): [True: 379, False: 240]
  ------------------
  152|    379|                            {
  153|    379|                                return OpCode::GED;
  154|    379|                            }
  155|    240|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (155:38): [True: 109, False: 131]
  ------------------
  156|    109|                            {
  157|    109|                                return OpCode::GEF;
  158|    109|                            }
  159|    619|                        }
  160|  2.08k|                        else if (ice(c2, 'T'))
  ------------------
  |  Branch (160:34): [True: 2.02k, False: 67]
  ------------------
  161|  2.02k|                        {
  162|  2.02k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (162:33): [True: 832, False: 1.19k]
  ------------------
  163|    832|                            {
  164|    832|                                return OpCode::GTD;
  165|    832|                            }
  166|  1.19k|                            if (ice(c3, 'F'))
  ------------------
  |  Branch (166:33): [True: 1.09k, False: 97]
  ------------------
  167|  1.09k|                            {
  168|  1.09k|                                return OpCode::GTF;
  169|  1.09k|                            }
  170|  1.19k|                        }
  171|    295|                        break;
  172|       |
  173|    953|                    case 'J':
  ------------------
  |  Branch (173:21): [True: 953, False: 124k]
  ------------------
  174|  1.65k|                    case 'j':
  ------------------
  |  Branch (174:21): [True: 697, False: 125k]
  ------------------
  175|  1.65k|                        if (ice(c2, 'A') && ice(c3, 'L'))
  ------------------
  |  Branch (175:29): [True: 1.55k, False: 98]
  |  Branch (175:29): [True: 1.05k, False: 595]
  |  Branch (175:45): [True: 1.05k, False: 497]
  ------------------
  176|  1.05k|                        {
  177|  1.05k|                            return OpCode::JAL;
  178|  1.05k|                        }
  179|    595|                        break;
  180|       |
  181|  4.28k|                    case 'L':
  ------------------
  |  Branch (181:21): [True: 4.28k, False: 121k]
  ------------------
  182|  5.63k|                    case 'l':
  ------------------
  |  Branch (182:21): [True: 1.34k, False: 124k]
  ------------------
  183|  5.63k|                        switch (c2)
  ------------------
  |  Branch (183:33): [True: 319, False: 5.31k]
  ------------------
  184|  5.63k|                        {
  185|    106|                            case 'B':
  ------------------
  |  Branch (185:29): [True: 106, False: 5.52k]
  ------------------
  186|    561|                            case 'b':
  ------------------
  |  Branch (186:29): [True: 455, False: 5.17k]
  ------------------
  187|    561|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (187:37): [True: 288, False: 273]
  ------------------
  188|    288|                                {
  189|    288|                                    return OpCode::LBU;
  190|    288|                                }
  191|    273|                                break;
  192|       |
  193|  1.14k|                            case 'E':
  ------------------
  |  Branch (193:29): [True: 1.14k, False: 4.49k]
  ------------------
  194|  1.79k|                            case 'e':
  ------------------
  |  Branch (194:29): [True: 650, False: 4.98k]
  ------------------
  195|  1.79k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (195:37): [True: 1.15k, False: 637]
  ------------------
  196|  1.15k|                                {
  197|  1.15k|                                    return OpCode::LED;
  198|  1.15k|                                }
  199|    637|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (199:42): [True: 368, False: 269]
  ------------------
  200|    368|                                {
  201|    368|                                    return OpCode::LEF;
  202|    368|                                }
  203|    269|                                break;
  204|       |
  205|  1.91k|                            case 'H':
  ------------------
  |  Branch (205:29): [True: 1.91k, False: 3.71k]
  ------------------
  206|  2.19k|                            case 'h':
  ------------------
  |  Branch (206:29): [True: 275, False: 5.35k]
  ------------------
  207|  2.19k|                                if (ice(c3, 'I'))
  ------------------
  |  Branch (207:37): [True: 573, False: 1.62k]
  ------------------
  208|    573|                                {
  209|    573|                                    return OpCode::LHI;
  210|    573|                                }
  211|  1.62k|                                else if (ice(c3, 'U'))
  ------------------
  |  Branch (211:42): [True: 1.37k, False: 244]
  ------------------
  212|  1.37k|                                {
  213|  1.37k|                                    return OpCode::LHU;
  214|  1.37k|                                }
  215|    244|                                break;
  216|       |
  217|    451|                            case 'T':
  ------------------
  |  Branch (217:29): [True: 451, False: 5.18k]
  ------------------
  218|    563|                            case 't':
  ------------------
  |  Branch (218:29): [True: 112, False: 5.52k]
  ------------------
  219|    563|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (219:37): [True: 193, False: 370]
  ------------------
  220|    193|                                {
  221|    193|                                    return OpCode::LTD;
  222|    193|                                }
  223|    370|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (223:42): [True: 250, False: 120]
  ------------------
  224|    250|                                {
  225|    250|                                    return OpCode::LTF;
  226|    250|                                }
  227|    120|                                break;
  228|       |
  229|    120|                            case 'W':
  ------------------
  |  Branch (229:29): [True: 116, False: 5.51k]
  ------------------
  230|    205|                            case 'w':
  ------------------
  |  Branch (230:29): [True: 89, False: 5.54k]
  ------------------
  231|    205|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (231:37): [True: 150, False: 55]
  ------------------
  232|    150|                                {
  233|    150|                                    return OpCode::LWU;
  234|    150|                                }
  235|     55|                                break;
  236|  5.63k|                        }
  237|  1.28k|                        break;
  238|       |
  239|  1.28k|                    case 'N':
  ------------------
  |  Branch (239:21): [True: 933, False: 124k]
  ------------------
  240|  1.23k|                    case 'n':
  ------------------
  |  Branch (240:21): [True: 298, False: 125k]
  ------------------
  241|  1.23k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (241:29): [True: 518, False: 713]
  ------------------
  242|    518|                        {
  243|    518|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (243:33): [True: 239, False: 279]
  ------------------
  244|    239|                            {
  245|    239|                                return OpCode::NED;
  246|    239|                            }
  247|    279|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (247:38): [True: 139, False: 140]
  ------------------
  248|    139|                            {
  249|    139|                                return OpCode::NEF;
  250|    139|                            }
  251|    518|                        }
  252|    713|                        else if (ice(c2, 'O') && ice(c3, 'P'))
  ------------------
  |  Branch (252:34): [True: 654, False: 59]
  |  Branch (252:34): [True: 602, False: 111]
  |  Branch (252:50): [True: 602, False: 52]
  ------------------
  253|    602|                        {
  254|    602|                            return OpCode::NOP;
  255|    602|                        }
  256|       |
  257|    251|                        break;
  258|       |
  259|    251|                    case 'O':
  ------------------
  |  Branch (259:21): [True: 181, False: 125k]
  ------------------
  260|  2.11k|                    case 'o':
  ------------------
  |  Branch (260:21): [True: 1.93k, False: 123k]
  ------------------
  261|  2.11k|                        if (ice(c2, 'R') && ice(c3, 'I'))
  ------------------
  |  Branch (261:29): [True: 1.37k, False: 741]
  |  Branch (261:29): [True: 756, False: 1.36k]
  |  Branch (261:45): [True: 756, False: 619]
  ------------------
  262|    756|                        {
  263|    756|                            return OpCode::ORI;
  264|    756|                        }
  265|  1.36k|                        break;
  266|       |
  267|  14.2k|                    case 'S':
  ------------------
  |  Branch (267:21): [True: 14.2k, False: 111k]
  ------------------
  268|  15.2k|                    case 's':
  ------------------
  |  Branch (268:21): [True: 1.01k, False: 124k]
  ------------------
  269|  15.2k|                        switch (c2)
  ------------------
  |  Branch (269:33): [True: 227, False: 15.0k]
  ------------------
  270|  15.2k|                        {
  271|    120|                            case 'B':
  ------------------
  |  Branch (271:29): [True: 120, False: 15.1k]
  ------------------
  272|    218|                            case 'b':
  ------------------
  |  Branch (272:29): [True: 98, False: 15.1k]
  ------------------
  273|    218|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (273:37): [True: 154, False: 64]
  ------------------
  274|    154|                                {
  275|    154|                                    return OpCode::SBU;
  276|    154|                                }
  277|     64|                                break;
  278|       |
  279|    106|                            case 'E':
  ------------------
  |  Branch (279:29): [True: 106, False: 15.1k]
  ------------------
  280|    254|                            case 'e':
  ------------------
  |  Branch (280:29): [True: 148, False: 15.1k]
  ------------------
  281|    254|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (281:37): [True: 159, False: 95]
  ------------------
  282|    159|                                {
  283|    159|                                    return OpCode::SEQ;
  284|    159|                                }
  285|     95|                                break;
  286|       |
  287|  3.51k|                            case 'G':
  ------------------
  |  Branch (287:29): [True: 3.51k, False: 11.7k]
  ------------------
  288|  4.43k|                            case 'g':
  ------------------
  |  Branch (288:29): [True: 912, False: 14.3k]
  ------------------
  289|  4.43k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (289:37): [True: 2.88k, False: 1.54k]
  ------------------
  290|  2.88k|                                {
  291|  2.88k|                                    return OpCode::SGE;
  292|  2.88k|                                }
  293|  1.54k|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (293:42): [True: 1.17k, False: 374]
  ------------------
  294|  1.17k|                                {
  295|  1.17k|                                    return OpCode::SGT;
  296|  1.17k|                                }
  297|    374|                                break;
  298|       |
  299|    520|                            case 'H':
  ------------------
  |  Branch (299:29): [True: 520, False: 14.7k]
  ------------------
  300|    756|                            case 'h':
  ------------------
  |  Branch (300:29): [True: 236, False: 15.0k]
  ------------------
  301|    756|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (301:37): [True: 595, False: 161]
  ------------------
  302|    595|                                {
  303|    595|                                    return OpCode::SHU;
  304|    595|                                }
  305|    161|                                break;
  306|       |
  307|  1.81k|                            case 'L':
  ------------------
  |  Branch (307:29): [True: 1.81k, False: 13.4k]
  ------------------
  308|  2.35k|                            case 'l':
  ------------------
  |  Branch (308:29): [True: 533, False: 14.7k]
  ------------------
  309|  2.35k|                                switch (c3)
  ------------------
  |  Branch (309:41): [True: 169, False: 2.18k]
  ------------------
  310|  2.35k|                                {
  311|    521|                                    case 'A':
  ------------------
  |  Branch (311:37): [True: 521, False: 1.83k]
  ------------------
  312|    622|                                    case 'a':
  ------------------
  |  Branch (312:37): [True: 101, False: 2.25k]
  ------------------
  313|    622|                                        return OpCode::SLA;
  314|       |
  315|    336|                                    case 'E':
  ------------------
  |  Branch (315:37): [True: 336, False: 2.01k]
  ------------------
  316|    497|                                    case 'e':
  ------------------
  |  Branch (316:37): [True: 161, False: 2.19k]
  ------------------
  317|    497|                                        return OpCode::SLE;
  318|       |
  319|    544|                                    case 'L':
  ------------------
  |  Branch (319:37): [True: 544, False: 1.80k]
  ------------------
  320|    577|                                    case 'l':
  ------------------
  |  Branch (320:37): [True: 33, False: 2.31k]
  ------------------
  321|    577|                                        return OpCode::SLL;
  322|       |
  323|    292|                                    case 'T':
  ------------------
  |  Branch (323:37): [True: 292, False: 2.06k]
  ------------------
  324|    487|                                    case 't':
  ------------------
  |  Branch (324:37): [True: 195, False: 2.15k]
  ------------------
  325|    487|                                        return OpCode::SLT;
  326|  2.35k|                                }
  327|    169|                                break;
  328|       |
  329|  2.15k|                            case 'N':
  ------------------
  |  Branch (329:29): [True: 2.15k, False: 13.1k]
  ------------------
  330|  2.21k|                            case 'n':
  ------------------
  |  Branch (330:29): [True: 68, False: 15.1k]
  ------------------
  331|  2.21k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (331:37): [True: 2.17k, False: 39]
  ------------------
  332|  2.17k|                                {
  333|  2.17k|                                    return OpCode::SNE;
  334|  2.17k|                                }
  335|     39|                                break;
  336|       |
  337|  1.96k|                            case 'R':
  ------------------
  |  Branch (337:29): [True: 1.96k, False: 13.2k]
  ------------------
  338|  2.11k|                            case 'r':
  ------------------
  |  Branch (338:29): [True: 151, False: 15.1k]
  ------------------
  339|  2.11k|                                if (ice(c3, 'A'))
  ------------------
  |  Branch (339:37): [True: 227, False: 1.89k]
  ------------------
  340|    227|                                {
  341|    227|                                    return OpCode::SRA;
  342|    227|                                }
  343|  1.89k|                                else if (ice(c3, 'L'))
  ------------------
  |  Branch (343:42): [True: 1.82k, False: 66]
  ------------------
  344|  1.82k|                                {
  345|  1.82k|                                    return OpCode::SRL;
  346|  1.82k|                                }
  347|     66|                                break;
  348|       |
  349|  1.39k|                            case 'U':
  ------------------
  |  Branch (349:29): [True: 1.39k, False: 13.8k]
  ------------------
  350|  1.64k|                            case 'u':
  ------------------
  |  Branch (350:29): [True: 253, False: 15.0k]
  ------------------
  351|  1.64k|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (351:37): [True: 1.44k, False: 199]
  ------------------
  352|  1.44k|                                {
  353|  1.44k|                                    return OpCode::SUB;
  354|  1.44k|                                }
  355|    199|                                break;
  356|       |
  357|    959|                            case 'W':
  ------------------
  |  Branch (357:29): [True: 959, False: 14.2k]
  ------------------
  358|  1.03k|                            case 'w':
  ------------------
  |  Branch (358:29): [True: 74, False: 15.1k]
  ------------------
  359|  1.03k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (359:37): [True: 978, False: 55]
  ------------------
  360|    978|                                {
  361|    978|                                    return OpCode::SWU;
  362|    978|                                }
  363|     55|                                break;
  364|  15.2k|                        }
  365|       |
  366|  1.96k|                    case 'X':
  ------------------
  |  Branch (366:21): [True: 511, False: 125k]
  ------------------
  367|  2.33k|                    case 'x':
  ------------------
  |  Branch (367:21): [True: 375, False: 125k]
  ------------------
  368|  2.33k|                        if (ice(c2, 'O') && ice(c3, 'R'))
  ------------------
  |  Branch (368:29): [True: 783, False: 1.55k]
  |  Branch (368:29): [True: 551, False: 1.78k]
  |  Branch (368:45): [True: 551, False: 232]
  ------------------
  369|    551|                        {
  370|    551|                            return OpCode::XOR;
  371|    551|                        }
  372|  1.78k|                        break;
  373|   125k|                }
  374|  16.1k|                break;
  375|   125k|            }
  376|       |
  377|       |            // 4 character OpCodes
  378|  66.6k|            case 4: {
  ------------------
  |  Branch (378:13): [True: 66.6k, False: 183k]
  ------------------
  379|  66.6k|                char c1 = token[0];
  380|  66.6k|                char c2 = token[1];
  381|  66.6k|                char c3 = token[2];
  382|  66.6k|                char c4 = token[3];
  383|       |
  384|  66.6k|                switch (c1)
  ------------------
  |  Branch (384:25): [True: 7.92k, False: 58.7k]
  ------------------
  385|  66.6k|                {
  386|  12.0k|                    case 'A':
  ------------------
  |  Branch (386:21): [True: 12.0k, False: 54.5k]
  ------------------
  387|  13.1k|                    case 'a':
  ------------------
  |  Branch (387:21): [True: 1.09k, False: 65.5k]
  ------------------
  388|  13.1k|                        switch (c2)
  ------------------
  |  Branch (388:33): [True: 250, False: 12.9k]
  ------------------
  389|  13.1k|                        {
  390|  8.50k|                            case 'D':
  ------------------
  |  Branch (390:29): [True: 8.50k, False: 4.66k]
  ------------------
  391|  9.65k|                            case 'd':
  ------------------
  |  Branch (391:29): [True: 1.15k, False: 12.0k]
  ------------------
  392|  9.65k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (392:37): [True: 9.47k, False: 173]
  ------------------
  393|  9.47k|                                {
  394|  9.47k|                                    switch (c4)
  ------------------
  |  Branch (394:45): [True: 554, False: 8.92k]
  ------------------
  395|  9.47k|                                    {
  396|  1.19k|                                        case 'D':
  ------------------
  |  Branch (396:41): [True: 1.19k, False: 8.28k]
  ------------------
  397|  1.25k|                                        case 'd':
  ------------------
  |  Branch (397:41): [True: 62, False: 9.41k]
  ------------------
  398|  1.25k|                                            return OpCode::ADDD;
  399|       |
  400|  1.48k|                                        case 'F':
  ------------------
  |  Branch (400:41): [True: 1.48k, False: 7.99k]
  ------------------
  401|  1.70k|                                        case 'f':
  ------------------
  |  Branch (401:41): [True: 218, False: 9.26k]
  ------------------
  402|  1.70k|                                            return OpCode::ADDF;
  403|       |
  404|  4.57k|                                        case 'I':
  ------------------
  |  Branch (404:41): [True: 4.57k, False: 4.90k]
  ------------------
  405|  4.66k|                                        case 'i':
  ------------------
  |  Branch (405:41): [True: 86, False: 9.39k]
  ------------------
  406|  4.66k|                                            return OpCode::ADDI;
  407|       |
  408|  1.16k|                                        case 'U':
  ------------------
  |  Branch (408:41): [True: 1.16k, False: 8.31k]
  ------------------
  409|  1.29k|                                        case 'u':
  ------------------
  |  Branch (409:41): [True: 132, False: 9.34k]
  ------------------
  410|  1.29k|                                            return OpCode::ADDU;
  411|  9.47k|                                    }
  412|  9.47k|                                }
  413|    727|                                break;
  414|       |
  415|  3.01k|                            case 'N':
  ------------------
  |  Branch (415:29): [True: 3.01k, False: 10.1k]
  ------------------
  416|  3.26k|                            case 'n':
  ------------------
  |  Branch (416:29): [True: 243, False: 12.9k]
  ------------------
  417|  3.26k|                                if (ice(c3, 'D') && ice(c4, 'I'))
  ------------------
  |  Branch (417:37): [True: 3.17k, False: 92]
  |  Branch (417:37): [True: 3.01k, False: 245]
  |  Branch (417:53): [True: 3.01k, False: 153]
  ------------------
  418|  3.01k|                                {
  419|  3.01k|                                    return OpCode::ANDI;
  420|  3.01k|                                }
  421|       |
  422|    245|                                break;
  423|  13.1k|                        }
  424|  1.22k|                        break;
  425|       |
  426|  1.59k|                    case 'B':
  ------------------
  |  Branch (426:21): [True: 1.59k, False: 65.0k]
  ------------------
  427|  5.72k|                    case 'b':
  ------------------
  |  Branch (427:21): [True: 4.13k, False: 62.5k]
  ------------------
  428|  5.72k|                        switch (c2)
  ------------------
  |  Branch (428:33): [True: 670, False: 5.05k]
  ------------------
  429|  5.72k|                        {
  430|    106|                            case 'E':
  ------------------
  |  Branch (430:29): [True: 106, False: 5.62k]
  ------------------
  431|    602|                            case 'e':
  ------------------
  |  Branch (431:29): [True: 496, False: 5.23k]
  ------------------
  432|    602|                                if (ice(c3, 'Q') && ice(c4, 'Z'))
  ------------------
  |  Branch (432:37): [True: 472, False: 130]
  |  Branch (432:37): [True: 234, False: 368]
  |  Branch (432:53): [True: 234, False: 238]
  ------------------
  433|    234|                                {
  434|    234|                                    return OpCode::BEQZ;
  435|    234|                                }
  436|    368|                                break;
  437|       |
  438|  1.28k|                            case 'F':
  ------------------
  |  Branch (438:29): [True: 1.28k, False: 4.44k]
  ------------------
  439|  2.67k|                            case 'f':
  ------------------
  |  Branch (439:29): [True: 1.38k, False: 4.34k]
  ------------------
  440|  2.67k|                                if (ice(c3, 'P'))
  ------------------
  |  Branch (440:37): [True: 2.37k, False: 293]
  ------------------
  441|  2.37k|                                {
  442|  2.37k|                                    if (ice(c4, 'F'))
  ------------------
  |  Branch (442:41): [True: 1.16k, False: 1.21k]
  ------------------
  443|  1.16k|                                    {
  444|  1.16k|                                        return OpCode::BFPF;
  445|  1.16k|                                    }
  446|  1.21k|                                    else if (ice(c4, 'T'))
  ------------------
  |  Branch (446:46): [True: 870, False: 345]
  ------------------
  447|    870|                                    {
  448|    870|                                        return OpCode::BFPT;
  449|    870|                                    }
  450|  2.37k|                                }
  451|    638|                                break;
  452|       |
  453|  1.65k|                            case 'N':
  ------------------
  |  Branch (453:29): [True: 1.65k, False: 4.06k]
  ------------------
  454|  1.78k|                            case 'n':
  ------------------
  |  Branch (454:29): [True: 126, False: 5.60k]
  ------------------
  455|  1.78k|                                if (ice(c3, 'E') && ice(c4, 'Z'))
  ------------------
  |  Branch (455:37): [True: 1.54k, False: 240]
  |  Branch (455:37): [True: 965, False: 820]
  |  Branch (455:53): [True: 965, False: 580]
  ------------------
  456|    965|                                {
  457|    965|                                    return OpCode::BNEZ;
  458|    965|                                }
  459|  5.72k|                        }
  460|  2.49k|                        break;
  461|       |
  462|  2.49k|                    case 'D':
  ------------------
  |  Branch (462:21): [True: 1.70k, False: 64.9k]
  ------------------
  463|  3.80k|                    case 'd':
  ------------------
  |  Branch (463:21): [True: 2.10k, False: 64.5k]
  ------------------
  464|  3.80k|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (464:29): [True: 3.12k, False: 685]
  |  Branch (464:29): [True: 2.55k, False: 1.25k]
  |  Branch (464:45): [True: 2.55k, False: 567]
  ------------------
  465|  2.55k|                        {
  466|  2.55k|                            switch (c4)
  ------------------
  |  Branch (466:37): [True: 367, False: 2.18k]
  ------------------
  467|  2.55k|                            {
  468|    391|                                case 'D':
  ------------------
  |  Branch (468:33): [True: 391, False: 2.16k]
  ------------------
  469|    560|                                case 'd':
  ------------------
  |  Branch (469:33): [True: 169, False: 2.38k]
  ------------------
  470|    560|                                    return OpCode::DIVD;
  471|       |
  472|    577|                                case 'F':
  ------------------
  |  Branch (472:33): [True: 577, False: 1.97k]
  ------------------
  473|    702|                                case 'f':
  ------------------
  |  Branch (473:33): [True: 125, False: 2.42k]
  ------------------
  474|    702|                                    return OpCode::DIVF;
  475|       |
  476|    202|                                case 'I':
  ------------------
  |  Branch (476:33): [True: 202, False: 2.35k]
  ------------------
  477|    593|                                case 'i':
  ------------------
  |  Branch (477:33): [True: 391, False: 2.16k]
  ------------------
  478|    593|                                    return OpCode::DIVI;
  479|       |
  480|    160|                                case 'U':
  ------------------
  |  Branch (480:33): [True: 160, False: 2.39k]
  ------------------
  481|    332|                                case 'u':
  ------------------
  |  Branch (481:33): [True: 172, False: 2.38k]
  ------------------
  482|    332|                                    return OpCode::DIVU;
  483|  2.55k|                            }
  484|  2.55k|                        }
  485|  1.61k|                        break;
  486|       |
  487|  1.61k|                    case 'H':
  ------------------
  |  Branch (487:21): [True: 1.49k, False: 65.1k]
  ------------------
  488|  2.08k|                    case 'h':
  ------------------
  |  Branch (488:21): [True: 588, False: 66.0k]
  ------------------
  489|  2.08k|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (489:29): [True: 1.88k, False: 206]
  |  Branch (489:29): [True: 1.55k, False: 531]
  |  Branch (489:45): [True: 1.77k, False: 106]
  |  Branch (489:61): [True: 1.55k, False: 219]
  ------------------
  490|  1.55k|                        {
  491|  1.55k|                            return OpCode::HALT;
  492|  1.55k|                        }
  493|    531|                        break;
  494|       |
  495|  3.30k|                    case 'J':
  ------------------
  |  Branch (495:21): [True: 3.30k, False: 63.3k]
  ------------------
  496|  5.32k|                    case 'j':
  ------------------
  |  Branch (496:21): [True: 2.02k, False: 64.6k]
  ------------------
  497|  5.32k|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'R'))
  ------------------
  |  Branch (497:29): [True: 5.05k, False: 268]
  |  Branch (497:29): [True: 3.33k, False: 1.98k]
  |  Branch (497:45): [True: 4.48k, False: 568]
  |  Branch (497:61): [True: 3.33k, False: 1.15k]
  ------------------
  498|  3.33k|                        {
  499|  3.33k|                            return OpCode::JALR;
  500|  3.33k|                        }
  501|  1.98k|                        break;
  502|       |
  503|  3.86k|                    case 'M':
  ------------------
  |  Branch (503:21): [True: 3.86k, False: 62.7k]
  ------------------
  504|  4.93k|                    case 'm':
  ------------------
  |  Branch (504:21): [True: 1.06k, False: 65.5k]
  ------------------
  505|  4.93k|                        if (ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (505:29): [True: 3.23k, False: 1.69k]
  |  Branch (505:29): [True: 2.24k, False: 2.68k]
  |  Branch (505:45): [True: 2.24k, False: 995]
  ------------------
  506|  2.24k|                        {
  507|  2.24k|                            if (ice(c4, 'D'))
  ------------------
  |  Branch (507:33): [True: 349, False: 1.89k]
  ------------------
  508|    349|                            {
  509|    349|                                return OpCode::MOVD;
  510|    349|                            }
  511|  1.89k|                            else if (ice(c4, 'F'))
  ------------------
  |  Branch (511:38): [True: 312, False: 1.58k]
  ------------------
  512|    312|                            {
  513|    312|                                return OpCode::MOVF;
  514|    312|                            }
  515|  2.24k|                        }
  516|  2.68k|                        else if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (516:34): [True: 1.10k, False: 1.58k]
  |  Branch (516:34): [True: 577, False: 2.11k]
  |  Branch (516:50): [True: 777, False: 328]
  |  Branch (516:66): [True: 577, False: 200]
  ------------------
  517|    577|                        {
  518|    577|                            return OpCode::MULT;
  519|    577|                        }
  520|  3.69k|                        break;
  521|       |
  522|  18.5k|                    case 'S':
  ------------------
  |  Branch (522:21): [True: 18.5k, False: 48.0k]
  ------------------
  523|  20.8k|                    case 's':
  ------------------
  |  Branch (523:21): [True: 2.31k, False: 64.3k]
  ------------------
  524|  20.8k|                        switch (c2)
  ------------------
  |  Branch (524:33): [True: 483, False: 20.3k]
  ------------------
  525|  20.8k|                        {
  526|  1.50k|                            case 'E':
  ------------------
  |  Branch (526:29): [True: 1.50k, False: 19.3k]
  ------------------
  527|  2.06k|                            case 'e':
  ------------------
  |  Branch (527:29): [True: 561, False: 20.3k]
  ------------------
  528|  2.06k|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (528:37): [True: 1.77k, False: 290]
  ------------------
  529|  1.77k|                                {
  530|  1.77k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (530:41): [True: 822, False: 951]
  ------------------
  531|    822|                                    {
  532|    822|                                        return OpCode::SEQI;
  533|    822|                                    }
  534|    951|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (534:46): [True: 863, False: 88]
  ------------------
  535|    863|                                    {
  536|    863|                                        return OpCode::SEQU;
  537|    863|                                    }
  538|  1.77k|                                }
  539|    378|                                break;
  540|       |
  541|  3.25k|                            case 'G':
  ------------------
  |  Branch (541:29): [True: 3.25k, False: 17.6k]
  ------------------
  542|  4.68k|                            case 'g':
  ------------------
  |  Branch (542:29): [True: 1.43k, False: 19.4k]
  ------------------
  543|  4.68k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (543:37): [True: 2.94k, False: 1.74k]
  ------------------
  544|  2.94k|                                {
  545|  2.94k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (545:41): [True: 2.17k, False: 762]
  ------------------
  546|  2.17k|                                    {
  547|  2.17k|                                        return OpCode::SGEI;
  548|  2.17k|                                    }
  549|    762|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (549:46): [True: 573, False: 189]
  ------------------
  550|    573|                                    {
  551|    573|                                        return OpCode::SGEU;
  552|    573|                                    }
  553|  2.94k|                                }
  554|  1.74k|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (554:42): [True: 1.59k, False: 154]
  ------------------
  555|  1.59k|                                {
  556|  1.59k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (556:41): [True: 267, False: 1.32k]
  ------------------
  557|    267|                                    {
  558|    267|                                        return OpCode::SGTI;
  559|    267|                                    }
  560|  1.32k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (560:46): [True: 621, False: 703]
  ------------------
  561|    621|                                    {
  562|    621|                                        return OpCode::SGTU;
  563|    621|                                    }
  564|  1.59k|                                }
  565|  1.04k|                                break;
  566|       |
  567|  1.88k|                            case 'L':
  ------------------
  |  Branch (567:29): [True: 1.88k, False: 18.9k]
  ------------------
  568|  3.84k|                            case 'l':
  ------------------
  |  Branch (568:29): [True: 1.96k, False: 18.9k]
  ------------------
  569|  3.84k|                                switch (c3)
  ------------------
  |  Branch (569:41): [True: 230, False: 3.61k]
  ------------------
  570|  3.84k|                                {
  571|    372|                                    case 'A':
  ------------------
  |  Branch (571:37): [True: 372, False: 3.47k]
  ------------------
  572|    635|                                    case 'a':
  ------------------
  |  Branch (572:37): [True: 263, False: 3.58k]
  ------------------
  573|    635|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (573:45): [True: 457, False: 178]
  ------------------
  574|    457|                                        {
  575|    457|                                            return OpCode::SLAI;
  576|    457|                                        }
  577|    178|                                        break;
  578|       |
  579|    389|                                    case 'E':
  ------------------
  |  Branch (579:37): [True: 389, False: 3.45k]
  ------------------
  580|  1.00k|                                    case 'e':
  ------------------
  |  Branch (580:37): [True: 615, False: 3.23k]
  ------------------
  581|  1.00k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (581:45): [True: 345, False: 659]
  ------------------
  582|    345|                                        {
  583|    345|                                            return OpCode::SLEI;
  584|    345|                                        }
  585|    659|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (585:50): [True: 309, False: 350]
  ------------------
  586|    309|                                        {
  587|    309|                                            return OpCode::SLEU;
  588|    309|                                        }
  589|    350|                                        break;
  590|       |
  591|    350|                                    case 'L':
  ------------------
  |  Branch (591:37): [True: 214, False: 3.63k]
  ------------------
  592|    847|                                    case 'l':
  ------------------
  |  Branch (592:37): [True: 633, False: 3.21k]
  ------------------
  593|    847|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (593:45): [True: 536, False: 311]
  ------------------
  594|    536|                                        {
  595|    536|                                            return OpCode::SLLI;
  596|    536|                                        }
  597|    311|                                        break;
  598|       |
  599|    855|                                    case 'T':
  ------------------
  |  Branch (599:37): [True: 855, False: 2.99k]
  ------------------
  600|  1.12k|                                    case 't':
  ------------------
  |  Branch (600:37): [True: 274, False: 3.57k]
  ------------------
  601|  1.12k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (601:45): [True: 601, False: 528]
  ------------------
  602|    601|                                        {
  603|    601|                                            return OpCode::SLTI;
  604|    601|                                        }
  605|    528|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (605:50): [True: 360, False: 168]
  ------------------
  606|    360|                                        {
  607|    360|                                            return OpCode::SLTU;
  608|    360|                                        }
  609|    168|                                        break;
  610|  3.84k|                                }
  611|       |
  612|  1.66k|                            case 'N':
  ------------------
  |  Branch (612:29): [True: 423, False: 20.4k]
  ------------------
  613|  1.97k|                            case 'n':
  ------------------
  |  Branch (613:29): [True: 314, False: 20.5k]
  ------------------
  614|  1.97k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (614:37): [True: 1.03k, False: 937]
  ------------------
  615|  1.03k|                                {
  616|  1.03k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (616:41): [True: 408, False: 629]
  ------------------
  617|    408|                                    {
  618|    408|                                        return OpCode::SNEI;
  619|    408|                                    }
  620|    629|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (620:46): [True: 271, False: 358]
  ------------------
  621|    271|                                    {
  622|    271|                                        return OpCode::SNEU;
  623|    271|                                    }
  624|  1.03k|                                }
  625|  1.29k|                                break;
  626|       |
  627|  3.35k|                            case 'R':
  ------------------
  |  Branch (627:29): [True: 3.35k, False: 17.5k]
  ------------------
  628|  3.72k|                            case 'r':
  ------------------
  |  Branch (628:29): [True: 365, False: 20.5k]
  ------------------
  629|  3.72k|                                if (ice(c3, 'A') && ice(c4, 'I'))
  ------------------
  |  Branch (629:37): [True: 882, False: 2.84k]
  |  Branch (629:37): [True: 666, False: 3.05k]
  |  Branch (629:53): [True: 666, False: 216]
  ------------------
  630|    666|                                {
  631|    666|                                    return OpCode::SRAI;
  632|    666|                                }
  633|  3.05k|                                else if (ice(c3, 'L') && ice(c4, 'I'))
  ------------------
  |  Branch (633:42): [True: 2.69k, False: 359]
  |  Branch (633:42): [True: 2.62k, False: 436]
  |  Branch (633:58): [True: 2.62k, False: 77]
  ------------------
  634|  2.62k|                                {
  635|  2.62k|                                    return OpCode::SRLI;
  636|  2.62k|                                }
  637|    436|                                break;
  638|       |
  639|  4.80k|                            case 'U':
  ------------------
  |  Branch (639:29): [True: 4.80k, False: 16.0k]
  ------------------
  640|  5.34k|                            case 'u':
  ------------------
  |  Branch (640:29): [True: 542, False: 20.3k]
  ------------------
  641|  5.34k|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (641:37): [True: 5.08k, False: 259]
  ------------------
  642|  5.08k|                                {
  643|  5.08k|                                    switch (c4)
  ------------------
  |  Branch (643:45): [True: 228, False: 4.86k]
  ------------------
  644|  5.08k|                                    {
  645|    617|                                        case 'D':
  ------------------
  |  Branch (645:41): [True: 617, False: 4.47k]
  ------------------
  646|    704|                                        case 'd':
  ------------------
  |  Branch (646:41): [True: 87, False: 5.00k]
  ------------------
  647|    704|                                            return OpCode::SUBD;
  648|       |
  649|    717|                                        case 'F':
  ------------------
  |  Branch (649:41): [True: 717, False: 4.37k]
  ------------------
  650|    839|                                        case 'f':
  ------------------
  |  Branch (650:41): [True: 122, False: 4.96k]
  ------------------
  651|    839|                                            return OpCode::SUBF;
  652|       |
  653|    615|                                        case 'I':
  ------------------
  |  Branch (653:41): [True: 615, False: 4.47k]
  ------------------
  654|    749|                                        case 'i':
  ------------------
  |  Branch (654:41): [True: 134, False: 4.95k]
  ------------------
  655|    749|                                            return OpCode::SUBI;
  656|       |
  657|  2.23k|                                        case 'U':
  ------------------
  |  Branch (657:41): [True: 2.23k, False: 2.85k]
  ------------------
  658|  2.56k|                                        case 'u':
  ------------------
  |  Branch (658:41): [True: 333, False: 4.75k]
  ------------------
  659|  2.56k|                                            return OpCode::SUBU;
  660|  5.08k|                                    }
  661|  5.08k|                                }
  662|    487|                                break;
  663|  20.8k|                        }
  664|  4.12k|                        break;
  665|       |
  666|  4.12k|                    case 'T':
  ------------------
  |  Branch (666:21): [True: 333, False: 66.3k]
  ------------------
  667|    923|                    case 't':
  ------------------
  |  Branch (667:21): [True: 590, False: 66.0k]
  ------------------
  668|    923|                        if (ice(c2, 'R') && ice(c3, 'A') && ice(c4, 'P'))
  ------------------
  |  Branch (668:29): [True: 749, False: 174]
  |  Branch (668:29): [True: 360, False: 563]
  |  Branch (668:45): [True: 568, False: 181]
  |  Branch (668:61): [True: 360, False: 208]
  ------------------
  669|    360|                        {
  670|    360|                            return OpCode::TRAP;
  671|    360|                        }
  672|    563|                        break;
  673|    563|                    case 'X':
  ------------------
  |  Branch (673:21): [True: 179, False: 66.4k]
  ------------------
  674|  1.87k|                    case 'x':
  ------------------
  |  Branch (674:21): [True: 1.69k, False: 64.9k]
  ------------------
  675|  1.87k|                        if (ice(c2, 'O') && ice(c3, 'R') && ice(c4, 'I'))
  ------------------
  |  Branch (675:29): [True: 1.14k, False: 729]
  |  Branch (675:29): [True: 615, False: 1.26k]
  |  Branch (675:45): [True: 938, False: 210]
  |  Branch (675:61): [True: 615, False: 323]
  ------------------
  676|    615|                        {
  677|    615|                            return OpCode::XORI;
  678|    615|                        }
  679|  1.26k|                        break;
  680|  66.6k|                }
  681|  25.4k|                break;
  682|  66.6k|            }
  683|       |
  684|       |            // 5 character OpCodes
  685|  25.4k|            case 5: {
  ------------------
  |  Branch (685:13): [True: 9.65k, False: 240k]
  ------------------
  686|  9.65k|                char c1 = token[0];
  687|  9.65k|                char c2 = token[1];
  688|  9.65k|                char c3 = token[2];
  689|  9.65k|                char c4 = token[3];
  690|  9.65k|                char c5 = token[4];
  691|       |
  692|  9.65k|                switch (c1)
  ------------------
  |  Branch (692:25): [True: 1.15k, False: 8.49k]
  ------------------
  693|  9.65k|                {
  694|  1.45k|                    case 'A':
  ------------------
  |  Branch (694:21): [True: 1.45k, False: 8.19k]
  ------------------
  695|  1.45k|                    case 'a':
  ------------------
  |  Branch (695:21): [True: 0, False: 9.65k]
  ------------------
  696|  1.45k|                        if (ice(c2, 'D') && ice(c3, 'D') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (696:29): [True: 1.45k, False: 0]
  |  Branch (696:29): [True: 1.45k, False: 0]
  |  Branch (696:45): [True: 1.45k, False: 0]
  |  Branch (696:61): [True: 1.45k, False: 0]
  |  Branch (696:77): [True: 1.45k, False: 0]
  ------------------
  697|  1.45k|                        {
  698|  1.45k|                            return OpCode::ADDUI;
  699|  1.45k|                        }
  700|      0|                        break;
  701|       |
  702|    586|                    case 'D':
  ------------------
  |  Branch (702:21): [True: 586, False: 9.06k]
  ------------------
  703|    586|                    case 'd':
  ------------------
  |  Branch (703:21): [True: 0, False: 9.65k]
  ------------------
  704|    586|                        if (ice(c2, 'I') && ice(c3, 'V') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (704:29): [True: 586, False: 0]
  |  Branch (704:29): [True: 586, False: 0]
  |  Branch (704:45): [True: 586, False: 0]
  |  Branch (704:61): [True: 586, False: 0]
  |  Branch (704:77): [True: 586, False: 0]
  ------------------
  705|    586|                        {
  706|    586|                            return OpCode::DIVUI;
  707|    586|                        }
  708|      0|                        break;
  709|       |
  710|  3.88k|                    case 'M':
  ------------------
  |  Branch (710:21): [True: 3.88k, False: 5.76k]
  ------------------
  711|  3.88k|                    case 'm':
  ------------------
  |  Branch (711:21): [True: 0, False: 9.65k]
  ------------------
  712|  3.88k|                        if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (712:29): [True: 3.88k, False: 0]
  |  Branch (712:29): [True: 3.88k, False: 0]
  |  Branch (712:45): [True: 3.88k, False: 0]
  |  Branch (712:61): [True: 3.88k, False: 0]
  ------------------
  713|  3.88k|                        {
  714|  3.88k|                            switch (c5)
  ------------------
  |  Branch (714:37): [True: 0, False: 3.88k]
  ------------------
  715|  3.88k|                            {
  716|    424|                                case 'D':
  ------------------
  |  Branch (716:33): [True: 424, False: 3.46k]
  ------------------
  717|    424|                                case 'd':
  ------------------
  |  Branch (717:33): [True: 0, False: 3.88k]
  ------------------
  718|    424|                                    return OpCode::MULTD;
  719|       |
  720|  1.28k|                                case 'F':
  ------------------
  |  Branch (720:33): [True: 1.28k, False: 2.60k]
  ------------------
  721|  1.28k|                                case 'f':
  ------------------
  |  Branch (721:33): [True: 0, False: 3.88k]
  ------------------
  722|  1.28k|                                    return OpCode::MULTF;
  723|       |
  724|  1.36k|                                case 'I':
  ------------------
  |  Branch (724:33): [True: 1.36k, False: 2.51k]
  ------------------
  725|  1.36k|                                case 'i':
  ------------------
  |  Branch (725:33): [True: 0, False: 3.88k]
  ------------------
  726|  1.36k|                                    return OpCode::MULTI;
  727|       |
  728|    810|                                case 'U':
  ------------------
  |  Branch (728:33): [True: 810, False: 3.07k]
  ------------------
  729|    810|                                case 'u':
  ------------------
  |  Branch (729:33): [True: 0, False: 3.88k]
  ------------------
  730|    810|                                    return OpCode::MULTU;
  731|  3.88k|                            }
  732|  3.88k|                        }
  733|      0|                        break;
  734|       |
  735|  2.57k|                    case 'S':
  ------------------
  |  Branch (735:21): [True: 2.57k, False: 7.07k]
  ------------------
  736|  2.57k|                    case 's':
  ------------------
  |  Branch (736:21): [True: 0, False: 9.65k]
  ------------------
  737|  2.57k|                        switch (c2)
  ------------------
  |  Branch (737:33): [True: 0, False: 2.57k]
  ------------------
  738|  2.57k|                        {
  739|    679|                            case 'E':
  ------------------
  |  Branch (739:29): [True: 679, False: 1.89k]
  ------------------
  740|    679|                            case 'e':
  ------------------
  |  Branch (740:29): [True: 0, False: 2.57k]
  ------------------
  741|    679|                                if (ice(c3, 'Q') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (741:37): [True: 679, False: 0]
  |  Branch (741:37): [True: 679, False: 0]
  |  Branch (741:53): [True: 679, False: 0]
  |  Branch (741:69): [True: 679, False: 0]
  ------------------
  742|    679|                                {
  743|    679|                                    return OpCode::SEQUI;
  744|    679|                                }
  745|      0|                                break;
  746|       |
  747|  1.04k|                            case 'G':
  ------------------
  |  Branch (747:29): [True: 1.04k, False: 1.53k]
  ------------------
  748|  1.04k|                            case 'g':
  ------------------
  |  Branch (748:29): [True: 0, False: 2.57k]
  ------------------
  749|  1.04k|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (749:37): [True: 681, False: 363]
  |  Branch (749:37): [True: 681, False: 363]
  |  Branch (749:53): [True: 681, False: 0]
  |  Branch (749:69): [True: 681, False: 0]
  ------------------
  750|    681|                                {
  751|    681|                                    return OpCode::SGEUI;
  752|    681|                                }
  753|    363|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (753:42): [True: 363, False: 0]
  |  Branch (753:42): [True: 363, False: 0]
  |  Branch (753:58): [True: 363, False: 0]
  |  Branch (753:74): [True: 363, False: 0]
  ------------------
  754|    363|                                {
  755|    363|                                    return OpCode::SGTUI;
  756|    363|                                }
  757|      0|                                break;
  758|       |
  759|    472|                            case 'L':
  ------------------
  |  Branch (759:29): [True: 472, False: 2.10k]
  ------------------
  760|    472|                            case 'l':
  ------------------
  |  Branch (760:29): [True: 0, False: 2.57k]
  ------------------
  761|    472|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (761:37): [True: 103, False: 369]
  |  Branch (761:37): [True: 103, False: 369]
  |  Branch (761:53): [True: 103, False: 0]
  |  Branch (761:69): [True: 103, False: 0]
  ------------------
  762|    103|                                {
  763|    103|                                    return OpCode::SLEUI;
  764|    103|                                }
  765|    369|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (765:42): [True: 369, False: 0]
  |  Branch (765:42): [True: 369, False: 0]
  |  Branch (765:58): [True: 369, False: 0]
  |  Branch (765:74): [True: 369, False: 0]
  ------------------
  766|    369|                                {
  767|    369|                                    return OpCode::SLTUI;
  768|    369|                                }
  769|      0|                                break;
  770|       |
  771|    139|                            case 'N':
  ------------------
  |  Branch (771:29): [True: 139, False: 2.43k]
  ------------------
  772|    139|                            case 'n':
  ------------------
  |  Branch (772:29): [True: 0, False: 2.57k]
  ------------------
  773|    139|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (773:37): [True: 139, False: 0]
  |  Branch (773:37): [True: 139, False: 0]
  |  Branch (773:53): [True: 139, False: 0]
  |  Branch (773:69): [True: 139, False: 0]
  ------------------
  774|    139|                                {
  775|    139|                                    return OpCode::SNEUI;
  776|    139|                                }
  777|      0|                                break;
  778|       |
  779|    242|                            case 'U':
  ------------------
  |  Branch (779:29): [True: 242, False: 2.33k]
  ------------------
  780|    242|                            case 'u':
  ------------------
  |  Branch (780:29): [True: 0, False: 2.57k]
  ------------------
  781|    242|                                if (ice(c3, 'B') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (781:37): [True: 242, False: 0]
  |  Branch (781:37): [True: 242, False: 0]
  |  Branch (781:53): [True: 242, False: 0]
  |  Branch (781:69): [True: 242, False: 0]
  ------------------
  782|    242|                                {
  783|    242|                                    return OpCode::SUBUI;
  784|    242|                                }
  785|      0|                                break;
  786|  2.57k|                        }
  787|       |
  788|      0|                        break;
  789|  9.65k|                }
  790|       |
  791|  1.15k|                break;
  792|  9.65k|            }
  793|       |
  794|       |            // 6 character OpCodes
  795|  1.61k|            case 6: {
  ------------------
  |  Branch (795:13): [True: 1.61k, False: 248k]
  ------------------
  796|  1.61k|                char c1 = token[0];
  797|  1.61k|                char c2 = token[1];
  798|  1.61k|                char c3 = token[2];
  799|  1.61k|                char c4 = token[3];
  800|  1.61k|                char c5 = token[4];
  801|  1.61k|                char c6 = token[5];
  802|       |
  803|  1.61k|                if (ice(c1, 'C') && ice(c2, 'V') && ice(c3, 'T'))
  ------------------
  |  Branch (803:21): [True: 1.24k, False: 371]
  |  Branch (803:21): [True: 1.24k, False: 371]
  |  Branch (803:37): [True: 1.24k, False: 0]
  |  Branch (803:53): [True: 1.24k, False: 0]
  ------------------
  804|  1.24k|                {
  805|  1.24k|                    switch (c4)
  ------------------
  |  Branch (805:29): [True: 0, False: 1.24k]
  ------------------
  806|  1.24k|                    {
  807|    376|                        case 'D':
  ------------------
  |  Branch (807:25): [True: 376, False: 865]
  ------------------
  808|    376|                        case 'd':
  ------------------
  |  Branch (808:25): [True: 0, False: 1.24k]
  ------------------
  809|    376|                            if (c5 == '2')
  ------------------
  |  Branch (809:33): [True: 376, False: 0]
  ------------------
  810|    376|                            {
  811|    376|                                if (ice(c6, 'F'))
  ------------------
  |  Branch (811:37): [True: 144, False: 232]
  ------------------
  812|    144|                                {
  813|    144|                                    return OpCode::CVTD2F;
  814|    144|                                }
  815|    232|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (815:42): [True: 232, False: 0]
  ------------------
  816|    232|                                {
  817|    232|                                    return OpCode::CVTD2I;
  818|    232|                                }
  819|    376|                            }
  820|      0|                            break;
  821|       |
  822|    259|                        case 'F':
  ------------------
  |  Branch (822:25): [True: 259, False: 982]
  ------------------
  823|    259|                        case 'f':
  ------------------
  |  Branch (823:25): [True: 0, False: 1.24k]
  ------------------
  824|    259|                            if (c5 == '2')
  ------------------
  |  Branch (824:33): [True: 259, False: 0]
  ------------------
  825|    259|                            {
  826|    259|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (826:37): [True: 226, False: 33]
  ------------------
  827|    226|                                {
  828|    226|                                    return OpCode::CVTF2D;
  829|    226|                                }
  830|     33|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (830:42): [True: 33, False: 0]
  ------------------
  831|     33|                                {
  832|     33|                                    return OpCode::CVTF2I;
  833|     33|                                }
  834|    259|                            }
  835|      0|                            break;
  836|       |
  837|    606|                        case 'I':
  ------------------
  |  Branch (837:25): [True: 606, False: 635]
  ------------------
  838|    606|                        case 'i':
  ------------------
  |  Branch (838:25): [True: 0, False: 1.24k]
  ------------------
  839|    606|                            if (c5 == '2')
  ------------------
  |  Branch (839:33): [True: 606, False: 0]
  ------------------
  840|    606|                            {
  841|    606|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (841:37): [True: 448, False: 158]
  ------------------
  842|    448|                                {
  843|    448|                                    return OpCode::CVTI2D;
  844|    448|                                }
  845|    158|                                else if (ice(c6, 'F'))
  ------------------
  |  Branch (845:42): [True: 158, False: 0]
  ------------------
  846|    158|                                {
  847|    158|                                    return OpCode::CVTI2F;
  848|    158|                                }
  849|    606|                            }
  850|  1.24k|                    }
  851|  1.24k|                }
  852|    371|                else if (ice(c1, 'M') && ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T') &&
  ------------------
  |  Branch (852:26): [True: 104, False: 267]
  |  Branch (852:26): [True: 104, False: 267]
  |  Branch (852:42): [True: 104, False: 0]
  |  Branch (852:58): [True: 104, False: 0]
  |  Branch (852:74): [True: 104, False: 0]
  ------------------
  853|    371|                         ice(c5, 'U') && ice(c6, 'I'))
  ------------------
  |  Branch (853:26): [True: 104, False: 0]
  |  Branch (853:42): [True: 104, False: 0]
  ------------------
  854|    104|                {
  855|    104|                    return OpCode::MULTUI;
  856|    104|                }
  857|    267|                break;
  858|  1.61k|            }
  859|       |
  860|       |            // 7 character OpCodes
  861|  1.88k|            case 7: {
  ------------------
  |  Branch (861:13): [True: 1.88k, False: 247k]
  ------------------
  862|  1.88k|                char c1 = token[0];
  863|  1.88k|                char c2 = token[1];
  864|  1.88k|                char c3 = token[2];
  865|  1.88k|                char c4 = token[3];
  866|  1.88k|                char c5 = token[4];
  867|  1.88k|                char c6 = token[5];
  868|  1.88k|                char c7 = token[6];
  869|       |
  870|  1.88k|                if (ice(c1, 'M') && ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (870:21): [True: 1.62k, False: 256]
  |  Branch (870:21): [True: 1.62k, False: 256]
  |  Branch (870:37): [True: 1.62k, False: 0]
  |  Branch (870:53): [True: 1.62k, False: 0]
  ------------------
  871|  1.62k|                {
  872|  1.62k|                    if (ice(c4, 'I') && c5 == '2' && ice(c6, 'F') && ice(c7, 'P'))
  ------------------
  |  Branch (872:25): [True: 1.23k, False: 386]
  |  Branch (872:25): [True: 1.23k, False: 386]
  |  Branch (872:41): [True: 1.23k, False: 0]
  |  Branch (872:54): [True: 1.23k, False: 0]
  |  Branch (872:70): [True: 1.23k, False: 0]
  ------------------
  873|  1.23k|                    {
  874|  1.23k|                        return OpCode::MOVI2FP;
  875|  1.23k|                    }
  876|    386|                    else if (ice(c4, 'F') && ice(c5, 'P') && c6 == '2' && ice(c7, 'I'))
  ------------------
  |  Branch (876:30): [True: 386, False: 0]
  |  Branch (876:30): [True: 386, False: 0]
  |  Branch (876:46): [True: 386, False: 0]
  |  Branch (876:62): [True: 386, False: 0]
  |  Branch (876:75): [True: 386, False: 0]
  ------------------
  877|    386|                    {
  878|    386|                        return OpCode::MOVFP2I;
  879|    386|                    }
  880|  1.62k|                }
  881|    256|                break;
  882|  1.88k|            }
  883|       |
  884|  18.0k|            default: {
  ------------------
  |  Branch (884:13): [True: 18.0k, False: 231k]
  ------------------
  885|  18.0k|                break;
  886|  1.88k|            }
  887|   249k|        }
  888|       |
  889|       |        // None found
  890|  77.2k|        return OpCode::NONE;
  891|   249k|    }
_ZN3dlx3iceEcc:
   17|   398k|    {
   18|   398k|        constexpr const char diff = 'a' - 'A';
   19|   398k|        return (c == t) || (c == t + diff);
  ------------------
  |  Branch (19:16): [True: 300k, False: 97.8k]
  |  Branch (19:28): [True: 35.5k, False: 62.2k]
  ------------------
   20|   398k|    }

_ZN3dlx10ParseErrorC2Ev:
   20|   273k|    {}
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorEmmNS_12ArgumentTypeES0_:
  192|  3.58k|    {
  193|  3.58k|        ParseError err;
  194|       |
  195|  3.58k|        err.m_Type                                 = ParseError::Type::UnexpectedArgumentType;
  196|  3.58k|        err.m_LineNumber                           = line_number;
  197|  3.58k|        err.m_Column                               = column;
  198|  3.58k|        err.unexpected_argument_type.expected_type = expected_type;
  199|  3.58k|        err.unexpected_argument_type.actual_type   = actual_type;
  200|       |
  201|  3.58k|        return err;
  202|  3.58k|    }
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorERKNS_5TokenENS_12ArgumentTypeES3_:
  206|  3.58k|    {
  207|  3.58k|        return ConstructUnexpectedArgumentTypeParseError(token.GetLineNumber().unsafe(),
  208|  3.58k|                                                         token.GetColumn().unsafe(), expected_type,
  209|  3.58k|                                                         actual_type);
  210|  3.58k|    }
_ZN3dlx32ConstructInvalidNumberParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  215|    197|    {
  216|    197|        ParseError err;
  217|       |
  218|    197|        err.m_Type              = ParseError::Type::InvalidNumber;
  219|    197|        err.m_LineNumber        = line_number;
  220|    197|        err.m_Column            = column;
  221|    197|        err.invalid_number.text = text;
  222|       |
  223|    197|        return err;
  224|    197|    }
_ZN3dlx32ConstructInvalidNumberParseErrorERKNS_5TokenE:
  227|    197|    {
  228|    197|        return ConstructInvalidNumberParseError(token.GetLineNumber().unsafe(),
  229|    197|                                                token.GetColumn().unsafe(), token.GetText());
  230|    197|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorEmm:
  234|     15|    {
  235|     15|        ParseError err;
  236|       |
  237|     15|        err.m_Type       = ParseError::Type::TooFewArgumentsAddressDisplacement;
  238|     15|        err.m_LineNumber = line_number;
  239|     15|        err.m_Column     = column;
  240|       |
  241|     15|        return err;
  242|     15|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorERKNS_5TokenE:
  246|     15|    {
  247|     15|        return ConstructTooFewArgumentsAddressDisplacementParseError(token.GetLineNumber().unsafe(),
  248|     15|                                                                     token.GetColumn().unsafe());
  249|     15|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorEmmNS_5Token4TypeES1_:
  254|  80.3k|    {
  255|  80.3k|        ParseError err;
  256|       |
  257|  80.3k|        err.m_Type                         = ParseError::Type::UnexpectedToken;
  258|  80.3k|        err.m_LineNumber                   = line_number;
  259|  80.3k|        err.m_Column                       = column;
  260|  80.3k|        err.unexpected_token.expected_type = expected_type;
  261|  80.3k|        err.unexpected_token.actual_type   = actual_type;
  262|       |
  263|  80.3k|        return err;
  264|  80.3k|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorERKNS_5TokenENS0_4TypeE:
  268|  80.3k|    {
  269|  80.3k|        return ConstructUnexpectedTokenParseError(token.GetLineNumber().unsafe(),
  270|  80.3k|                                                  token.GetColumn().unsafe(), expected_type,
  271|  80.3k|                                                  token.GetType());
  272|  80.3k|    }
_ZN3dlx36ConstructReservedIdentiferParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  276|  2.15k|    {
  277|  2.15k|        ParseError err;
  278|       |
  279|  2.15k|        err.m_Type                         = ParseError::Type::ReserverdIdentifier;
  280|  2.15k|        err.m_LineNumber                   = line_number;
  281|  2.15k|        err.m_Column                       = column;
  282|  2.15k|        err.reserved_identifier.identifier = identifier;
  283|       |
  284|  2.15k|        return err;
  285|  2.15k|    }
_ZN3dlx36ConstructReservedIdentiferParseErrorERKNS_5TokenE:
  288|    616|    {
  289|    616|        return ConstructReservedIdentiferParseError(token.GetLineNumber().unsafe(),
  290|    616|                                                    token.GetColumn().unsafe(), token.GetText());
  291|    616|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  295|  48.9k|    {
  296|  48.9k|        ParseError err;
  297|       |
  298|  48.9k|        err.m_Type                             = ParseError::Type::InvalidLabelIdentifier;
  299|  48.9k|        err.m_LineNumber                       = line_number;
  300|  48.9k|        err.m_Column                           = column;
  301|  48.9k|        err.invalid_label_identifier.identifer = identifier;
  302|       |
  303|  48.9k|        return err;
  304|  48.9k|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorERKNS_5TokenE:
  308|  48.9k|    {
  309|  48.9k|        return ConstructInvalidLabelIdentifierParseError(
  310|  48.9k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText());
  311|  48.9k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEEmm:
  316|  4.27k|    {
  317|  4.27k|        ParseError err;
  318|       |
  319|  4.27k|        err.m_Type                           = ParseError::Type::LabelAlreadyDefined;
  320|  4.27k|        err.m_LineNumber                     = line_number;
  321|  4.27k|        err.m_Column                         = column;
  322|  4.27k|        err.label_already_defined.label_name = label_name;
  323|  4.27k|        err.label_already_defined.at_line    = at_line;
  324|  4.27k|        err.label_already_defined.at_column  = at_column;
  325|       |
  326|  4.27k|        return err;
  327|  4.27k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorERKNS_5TokenES2_:
  331|  4.27k|    {
  332|  4.27k|        return ConstructLabelAlreadyDefinedParseError(
  333|  4.27k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText(),
  334|  4.27k|                first_definition.GetLineNumber().unsafe(), first_definition.GetColumn().unsafe());
  335|  4.27k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorEmm:
  339|   114k|    {
  340|   114k|        ParseError err;
  341|       |
  342|   114k|        err.m_Type       = ParseError::Type::OneInstructionPerLine;
  343|   114k|        err.m_LineNumber = line_number;
  344|   114k|        err.m_Column     = column;
  345|       |
  346|   114k|        return err;
  347|   114k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorERKNS_5TokenE:
  351|   114k|    {
  352|   114k|        return ConstructOneInstructionPerLineParseError(token.GetLineNumber().unsafe(),
  353|   114k|                                                        token.GetColumn().unsafe());
  354|   114k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorEmmhh:
  359|  17.9k|    {
  360|  17.9k|        ParseError err;
  361|       |
  362|  17.9k|        err.m_Type                     = ParseError::Type::TooFewArgument;
  363|  17.9k|        err.m_LineNumber               = line_number;
  364|  17.9k|        err.m_Column                   = column;
  365|  17.9k|        err.too_few_arguments.required = required;
  366|  17.9k|        err.too_few_arguments.provided = provided;
  367|       |
  368|  17.9k|        return err;
  369|  17.9k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorERKNS_5TokenEhh:
  373|  17.9k|    {
  374|  17.9k|        return ConstructTooFewArgumentsParseError(token.GetLineNumber().unsafe(),
  375|  17.9k|                                                  token.GetColumn().unsafe(), required, provided);
  376|  17.9k|    }
_ZN3dlx29ConstructEmptyLabelParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  380|  1.69k|    {
  381|  1.69k|        ParseError err;
  382|       |
  383|  1.69k|        err.m_Type                 = ParseError::Type::EmptyLabel;
  384|  1.69k|        err.m_LineNumber           = line_number;
  385|  1.69k|        err.m_Column               = column;
  386|  1.69k|        err.empty_label.label_name = label_name;
  387|       |
  388|  1.69k|        return err;
  389|  1.69k|    }
_ZN3dlx29ConstructEmptyLabelParseErrorERKNS_5TokenE:
  392|  1.69k|    {
  393|  1.69k|        return ConstructEmptyLabelParseError(
  394|  1.69k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(),
  395|  1.69k|                (token.GetText().back() == ':') ?
  ------------------
  |  Branch (395:17): [True: 1.42k, False: 267]
  ------------------
  396|  1.42k|                        token.GetText().substr(0, token.GetText().size() - 1) :
  397|  1.69k|                        token.GetText());
  398|  1.69k|    }
_ZN3dlx31ConstructTooManyCommaParseErrorEmm:
  402|    231|    {
  403|    231|        ParseError err;
  404|       |
  405|    231|        err.m_Type       = ParseError::Type::TooManyComma;
  406|    231|        err.m_LineNumber = line_number;
  407|    231|        err.m_Column     = column;
  408|       |
  409|    231|        return err;
  410|    231|    }
_ZN3dlx31ConstructTooManyCommaParseErrorERKNS_5TokenE:
  413|    231|    {
  414|    231|        return ConstructTooManyCommaParseError(token.GetLineNumber().unsafe(),
  415|    231|                                               token.GetColumn().unsafe());
  416|    231|    }

_ZN3dlx13ParsedProgram13AddParseErrorEONS_10ParseErrorE:
   18|   273k|    {
   19|   273k|        m_ParseErrors.emplace_back(phi::move(error));
   20|   273k|    }

_ZN3dlx6Parser5ParseERNS_11TokenStreamE:
  181|  8.47k|    {
  182|  8.47k|        ParsedProgram program;
  183|       |
  184|  8.47k|        program.m_Tokens = tokens;
  185|       |
  186|  8.47k|        phi::boolean line_has_instruction{false};
  187|  8.47k|        phi::usize   label_count{0u};
  188|       |
  189|   594k|        while (tokens.has_more())
  ------------------
  |  Branch (189:16): [True: 586k, False: 8.47k]
  ------------------
  190|   586k|        {
  191|   586k|            const Token& current_token = tokens.consume();
  192|       |
  193|       |            //DLX_INFO("Parsing '{}'", current_token.DebugInfo());
  194|       |
  195|   586k|            switch (current_token.GetType())
  196|   586k|            {
  197|       |                // Ignore comments
  198|  70.0k|                case Token::Type::Comment:
  ------------------
  |  Branch (198:17): [True: 70.0k, False: 516k]
  ------------------
  199|       |                    //DLX_DEBUG("Ignoring comment");
  200|  70.0k|                    break;
  201|       |
  202|   235k|                case Token::Type::NewLine:
  ------------------
  |  Branch (202:17): [True: 235k, False: 350k]
  ------------------
  203|       |                    //DLX_DEBUG("Ignoring newline");
  204|   235k|                    line_has_instruction = false;
  205|   235k|                    break;
  206|       |
  207|  60.1k|                case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (207:17): [True: 60.1k, False: 526k]
  ------------------
  208|  60.1k|                    if (line_has_instruction)
  ------------------
  |  Branch (208:25): [True: 4.81k, False: 55.2k]
  ------------------
  209|  4.81k|                    {
  210|  4.81k|                        program.AddParseError(ConstructUnexpectedTokenParseError(
  211|  4.81k|                                current_token, Token::Type::NewLine));
  212|  4.81k|                        break;
  213|  4.81k|                    }
  214|       |
  215|       |                    // Handle jump labels
  216|       |                    // Check if the last character of the identifier is a colon
  217|  55.2k|                    if (current_token.GetText().back() != ':')
  ------------------
  |  Branch (217:25): [True: 44.0k, False: 11.2k]
  ------------------
  218|  44.0k|                    {
  219|  44.0k|                        program.AddParseError(
  220|  44.0k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  221|  44.0k|                        break;
  222|  44.0k|                    }
  223|       |
  224|  11.2k|                    std::string_view label_name = current_token.GetText();
  225|  11.2k|                    label_name.remove_suffix(1);
  226|       |
  227|  11.2k|                    if (IsReservedIdentifier(label_name))
  ------------------
  |  Branch (227:25): [True: 1.54k, False: 9.70k]
  ------------------
  228|  1.54k|                    {
  229|  1.54k|                        program.AddParseError(ConstructReservedIdentiferParseError(
  230|  1.54k|                                current_token.GetLineNumber().unsafe(),
  231|  1.54k|                                current_token.GetColumn().unsafe(), label_name));
  232|  1.54k|                        break;
  233|  1.54k|                    }
  234|       |
  235|  9.70k|                    if (!IsValidIdentifier(label_name))
  ------------------
  |  Branch (235:25): [True: 2.53k, False: 7.17k]
  ------------------
  236|  2.53k|                    {
  237|  2.53k|                        program.AddParseError(
  238|  2.53k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  239|  2.53k|                        break;
  240|  2.53k|                    }
  241|       |
  242|       |                    // Check if label was already defined
  243|  7.17k|                    if (program.m_JumpData.find(label_name) != program.m_JumpData.end())
  ------------------
  |  Branch (243:25): [True: 4.27k, False: 2.89k]
  ------------------
  244|  4.27k|                    {
  245|       |                        // Find first defintions of label
  246|  4.27k|                        const Token* first_label_definition =
  247|  4.27k|                                tokens.find_first_token_if([&](const Token& t) {
  248|  4.27k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  249|  4.27k|                                    {
  250|  4.27k|                                        std::string_view token_label_name = t.GetText();
  251|  4.27k|                                        token_label_name.remove_suffix(1);
  252|       |
  253|  4.27k|                                        if (token_label_name == label_name)
  254|  4.27k|                                        {
  255|  4.27k|                                            return true;
  256|  4.27k|                                        }
  257|  4.27k|                                    }
  258|       |
  259|  4.27k|                                    return false;
  260|  4.27k|                                });
  261|       |
  262|  4.27k|                        PHI_ASSERT(first_label_definition);
  263|       |
  264|  4.27k|                        program.AddParseError(ConstructLabelAlreadyDefinedParseError(
  265|  4.27k|                                current_token, *first_label_definition));
  266|  4.27k|                        break;
  267|  4.27k|                    }
  268|       |
  269|  2.89k|                    program.m_JumpData[label_name] =
  270|  2.89k|                            static_cast<std::uint32_t>(program.m_Instructions.size());
  271|  2.89k|                    label_count += 1u;
  272|       |
  273|       |                    //DLX_INFO("Added jump label {} -> {}", label_name,
  274|       |                    //             program.m_Instructions.size());
  275|       |
  276|  2.89k|                    break;
  277|  7.17k|                }
  278|       |
  279|   160k|                case Token::Type::OpCode: {
  ------------------
  |  Branch (279:17): [True: 160k, False: 425k]
  ------------------
  280|   160k|                    if (line_has_instruction)
  ------------------
  |  Branch (280:25): [True: 114k, False: 46.5k]
  ------------------
  281|   114k|                    {
  282|   114k|                        program.AddParseError(
  283|   114k|                                ConstructOneInstructionPerLineParseError(current_token));
  284|   114k|                        break;
  285|   114k|                    }
  286|       |
  287|  46.5k|                    label_count = 0u;
  288|       |
  289|       |                    // Handle normal instructions
  290|  46.5k|                    PHI_ASSERT(current_token.HasHint());
  291|  46.5k|                    OpCode opcode = static_cast<OpCode>(current_token.GetHint());
  292|       |
  293|       |                    //DLX_INFO("Instruction opcode: {}", dlx::enum_name(opcode));
  294|       |
  295|  46.5k|                    const InstructionInfo& info = LookUpIntructionInfo(opcode);
  296|       |
  297|       |                    // Make sure we got no problems here
  298|  46.5k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  299|  46.5k|                    PHI_ASSERT(info.GetArgumentType(1_u8) != ArgumentType::Unknown);
  300|  46.5k|                    PHI_ASSERT(info.GetArgumentType(2_u8) != ArgumentType::Unknown);
  301|  46.5k|                    PHI_ASSERT(info.GetExecutor());
  302|       |
  303|  46.5k|                    const phi::u8 number_of_argument_required = info.GetNumberOfRequiredArguments();
  304|       |                    //DLX_INFO("Instruction requires {} arguments",
  305|       |                    //             number_of_argument_required.unsafe());
  306|       |
  307|       |                    // Create instruction
  308|  46.5k|                    Instruction  instruction(info, current_token.GetLineNumber());
  309|  46.5k|                    phi::boolean consumed_comma{false};
  310|       |
  311|       |                    // Parse arguments
  312|  72.3k|                    for (phi::u8 argument_num{0_u8}; argument_num < number_of_argument_required;)
  ------------------
  |  Branch (312:54): [True: 66.5k, False: 5.82k]
  ------------------
  313|  66.5k|                    {
  314|       |                        // Get next token
  315|  66.5k|                        if (!tokens.has_more())
  ------------------
  |  Branch (315:29): [True: 379, False: 66.1k]
  ------------------
  316|    379|                        {
  317|    379|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  318|    379|                                    current_token, number_of_argument_required.unsafe(),
  319|    379|                                    argument_num.unsafe()));
  320|    379|                            break;
  321|    379|                        }
  322|       |
  323|  66.1k|                        const Token& token = tokens.consume();
  324|       |
  325|       |                        // Skip commas
  326|  66.1k|                        if (token.GetType() == Token::Type::Comma)
  ------------------
  |  Branch (326:29): [True: 11.4k, False: 54.6k]
  ------------------
  327|  11.4k|                        {
  328|  11.4k|                            if (consumed_comma)
  ------------------
  |  Branch (328:33): [True: 231, False: 11.2k]
  ------------------
  329|    231|                            {
  330|    231|                                program.AddParseError(ConstructTooManyCommaParseError(token));
  331|    231|                            }
  332|       |
  333|  11.4k|                            consumed_comma = true;
  334|       |                            //DLX_DEBUG("Skipping comma");
  335|  11.4k|                            continue;
  336|  11.4k|                        }
  337|       |
  338|  54.6k|                        if (token.GetType() == Token::Type::NewLine)
  ------------------
  |  Branch (338:29): [True: 17.5k, False: 37.1k]
  ------------------
  339|  17.5k|                        {
  340|  17.5k|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  341|  17.5k|                                    token, number_of_argument_required.unsafe(),
  342|  17.5k|                                    argument_num.unsafe()));
  343|  17.5k|                            break;
  344|  17.5k|                        }
  345|       |
  346|  37.1k|                        phi::optional<InstructionArgument> optional_parsed_argument =
  347|  37.1k|                                parse_instruction_argument(
  348|  37.1k|                                        token, info.GetArgumentType(argument_num), tokens, program);
  349|  37.1k|                        if (!optional_parsed_argument.has_value())
  ------------------
  |  Branch (349:29): [True: 22.7k, False: 14.3k]
  ------------------
  350|  22.7k|                        {
  351|       |                            // The parse_instruction_argument function should already have added a parse error with more detail
  352|  22.7k|                            break;
  353|  22.7k|                        }
  354|       |
  355|       |                        // Successfully parsed one argument
  356|  14.3k|                        InstructionArgument parsed_argument = optional_parsed_argument.value();
  357|       |
  358|  14.3k|                        instruction.SetArgument(argument_num, parsed_argument);
  359|  14.3k|                        argument_num++;
  360|  14.3k|                        consumed_comma = false;
  361|       |
  362|       |                        //DLX_INFO("Successfully parsed argument {}", argument_num.unsafe());
  363|  14.3k|                    }
  364|       |
  365|       |                    //DLX_INFO("Successfully parsed instruction '{}'",
  366|       |                    //            instruction.DebugInfo());
  367|  46.5k|                    program.m_Instructions.emplace_back(instruction);
  368|  46.5k|                    line_has_instruction = true;
  369|  46.5k|                    break;
  370|   160k|                }
  371|       |
  372|  59.6k|                default:
  ------------------
  |  Branch (372:17): [True: 59.6k, False: 526k]
  ------------------
  373|  59.6k|                    Token::Type expected_token_type = Token::Type::Unknown;
  374|  59.6k|                    if (line_has_instruction)
  ------------------
  |  Branch (374:25): [True: 36.8k, False: 22.8k]
  ------------------
  375|  36.8k|                    {
  376|  36.8k|                        expected_token_type = Token::Type::NewLine;
  377|  36.8k|                    }
  378|       |
  379|  59.6k|                    program.AddParseError(
  380|  59.6k|                            ConstructUnexpectedTokenParseError(current_token, expected_token_type));
  381|  59.6k|                    break;
  382|   586k|            }
  383|   586k|        }
  384|       |
  385|       |        // Check for empty labels
  386|  8.47k|        if (label_count > 0u)
  ------------------
  |  Branch (386:13): [True: 489, False: 7.98k]
  ------------------
  387|    489|        {
  388|  4.01k|            for (auto it = tokens.rbegin(); label_count > 0u; ++it)
  ------------------
  |  Branch (388:45): [True: 3.53k, False: 489]
  ------------------
  389|  3.53k|            {
  390|  3.53k|                PHI_ASSERT(it != tokens.rend(), "Iterator should never reach the end");
  391|       |
  392|  3.53k|                const Token& token = *it;
  393|  3.53k|                if (token.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (393:21): [True: 1.69k, False: 1.83k]
  ------------------
  394|  1.69k|                {
  395|  1.69k|                    program.AddParseError(ConstructEmptyLabelParseError(token));
  396|  1.69k|                    --label_count;
  397|  1.69k|                }
  398|  3.53k|            }
  399|    489|        }
  400|       |
  401|  8.47k|        return program;
  402|  8.47k|    }
_ZN3dlx6Parser5ParseENSt3__117basic_string_viewIcNS1_11char_traitsIcEEEE:
  405|  8.47k|    {
  406|  8.47k|        TokenStream tokens = Tokenize(source);
  407|  8.47k|        return Parse(tokens);
  408|  8.47k|    }
Parser.cpp:_ZN3dlxL26parse_instruction_argumentERKNS_5TokenENS_12ArgumentTypeERNS_11TokenStreamERNS_13ParsedProgramE:
   33|  37.1k|    {
   34|       |        // DLX_INFO("Parsing argument with token '{}' and expected type '{}'", token.DebugInfo(),
   35|       |        //              dlx::enum_name(expected_argument_type));
   36|       |
   37|  37.1k|        switch (token.GetType())
   38|  37.1k|        {
   39|  1.13k|            case Token::Type::IntegerLiteral: {
  ------------------
  |  Branch (39:13): [True: 1.13k, False: 35.9k]
  ------------------
   40|  1.13k|                if (!ArgumentTypeIncludes(expected_argument_type,
  ------------------
  |  Branch (40:21): [True: 666, False: 469]
  ------------------
   41|  1.13k|                                          ArgumentType::AddressDisplacement))
   42|    666|                {
   43|    666|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
   44|    666|                            token, expected_argument_type, ArgumentType::AddressDisplacement));
   45|       |
   46|    666|                    return {};
   47|    666|                }
   48|       |
   49|       |                // Get address displacement
   50|    469|                PHI_ASSERT(token.HasHint());
   51|       |
   52|    469|                std::int16_t value = static_cast<std::int16_t>(token.GetHint());
   53|       |
   54|    469|                if (!tokens.has_x_more(3u))
  ------------------
  |  Branch (54:21): [True: 15, False: 454]
  ------------------
   55|     15|                {
   56|     15|                    program.AddParseError(
   57|     15|                            ConstructTooFewArgumentsAddressDisplacementParseError(token));
   58|     15|                    return {};
   59|     15|                }
   60|       |
   61|    454|                auto         it           = tokens.current_position();
   62|    454|                const Token& first_token  = tokens.consume();
   63|    454|                const Token& second_token = tokens.consume();
   64|    454|                const Token& third_token  = tokens.consume();
   65|       |
   66|    454|                if (first_token.GetType() != Token::Type::OpenBracket)
  ------------------
  |  Branch (66:21): [True: 454, False: 0]
  ------------------
   67|    454|                {
   68|    454|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   69|    454|                            first_token, Token::Type::OpenBracket));
   70|    454|                    return {};
   71|    454|                }
   72|       |
   73|       |                // Second token is the register
   74|      0|                if (second_token.GetType() != Token::Type::RegisterInt)
  ------------------
  |  Branch (74:21): [True: 0, False: 0]
  ------------------
   75|      0|                {
   76|      0|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   77|      0|                            second_token, Token::Type::RegisterInt));
   78|      0|                    return {};
   79|      0|                }
   80|       |
   81|      0|                if (third_token.GetType() != Token::Type::ClosingBracket)
  ------------------
  |  Branch (81:21): [True: 0, False: 0]
  ------------------
   82|      0|                {
   83|      0|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   84|      0|                            third_token, Token::Type::ClosingBracket));
   85|      0|                    return {};
   86|      0|                }
   87|       |
   88|       |                // Consume the 3 tokens
   89|      0|                tokens.set_position(it + 3u);
   90|       |
   91|       |                //DLX_INFO("Parsed address displacement with '{}' displacement and Register '{}'",
   92|       |                //             value, dlx::enum_name(reg_id));
   93|       |
   94|      0|                return ConstructInstructionArgumentAddressDisplacement(
   95|      0|                        static_cast<IntRegisterID>(second_token.GetHint()), value);
   96|      0|            }
   97|  9.03k|            case Token::Type::RegisterInt: {
  ------------------
  |  Branch (97:13): [True: 9.03k, False: 28.0k]
  ------------------
   98|  9.03k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::IntRegister))
  ------------------
  |  Branch (98:21): [True: 351, False: 8.67k]
  ------------------
   99|    351|                {
  100|    351|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  101|    351|                            token, expected_argument_type, ArgumentType::IntRegister));
  102|    351|                    return {};
  103|    351|                }
  104|       |
  105|       |                //DLX_INFO("Parsed identifier as int register {}",
  106|       |                //             dlx::enum_name(reg_id));
  107|       |
  108|  8.67k|                return ConstructInstructionArgumentRegisterInt(
  109|  8.67k|                        static_cast<IntRegisterID>(token.GetHint()));
  110|  9.03k|            }
  111|  3.98k|            case Token::Type::RegisterFloat: {
  ------------------
  |  Branch (111:13): [True: 3.98k, False: 33.1k]
  ------------------
  112|  3.98k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::FloatRegister))
  ------------------
  |  Branch (112:21): [True: 832, False: 3.15k]
  ------------------
  113|    832|                {
  114|    832|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  115|    832|                            token, expected_argument_type, ArgumentType::FloatRegister));
  116|    832|                    return {};
  117|    832|                }
  118|       |
  119|       |                //DLX_INFO("Parsed identifier as float register {}",
  120|       |                //             dlx::enum_name(float_reg_id));
  121|       |
  122|  3.15k|                return ConstructInstructionArgumentRegisterFloat(
  123|  3.15k|                        static_cast<FloatRegisterID>(token.GetHint()));
  124|  3.98k|            }
  125|    616|            case Token::Type::RegisterStatus: {
  ------------------
  |  Branch (125:13): [True: 616, False: 36.4k]
  ------------------
  126|    616|                program.AddParseError(ConstructReservedIdentiferParseError(token));
  127|       |
  128|    616|                return {};
  129|  3.98k|            }
  130|  3.95k|            case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (130:13): [True: 3.95k, False: 33.1k]
  ------------------
  131|       |                // Parse as Label
  132|  3.95k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::Label))
  ------------------
  |  Branch (132:21): [True: 593, False: 3.36k]
  ------------------
  133|    593|                {
  134|    593|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  135|    593|                            token, expected_argument_type, ArgumentType::Label));
  136|    593|                    return {};
  137|    593|                }
  138|       |
  139|  3.36k|                if (IsReservedIdentifier(token.GetText()))
  ------------------
  |  Branch (139:21): [True: 0, False: 3.36k]
  ------------------
  140|      0|                {
  141|      0|                    program.AddParseError(ConstructReservedIdentiferParseError(token));
  142|      0|                    return {};
  143|      0|                }
  144|       |
  145|  3.36k|                if (!IsValidIdentifier(token.GetText()))
  ------------------
  |  Branch (145:21): [True: 2.41k, False: 947]
  ------------------
  146|  2.41k|                {
  147|  2.41k|                    program.AddParseError(ConstructInvalidLabelIdentifierParseError(token));
  148|  2.41k|                    return {};
  149|  2.41k|                }
  150|       |
  151|       |                //DLX_INFO("Parsed Label identifier as '{}'", token.GetText());
  152|       |
  153|    947|                return ConstructInstructionArgumentLabel(token.GetText());
  154|  3.36k|            }
  155|  2.95k|            case Token::Type::ImmediateInteger: {
  ------------------
  |  Branch (155:13): [True: 2.95k, False: 34.1k]
  ------------------
  156|  2.95k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::ImmediateInteger))
  ------------------
  |  Branch (156:21): [True: 1.14k, False: 1.80k]
  ------------------
  157|  1.14k|                {
  158|  1.14k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  159|  1.14k|                            token, expected_argument_type, ArgumentType::ImmediateInteger));
  160|  1.14k|                    return {};
  161|  1.14k|                }
  162|       |
  163|  1.80k|                if (token.HasHint())
  ------------------
  |  Branch (163:21): [True: 1.60k, False: 197]
  ------------------
  164|  1.60k|                {
  165|  1.60k|                    return ConstructInstructionArgumentImmediateValue(
  166|  1.60k|                            static_cast<std::int16_t>(token.GetHint()));
  167|  1.60k|                }
  168|       |
  169|    197|                program.AddParseError(ConstructInvalidNumberParseError(token));
  170|    197|                return {};
  171|  1.80k|            }
  172|       |
  173|  15.4k|            default:
  ------------------
  |  Branch (173:13): [True: 15.4k, False: 21.6k]
  ------------------
  174|  15.4k|                program.AddParseError(
  175|  15.4k|                        ConstructUnexpectedTokenParseError(token, Token::Type::Unknown));
  176|  15.4k|                return {};
  177|  37.1k|        }
  178|  37.1k|    }
Parser.cpp:_ZZN3dlx6Parser5ParseERNS_11TokenStreamEENK3$_0clERKNS_5TokenE:
  247|   209k|                                tokens.find_first_token_if([&](const Token& t) {
  248|   209k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (248:41): [True: 22.4k, False: 187k]
  ------------------
  249|  22.4k|                                    {
  250|  22.4k|                                        std::string_view token_label_name = t.GetText();
  251|  22.4k|                                        token_label_name.remove_suffix(1);
  252|       |
  253|  22.4k|                                        if (token_label_name == label_name)
  ------------------
  |  Branch (253:45): [True: 4.27k, False: 18.1k]
  ------------------
  254|  4.27k|                                        {
  255|  4.27k|                                            return true;
  256|  4.27k|                                        }
  257|  22.4k|                                    }
  258|       |
  259|   205k|                                    return false;
  260|   209k|                                });

_ZN3dlx9ProcessorC2Ev:
   63|      1|    {
   64|       |        // Mark R0 as ready only
   65|      1|        m_IntRegisters[0].SetReadOnly(true);
   66|      1|    }
_ZN3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   69|   935k|    {
   70|   935k|        PHI_ASSERT(id != IntRegisterID::None);
   71|   935k|        phi::size_t id_value = phi::to_underlying(id);
   72|       |
   73|   935k|        PHI_ASSERT(id_value < m_IntRegisters.size());
   74|       |
   75|   935k|        return m_IntRegisters[id_value];
   76|   935k|    }
_ZNK3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   80|  1.12M|    {
   81|  1.12M|        PHI_ASSERT(id != IntRegisterID::None);
   82|  1.12M|        phi::size_t id_value = phi::to_underlying(id);
   83|       |
   84|  1.12M|        PHI_ASSERT(id_value < m_IntRegisters.size());
   85|       |
   86|  1.12M|        return m_IntRegisters[id_value];
   87|  1.12M|    }
_ZNK3dlx9Processor25IntRegisterGetSignedValueENS_13IntRegisterIDE:
   90|   651k|    {
   91|   651k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
   92|   651k|                                             RegisterAccessType::Signed),
   93|   651k|                   "Mismatch for instruction access type");
   94|       |
   95|   651k|        const phi::size_t id_value = phi::to_underlying(id);
   96|       |
   97|   651k|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
   98|   651k|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
   99|   651k|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (99:13): [True: 42.7k, False: 609k]
  ------------------
  100|   651k|            register_value_type != IntRegisterValueType::Signed)
  ------------------
  |  Branch (100:13): [True: 10.6k, False: 32.0k]
  ------------------
  101|  10.6k|        {
  102|  10.6k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|  10.6k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  103|  10.6k|        }
  104|       |
  105|   651k|        return GetIntRegister(id).GetSignedValue();
  106|   651k|    }
_ZNK3dlx9Processor27IntRegisterGetUnsignedValueENS_13IntRegisterIDE:
  109|   474k|    {
  110|   474k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  111|   474k|                                             RegisterAccessType::Unsigned),
  112|   474k|                   "Mismatch for instruction access type");
  113|       |
  114|   474k|        const phi::size_t id_value = phi::to_underlying(id);
  115|       |
  116|   474k|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  117|   474k|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
  118|   474k|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (118:13): [True: 10.3k, False: 464k]
  ------------------
  119|   474k|            register_value_type != IntRegisterValueType::Unsigned)
  ------------------
  |  Branch (119:13): [True: 5.17k, False: 5.21k]
  ------------------
  120|  5.17k|        {
  121|  5.17k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|  5.17k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  122|  5.17k|        }
  123|       |
  124|   474k|        return GetIntRegister(id).GetUnsignedValue();
  125|   474k|    }
_ZN3dlx9Processor25IntRegisterSetSignedValueENS_13IntRegisterIDEN3phi7integerIiEE:
  128|   488k|    {
  129|   488k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  130|   488k|                                             RegisterAccessType::Signed),
  131|   488k|                   "Mismatch for instruction access type");
  132|       |
  133|   488k|        IntRegister& reg = GetIntRegister(id);
  134|       |
  135|   488k|        if (reg.IsReadOnly())
  ------------------
  |  Branch (135:13): [True: 179k, False: 309k]
  ------------------
  136|   179k|        {
  137|   179k|            return;
  138|   179k|        }
  139|       |
  140|   309k|        reg.SetSignedValue(value);
  141|       |
  142|   309k|        const phi::size_t id_value = phi::to_underlying(id);
  143|       |
  144|   309k|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  145|   309k|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Signed;
  146|   309k|    }
_ZN3dlx9Processor27IntRegisterSetUnsignedValueENS_13IntRegisterIDEN3phi7integerIjEE:
  149|   447k|    {
  150|   447k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  151|   447k|                                             RegisterAccessType::Unsigned),
  152|   447k|                   "Mismatch for instruction access type");
  153|       |
  154|   447k|        IntRegister& reg = GetIntRegister(id);
  155|       |
  156|   447k|        if (reg.IsReadOnly())
  ------------------
  |  Branch (156:13): [True: 185k, False: 261k]
  ------------------
  157|   185k|        {
  158|   185k|            return;
  159|   185k|        }
  160|       |
  161|   261k|        reg.SetUnsignedValue(value);
  162|       |
  163|   261k|        const phi::size_t id_value = phi::to_underlying(id);
  164|       |
  165|   261k|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  166|   261k|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Unsigned;
  167|   261k|    }
_ZN3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  170|  47.4k|    {
  171|  47.4k|        PHI_ASSERT(id != FloatRegisterID::None);
  172|  47.4k|        const phi::size_t id_value = phi::to_underlying(id);
  173|       |
  174|  47.4k|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  175|       |
  176|  47.4k|        return m_FloatRegisters[id_value];
  177|  47.4k|    }
_ZNK3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  181|  92.4k|    {
  182|  92.4k|        PHI_ASSERT(id != FloatRegisterID::None);
  183|  92.4k|        const phi::size_t id_value = phi::to_underlying(id);
  184|       |
  185|  92.4k|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  186|       |
  187|  92.4k|        return m_FloatRegisters[id_value];
  188|  92.4k|    }
_ZNK3dlx9Processor26FloatRegisterGetFloatValueENS_15FloatRegisterIDE:
  191|  92.4k|    {
  192|  92.4k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  193|  92.4k|                                             RegisterAccessType::Float),
  194|  92.4k|                   "Mismatch for instruction access type");
  195|       |
  196|  92.4k|        const phi::size_t id_value = phi::to_underlying(id);
  197|       |
  198|  92.4k|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  199|  92.4k|        const FloatRegisterValueType register_value_type = m_FloatRegistersValueTypes[id_value];
  200|  92.4k|        if (register_value_type != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (200:13): [True: 87.4k, False: 5.02k]
  ------------------
  201|  92.4k|            register_value_type != FloatRegisterValueType::Float)
  ------------------
  |  Branch (201:13): [True: 20.7k, False: 66.7k]
  ------------------
  202|  20.7k|        {
  203|       |            /*
  204|       |            DLX_WARN("Mismatch for register value type");
  205|       |            */
  206|  20.7k|        }
  207|       |
  208|  92.4k|        const FloatRegister& reg = GetFloatRegister(id);
  209|       |
  210|  92.4k|        return reg.GetValue();
  211|  92.4k|    }
_ZN3dlx9Processor27FloatRegisterGetDoubleValueENS_15FloatRegisterIDE:
  214|    758|    {
  215|    758|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  216|    758|                                             RegisterAccessType::Double),
  217|    758|                   "Mismatch for instruction access type");
  218|       |
  219|    758|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (219:13): [True: 32, False: 726]
  ------------------
  220|     32|        {
  221|     32|            Raise(Exception::MisalignedRegisterAccess);
  222|     32|            return {0.0};
  223|     32|        }
  224|       |
  225|    726|        const phi::size_t id_value = phi::to_underlying(id);
  226|       |
  227|    726|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  228|    726|        const FloatRegisterValueType register_value_type_low = m_FloatRegistersValueTypes[id_value];
  229|    726|        if (register_value_type_low != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (229:13): [True: 709, False: 17]
  ------------------
  230|    726|            register_value_type_low != FloatRegisterValueType::DoubleLow)
  ------------------
  |  Branch (230:13): [True: 27, False: 682]
  ------------------
  231|     27|        {
  232|     27|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|     27|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  233|     27|        }
  234|       |
  235|    726|        const FloatRegisterValueType register_value_type_high =
  236|    726|                m_FloatRegistersValueTypes[id_value + 1u];
  237|    726|        if (register_value_type_high != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (237:13): [True: 708, False: 18]
  ------------------
  238|    726|            register_value_type_high != FloatRegisterValueType::DoubleHigh)
  ------------------
  |  Branch (238:13): [True: 13, False: 695]
  ------------------
  239|     13|        {
  240|     13|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|     13|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  241|     13|        }
  242|       |
  243|    726|        const FloatRegister& first_reg = GetFloatRegister(id);
  244|    726|        const FloatRegister& second_reg =
  245|    726|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  246|       |
  247|    726|        const float first_value  = first_reg.GetValue().unsafe();
  248|    726|        const float second_value = second_reg.GetValue().unsafe();
  249|       |
  250|       |        // TODO: Don't invoke undefined behavior this way. Instead use union type punning
  251|    726|        PHI_CLANG_SUPPRESS_WARNING_WITH_PUSH("-Wundefined-reinterpret-cast")
  252|       |
  253|    726|        const std::uint32_t first_value_bits =
  254|    726|                *reinterpret_cast<const std::uint32_t*>(&first_value);
  255|    726|        const std::uint32_t second_value_bits =
  256|    726|                *reinterpret_cast<const std::uint32_t*>(&second_value);
  257|       |
  258|    726|        std::uint64_t final_value_bits =
  259|    726|                static_cast<std::uint64_t>(second_value_bits) << 32u | first_value_bits;
  260|       |
  261|    726|        return *reinterpret_cast<double*>(&final_value_bits);
  262|       |
  263|    758|        PHI_CLANG_SUPPRESS_WARNING_POP()
  264|    758|    }
_ZN3dlx9Processor26FloatRegisterSetFloatValueENS_15FloatRegisterIDEN3phi14floating_pointIfEE:
  267|  45.9k|    {
  268|  45.9k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  269|  45.9k|                                             RegisterAccessType::Float),
  270|  45.9k|                   "Mismatch for instruction access type");
  271|       |
  272|  45.9k|        FloatRegister& reg = GetFloatRegister(id);
  273|       |
  274|  45.9k|        reg.SetValue(value);
  275|       |
  276|  45.9k|        const phi::size_t id_value = phi::to_underlying(id);
  277|       |
  278|  45.9k|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  279|  45.9k|        m_FloatRegistersValueTypes[id_value] = FloatRegisterValueType::Float;
  280|  45.9k|    }
_ZN3dlx9Processor27FloatRegisterSetDoubleValueENS_15FloatRegisterIDEN3phi14floating_pointIdEE:
  283|     59|    {
  284|     59|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  285|     59|                                             RegisterAccessType::Double),
  286|     59|                   "Mismatch for instruction access type");
  287|       |
  288|     59|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (288:13): [True: 10, False: 49]
  ------------------
  289|     10|        {
  290|     10|            Raise(Exception::MisalignedRegisterAccess);
  291|     10|            return;
  292|     10|        }
  293|       |
  294|     49|        const constexpr std::uint64_t first_32_bits  = 0b11111111'11111111'11111111'11111111;
  295|     49|        const constexpr std::uint64_t second_32_bits = first_32_bits << 32u;
  296|       |
  297|     49|        double              value_raw  = value.unsafe();
  298|     49|        const std::uint64_t value_bits = *reinterpret_cast<std::uint64_t*>(&value_raw);
  299|       |
  300|     49|        const std::uint32_t first_bits  = value_bits & first_32_bits;
  301|     49|        const std::uint32_t second_bits = (value_bits & second_32_bits) >> 32u;
  302|       |
  303|     49|        const float first_value  = *reinterpret_cast<const float*>(&first_bits);
  304|     49|        const float second_value = *reinterpret_cast<const float*>(&second_bits);
  305|       |
  306|     49|        FloatRegister& first_reg = GetFloatRegister(id);
  307|     49|        FloatRegister& second_reg =
  308|     49|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  309|       |
  310|     49|        first_reg.SetValue(first_value);
  311|     49|        second_reg.SetValue(second_value);
  312|       |
  313|     49|        const phi::size_t id_value = phi::to_underlying(id);
  314|       |
  315|     49|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  316|     49|        m_FloatRegistersValueTypes[id_value]      = FloatRegisterValueType::DoubleLow;
  317|     49|        m_FloatRegistersValueTypes[id_value + 1u] = FloatRegisterValueType::DoubleHigh;
  318|     49|    }
_ZN3dlx9Processor7GetFPSREv:
  321|    631|    {
  322|    631|        return m_FPSR;
  323|    631|    }
_ZNK3dlx9Processor7GetFPSREv:
  326|   739k|    {
  327|   739k|        return m_FPSR;
  328|   739k|    }
_ZNK3dlx9Processor12GetFPSRValueEv:
  331|   739k|    {
  332|   739k|        const StatusRegister& status_reg = GetFPSR();
  333|       |
  334|   739k|        return status_reg.Get();
  335|   739k|    }
_ZN3dlx9Processor12SetFPSRValueEN3phi7booleanE:
  338|    631|    {
  339|    631|        StatusRegister& status_reg = GetFPSR();
  340|       |
  341|    631|        status_reg.SetStatus(value);
  342|    631|    }
_ZN3dlx9Processor18ExecuteInstructionERKNS_11InstructionE:
  345|  1.91M|    {
  346|  1.91M|        m_CurrentInstructionAccessType = inst.GetInfo().GetRegisterAccessType();
  347|       |
  348|  1.91M|        inst.Execute(*this);
  349|  1.91M|    }
_ZN3dlx9Processor11LoadProgramERNS_13ParsedProgramE:
  352|  8.47k|    {
  353|  8.47k|        if (!program.m_ParseErrors.empty())
  ------------------
  |  Branch (353:13): [True: 7.47k, False: 994]
  ------------------
  354|  7.47k|        {
  355|  7.47k|            DLX_WARN("Trying to load program with parsing errors");
  ------------------
  |  |    8|  7.47k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  356|  7.47k|            return false;
  357|  7.47k|        }
  358|       |
  359|    994|        m_CurrentProgram = &program;
  360|       |
  361|    994|        m_ProgramCounter               = 0u;
  362|    994|        m_Halted                       = false;
  363|    994|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  364|    994|        m_LastRaisedException          = Exception::None;
  365|    994|        m_CurrentStepCount             = 0u;
  366|       |
  367|    994|        return true;
  368|  8.47k|    }
_ZNK3dlx9Processor18GetCurrentProgrammEv:
  372|   985k|    {
  373|   985k|        return m_CurrentProgram;
  374|   985k|    }
_ZN3dlx9Processor11ExecuteStepEv:
  377|  1.91M|    {
  378|       |        // No nothing when no program is loaded
  379|  1.91M|        if (!m_CurrentProgram)
  ------------------
  |  Branch (379:13): [True: 0, False: 1.91M]
  ------------------
  380|      0|        {
  381|      0|            return;
  382|      0|        }
  383|       |
  384|       |        // Halt if there are no instruction to execute
  385|  1.91M|        if (m_CurrentProgram->m_Instructions.empty())
  ------------------
  |  Branch (385:13): [True: 147, False: 1.91M]
  ------------------
  386|    147|        {
  387|    147|            m_Halted                       = true;
  388|    147|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  389|    147|        }
  390|       |
  391|       |        // Do nothing when processor is halted
  392|  1.91M|        if (m_Halted)
  ------------------
  |  Branch (392:13): [True: 147, False: 1.91M]
  ------------------
  393|    147|        {
  394|    147|            return;
  395|    147|        }
  396|       |
  397|       |        // Increase Next program counter (may be later overwritten by branch instructions)
  398|  1.91M|        m_NextProgramCounter = m_ProgramCounter + 1u;
  399|       |
  400|       |        // Get current instruction pointed to by the program counter
  401|  1.91M|        const auto& current_instruction =
  402|  1.91M|                m_CurrentProgram->m_Instructions.at(m_ProgramCounter.unsafe());
  403|       |
  404|       |        // Execute current instruction
  405|  1.91M|        ExecuteInstruction(current_instruction);
  406|       |
  407|       |        // Stop executing if the last instruction halted the processor
  408|  1.91M|        if (m_Halted)
  ------------------
  |  Branch (408:13): [True: 177, False: 1.91M]
  ------------------
  409|    177|        {
  410|    177|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  411|    177|            return;
  412|    177|        }
  413|       |
  414|  1.91M|        m_ProgramCounter = m_NextProgramCounter;
  415|       |
  416|  1.91M|        ++m_CurrentStepCount;
  417|       |
  418|  1.91M|        if ((m_MaxNumberOfSteps != 0u && m_CurrentStepCount >= m_MaxNumberOfSteps) ||
  ------------------
  |  Branch (418:13): [True: 670, False: 1.91M]
  |  Branch (418:14): [True: 1.91M, False: 0]
  |  Branch (418:42): [True: 191, False: 1.91M]
  ------------------
  419|  1.91M|            (m_ProgramCounter >= m_CurrentProgram->m_Instructions.size()))
  ------------------
  |  Branch (419:13): [True: 479, False: 1.91M]
  ------------------
  420|    670|        {
  421|    670|            m_Halted                       = true;
  422|    670|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  423|    670|        }
  424|  1.91M|    }
_ZN3dlx9Processor21ExecuteCurrentProgramEv:
  427|    994|    {
  428|       |        // Do nothing when no program is loaded
  429|    994|        if (!m_CurrentProgram)
  ------------------
  |  Branch (429:13): [True: 0, False: 994]
  ------------------
  430|      0|        {
  431|      0|            return;
  432|      0|        }
  433|       |
  434|    994|        m_ProgramCounter               = 0u;
  435|    994|        m_Halted                       = false;
  436|    994|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  437|    994|        m_LastRaisedException          = Exception::None;
  438|    994|        m_CurrentStepCount             = 0u;
  439|       |
  440|  1.91M|        while (!m_Halted)
  ------------------
  |  Branch (440:16): [True: 1.91M, False: 994]
  ------------------
  441|  1.91M|        {
  442|  1.91M|            ExecuteStep();
  443|  1.91M|        }
  444|       |
  445|    994|        PHI_ASSERT(m_CurrentInstructionAccessType == RegisterAccessType::Ignored,
  446|    994|                   "RegisterAccessType was not reset correctly");
  447|    994|    }
_ZN3dlx9Processor14ClearRegistersEv:
  463|  8.47k|    {
  464|  8.47k|        for (auto& reg : m_IntRegisters)
  ------------------
  |  Branch (464:24): [True: 271k, False: 8.47k]
  ------------------
  465|   271k|        {
  466|   271k|            reg.SetSignedValue(0);
  467|   271k|        }
  468|       |
  469|  8.47k|        for (auto& reg : m_FloatRegisters)
  ------------------
  |  Branch (469:24): [True: 271k, False: 8.47k]
  ------------------
  470|   271k|        {
  471|   271k|            reg.SetValue(0.0f);
  472|   271k|        }
  473|       |
  474|  8.47k|        m_FPSR.SetStatus(false);
  475|  8.47k|    }
_ZN3dlx9Processor11ClearMemoryEv:
  478|  8.47k|    {
  479|  8.47k|        m_MemoryBlock.Clear();
  480|  8.47k|    }
_ZN3dlx9Processor5RaiseENS_9ExceptionE:
  487|    269|    {
  488|    269|        PHI_ASSERT(exception != Exception::None, "Cannot raise None exception");
  489|       |
  490|    269|        m_LastRaisedException = exception;
  491|       |
  492|    269|        switch (exception)
  493|    269|        {
  494|     18|            case Exception::DivideByZero:
  ------------------
  |  Branch (494:13): [True: 18, False: 251]
  ------------------
  495|     18|                m_Halted = true;
  496|     18|                DLX_ERROR("Division through zero");
  ------------------
  |  |    9|     18|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  497|     18|                return;
  498|      2|            case Exception::Overflow:
  ------------------
  |  Branch (498:13): [True: 2, False: 267]
  ------------------
  499|      2|                DLX_WARN("Overflow");
  ------------------
  |  |    8|      2|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  500|      2|                return;
  501|     68|            case Exception::Underflow:
  ------------------
  |  Branch (501:13): [True: 68, False: 201]
  ------------------
  502|     68|                DLX_WARN("Underflow");
  ------------------
  |  |    8|     68|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  503|     68|                return;
  504|      3|            case Exception::Trap:
  ------------------
  |  Branch (504:13): [True: 3, False: 266]
  ------------------
  505|      3|                m_Halted = true;
  506|      3|                DLX_ERROR("Trapped");
  ------------------
  |  |    9|      3|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  507|      3|                return;
  508|     14|            case Exception::Halt:
  ------------------
  |  Branch (508:13): [True: 14, False: 255]
  ------------------
  509|     14|                m_Halted = true;
  510|     14|                return;
  511|     85|            case Exception::UnknownLabel:
  ------------------
  |  Branch (511:13): [True: 85, False: 184]
  ------------------
  512|     85|                m_Halted = true;
  513|     85|                DLX_ERROR("Unknown label");
  ------------------
  |  |    9|     85|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  514|     85|                return;
  515|     14|            case Exception::BadShift:
  ------------------
  |  Branch (515:13): [True: 14, False: 255]
  ------------------
  516|     14|                DLX_ERROR("Bad shift");
  ------------------
  |  |    9|     14|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  517|     14|                return;
  518|     23|            case Exception::AddressOutOfBounds:
  ------------------
  |  Branch (518:13): [True: 23, False: 246]
  ------------------
  519|     23|                DLX_ERROR("Address out of bounds");
  ------------------
  |  |    9|     23|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  520|     23|                m_Halted = true;
  521|     23|                return;
  522|     42|            case Exception::MisalignedRegisterAccess:
  ------------------
  |  Branch (522:13): [True: 42, False: 227]
  ------------------
  523|     42|                DLX_ERROR("Misaligned register access");
  ------------------
  |  |    9|     42|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  524|     42|                m_Halted = true;
  525|     42|                return;
  526|       |
  527|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  528|      0|            default:
  ------------------
  |  Branch (528:13): [True: 0, False: 269]
  ------------------
  529|      0|                PHI_ASSERT_NOT_REACHED();
  530|    269|#endif
  531|    269|        }
  532|       |
  533|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  534|      0|        PHI_ASSERT_NOT_REACHED();
  535|      0|#endif
  536|      0|    }
_ZN3dlx9Processor9GetMemoryEv:
  557|     20|    {
  558|     20|        return m_MemoryBlock;
  559|     20|    }
_ZNK3dlx9Processor21GetNextProgramCounterEv:
  572|   114k|    {
  573|   114k|        return m_NextProgramCounter;
  574|   114k|    }
_ZN3dlx9Processor21SetNextProgramCounterEN3phi7integerIjEE:
  577|   985k|    {
  578|   985k|        m_NextProgramCounter = new_npc;
  579|   985k|    }
Processor.cpp:_ZN3dlxL25RegisterAccessTypeMatchesENS_18RegisterAccessTypeES0_:
   35|  2.20M|    {
   36|  2.20M|        PHI_ASSERT(access == RegisterAccessType::Signed || access == RegisterAccessType::Unsigned ||
   37|  2.20M|                   access == RegisterAccessType::Float || access == RegisterAccessType::Double);
   38|       |
   39|  2.20M|        switch (expected_access)
   40|  2.20M|        {
   41|   523k|            case RegisterAccessType::Ignored:
  ------------------
  |  Branch (41:13): [True: 523k, False: 1.67M]
  ------------------
   42|   523k|                return true;
   43|      0|            case RegisterAccessType::None:
  ------------------
  |  Branch (43:13): [True: 0, False: 2.20M]
  ------------------
   44|      0|                return false;
   45|     26|            case RegisterAccessType::MixedFloatDouble:
  ------------------
  |  Branch (45:13): [True: 26, False: 2.20M]
  ------------------
   46|     26|                return access == RegisterAccessType::Float || access == RegisterAccessType::Double;
  ------------------
  |  Branch (46:24): [True: 13, False: 13]
  |  Branch (46:63): [True: 13, False: 0]
  ------------------
   47|      0|            case RegisterAccessType::MixedSignedUnsigned:
  ------------------
  |  Branch (47:13): [True: 0, False: 2.20M]
  ------------------
   48|      0|                return access == RegisterAccessType::Signed ||
  ------------------
  |  Branch (48:24): [True: 0, False: 0]
  ------------------
   49|      0|                       access == RegisterAccessType::Unsigned;
  ------------------
  |  Branch (49:24): [True: 0, False: 0]
  ------------------
   50|      8|            case RegisterAccessType::MixedFloatSigned:
  ------------------
  |  Branch (50:13): [True: 8, False: 2.20M]
  ------------------
   51|      8|                return access == RegisterAccessType::Float || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (51:24): [True: 4, False: 4]
  |  Branch (51:63): [True: 4, False: 0]
  ------------------
   52|      0|            case RegisterAccessType::MixedDoubleSigned:
  ------------------
  |  Branch (52:13): [True: 0, False: 2.20M]
  ------------------
   53|      0|                return access == RegisterAccessType::Double || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (53:24): [True: 0, False: 0]
  |  Branch (53:64): [True: 0, False: 0]
  ------------------
   54|  1.67M|            default:
  ------------------
  |  Branch (54:13): [True: 1.67M, False: 523k]
  ------------------
   55|  1.67M|                return expected_access == access;
   56|  2.20M|        }
   57|  2.20M|    }

_ZN3dlx19StringToIntRegisterENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   13|   286k|    {
   14|   286k|        if (token.length() == 2)
  ------------------
  |  Branch (14:13): [True: 40.8k, False: 245k]
  ------------------
   15|  40.8k|        {
   16|  40.8k|            char first_char = token[0];
   17|  40.8k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (17:17): [True: 21.4k, False: 19.4k]
  |  Branch (17:38): [True: 2.01k, False: 17.3k]
  ------------------
   18|  23.4k|            {
   19|  23.4k|                char second_char = token[1];
   20|  23.4k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (20:21): [True: 22.4k, False: 1.03k]
  |  Branch (20:43): [True: 22.3k, False: 127]
  ------------------
   21|  22.3k|                {
   22|  22.3k|                    return static_cast<IntRegisterID>(second_char - '0');
   23|  22.3k|                }
   24|  23.4k|            }
   25|  40.8k|        }
   26|   245k|        else if (token.length() == 3)
  ------------------
  |  Branch (26:18): [True: 136k, False: 108k]
  ------------------
   27|   136k|        {
   28|   136k|            char first_char = token[0];
   29|   136k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (29:17): [True: 5.56k, False: 131k]
  |  Branch (29:38): [True: 3.99k, False: 127k]
  ------------------
   30|  9.56k|            {
   31|  9.56k|                char second_char = token[1];
   32|  9.56k|                char third_char  = token[2];
   33|       |
   34|  9.56k|                switch (second_char)
   35|  9.56k|                {
   36|  3.69k|                    case '1': {
  ------------------
  |  Branch (36:21): [True: 3.69k, False: 5.87k]
  ------------------
   37|  3.69k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (37:29): [True: 2.66k, False: 1.02k]
  |  Branch (37:50): [True: 2.13k, False: 528]
  ------------------
   38|  2.13k|                        {
   39|  2.13k|                            return static_cast<IntRegisterID>(third_char - '0' + 10);
   40|  2.13k|                        }
   41|  1.55k|                        break;
   42|  3.69k|                    }
   43|  2.57k|                    case '2': {
  ------------------
  |  Branch (43:21): [True: 2.57k, False: 6.99k]
  ------------------
   44|  2.57k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (44:29): [True: 1.89k, False: 678]
  |  Branch (44:50): [True: 1.85k, False: 40]
  ------------------
   45|  1.85k|                        {
   46|  1.85k|                            return static_cast<IntRegisterID>(third_char - '0' + 20);
   47|  1.85k|                        }
   48|    718|                        break;
   49|  2.57k|                    }
   50|  1.61k|                    case '3': {
  ------------------
  |  Branch (50:21): [True: 1.61k, False: 7.94k]
  ------------------
   51|  1.61k|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (51:29): [True: 1.03k, False: 581]
  |  Branch (51:50): [True: 232, False: 349]
  ------------------
   52|  1.26k|                        {
   53|  1.26k|                            return static_cast<IntRegisterID>(third_char - '0' + 30);
   54|  1.26k|                        }
   55|    349|                        break;
   56|  1.61k|                    }
   57|  1.68k|                    default: {
  ------------------
  |  Branch (57:21): [True: 1.68k, False: 7.88k]
  ------------------
   58|  1.68k|                        break;
   59|  1.61k|                    }
   60|  9.56k|                }
   61|  9.56k|            }
   62|   136k|        }
   63|       |
   64|   258k|        return IntRegisterID::None;
   65|   286k|    }
_ZN3dlx21StringToFloatRegisterENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   68|   258k|    {
   69|   258k|        if (token.length() == 2)
  ------------------
  |  Branch (69:13): [True: 18.5k, False: 239k]
  ------------------
   70|  18.5k|        {
   71|  18.5k|            char first_char = token[0];
   72|  18.5k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (72:17): [True: 2.89k, False: 15.6k]
  |  Branch (72:38): [True: 371, False: 15.2k]
  ------------------
   73|  3.27k|            {
   74|  3.27k|                char second_char = token[1];
   75|  3.27k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (75:21): [True: 2.99k, False: 280]
  |  Branch (75:43): [True: 2.92k, False: 64]
  ------------------
   76|  2.92k|                {
   77|  2.92k|                    return static_cast<FloatRegisterID>(second_char - '0');
   78|  2.92k|                }
   79|  3.27k|            }
   80|  18.5k|        }
   81|   239k|        else if (token.length() == 3)
  ------------------
  |  Branch (81:18): [True: 131k, False: 108k]
  ------------------
   82|   131k|        {
   83|   131k|            char first_char = token[0];
   84|   131k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (84:17): [True: 6.50k, False: 125k]
  |  Branch (84:38): [True: 1.49k, False: 123k]
  ------------------
   85|  7.99k|            {
   86|  7.99k|                char second_char = token[1];
   87|  7.99k|                char third_char  = token[2];
   88|       |
   89|  7.99k|                switch (second_char)
   90|  7.99k|                {
   91|  2.15k|                    case '1': {
  ------------------
  |  Branch (91:21): [True: 2.15k, False: 5.84k]
  ------------------
   92|  2.15k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (92:29): [True: 1.36k, False: 791]
  |  Branch (92:50): [True: 1.24k, False: 113]
  ------------------
   93|  1.24k|                        {
   94|  1.24k|                            return static_cast<FloatRegisterID>(third_char - '0' + 10);
   95|  1.24k|                        }
   96|    904|                        break;
   97|  2.15k|                    }
   98|  4.93k|                    case '2': {
  ------------------
  |  Branch (98:21): [True: 4.93k, False: 3.06k]
  ------------------
   99|  4.93k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (99:29): [True: 4.67k, False: 260]
  |  Branch (99:50): [True: 4.47k, False: 193]
  ------------------
  100|  4.47k|                        {
  101|  4.47k|                            return static_cast<FloatRegisterID>(third_char - '0' + 20);
  102|  4.47k|                        }
  103|    453|                        break;
  104|  4.93k|                    }
  105|    453|                    case '3': {
  ------------------
  |  Branch (105:21): [True: 238, False: 7.75k]
  ------------------
  106|    238|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (106:29): [True: 141, False: 97]
  |  Branch (106:50): [True: 43, False: 54]
  ------------------
  107|    184|                        {
  108|    184|                            return static_cast<FloatRegisterID>(third_char - '0' + 30);
  109|    184|                        }
  110|     54|                        break;
  111|    238|                    }
  112|    673|                    default: {
  ------------------
  |  Branch (112:21): [True: 673, False: 7.32k]
  ------------------
  113|    673|                        break;
  114|    238|                    }
  115|  7.99k|                }
  116|  7.99k|            }
  117|   131k|        }
  118|       |
  119|   249k|        return FloatRegisterID::None;
  120|   258k|    }
_ZN3dlx6IsFPSRENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  123|   287k|    {
  124|   287k|        if (token.length() == 4)
  ------------------
  |  Branch (124:13): [True: 69.3k, False: 217k]
  ------------------
  125|  69.3k|        {
  126|  69.3k|            char c1 = token[0];
  127|  69.3k|            char c2 = token[1];
  128|  69.3k|            char c3 = token[2];
  129|  69.3k|            char c4 = token[3];
  130|       |
  131|  69.3k|            return (c1 == 'F' || c1 == 'f') && (c2 == 'P' || c2 == 'p') &&
  ------------------
  |  Branch (131:21): [True: 2.76k, False: 66.5k]
  |  Branch (131:34): [True: 343, False: 66.2k]
  |  Branch (131:49): [True: 2.71k, False: 391]
  |  Branch (131:62): [True: 193, False: 198]
  ------------------
  132|  69.3k|                   (c3 == 'S' || c3 == 's') && (c4 == 'R' || c4 == 'r');
  ------------------
  |  Branch (132:21): [True: 2.66k, False: 245]
  |  Branch (132:34): [True: 118, False: 127]
  |  Branch (132:49): [True: 2.66k, False: 119]
  |  Branch (132:62): [True: 0, False: 119]
  ------------------
  133|  69.3k|        }
  134|       |
  135|   217k|        return false;
  136|   287k|    }

_ZN3dlx14StatusRegister9SetStatusEN3phi7booleanE:
   11|  9.10k|    {
   12|  9.10k|        m_Value = value;
   13|  9.10k|    }
_ZNK3dlx14StatusRegister3GetEv:
   16|   739k|    {
   17|   739k|        return m_Value;
   18|   739k|    }

_ZN3dlx5TokenC2ENS0_4TypeENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEEN3phi7integerImEES9_:
   27|   436k|    {}
_ZN3dlx5TokenC2ENS0_4TypeENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEEN3phi7integerImEES9_j:
   37|   217k|    {}
_ZNK3dlx5Token7GetTypeEv:
   40|  1.03M|    {
   41|  1.03M|        return m_Type;
   42|  1.03M|    }
_ZNK3dlx5Token13GetLineNumberEv:
   50|   324k|    {
   51|   324k|        return m_LineNumber;
   52|   324k|    }
_ZNK3dlx5Token9GetColumnEv:
   55|   277k|    {
   56|   277k|        return m_Column;
   57|   277k|    }
_ZNK3dlx5Token7GetTextEv:
   65|   155k|    {
   66|   155k|        return m_Text;
   67|   155k|    }
_ZNK3dlx5Token7HasHintEv:
   79|  48.7k|    {
   80|  48.7k|        return m_HasHint;
   81|  48.7k|    }
_ZNK3dlx5Token7GetHintEv:
   84|  60.4k|    {
   85|  60.4k|        PHI_ASSERT(m_Type == Type::RegisterInt || m_Type == Type::RegisterFloat ||
   86|  60.4k|                   m_Type == Type::IntegerLiteral || m_Type == Type::OpCode ||
   87|  60.4k|                   m_Type == Type::ImmediateInteger);
   88|  60.4k|        PHI_ASSERT(m_HasHint);
   89|       |
   90|  60.4k|        return m_Hint;
   91|  60.4k|    }

_ZN3dlx11TokenStream8finalizeEv:
   29|  8.47k|    {
   30|       |#if defined(PHI_DEBUG)
   31|       |        PHI_ASSERT(!m_Finialized);
   32|       |#endif
   33|       |
   34|  8.47k|        m_Iterator = m_Tokens.begin();
   35|       |#if defined(PHI_DEBUG)
   36|       |        m_Finialized = true;
   37|       |#endif
   38|  8.47k|    }
_ZNK3dlx11TokenStream10has_x_moreEN3phi7integerImEE:
   50|    469|    {
   51|    469|        auto it = m_Iterator;
   52|  1.84k|        for (; x > 0u; ++it, --x)
  ------------------
  |  Branch (52:16): [True: 1.39k, False: 454]
  ------------------
   53|  1.39k|        {
   54|  1.39k|            if (it == m_Tokens.end())
  ------------------
  |  Branch (54:17): [True: 15, False: 1.37k]
  ------------------
   55|     15|            {
   56|     15|                return false;
   57|     15|            }
   58|  1.39k|        }
   59|       |
   60|    454|        return true;
   61|    469|    }
_ZNK3dlx11TokenStream8has_moreEv:
   64|   661k|    {
   65|   661k|        return m_Iterator != m_Tokens.end();
   66|   661k|    }
_ZNK3dlx11TokenStream11reached_endEv:
   69|   654k|    {
   70|   654k|        return m_Iterator == m_Tokens.end();
   71|   654k|    }
_ZN3dlx11TokenStream7consumeEv:
   84|   654k|    {
   85|   654k|        PHI_ASSERT(!reached_end());
   86|       |#if defined(PHI_DEBUG)
   87|       |        PHI_ASSERT(m_Finialized);
   88|       |#endif
   89|       |
   90|   654k|        return *m_Iterator++;
   91|   654k|    }
_ZN3dlx11TokenStream16current_positionEv:
  163|    454|    {
  164|    454|        return m_Iterator;
  165|    454|    }
_ZNK3dlx11TokenStream6rbeginEv:
  218|    489|    {
  219|       |#if defined(PHI_DEBUG)
  220|       |        //PHI_ASSERT(m_Finialized);
  221|       |#endif
  222|       |
  223|    489|        return m_Tokens.rbegin();
  224|    489|    }
_ZNK3dlx11TokenStream4rendEv:
  227|  3.53k|    {
  228|       |#if defined(PHI_DEBUG)
  229|       |        //PHI_ASSERT(m_Finialized);
  230|       |#endif
  231|       |
  232|  3.53k|        return m_Tokens.rend();
  233|  3.53k|    }

_ZN3dlx8TokenizeENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   62|  8.47k|    {
   63|  8.47k|        TokenStream tokens;
   64|       |
   65|  8.47k|        std::string_view current_token;
   66|       |
   67|  8.47k|        phi::u64 current_line_number{1u};
   68|  8.47k|        phi::u64 current_column{1u};
   69|  8.47k|        phi::u64 token_begin{0u};
   70|       |
   71|  8.47k|        phi::boolean parsing_comment{false};
   72|       |
   73|  1.69M|        for (phi::usize i{0u}; i < source.length(); ++i)
  ------------------
  |  Branch (73:32): [True: 1.68M, False: 8.47k]
  ------------------
   74|  1.68M|        {
   75|  1.68M|            const char c{source.at(i.unsafe())};
   76|       |
   77|  1.68M|            if (c == '\n')
  ------------------
  |  Branch (77:17): [True: 254k, False: 1.43M]
  ------------------
   78|   254k|            {
   79|   254k|                if (current_token.empty())
  ------------------
  |  Branch (79:21): [True: 121k, False: 133k]
  ------------------
   80|   121k|                {
   81|       |                    // Skip empty lines
   82|   121k|                    tokens.emplace_back(Token::Type::NewLine, source.substr(i.unsafe(), 1u),
   83|   121k|                                        current_line_number, current_column);
   84|       |
   85|   121k|                    parsing_comment = false;
   86|   121k|                    current_line_number += 1u;
   87|   121k|                    current_column = 1u;
   88|   121k|                    continue;
   89|   121k|                }
   90|       |
   91|       |                // Otherwise a new line separates tokens
   92|   133k|                tokens.emplace_back(
   93|   133k|                        ParseToken(source.substr(token_begin.unsafe(), current_token.length()),
   94|   133k|                                   current_line_number, current_column - current_token.length()));
   95|       |
   96|   133k|                tokens.emplace_back(Token::Type::NewLine, source.substr(i.unsafe(), 1),
   97|   133k|                                    current_line_number, current_column);
   98|       |
   99|   133k|                current_token   = std::string_view{};
  100|   133k|                parsing_comment = false;
  101|   133k|                current_line_number += 1u;
  102|   133k|                current_column = 0u;
  103|   133k|            }
  104|       |            // Comments begin with an '/' or ';' and after that the entire line is treated as part of the comment
  105|  1.43M|            else if (c == '/' || c == ';')
  ------------------
  |  Branch (105:22): [True: 791, False: 1.43M]
  |  Branch (105:34): [True: 73.4k, False: 1.35M]
  ------------------
  106|  74.2k|            {
  107|  74.2k|                if (current_token.empty())
  ------------------
  |  Branch (107:21): [True: 69.6k, False: 4.60k]
  ------------------
  108|  69.6k|                {
  109|  69.6k|                    token_begin = i;
  110|  69.6k|                }
  111|  4.60k|                else if (!parsing_comment)
  ------------------
  |  Branch (111:26): [True: 4.14k, False: 461]
  ------------------
  112|  4.14k|                {
  113|  4.14k|                    tokens.emplace_back(ParseToken(
  114|  4.14k|                            source.substr(token_begin.unsafe(), current_token.length()),
  115|  4.14k|                            current_line_number, current_column - current_token.length()));
  116|  4.14k|                    token_begin   = i;
  117|  4.14k|                    current_token = std::string_view{};
  118|  4.14k|                }
  119|       |
  120|  74.2k|                parsing_comment = true;
  121|  74.2k|                current_token   = source.substr(token_begin.unsafe(), current_token.length() + 1);
  122|  74.2k|            }
  123|  1.35M|            else if (parsing_comment)
  ------------------
  |  Branch (123:22): [True: 153k, False: 1.20M]
  ------------------
  124|   153k|            {
  125|       |                // simply append the character
  126|   153k|                current_token = source.substr(token_begin.unsafe(), current_token.length() + 1);
  127|   153k|            }
  128|  1.20M|            else
  129|  1.20M|            {
  130|       |                // Not parsing a comment
  131|  1.20M|                switch (c)
  132|  1.20M|                {
  133|   169k|                    case ' ':
  ------------------
  |  Branch (133:21): [True: 169k, False: 1.03M]
  ------------------
  134|   172k|                    case '\t':
  ------------------
  |  Branch (134:21): [True: 2.71k, False: 1.20M]
  ------------------
  135|   174k|                    case '\v':
  ------------------
  |  Branch (135:21): [True: 2.77k, False: 1.20M]
  ------------------
  136|   174k|                        if (current_token.empty())
  ------------------
  |  Branch (136:29): [True: 1.20k, False: 173k]
  ------------------
  137|  1.20k|                        {
  138|  1.20k|                            current_column += 1u;
  139|       |                            // We haven't found any usable character for the current token so just skip the whitespace.
  140|  1.20k|                            continue;
  141|  1.20k|                        }
  142|       |
  143|       |                        // Otherwise a whitespace separates tokens
  144|   173k|                        tokens.emplace_back(ParseToken(
  145|   173k|                                source.substr(token_begin.unsafe(), current_token.length()),
  146|   173k|                                current_line_number, current_column - current_token.length()));
  147|   173k|                        current_token = std::string_view{};
  148|   173k|                        break;
  149|  14.6k|                    case ':':
  ------------------
  |  Branch (149:21): [True: 14.6k, False: 1.19M]
  ------------------
  150|       |                        // Need to parse label names together with their colon
  151|  14.6k|                        if (!current_token.empty())
  ------------------
  |  Branch (151:29): [True: 13.3k, False: 1.32k]
  ------------------
  152|  13.3k|                        {
  153|  13.3k|                            current_token =
  154|  13.3k|                                    source.substr(token_begin.unsafe(), current_token.length() + 1);
  155|  13.3k|                            tokens.emplace_back(ParseToken(
  156|  13.3k|                                    source.substr(token_begin.unsafe(), current_token.length()),
  157|  13.3k|                                    current_line_number,
  158|  13.3k|                                    current_column + 1u - current_token.length()));
  159|       |
  160|  13.3k|                            current_token = std::string_view{};
  161|  13.3k|                        }
  162|  1.32k|                        else
  163|  1.32k|                        {
  164|       |                            // Orphan colon
  165|  1.32k|                            token_begin = i;
  166|       |
  167|  1.32k|                            tokens.emplace_back(Token::Type::Colon,
  168|  1.32k|                                                source.substr(token_begin.unsafe(), 1),
  169|  1.32k|                                                current_line_number, current_column);
  170|  1.32k|                        }
  171|  14.6k|                        break;
  172|  32.7k|                    case ',':
  ------------------
  |  Branch (172:21): [True: 32.7k, False: 1.17M]
  ------------------
  173|  35.1k|                    case '(':
  ------------------
  |  Branch (173:21): [True: 2.38k, False: 1.20M]
  ------------------
  174|  37.1k|                    case ')':
  ------------------
  |  Branch (174:21): [True: 1.94k, False: 1.20M]
  ------------------
  175|  37.1k|                        if (!current_token.empty())
  ------------------
  |  Branch (175:29): [True: 34.0k, False: 3.09k]
  ------------------
  176|  34.0k|                        {
  177|  34.0k|                            tokens.emplace_back(ParseToken(
  178|  34.0k|                                    source.substr(token_begin.unsafe(), current_token.length()),
  179|  34.0k|                                    current_line_number, current_column - current_token.length()));
  180|       |
  181|  34.0k|                            current_token = std::string_view{};
  182|  34.0k|                        }
  183|       |
  184|  37.1k|                        Token::Type type;
  185|  37.1k|                        switch (c)
  186|  37.1k|                        {
  187|  32.7k|                            case ',':
  ------------------
  |  Branch (187:29): [True: 32.7k, False: 4.32k]
  ------------------
  188|  32.7k|                                type = Token::Type::Comma;
  189|  32.7k|                                break;
  190|  2.38k|                            case '(':
  ------------------
  |  Branch (190:29): [True: 2.38k, False: 34.7k]
  ------------------
  191|  2.38k|                                type = Token::Type::OpenBracket;
  192|  2.38k|                                break;
  193|  1.94k|                            case ')':
  ------------------
  |  Branch (193:29): [True: 1.94k, False: 35.1k]
  ------------------
  194|  1.94k|                                type = Token::Type::ClosingBracket;
  195|  1.94k|                                break;
  196|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  197|      0|                            default:
  ------------------
  |  Branch (197:29): [True: 0, False: 37.1k]
  ------------------
  198|      0|                                PHI_ASSERT_NOT_REACHED();
  199|      0|                                break;
  200|  37.1k|#endif
  201|  37.1k|                        }
  202|       |
  203|  37.1k|                        token_begin = i;
  204|       |
  205|  37.1k|                        tokens.emplace_back(type, source.substr(token_begin.unsafe(), 1),
  206|  37.1k|                                            current_line_number, current_column);
  207|  37.1k|                        break;
  208|       |
  209|   978k|                    default:
  ------------------
  |  Branch (209:21): [True: 978k, False: 226k]
  ------------------
  210|   978k|                        if (current_token.empty())
  ------------------
  |  Branch (210:29): [True: 287k, False: 691k]
  ------------------
  211|   287k|                        {
  212|   287k|                            token_begin = i;
  213|   287k|                        }
  214|       |
  215|       |                        // simply append the character
  216|   978k|                        current_token =
  217|   978k|                                source.substr(token_begin.unsafe(), current_token.length() + 1);
  218|  1.20M|                }
  219|  1.20M|            }
  220|       |
  221|  1.56M|            current_column += 1u;
  222|  1.56M|        }
  223|       |
  224|       |        // Checked the entire string. Parse whats left if anything
  225|  8.47k|        if (!current_token.empty())
  ------------------
  |  Branch (225:13): [True: 2.96k, False: 5.50k]
  ------------------
  226|  2.96k|        {
  227|  2.96k|            tokens.emplace_back(
  228|  2.96k|                    ParseToken(source.substr(token_begin.unsafe(), current_token.length()),
  229|  2.96k|                               current_line_number, current_column - current_token.length()));
  230|  2.96k|        }
  231|       |
  232|       |        // Finialize token stream
  233|  8.47k|        tokens.finalize();
  234|       |
  235|  8.47k|        return tokens;
  236|  8.47k|    }
Tokenize.cpp:_ZN3dlxL10ParseTokenENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEEN3phi7integerImEES7_:
   10|   361k|    {
   11|   361k|        if (token.at(0) == '#' && token.size() > 1)
  ------------------
  |  Branch (11:13): [True: 6.13k, False: 354k]
  |  Branch (11:35): [True: 6.01k, False: 125]
  ------------------
   12|  6.01k|        {
   13|  6.01k|            auto number = ParseNumber(token.substr(1u));
   14|       |
   15|  6.01k|            if (number)
  ------------------
  |  Branch (15:17): [True: 2.80k, False: 3.20k]
  ------------------
   16|  2.80k|            {
   17|  2.80k|                return {Token::Type::ImmediateInteger, token, line_number, column,
   18|  2.80k|                        static_cast<std::uint32_t>(number.value().unsafe())};
   19|  2.80k|            }
   20|       |
   21|  3.20k|            return {Token::Type::ImmediateInteger, token, line_number, column};
   22|  6.01k|        }
   23|       |
   24|   355k|        if (token.at(0) == '/' || token.at(0) == ';')
  ------------------
  |  Branch (24:13): [True: 470, False: 354k]
  |  Branch (24:35): [True: 73.3k, False: 281k]
  ------------------
   25|  73.8k|        {
   26|  73.8k|            return {Token::Type::Comment, token, line_number, column};
   27|  73.8k|        }
   28|       |
   29|   281k|        if (phi::optional<phi::i16> number = ParseNumber(token); number.has_value())
  ------------------
  |  Branch (29:66): [True: 7.07k, False: 274k]
  ------------------
   30|  7.07k|        {
   31|  7.07k|            return {Token::Type::IntegerLiteral, token, line_number, column,
   32|  7.07k|                    static_cast<std::uint32_t>(number->unsafe())};
   33|  7.07k|        }
   34|       |
   35|   274k|        if (IsFPSR(token))
  ------------------
  |  Branch (35:13): [True: 2.66k, False: 271k]
  ------------------
   36|  2.66k|        {
   37|  2.66k|            return {Token::Type::RegisterStatus, token, line_number, column};
   38|  2.66k|        }
   39|       |
   40|   271k|        if (IntRegisterID id = StringToIntRegister(token); id != IntRegisterID::None)
  ------------------
  |  Branch (40:60): [True: 26.7k, False: 244k]
  ------------------
   41|  26.7k|        {
   42|  26.7k|            return {Token::Type::RegisterInt, token, line_number, column,
   43|  26.7k|                    static_cast<std::uint32_t>(id)};
   44|  26.7k|        }
   45|       |
   46|   244k|        if (FloatRegisterID id = StringToFloatRegister(token); id != FloatRegisterID::None)
  ------------------
  |  Branch (46:64): [True: 8.63k, False: 236k]
  ------------------
   47|  8.63k|        {
   48|  8.63k|            return {Token::Type::RegisterFloat, token, line_number, column,
   49|  8.63k|                    static_cast<std::uint32_t>(id)};
   50|  8.63k|        }
   51|       |
   52|   236k|        if (OpCode opcode = StringToOpCode(token); opcode != OpCode::NONE)
  ------------------
  |  Branch (52:52): [True: 171k, False: 64.2k]
  ------------------
   53|   171k|        {
   54|   171k|            return {Token::Type::OpCode, token, line_number, column,
   55|   171k|                    static_cast<std::uint32_t>(opcode)};
   56|   171k|        }
   57|       |
   58|  64.2k|        return {Token::Type::LabelIdentifier, token, line_number, column};
   59|   236k|    }

_ZN4fuzz23ParseAsStrucutedDLXCodeEPKhm:
   52|  8.47k|    {
   53|       |        // Constants
   54|  8.47k|        constexpr std::uint8_t number_of_opcodes =
   55|  8.47k|                static_cast<std::uint8_t>(dlx::OpCode::NUMBER_OF_ELEMENTS);
   56|  8.47k|        constexpr std::uint8_t number_of_int_registers   = 32;
   57|  8.47k|        constexpr std::uint8_t number_of_float_registers = 32;
   58|       |
   59|  8.47k|        std::string ret;
   60|       |
   61|   456k|        for (std::size_t index{0}; index < size;)
  ------------------
  |  Branch (61:36): [True: 448k, False: 8.40k]
  ------------------
   62|   448k|        {
   63|   448k|            std::uint8_t current_value = data[index++];
   64|       |
   65|   448k|            switch (current_value)
   66|   448k|            {
   67|       |                // OpCode
   68|   166k|                case 0: {
  ------------------
  |  Branch (68:17): [True: 166k, False: 281k]
  ------------------
   69|       |                    // Has one more value
   70|   166k|                    if (index < size)
  ------------------
  |  Branch (70:25): [True: 166k, False: 307]
  ------------------
   71|   166k|                    {
   72|   166k|                        std::uint8_t opcode_value = data[index++] % number_of_opcodes;
   73|       |
   74|   166k|                        ret += dlx::enum_name(static_cast<dlx::OpCode>(opcode_value));
   75|       |
   76|   166k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (76:29): [True: 19, False: 166k]
  ------------------
   77|     19|                        {
   78|     19|                            return detail::ErrorString;
   79|     19|                        }
   80|   166k|                    }
   81|   166k|                    break;
   82|   166k|                }
   83|       |
   84|       |                // Int Register
   85|   166k|                case 1: {
  ------------------
  |  Branch (85:17): [True: 28.3k, False: 419k]
  ------------------
   86|       |                    // Has one more value
   87|  28.3k|                    if (index < size)
  ------------------
  |  Branch (87:25): [True: 28.3k, False: 57]
  ------------------
   88|  28.3k|                    {
   89|  28.3k|                        std::uint8_t opcode_value = data[index++] % number_of_int_registers;
   90|       |
   91|  28.3k|                        ret += dlx::enum_name(static_cast<dlx::IntRegisterID>(opcode_value));
   92|  28.3k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (92:29): [True: 8, False: 28.3k]
  ------------------
   93|      8|                        {
   94|      8|                            return detail::ErrorString;
   95|      8|                        }
   96|  28.3k|                    }
   97|  28.3k|                    break;
   98|  28.3k|                }
   99|       |
  100|       |                // Float register
  101|  28.3k|                case 2: {
  ------------------
  |  Branch (101:17): [True: 9.59k, False: 438k]
  ------------------
  102|       |                    // Has one more value
  103|  9.59k|                    if (index < size)
  ------------------
  |  Branch (103:25): [True: 9.51k, False: 80]
  ------------------
  104|  9.51k|                    {
  105|  9.51k|                        std::uint8_t opcode_value = data[index++] % number_of_float_registers;
  106|       |
  107|  9.51k|                        ret += dlx::enum_name(static_cast<dlx::FloatRegisterID>(opcode_value));
  108|  9.51k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (108:29): [True: 3, False: 9.51k]
  ------------------
  109|      3|                        {
  110|      3|                            return detail::ErrorString;
  111|      3|                        }
  112|  9.51k|                    }
  113|  9.59k|                    break;
  114|  9.59k|                }
  115|       |
  116|       |                // Floating point status register
  117|  9.59k|                case 3: {
  ------------------
  |  Branch (117:17): [True: 2.83k, False: 445k]
  ------------------
  118|  2.83k|                    ret += "FPSR";
  119|  2.83k|                    if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (119:25): [True: 4, False: 2.83k]
  ------------------
  120|      4|                    {
  121|      4|                        return detail::ErrorString;
  122|      4|                    }
  123|       |
  124|  2.83k|                    break;
  125|  2.83k|                }
  126|       |
  127|       |                // Immediate integer
  128|  11.0k|                case 4: {
  ------------------
  |  Branch (128:17): [True: 11.0k, False: 437k]
  ------------------
  129|  11.0k|                    ret += "#";
  130|  11.0k|                    [[fallthrough]];
  131|  11.0k|                }
  132|       |
  133|       |                // Integer literal
  134|  35.1k|                case 5: {
  ------------------
  |  Branch (134:17): [True: 24.0k, False: 424k]
  ------------------
  135|  35.1k|                    std::size_t size_of_int = std::min(2ul, size - index);
  136|       |
  137|  35.1k|                    if (size_of_int > 0)
  ------------------
  |  Branch (137:25): [True: 35.0k, False: 96]
  ------------------
  138|  35.0k|                    {
  139|  35.0k|                        std::int16_t value = 0;
  140|       |
  141|   104k|                        for (; size_of_int > 0; --size_of_int)
  ------------------
  |  Branch (141:32): [True: 69.8k, False: 35.0k]
  ------------------
  142|  69.8k|                        {
  143|  69.8k|                            value <<= 8;
  144|  69.8k|                            value &= data[index++];
  145|  69.8k|                        }
  146|       |
  147|  35.0k|                        ret += std::to_string(value);
  148|  35.0k|                    }
  149|  35.1k|                    break;
  150|  11.0k|                }
  151|       |
  152|       |                // Label
  153|  11.5k|                case 6: {
  ------------------
  |  Branch (153:17): [True: 11.5k, False: 436k]
  ------------------
  154|  11.5k|                    std::size_t label_length = std::min(5ul, size - index);
  155|       |
  156|  11.5k|                    if (label_length > 0)
  ------------------
  |  Branch (156:25): [True: 11.5k, False: 12]
  ------------------
  157|  11.5k|                    {
  158|  11.5k|                        std::string label_name = "lbl_";
  159|       |
  160|  68.5k|                        for (; label_length > 0; --label_length)
  ------------------
  |  Branch (160:32): [True: 57.0k, False: 11.5k]
  ------------------
  161|  57.0k|                        {
  162|  57.0k|                            char c = detail::SanitizeForIdentifier(data[index++]);
  163|       |
  164|  57.0k|                            label_name += c;
  165|  57.0k|                        }
  166|       |
  167|       |                        // Add 1 in 10 chance to add a colon
  168|  11.5k|                        if (index < size && data[index++] % 10 == 0)
  ------------------
  |  Branch (168:29): [True: 11.1k, False: 367]
  |  Branch (168:45): [True: 9.06k, False: 2.08k]
  ------------------
  169|  9.06k|                        {
  170|  9.06k|                            label_name += ':';
  171|  9.06k|                            ret += label_name;
  172|  9.06k|                        }
  173|  2.44k|                        else
  174|  2.44k|                        {
  175|  2.44k|                            ret += label_name;
  176|  2.44k|                            if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (176:33): [True: 6, False: 2.44k]
  ------------------
  177|      6|                            {
  178|      6|                                return detail::ErrorString;
  179|      6|                            }
  180|  2.44k|                        }
  181|  11.5k|                    }
  182|  11.5k|                    break;
  183|  11.5k|                }
  184|       |
  185|       |                // Newline
  186|   120k|                case 7: {
  ------------------
  |  Branch (186:17): [True: 120k, False: 328k]
  ------------------
  187|   120k|                    ret += '\n';
  188|   120k|                    break;
  189|  11.5k|                }
  190|       |
  191|       |                // Comment
  192|  74.0k|                case 8: {
  ------------------
  |  Branch (192:17): [True: 74.0k, False: 374k]
  ------------------
  193|  74.0k|                    std::size_t comment_length = std::min(5ul, size - index);
  194|       |
  195|  74.0k|                    if (comment_length > 0)
  ------------------
  |  Branch (195:25): [True: 73.9k, False: 157]
  ------------------
  196|  73.9k|                    {
  197|  73.9k|                        std::string comment = "; ";
  198|       |
  199|   440k|                        for (; comment_length > 0; --comment_length)
  ------------------
  |  Branch (199:32): [True: 366k, False: 73.9k]
  ------------------
  200|   366k|                        {
  201|   366k|                            comment += static_cast<char>(data[index++]);
  202|   366k|                        }
  203|       |
  204|  73.9k|                        ret += comment + '\n';
  205|  73.9k|                    }
  206|  74.0k|                    break;
  207|  11.5k|                }
  208|       |
  209|       |                // Ignore
  210|     21|                default:
  ------------------
  |  Branch (210:17): [True: 21, False: 448k]
  ------------------
  211|     21|                    return detail::ErrorString;
  212|   448k|            }
  213|   448k|        }
  214|       |
  215|  8.40k|        return ret;
  216|  8.47k|    }
_ZN4fuzz6detail17AddSeperatorTokenERNSt3__112basic_stringIcNS1_11char_traitsIcEENS1_9allocatorIcEEEEPKhmRm:
   19|   209k|        {
   20|   209k|            if (index < size)
  ------------------
  |  Branch (20:17): [True: 206k, False: 2.48k]
  ------------------
   21|   206k|            {
   22|   206k|                std::uint8_t val = data[index++];
   23|   206k|                if (val == 0)
  ------------------
  |  Branch (23:21): [True: 173k, False: 33.5k]
  ------------------
   24|   173k|                {
   25|   173k|                    text += ' ';
   26|   173k|                }
   27|  33.5k|                else if (val == 1)
  ------------------
  |  Branch (27:26): [True: 33.5k, False: 40]
  ------------------
   28|  33.5k|                {
   29|  33.5k|                    text += ',';
   30|  33.5k|                }
   31|     40|                else
   32|     40|                {
   33|     40|                    return false;
   34|     40|                }
   35|   206k|            }
   36|       |
   37|   209k|            return true;
   38|   209k|        }
_ZN4fuzz6detail21SanitizeForIdentifierEh:
   41|  57.0k|        {
   42|  57.0k|            if (!phi::is_alpha_numeric(static_cast<char>(c)))
  ------------------
  |  Branch (42:17): [True: 46.5k, False: 10.4k]
  ------------------
   43|  46.5k|            {
   44|  46.5k|                return '_';
   45|  46.5k|            }
   46|       |
   47|  10.4k|            return c;
   48|  57.0k|        }

LLVMFuzzerTestOneInput:
   12|  8.47k|{
   13|  8.47k|    static dlx::Processor processor;
   14|       |
   15|  8.47k|    std::string source = fuzz::ParseAsStrucutedDLXCode(data, size);
   16|       |
   17|       |    // Parse it
   18|  8.47k|    dlx::ParsedProgram program = dlx::Parser::Parse(source);
   19|       |
   20|       |    // Clear registers and memory
   21|  8.47k|    processor.ClearRegisters();
   22|  8.47k|    processor.ClearMemory();
   23|       |
   24|       |    // Execute
   25|  8.47k|    if (processor.LoadProgram(program))
  ------------------
  |  Branch (25:9): [True: 994, False: 7.47k]
  ------------------
   26|    994|    {
   27|    994|        processor.ExecuteCurrentProgram();
   28|    994|    }
   29|       |
   30|  8.47k|    return 0;
   31|  8.47k|}

