

================================================================
== Vivado HLS Report for 'FIRE3'
================================================================
* Date:           Fri Aug  2 15:37:15 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        LURAM-Test
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1555|  1555|  1555|  1555|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1551|  1551|        32|          1|          1|  1521|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 1, D = 32, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	36  / (exitcond_flatten7)
	5  / (!exitcond_flatten7)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	4  / true
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.02>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%custom_Tc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tc)"   --->   Operation 37 'read' 'custom_Tc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%custom_Tr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tr)"   --->   Operation 38 'read' 'custom_Tr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col)"   --->   Operation 39 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)"   --->   Operation 40 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.01ns)   --->   "%tmp_s = add nsw i32 %custom_Tc_read, %col_read" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 41 'add' 'tmp_s' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.01ns)   --->   "%tmp = add i32 %row_read, %custom_Tr_read" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 42 'add' 'tmp' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%tmp_25 = icmp slt i32 %tmp, %row_read" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 43 'icmp' 'tmp_25' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%smax2 = select i1 %tmp_25, i32 %row_read, i32 %tmp" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 44 'select' 'smax2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_26 = sub i32 %smax2, %row_read" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 45 'sub' 'tmp_26' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.99ns)   --->   "%tmp_28 = icmp slt i32 %tmp_s, %col_read" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 46 'icmp' 'tmp_28' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%smax3 = select i1 %tmp_28, i32 %col_read, i32 %tmp_s" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 47 'select' 'smax3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_30 = sub i32 %smax3, %col_read" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 48 'sub' 'tmp_30' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.99ns)   --->   "%tmp_34_mid = icmp sgt i32 %custom_Tc_read, 0" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 49 'icmp' 'tmp_34_mid' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.95>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%custom_k_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_k)"   --->   Operation 50 'read' 'custom_k_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%cast = zext i32 %tmp_26 to i64" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 51 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%cast4 = zext i32 %tmp_30 to i64" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 52 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast4, %cast" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 53 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %custom_k_read to i96"   --->   Operation 54 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%cast2 = zext i64 %bound to i96" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 55 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (4.53ns)   --->   "%bound2 = mul i96 %cast2, %cast1" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 56 'mul' 'bound2' <Predicate = true> <Delay = 4.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.45>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_0, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 57 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_1, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 58 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_2, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 59 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_3, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 60 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_4, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 61 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_5, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 62 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_6, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 63 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_7, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 64 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_8, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 65 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_9, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 66 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_10, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 67 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_11, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 68 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_12, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 69 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_13, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 70 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_14, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 71 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_15, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 72 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_16, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 73 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_17, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 74 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_18, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 75 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_19, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 76 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_20, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 77 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_21, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 78 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_22, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 79 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_23, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 80 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_24, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 81 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_25, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 82 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_26, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 83 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_27, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 84 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_28, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 85 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_29, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 86 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_30, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 87 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_31, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 88 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_32, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 89 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_33, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 90 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_34, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 91 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_35, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 92 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_36, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 93 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_37, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 94 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_38, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 95 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_39, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 96 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_40, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 97 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_41, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 98 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_42, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 99 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_43, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 100 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_44, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 101 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_45, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 102 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_46, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 103 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_47, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 104 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_48, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 105 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_49, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 106 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_50, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 107 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_51, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 108 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_52, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 109 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_53, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 110 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_54, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 111 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_55, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 112 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_56, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 113 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_57, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 114 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_58, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 115 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_59, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 116 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_60, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 117 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_61, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 118 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_62, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 119 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_63, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 120 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_63_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 121 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_63_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 122 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_63_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 123 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_63_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 124 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_63_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 125 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_63_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 126 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_63_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 127 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_62_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 128 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_62_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 129 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_62_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 130 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_62_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 131 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_62_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 132 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_62_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 133 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_62_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 134 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_61_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 135 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_61_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 136 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_61_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 137 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_61_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 138 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_61_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 139 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_61_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 140 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_61_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 141 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_60_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 142 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_60_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 143 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_60_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 144 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_60_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 145 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_60_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 146 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_60_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 147 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_60_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 148 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_59_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 149 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_59_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 150 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_59_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 151 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_59_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 152 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_59_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 153 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_59_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 154 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_59_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 155 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_58_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 156 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_58_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 157 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_58_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 158 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_58_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 159 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_58_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 160 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_58_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 161 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_58_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 162 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_57_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 163 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_57_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 164 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_57_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 165 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_57_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 166 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_57_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 167 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_57_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 168 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_57_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 169 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_56_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 170 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_56_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 171 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_56_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 172 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_56_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 173 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_56_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 174 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_56_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 175 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_56_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 176 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_55_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 177 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_55_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 178 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_55_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 179 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_55_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 180 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_55_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 181 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_55_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 182 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_55_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 183 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_54_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 184 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_54_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 185 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_54_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 186 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_54_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 187 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_54_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 188 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_54_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 189 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_54_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 190 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_53_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 191 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_53_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 192 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_53_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 193 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_53_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 194 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_53_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 195 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_53_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 196 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_53_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 197 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_52_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 198 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_52_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 199 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_52_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 200 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_52_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 201 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_52_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 202 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_52_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 203 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_52_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 204 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_51_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 205 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_51_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 206 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_51_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 207 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_51_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 208 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_51_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 209 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_51_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 210 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_51_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 211 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_50_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 212 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_50_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 213 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_50_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 214 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_50_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 215 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_50_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 216 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_50_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 217 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_50_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 218 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_49_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 219 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_49_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 220 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_49_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 221 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_49_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 222 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_49_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 223 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_49_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 224 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_49_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 225 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_48_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 226 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_48_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 227 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_48_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 228 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_48_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 229 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_48_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 230 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_48_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 231 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_48_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 232 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_47_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 233 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_47_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 234 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_47_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 235 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_47_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 236 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_47_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 237 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_47_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 238 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_47_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 239 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_46_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 240 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_46_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 241 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_46_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 242 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_46_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 243 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_46_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 244 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_46_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 245 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_46_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 246 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_45_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 247 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_45_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 248 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_45_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 249 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_45_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 250 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_45_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 251 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_45_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 252 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_45_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 253 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_44_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 254 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_44_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 255 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_44_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 256 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_44_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 257 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_44_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 258 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_44_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 259 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_44_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 260 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_43_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 261 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_43_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 262 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_43_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 263 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_43_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 264 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_43_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 265 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_43_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 266 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_43_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 267 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_42_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 268 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_42_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 269 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_42_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 270 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_42_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 271 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_42_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 272 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_42_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 273 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_42_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 274 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_41_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 275 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_41_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 276 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_41_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 277 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_41_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 278 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_41_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 279 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_41_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 280 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_41_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 281 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_40_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 282 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_40_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 283 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_40_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 284 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_40_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 285 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_40_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 286 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_40_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 287 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_40_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 288 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_39_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 289 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_39_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 290 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_39_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 291 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_39_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 292 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_39_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 293 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_39_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 294 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_39_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 295 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_38_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 296 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_38_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 297 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_38_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 298 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_38_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 299 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_38_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 300 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_38_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 301 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_38_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 302 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_37_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 303 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_37_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 304 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_37_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 305 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_37_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 306 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_37_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 307 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_37_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 308 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_37_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 309 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_36_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 310 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_36_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 311 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_36_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 312 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_36_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 313 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_36_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 314 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_36_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 315 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_36_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 316 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_35_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 317 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_35_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 318 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_35_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 319 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_35_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 320 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_35_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 321 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_35_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 322 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_35_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 323 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_34_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 324 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_34_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 325 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_34_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 326 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_34_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 327 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_34_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 328 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_34_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 329 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_34_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 330 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_33_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 331 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_33_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 332 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_33_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 333 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_33_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 334 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_33_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 335 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_33_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 336 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_33_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 337 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_32_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 338 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_32_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 339 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_32_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 340 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_32_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 341 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_32_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 342 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_32_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 343 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_32_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 344 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_31_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 345 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_31_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 346 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_31_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 347 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_31_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 348 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_31_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 349 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_31_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 350 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_31_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 351 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_30_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 352 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_30_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 353 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_30_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 354 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_30_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 355 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_30_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 356 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_30_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 357 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_30_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 358 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_29_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 359 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_29_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 360 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_29_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 361 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_29_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 362 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_29_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 363 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_29_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 364 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_29_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 365 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_28_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 366 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_28_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 367 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_28_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 368 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_28_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 369 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_28_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 370 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_28_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 371 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_28_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 372 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_27_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 373 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_27_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 374 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_27_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 375 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_27_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 376 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_27_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 377 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_27_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 378 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_27_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 379 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_26_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 380 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_26_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 381 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_26_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 382 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_26_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 383 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_26_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 384 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_26_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 385 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_26_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 386 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_25_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 387 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_25_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 388 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_25_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 389 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_25_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 390 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_25_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 391 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_25_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 392 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_25_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 393 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_24_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 394 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_24_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 395 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_24_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 396 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_24_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 397 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_24_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 398 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_24_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 399 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_24_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 400 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_23_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 401 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_23_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 402 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_23_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 403 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_23_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 404 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_23_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 405 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_23_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 406 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_23_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 407 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_22_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 408 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_22_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 409 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_22_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 410 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_22_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 411 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_22_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 412 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_22_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 413 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_22_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 414 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_21_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 415 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_21_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 416 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_21_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 417 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_21_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 418 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_21_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 419 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_21_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 420 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_21_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 421 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_20_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 422 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_20_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 423 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_20_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 424 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_20_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 425 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_20_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 426 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_20_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 427 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_20_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 428 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_19_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 429 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_19_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 430 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_19_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 431 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_19_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 432 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_19_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 433 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_19_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 434 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_19_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 435 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_18_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 436 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_18_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 437 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_18_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 438 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_18_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 439 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_18_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 440 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_18_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 441 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_18_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 442 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_17_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 443 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_17_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 444 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_17_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 445 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_17_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 446 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_17_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 447 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_17_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 448 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_17_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 449 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_16_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 450 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_16_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 451 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_16_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 452 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_16_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 453 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_16_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 454 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_16_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 455 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_16_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 456 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_15_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 457 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_15_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 458 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_15_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 459 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_15_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 460 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_15_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 461 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_15_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 462 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_15_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 463 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_14_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 464 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_14_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 465 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_14_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 466 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_14_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 467 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_14_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 468 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_14_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 469 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_14_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 470 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_13_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 471 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_13_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 472 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_13_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 473 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_13_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 474 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_13_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 475 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_13_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 476 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_13_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 477 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_12_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 478 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_12_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 479 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_12_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 480 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_12_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 481 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_12_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 482 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_12_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 483 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_12_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 484 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_11_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 485 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_11_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 486 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_11_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 487 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_11_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 488 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_11_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 489 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_11_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 490 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_11_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 491 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_10_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 492 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_10_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 493 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_10_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 494 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_10_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 495 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_10_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 496 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_10_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 497 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_10_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 498 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_9_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 499 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_9_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 500 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_9_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 501 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_9_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 502 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_9_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 503 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_9_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 504 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_9_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 505 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_8_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 506 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_8_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 507 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_8_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 508 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_8_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 509 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_8_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 510 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_8_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 511 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_8_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 512 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_7_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 513 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_7_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 514 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_7_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 515 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_7_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 516 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_7_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 517 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_7_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 518 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_7_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 519 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_6_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 520 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_6_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 521 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_6_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 522 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_6_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 523 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_6_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 524 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_6_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 525 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_6_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 526 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_5_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 527 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_5_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 528 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_5_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 529 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_5_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 530 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_5_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 531 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_5_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 532 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_5_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 533 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_4_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 534 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_4_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 535 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_4_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 536 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_4_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 537 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_4_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 538 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_4_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 539 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_4_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 540 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_3_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 541 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_3_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 542 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_3_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 543 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_3_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 544 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_3_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 545 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_3_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 546 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_3_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 547 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_2_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 548 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_2_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 549 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_2_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 550 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_2_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 551 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_2_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 552 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_2_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 553 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_2_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 554 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_1_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 555 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_1_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 556 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_1_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 557 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_1_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 558 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_1_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 559 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_1_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 560 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_1_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 561 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_0_6, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 562 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_0_5, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 563 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_0_4, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 564 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_0_3, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 565 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_0_2, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 566 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_0_1, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 567 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x float]* %WEIGHT1_0_0, [1 x i8]* @p_str1, [12 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 568 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %custom_k_read to i128"   --->   Operation 569 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%cast5 = zext i96 %bound2 to i128" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 570 'zext' 'cast5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (5.45ns)   --->   "%bound3 = mul i128 %cast5, %cast3" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 571 'mul' 'bound3' <Predicate = true> <Delay = 5.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (1.13ns)   --->   "%exitcond_flatten_mid = icmp eq i64 %bound, 0" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 572 'icmp' 'exitcond_flatten_mid' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 573 [1/1] (0.65ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 573 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 8.04>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i128 [ 0, %0 ], [ %indvar_flatten_next7, %.reset473 ]"   --->   Operation 574 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %tmp_27_mid2_v, %.reset473 ]" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 575 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i96 [ 0, %0 ], [ %indvar_flatten_next6, %.reset473 ]" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 576 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%j = phi i32 [ 0, %0 ], [ %j_mid2, %.reset473 ]" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 577 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %.reset473 ]" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 578 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%trr = phi i32 [ %row_read, %0 ], [ %trr_mid2, %.reset473 ]" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 579 'phi' 'trr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%tcc = phi i32 [ %col_read, %0 ], [ %tcc_1, %.reset473 ]"   --->   Operation 580 'phi' 'tcc' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 581 [1/1] (1.01ns)   --->   "%tmp_24 = sub nsw i32 %trr, %row_read" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 581 'sub' 'tmp_24' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (1.30ns)   --->   "%exitcond_flatten7 = icmp eq i128 %indvar_flatten6, %bound3" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 582 'icmp' 'exitcond_flatten7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 583 [1/1] (1.57ns)   --->   "%indvar_flatten_next7 = add i128 %indvar_flatten6, 1"   --->   Operation 583 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten7, label %2, label %.reset473" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 584 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 585 [1/1] (1.00ns)   --->   "%i_6 = add i31 1, %i" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 585 'add' 'i_6' <Predicate = (!exitcond_flatten7)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 586 [1/1] (1.21ns)   --->   "%exitcond_flatten = icmp eq i96 %indvar_flatten7, %bound2" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 586 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 587 [1/1] (0.44ns)   --->   "%j_mid = select i1 %exitcond_flatten, i32 0, i32 %j" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 587 'select' 'j_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node trr_mid1)   --->   "%trr_mid = select i1 %exitcond_flatten, i32 %row_read, i32 %trr" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 588 'select' 'trr_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node tcc_mid1)   --->   "%tcc_mid = select i1 %exitcond_flatten, i32 %col_read, i32 %tcc" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 589 'select' 'tcc_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 590 [1/1] (0.41ns)   --->   "%tmp_27_mid2_v = select i1 %exitcond_flatten, i31 %i_6, i31 %i" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 590 'select' 'tmp_27_mid2_v' <Predicate = (!exitcond_flatten7)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i31 %tmp_27_mid2_v to i8" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 591 'trunc' 'tmp_38' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.49ns)   --->   "%tmp_31 = mul i8 11, %tmp_38" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 592 'mul' 'tmp_31' <Predicate = (!exitcond_flatten7)> <Delay = 0.49> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 593 [1/1] (0.99ns)   --->   "%tmp_32 = icmp slt i32 %tcc, %tmp_s" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 593 'icmp' 'tmp_32' <Predicate = (!exitcond_flatten7)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node tmp_34_mid2)   --->   "%tmp_34_mid1 = select i1 %exitcond_flatten, i1 %tmp_34_mid, i1 %tmp_32" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 594 'select' 'tmp_34_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 595 [1/1] (1.13ns)   --->   "%exitcond_flatten2 = icmp eq i64 %indvar_flatten, %bound" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 595 'icmp' 'exitcond_flatten2' <Predicate = (!exitcond_flatten7)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 596 [1/1] (0.17ns)   --->   "%exitcond_flatten_mid_4 = select i1 %exitcond_flatten, i1 %exitcond_flatten_mid, i1 %exitcond_flatten2" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 596 'select' 'exitcond_flatten_mid_4' <Predicate = (!exitcond_flatten7)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (1.01ns)   --->   "%j_5 = add nsw i32 1, %j_mid" [LURAM-Test/TEST_REF.cpp:96]   --->   Operation 597 'add' 'j_5' <Predicate = (!exitcond_flatten7)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.44ns) (out node of the LUT)   --->   "%trr_mid1 = select i1 %exitcond_flatten_mid_4, i32 %row_read, i32 %trr_mid" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 598 'select' 'trr_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 599 [1/1] (0.44ns) (out node of the LUT)   --->   "%tcc_mid1 = select i1 %exitcond_flatten_mid_4, i32 %col_read, i32 %tcc_mid" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 599 'select' 'tcc_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_39 = trunc i32 %j_5 to i8" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 600 'trunc' 'tmp_39' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_40 = trunc i32 %j to i8" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 601 'trunc' 'tmp_40' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_45 = select i1 %exitcond_flatten, i8 0, i8 %tmp_40" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 602 'select' 'tmp_45' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 603 [1/1] (0.39ns) (out node of the LUT)   --->   "%tmp_46 = select i1 %exitcond_flatten_mid_4, i8 %tmp_39, i8 %tmp_45" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 603 'select' 'tmp_46' <Predicate = (!exitcond_flatten7)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 604 [1/1] (2.03ns)   --->   "%tmp_34 = add i8 %tmp_46, %tmp_31" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 604 'add' 'tmp_34' <Predicate = (!exitcond_flatten7)> <Delay = 2.03> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i8 %tmp_34 to i64" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 605 'sext' 'tmp_41_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%WEIGHT1_0_0_addr = getelementptr [121 x float]* %WEIGHT1_0_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 606 'getelementptr' 'WEIGHT1_0_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%WEIGHT1_1_0_addr = getelementptr [121 x float]* %WEIGHT1_1_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 607 'getelementptr' 'WEIGHT1_1_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (0.00ns)   --->   "%WEIGHT1_2_0_addr = getelementptr [121 x float]* %WEIGHT1_2_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 608 'getelementptr' 'WEIGHT1_2_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%WEIGHT1_3_0_addr = getelementptr [121 x float]* %WEIGHT1_3_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 609 'getelementptr' 'WEIGHT1_3_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%WEIGHT1_4_0_addr = getelementptr [121 x float]* %WEIGHT1_4_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 610 'getelementptr' 'WEIGHT1_4_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "%WEIGHT1_5_0_addr = getelementptr [121 x float]* %WEIGHT1_5_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 611 'getelementptr' 'WEIGHT1_5_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%WEIGHT1_6_0_addr = getelementptr [121 x float]* %WEIGHT1_6_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 612 'getelementptr' 'WEIGHT1_6_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%WEIGHT1_7_0_addr = getelementptr [121 x float]* %WEIGHT1_7_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 613 'getelementptr' 'WEIGHT1_7_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%WEIGHT1_8_0_addr = getelementptr [121 x float]* %WEIGHT1_8_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 614 'getelementptr' 'WEIGHT1_8_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%WEIGHT1_9_0_addr = getelementptr [121 x float]* %WEIGHT1_9_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 615 'getelementptr' 'WEIGHT1_9_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%WEIGHT1_10_0_addr = getelementptr [121 x float]* %WEIGHT1_10_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 616 'getelementptr' 'WEIGHT1_10_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%WEIGHT1_11_0_addr = getelementptr [121 x float]* %WEIGHT1_11_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 617 'getelementptr' 'WEIGHT1_11_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "%WEIGHT1_12_0_addr = getelementptr [121 x float]* %WEIGHT1_12_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 618 'getelementptr' 'WEIGHT1_12_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "%WEIGHT1_13_0_addr = getelementptr [121 x float]* %WEIGHT1_13_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 619 'getelementptr' 'WEIGHT1_13_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%WEIGHT1_14_0_addr = getelementptr [121 x float]* %WEIGHT1_14_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 620 'getelementptr' 'WEIGHT1_14_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%WEIGHT1_15_0_addr = getelementptr [121 x float]* %WEIGHT1_15_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 621 'getelementptr' 'WEIGHT1_15_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%WEIGHT1_16_0_addr = getelementptr [121 x float]* %WEIGHT1_16_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 622 'getelementptr' 'WEIGHT1_16_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (0.00ns)   --->   "%WEIGHT1_17_0_addr = getelementptr [121 x float]* %WEIGHT1_17_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 623 'getelementptr' 'WEIGHT1_17_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 624 [1/1] (0.00ns)   --->   "%WEIGHT1_18_0_addr = getelementptr [121 x float]* %WEIGHT1_18_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 624 'getelementptr' 'WEIGHT1_18_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%WEIGHT1_19_0_addr = getelementptr [121 x float]* %WEIGHT1_19_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 625 'getelementptr' 'WEIGHT1_19_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "%WEIGHT1_20_0_addr = getelementptr [121 x float]* %WEIGHT1_20_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 626 'getelementptr' 'WEIGHT1_20_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 627 [1/1] (0.00ns)   --->   "%WEIGHT1_21_0_addr = getelementptr [121 x float]* %WEIGHT1_21_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 627 'getelementptr' 'WEIGHT1_21_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%WEIGHT1_22_0_addr = getelementptr [121 x float]* %WEIGHT1_22_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 628 'getelementptr' 'WEIGHT1_22_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%WEIGHT1_23_0_addr = getelementptr [121 x float]* %WEIGHT1_23_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 629 'getelementptr' 'WEIGHT1_23_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%WEIGHT1_24_0_addr = getelementptr [121 x float]* %WEIGHT1_24_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 630 'getelementptr' 'WEIGHT1_24_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%WEIGHT1_25_0_addr = getelementptr [121 x float]* %WEIGHT1_25_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 631 'getelementptr' 'WEIGHT1_25_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (0.00ns)   --->   "%WEIGHT1_26_0_addr = getelementptr [121 x float]* %WEIGHT1_26_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 632 'getelementptr' 'WEIGHT1_26_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 633 [1/1] (0.00ns)   --->   "%WEIGHT1_27_0_addr = getelementptr [121 x float]* %WEIGHT1_27_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 633 'getelementptr' 'WEIGHT1_27_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 634 [1/1] (0.00ns)   --->   "%WEIGHT1_28_0_addr = getelementptr [121 x float]* %WEIGHT1_28_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 634 'getelementptr' 'WEIGHT1_28_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%WEIGHT1_29_0_addr = getelementptr [121 x float]* %WEIGHT1_29_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 635 'getelementptr' 'WEIGHT1_29_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (0.00ns)   --->   "%WEIGHT1_30_0_addr = getelementptr [121 x float]* %WEIGHT1_30_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 636 'getelementptr' 'WEIGHT1_30_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 637 [1/1] (0.00ns)   --->   "%WEIGHT1_31_0_addr = getelementptr [121 x float]* %WEIGHT1_31_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 637 'getelementptr' 'WEIGHT1_31_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 638 [1/1] (0.00ns)   --->   "%WEIGHT1_32_0_addr = getelementptr [121 x float]* %WEIGHT1_32_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 638 'getelementptr' 'WEIGHT1_32_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 639 [1/1] (0.00ns)   --->   "%WEIGHT1_33_0_addr = getelementptr [121 x float]* %WEIGHT1_33_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 639 'getelementptr' 'WEIGHT1_33_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 640 [1/1] (0.00ns)   --->   "%WEIGHT1_34_0_addr = getelementptr [121 x float]* %WEIGHT1_34_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 640 'getelementptr' 'WEIGHT1_34_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%WEIGHT1_35_0_addr = getelementptr [121 x float]* %WEIGHT1_35_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 641 'getelementptr' 'WEIGHT1_35_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.00ns)   --->   "%WEIGHT1_36_0_addr = getelementptr [121 x float]* %WEIGHT1_36_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 642 'getelementptr' 'WEIGHT1_36_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 643 [1/1] (0.00ns)   --->   "%WEIGHT1_37_0_addr = getelementptr [121 x float]* %WEIGHT1_37_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 643 'getelementptr' 'WEIGHT1_37_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 644 [1/1] (0.00ns)   --->   "%WEIGHT1_38_0_addr = getelementptr [121 x float]* %WEIGHT1_38_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 644 'getelementptr' 'WEIGHT1_38_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 645 [1/1] (0.00ns)   --->   "%WEIGHT1_39_0_addr = getelementptr [121 x float]* %WEIGHT1_39_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 645 'getelementptr' 'WEIGHT1_39_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 646 [1/1] (0.00ns)   --->   "%WEIGHT1_40_0_addr = getelementptr [121 x float]* %WEIGHT1_40_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 646 'getelementptr' 'WEIGHT1_40_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 647 [1/1] (0.00ns)   --->   "%WEIGHT1_41_0_addr = getelementptr [121 x float]* %WEIGHT1_41_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 647 'getelementptr' 'WEIGHT1_41_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 648 [1/1] (0.00ns)   --->   "%WEIGHT1_42_0_addr = getelementptr [121 x float]* %WEIGHT1_42_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 648 'getelementptr' 'WEIGHT1_42_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 649 [1/1] (0.00ns)   --->   "%WEIGHT1_43_0_addr = getelementptr [121 x float]* %WEIGHT1_43_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 649 'getelementptr' 'WEIGHT1_43_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%WEIGHT1_44_0_addr = getelementptr [121 x float]* %WEIGHT1_44_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 650 'getelementptr' 'WEIGHT1_44_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 651 [1/1] (0.00ns)   --->   "%WEIGHT1_45_0_addr = getelementptr [121 x float]* %WEIGHT1_45_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 651 'getelementptr' 'WEIGHT1_45_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 652 [1/1] (0.00ns)   --->   "%WEIGHT1_46_0_addr = getelementptr [121 x float]* %WEIGHT1_46_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 652 'getelementptr' 'WEIGHT1_46_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 653 [1/1] (0.00ns)   --->   "%WEIGHT1_47_0_addr = getelementptr [121 x float]* %WEIGHT1_47_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 653 'getelementptr' 'WEIGHT1_47_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 654 [1/1] (0.00ns)   --->   "%WEIGHT1_48_0_addr = getelementptr [121 x float]* %WEIGHT1_48_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 654 'getelementptr' 'WEIGHT1_48_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%WEIGHT1_49_0_addr = getelementptr [121 x float]* %WEIGHT1_49_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 655 'getelementptr' 'WEIGHT1_49_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 656 [1/1] (0.00ns)   --->   "%WEIGHT1_50_0_addr = getelementptr [121 x float]* %WEIGHT1_50_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 656 'getelementptr' 'WEIGHT1_50_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%WEIGHT1_51_0_addr = getelementptr [121 x float]* %WEIGHT1_51_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 657 'getelementptr' 'WEIGHT1_51_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 658 [1/1] (0.00ns)   --->   "%WEIGHT1_52_0_addr = getelementptr [121 x float]* %WEIGHT1_52_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 658 'getelementptr' 'WEIGHT1_52_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 659 [1/1] (0.00ns)   --->   "%WEIGHT1_53_0_addr = getelementptr [121 x float]* %WEIGHT1_53_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 659 'getelementptr' 'WEIGHT1_53_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 660 [1/1] (0.00ns)   --->   "%WEIGHT1_54_0_addr = getelementptr [121 x float]* %WEIGHT1_54_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 660 'getelementptr' 'WEIGHT1_54_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%WEIGHT1_55_0_addr = getelementptr [121 x float]* %WEIGHT1_55_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 661 'getelementptr' 'WEIGHT1_55_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (0.00ns)   --->   "%WEIGHT1_56_0_addr = getelementptr [121 x float]* %WEIGHT1_56_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 662 'getelementptr' 'WEIGHT1_56_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 663 [1/1] (0.00ns)   --->   "%WEIGHT1_57_0_addr = getelementptr [121 x float]* %WEIGHT1_57_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 663 'getelementptr' 'WEIGHT1_57_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 664 [1/1] (0.00ns)   --->   "%WEIGHT1_58_0_addr = getelementptr [121 x float]* %WEIGHT1_58_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 664 'getelementptr' 'WEIGHT1_58_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 665 [1/1] (0.00ns)   --->   "%WEIGHT1_59_0_addr = getelementptr [121 x float]* %WEIGHT1_59_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 665 'getelementptr' 'WEIGHT1_59_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 666 [1/1] (0.00ns)   --->   "%WEIGHT1_60_0_addr = getelementptr [121 x float]* %WEIGHT1_60_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 666 'getelementptr' 'WEIGHT1_60_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 667 [1/1] (0.00ns)   --->   "%WEIGHT1_61_0_addr = getelementptr [121 x float]* %WEIGHT1_61_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 667 'getelementptr' 'WEIGHT1_61_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 668 [1/1] (0.00ns)   --->   "%WEIGHT1_62_0_addr = getelementptr [121 x float]* %WEIGHT1_62_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 668 'getelementptr' 'WEIGHT1_62_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 669 [1/1] (0.00ns)   --->   "%WEIGHT1_63_0_addr = getelementptr [121 x float]* %WEIGHT1_63_0, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 669 'getelementptr' 'WEIGHT1_63_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 670 [1/1] (0.28ns)   --->   "%tmp_35 = or i1 %exitcond_flatten_mid_4, %exitcond_flatten" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 670 'or' 'tmp_35' <Predicate = (!exitcond_flatten7)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 671 [1/1] (0.17ns) (out node of the LUT)   --->   "%tmp_34_mid2 = select i1 %exitcond_flatten_mid_4, i1 %tmp_34_mid, i1 %tmp_34_mid1" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 671 'select' 'tmp_34_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 672 [1/1] (0.44ns)   --->   "%j_mid2 = select i1 %exitcond_flatten_mid_4, i32 %j_5, i32 %j_mid" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 672 'select' 'j_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 673 [1/1] (1.01ns)   --->   "%trr_1 = add nsw i32 1, %trr_mid1" [LURAM-Test/TEST_REF.cpp:98]   --->   Operation 673 'add' 'trr_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 674 [1/1] (0.44ns) (out node of the LUT)   --->   "%tcc_mid2 = select i1 %tmp_34_mid2, i32 %tcc_mid1, i32 %col_read" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 674 'select' 'tcc_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 675 [1/1] (1.01ns)   --->   "%tmp_32_mid1 = sub nsw i32 %trr_1, %row_read" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 675 'sub' 'tmp_32_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_47 = trunc i32 %tmp_24 to i9" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 676 'trunc' 'tmp_47' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_48 = select i1 %tmp_35, i9 0, i9 %tmp_47" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 677 'select' 'tmp_48' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_49 = trunc i32 %tmp_32_mid1 to i9" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 678 'trunc' 'tmp_49' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 679 [1/1] (0.39ns) (out node of the LUT)   --->   "%tmp_50 = select i1 %tmp_34_mid2, i9 %tmp_48, i9 %tmp_49" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 679 'select' 'tmp_50' <Predicate = (!exitcond_flatten7)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 680 [1/1] (0.49ns)   --->   "%tmp_36 = mul i9 13, %tmp_50" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 680 'mul' 'tmp_36' <Predicate = (!exitcond_flatten7)> <Delay = 0.49> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 681 [1/1] (0.44ns)   --->   "%trr_mid2 = select i1 %tmp_34_mid2, i32 %trr_mid1, i32 %trr_1" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 681 'select' 'trr_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 682 [1/1] (1.01ns)   --->   "%tmp_29 = sub nsw i32 %tcc_mid2, %col_read" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 682 'sub' 'tmp_29' <Predicate = (!exitcond_flatten7)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i32 %tmp_29 to i9" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 683 'trunc' 'tmp_51' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (2.03ns)   --->   "%tmp_37 = add i9 %tmp_51, %tmp_36" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 684 'add' 'tmp_37' <Predicate = (!exitcond_flatten7)> <Delay = 2.03> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i9 %tmp_37 to i64" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 685 'sext' 'tmp_44_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 686 [1/1] (0.00ns)   --->   "%IFM_0_addr = getelementptr [169 x float]* %IFM_0, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 686 'getelementptr' 'IFM_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 687 [2/2] (1.23ns)   --->   "%WEIGHT1_0_0_load = load float* %WEIGHT1_0_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 687 'load' 'WEIGHT1_0_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 688 [2/2] (1.23ns)   --->   "%IFM_0_load = load float* %IFM_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 688 'load' 'IFM_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 689 [2/2] (1.23ns)   --->   "%WEIGHT1_1_0_load = load float* %WEIGHT1_1_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 689 'load' 'WEIGHT1_1_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 690 [2/2] (1.23ns)   --->   "%WEIGHT1_2_0_load = load float* %WEIGHT1_2_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 690 'load' 'WEIGHT1_2_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 691 [2/2] (1.23ns)   --->   "%WEIGHT1_3_0_load = load float* %WEIGHT1_3_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 691 'load' 'WEIGHT1_3_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 692 [2/2] (1.23ns)   --->   "%WEIGHT1_4_0_load = load float* %WEIGHT1_4_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 692 'load' 'WEIGHT1_4_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 693 [2/2] (1.23ns)   --->   "%WEIGHT1_5_0_load = load float* %WEIGHT1_5_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 693 'load' 'WEIGHT1_5_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 694 [2/2] (1.23ns)   --->   "%WEIGHT1_6_0_load = load float* %WEIGHT1_6_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 694 'load' 'WEIGHT1_6_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 695 [2/2] (1.23ns)   --->   "%WEIGHT1_7_0_load = load float* %WEIGHT1_7_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 695 'load' 'WEIGHT1_7_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 696 [2/2] (1.23ns)   --->   "%WEIGHT1_8_0_load = load float* %WEIGHT1_8_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 696 'load' 'WEIGHT1_8_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 697 [2/2] (1.23ns)   --->   "%WEIGHT1_9_0_load = load float* %WEIGHT1_9_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 697 'load' 'WEIGHT1_9_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 698 [2/2] (1.23ns)   --->   "%WEIGHT1_10_0_load = load float* %WEIGHT1_10_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 698 'load' 'WEIGHT1_10_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 699 [2/2] (1.23ns)   --->   "%WEIGHT1_11_0_load = load float* %WEIGHT1_11_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 699 'load' 'WEIGHT1_11_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 700 [2/2] (1.23ns)   --->   "%WEIGHT1_12_0_load = load float* %WEIGHT1_12_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 700 'load' 'WEIGHT1_12_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 701 [2/2] (1.23ns)   --->   "%WEIGHT1_13_0_load = load float* %WEIGHT1_13_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 701 'load' 'WEIGHT1_13_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 702 [2/2] (1.23ns)   --->   "%WEIGHT1_14_0_load = load float* %WEIGHT1_14_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 702 'load' 'WEIGHT1_14_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 703 [2/2] (1.23ns)   --->   "%WEIGHT1_15_0_load = load float* %WEIGHT1_15_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 703 'load' 'WEIGHT1_15_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 704 [2/2] (1.23ns)   --->   "%WEIGHT1_16_0_load = load float* %WEIGHT1_16_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 704 'load' 'WEIGHT1_16_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 705 [2/2] (1.23ns)   --->   "%WEIGHT1_17_0_load = load float* %WEIGHT1_17_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 705 'load' 'WEIGHT1_17_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 706 [2/2] (1.23ns)   --->   "%WEIGHT1_18_0_load = load float* %WEIGHT1_18_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 706 'load' 'WEIGHT1_18_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 707 [2/2] (1.23ns)   --->   "%WEIGHT1_19_0_load = load float* %WEIGHT1_19_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 707 'load' 'WEIGHT1_19_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 708 [2/2] (1.23ns)   --->   "%WEIGHT1_20_0_load = load float* %WEIGHT1_20_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 708 'load' 'WEIGHT1_20_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 709 [2/2] (1.23ns)   --->   "%WEIGHT1_21_0_load = load float* %WEIGHT1_21_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 709 'load' 'WEIGHT1_21_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 710 [2/2] (1.23ns)   --->   "%WEIGHT1_22_0_load = load float* %WEIGHT1_22_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 710 'load' 'WEIGHT1_22_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 711 [2/2] (1.23ns)   --->   "%WEIGHT1_23_0_load = load float* %WEIGHT1_23_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 711 'load' 'WEIGHT1_23_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 712 [2/2] (1.23ns)   --->   "%WEIGHT1_24_0_load = load float* %WEIGHT1_24_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 712 'load' 'WEIGHT1_24_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 713 [2/2] (1.23ns)   --->   "%WEIGHT1_25_0_load = load float* %WEIGHT1_25_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 713 'load' 'WEIGHT1_25_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 714 [2/2] (1.23ns)   --->   "%WEIGHT1_26_0_load = load float* %WEIGHT1_26_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 714 'load' 'WEIGHT1_26_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 715 [2/2] (1.23ns)   --->   "%WEIGHT1_27_0_load = load float* %WEIGHT1_27_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 715 'load' 'WEIGHT1_27_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 716 [2/2] (1.23ns)   --->   "%WEIGHT1_28_0_load = load float* %WEIGHT1_28_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 716 'load' 'WEIGHT1_28_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 717 [2/2] (1.23ns)   --->   "%WEIGHT1_29_0_load = load float* %WEIGHT1_29_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 717 'load' 'WEIGHT1_29_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 718 [2/2] (1.23ns)   --->   "%WEIGHT1_30_0_load = load float* %WEIGHT1_30_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 718 'load' 'WEIGHT1_30_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 719 [2/2] (1.23ns)   --->   "%WEIGHT1_31_0_load = load float* %WEIGHT1_31_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 719 'load' 'WEIGHT1_31_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 720 [2/2] (1.23ns)   --->   "%WEIGHT1_32_0_load = load float* %WEIGHT1_32_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 720 'load' 'WEIGHT1_32_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 721 [2/2] (1.23ns)   --->   "%WEIGHT1_33_0_load = load float* %WEIGHT1_33_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 721 'load' 'WEIGHT1_33_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 722 [2/2] (1.23ns)   --->   "%WEIGHT1_34_0_load = load float* %WEIGHT1_34_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 722 'load' 'WEIGHT1_34_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 723 [2/2] (1.23ns)   --->   "%WEIGHT1_35_0_load = load float* %WEIGHT1_35_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 723 'load' 'WEIGHT1_35_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 724 [2/2] (1.23ns)   --->   "%WEIGHT1_36_0_load = load float* %WEIGHT1_36_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 724 'load' 'WEIGHT1_36_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 725 [2/2] (1.23ns)   --->   "%WEIGHT1_37_0_load = load float* %WEIGHT1_37_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 725 'load' 'WEIGHT1_37_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 726 [2/2] (1.23ns)   --->   "%WEIGHT1_38_0_load = load float* %WEIGHT1_38_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 726 'load' 'WEIGHT1_38_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 727 [2/2] (1.23ns)   --->   "%WEIGHT1_39_0_load = load float* %WEIGHT1_39_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 727 'load' 'WEIGHT1_39_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 728 [2/2] (1.23ns)   --->   "%WEIGHT1_40_0_load = load float* %WEIGHT1_40_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 728 'load' 'WEIGHT1_40_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 729 [2/2] (1.23ns)   --->   "%WEIGHT1_41_0_load = load float* %WEIGHT1_41_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 729 'load' 'WEIGHT1_41_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 730 [2/2] (1.23ns)   --->   "%WEIGHT1_42_0_load = load float* %WEIGHT1_42_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 730 'load' 'WEIGHT1_42_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 731 [2/2] (1.23ns)   --->   "%WEIGHT1_43_0_load = load float* %WEIGHT1_43_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 731 'load' 'WEIGHT1_43_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 732 [2/2] (1.23ns)   --->   "%WEIGHT1_44_0_load = load float* %WEIGHT1_44_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 732 'load' 'WEIGHT1_44_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 733 [2/2] (1.23ns)   --->   "%WEIGHT1_45_0_load = load float* %WEIGHT1_45_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 733 'load' 'WEIGHT1_45_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 734 [2/2] (1.23ns)   --->   "%WEIGHT1_46_0_load = load float* %WEIGHT1_46_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 734 'load' 'WEIGHT1_46_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 735 [2/2] (1.23ns)   --->   "%WEIGHT1_47_0_load = load float* %WEIGHT1_47_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 735 'load' 'WEIGHT1_47_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 736 [2/2] (1.23ns)   --->   "%WEIGHT1_48_0_load = load float* %WEIGHT1_48_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 736 'load' 'WEIGHT1_48_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 737 [2/2] (1.23ns)   --->   "%WEIGHT1_49_0_load = load float* %WEIGHT1_49_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 737 'load' 'WEIGHT1_49_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 738 [2/2] (1.23ns)   --->   "%WEIGHT1_50_0_load = load float* %WEIGHT1_50_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 738 'load' 'WEIGHT1_50_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 739 [2/2] (1.23ns)   --->   "%WEIGHT1_51_0_load = load float* %WEIGHT1_51_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 739 'load' 'WEIGHT1_51_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 740 [2/2] (1.23ns)   --->   "%WEIGHT1_52_0_load = load float* %WEIGHT1_52_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 740 'load' 'WEIGHT1_52_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 741 [2/2] (1.23ns)   --->   "%WEIGHT1_53_0_load = load float* %WEIGHT1_53_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 741 'load' 'WEIGHT1_53_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 742 [2/2] (1.23ns)   --->   "%WEIGHT1_54_0_load = load float* %WEIGHT1_54_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 742 'load' 'WEIGHT1_54_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 743 [2/2] (1.23ns)   --->   "%IFM_0_load_1 = load float* %IFM_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 743 'load' 'IFM_0_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 744 [2/2] (1.23ns)   --->   "%WEIGHT1_55_0_load = load float* %WEIGHT1_55_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 744 'load' 'WEIGHT1_55_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 745 [2/2] (1.23ns)   --->   "%WEIGHT1_56_0_load = load float* %WEIGHT1_56_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 745 'load' 'WEIGHT1_56_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 746 [2/2] (1.23ns)   --->   "%WEIGHT1_57_0_load = load float* %WEIGHT1_57_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 746 'load' 'WEIGHT1_57_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 747 [2/2] (1.23ns)   --->   "%WEIGHT1_58_0_load = load float* %WEIGHT1_58_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 747 'load' 'WEIGHT1_58_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 748 [2/2] (1.23ns)   --->   "%WEIGHT1_59_0_load = load float* %WEIGHT1_59_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 748 'load' 'WEIGHT1_59_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 749 [2/2] (1.23ns)   --->   "%WEIGHT1_60_0_load = load float* %WEIGHT1_60_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 749 'load' 'WEIGHT1_60_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 750 [2/2] (1.23ns)   --->   "%WEIGHT1_61_0_load = load float* %WEIGHT1_61_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 750 'load' 'WEIGHT1_61_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 751 [2/2] (1.23ns)   --->   "%WEIGHT1_62_0_load = load float* %WEIGHT1_62_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 751 'load' 'WEIGHT1_62_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 752 [2/2] (1.23ns)   --->   "%WEIGHT1_63_0_load = load float* %WEIGHT1_63_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 752 'load' 'WEIGHT1_63_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_4 : Operation 753 [1/1] (1.01ns)   --->   "%tcc_1 = add nsw i32 1, %tcc_mid2" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 753 'add' 'tcc_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 754 [1/1] (1.08ns)   --->   "%indvar_flatten_op = add i64 1, %indvar_flatten" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 754 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten7)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 755 [1/1] (0.42ns)   --->   "%indvar_flatten_next = select i1 %tmp_35, i64 1, i64 %indvar_flatten_op" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 755 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten7)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 756 [1/1] (1.33ns)   --->   "%indvar_flatten466_op = add i96 1, %indvar_flatten7" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 756 'add' 'indvar_flatten466_op' <Predicate = (!exitcond_flatten7)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 757 [1/1] (0.37ns)   --->   "%indvar_flatten_next6 = select i1 %exitcond_flatten, i96 1, i96 %indvar_flatten466_op" [LURAM-Test/TEST_REF.cpp:94]   --->   Operation 757 'select' 'indvar_flatten_next6' <Predicate = (!exitcond_flatten7)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 758 [1/2] (1.23ns)   --->   "%WEIGHT1_0_0_load = load float* %WEIGHT1_0_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 758 'load' 'WEIGHT1_0_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 759 [1/2] (1.23ns)   --->   "%IFM_0_load = load float* %IFM_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 759 'load' 'IFM_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 760 [1/2] (1.23ns)   --->   "%WEIGHT1_1_0_load = load float* %WEIGHT1_1_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 760 'load' 'WEIGHT1_1_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 761 [1/2] (1.23ns)   --->   "%WEIGHT1_2_0_load = load float* %WEIGHT1_2_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 761 'load' 'WEIGHT1_2_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 762 [1/2] (1.23ns)   --->   "%WEIGHT1_3_0_load = load float* %WEIGHT1_3_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 762 'load' 'WEIGHT1_3_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 763 [1/2] (1.23ns)   --->   "%WEIGHT1_4_0_load = load float* %WEIGHT1_4_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 763 'load' 'WEIGHT1_4_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 764 [1/2] (1.23ns)   --->   "%WEIGHT1_5_0_load = load float* %WEIGHT1_5_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 764 'load' 'WEIGHT1_5_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 765 [1/2] (1.23ns)   --->   "%WEIGHT1_6_0_load = load float* %WEIGHT1_6_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 765 'load' 'WEIGHT1_6_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 766 [1/2] (1.23ns)   --->   "%WEIGHT1_7_0_load = load float* %WEIGHT1_7_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 766 'load' 'WEIGHT1_7_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 767 [1/2] (1.23ns)   --->   "%WEIGHT1_8_0_load = load float* %WEIGHT1_8_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 767 'load' 'WEIGHT1_8_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 768 [1/2] (1.23ns)   --->   "%WEIGHT1_9_0_load = load float* %WEIGHT1_9_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 768 'load' 'WEIGHT1_9_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 769 [1/2] (1.23ns)   --->   "%WEIGHT1_10_0_load = load float* %WEIGHT1_10_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 769 'load' 'WEIGHT1_10_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 770 [1/2] (1.23ns)   --->   "%WEIGHT1_11_0_load = load float* %WEIGHT1_11_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 770 'load' 'WEIGHT1_11_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 771 [1/2] (1.23ns)   --->   "%WEIGHT1_12_0_load = load float* %WEIGHT1_12_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 771 'load' 'WEIGHT1_12_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 772 [1/2] (1.23ns)   --->   "%WEIGHT1_13_0_load = load float* %WEIGHT1_13_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 772 'load' 'WEIGHT1_13_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 773 [1/2] (1.23ns)   --->   "%WEIGHT1_14_0_load = load float* %WEIGHT1_14_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 773 'load' 'WEIGHT1_14_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 774 [1/2] (1.23ns)   --->   "%WEIGHT1_15_0_load = load float* %WEIGHT1_15_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 774 'load' 'WEIGHT1_15_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 775 [1/2] (1.23ns)   --->   "%WEIGHT1_16_0_load = load float* %WEIGHT1_16_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 775 'load' 'WEIGHT1_16_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 776 [1/2] (1.23ns)   --->   "%WEIGHT1_17_0_load = load float* %WEIGHT1_17_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 776 'load' 'WEIGHT1_17_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 777 [1/2] (1.23ns)   --->   "%WEIGHT1_18_0_load = load float* %WEIGHT1_18_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 777 'load' 'WEIGHT1_18_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 778 [1/2] (1.23ns)   --->   "%WEIGHT1_19_0_load = load float* %WEIGHT1_19_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 778 'load' 'WEIGHT1_19_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 779 [1/2] (1.23ns)   --->   "%WEIGHT1_20_0_load = load float* %WEIGHT1_20_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 779 'load' 'WEIGHT1_20_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 780 [1/2] (1.23ns)   --->   "%WEIGHT1_21_0_load = load float* %WEIGHT1_21_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 780 'load' 'WEIGHT1_21_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 781 [1/2] (1.23ns)   --->   "%WEIGHT1_22_0_load = load float* %WEIGHT1_22_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 781 'load' 'WEIGHT1_22_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 782 [1/2] (1.23ns)   --->   "%WEIGHT1_23_0_load = load float* %WEIGHT1_23_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 782 'load' 'WEIGHT1_23_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 783 [1/2] (1.23ns)   --->   "%WEIGHT1_24_0_load = load float* %WEIGHT1_24_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 783 'load' 'WEIGHT1_24_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 784 [1/2] (1.23ns)   --->   "%WEIGHT1_25_0_load = load float* %WEIGHT1_25_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 784 'load' 'WEIGHT1_25_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 785 [1/2] (1.23ns)   --->   "%WEIGHT1_26_0_load = load float* %WEIGHT1_26_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 785 'load' 'WEIGHT1_26_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 786 [1/2] (1.23ns)   --->   "%WEIGHT1_27_0_load = load float* %WEIGHT1_27_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 786 'load' 'WEIGHT1_27_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 787 [1/2] (1.23ns)   --->   "%WEIGHT1_28_0_load = load float* %WEIGHT1_28_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 787 'load' 'WEIGHT1_28_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 788 [1/2] (1.23ns)   --->   "%WEIGHT1_29_0_load = load float* %WEIGHT1_29_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 788 'load' 'WEIGHT1_29_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 789 [1/2] (1.23ns)   --->   "%WEIGHT1_30_0_load = load float* %WEIGHT1_30_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 789 'load' 'WEIGHT1_30_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 790 [1/2] (1.23ns)   --->   "%WEIGHT1_31_0_load = load float* %WEIGHT1_31_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 790 'load' 'WEIGHT1_31_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 791 [1/2] (1.23ns)   --->   "%WEIGHT1_32_0_load = load float* %WEIGHT1_32_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 791 'load' 'WEIGHT1_32_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 792 [1/2] (1.23ns)   --->   "%WEIGHT1_33_0_load = load float* %WEIGHT1_33_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 792 'load' 'WEIGHT1_33_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 793 [1/2] (1.23ns)   --->   "%WEIGHT1_34_0_load = load float* %WEIGHT1_34_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 793 'load' 'WEIGHT1_34_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 794 [1/2] (1.23ns)   --->   "%WEIGHT1_35_0_load = load float* %WEIGHT1_35_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 794 'load' 'WEIGHT1_35_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 795 [1/2] (1.23ns)   --->   "%WEIGHT1_36_0_load = load float* %WEIGHT1_36_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 795 'load' 'WEIGHT1_36_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 796 [1/2] (1.23ns)   --->   "%WEIGHT1_37_0_load = load float* %WEIGHT1_37_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 796 'load' 'WEIGHT1_37_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 797 [1/2] (1.23ns)   --->   "%WEIGHT1_38_0_load = load float* %WEIGHT1_38_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 797 'load' 'WEIGHT1_38_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 798 [1/2] (1.23ns)   --->   "%WEIGHT1_39_0_load = load float* %WEIGHT1_39_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 798 'load' 'WEIGHT1_39_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 799 [1/2] (1.23ns)   --->   "%WEIGHT1_40_0_load = load float* %WEIGHT1_40_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 799 'load' 'WEIGHT1_40_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 800 [1/2] (1.23ns)   --->   "%WEIGHT1_41_0_load = load float* %WEIGHT1_41_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 800 'load' 'WEIGHT1_41_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 801 [1/2] (1.23ns)   --->   "%WEIGHT1_42_0_load = load float* %WEIGHT1_42_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 801 'load' 'WEIGHT1_42_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 802 [1/2] (1.23ns)   --->   "%WEIGHT1_43_0_load = load float* %WEIGHT1_43_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 802 'load' 'WEIGHT1_43_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 803 [1/2] (1.23ns)   --->   "%WEIGHT1_44_0_load = load float* %WEIGHT1_44_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 803 'load' 'WEIGHT1_44_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 804 [1/2] (1.23ns)   --->   "%WEIGHT1_45_0_load = load float* %WEIGHT1_45_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 804 'load' 'WEIGHT1_45_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 805 [1/2] (1.23ns)   --->   "%WEIGHT1_46_0_load = load float* %WEIGHT1_46_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 805 'load' 'WEIGHT1_46_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 806 [1/2] (1.23ns)   --->   "%WEIGHT1_47_0_load = load float* %WEIGHT1_47_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 806 'load' 'WEIGHT1_47_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 807 [1/2] (1.23ns)   --->   "%WEIGHT1_48_0_load = load float* %WEIGHT1_48_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 807 'load' 'WEIGHT1_48_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 808 [1/2] (1.23ns)   --->   "%WEIGHT1_49_0_load = load float* %WEIGHT1_49_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 808 'load' 'WEIGHT1_49_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 809 [1/2] (1.23ns)   --->   "%WEIGHT1_50_0_load = load float* %WEIGHT1_50_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 809 'load' 'WEIGHT1_50_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 810 [1/2] (1.23ns)   --->   "%WEIGHT1_51_0_load = load float* %WEIGHT1_51_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 810 'load' 'WEIGHT1_51_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 811 [1/2] (1.23ns)   --->   "%WEIGHT1_52_0_load = load float* %WEIGHT1_52_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 811 'load' 'WEIGHT1_52_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 812 [1/2] (1.23ns)   --->   "%WEIGHT1_53_0_load = load float* %WEIGHT1_53_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 812 'load' 'WEIGHT1_53_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 813 [1/2] (1.23ns)   --->   "%WEIGHT1_54_0_load = load float* %WEIGHT1_54_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 813 'load' 'WEIGHT1_54_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 814 [1/2] (1.23ns)   --->   "%IFM_0_load_1 = load float* %IFM_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 814 'load' 'IFM_0_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 815 [1/2] (1.23ns)   --->   "%WEIGHT1_55_0_load = load float* %WEIGHT1_55_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 815 'load' 'WEIGHT1_55_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 816 [1/2] (1.23ns)   --->   "%WEIGHT1_56_0_load = load float* %WEIGHT1_56_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 816 'load' 'WEIGHT1_56_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 817 [1/2] (1.23ns)   --->   "%WEIGHT1_57_0_load = load float* %WEIGHT1_57_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 817 'load' 'WEIGHT1_57_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 818 [1/2] (1.23ns)   --->   "%WEIGHT1_58_0_load = load float* %WEIGHT1_58_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 818 'load' 'WEIGHT1_58_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 819 [1/2] (1.23ns)   --->   "%WEIGHT1_59_0_load = load float* %WEIGHT1_59_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 819 'load' 'WEIGHT1_59_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 820 [1/2] (1.23ns)   --->   "%WEIGHT1_60_0_load = load float* %WEIGHT1_60_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 820 'load' 'WEIGHT1_60_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 821 [1/2] (1.23ns)   --->   "%WEIGHT1_61_0_load = load float* %WEIGHT1_61_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 821 'load' 'WEIGHT1_61_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 822 [1/2] (1.23ns)   --->   "%WEIGHT1_62_0_load = load float* %WEIGHT1_62_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 822 'load' 'WEIGHT1_62_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_5 : Operation 823 [1/2] (1.23ns)   --->   "%WEIGHT1_63_0_load = load float* %WEIGHT1_63_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 823 'load' 'WEIGHT1_63_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 6 <SV = 5> <Delay = 8.41>
ST_6 : Operation 824 [2/2] (8.41ns)   --->   "%add_res1 = fmul float %WEIGHT1_0_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 824 'fmul' 'add_res1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 825 [2/2] (8.41ns)   --->   "%add_res1_1 = fmul float %WEIGHT1_1_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 825 'fmul' 'add_res1_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 826 [2/2] (8.41ns)   --->   "%add_res1_2 = fmul float %WEIGHT1_2_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 826 'fmul' 'add_res1_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 827 [2/2] (8.41ns)   --->   "%add_res1_3 = fmul float %WEIGHT1_3_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 827 'fmul' 'add_res1_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 828 [2/2] (8.41ns)   --->   "%add_res1_4 = fmul float %WEIGHT1_4_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 828 'fmul' 'add_res1_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 829 [2/2] (8.41ns)   --->   "%add_res1_5 = fmul float %WEIGHT1_5_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 829 'fmul' 'add_res1_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 830 [2/2] (8.41ns)   --->   "%add_res1_6 = fmul float %WEIGHT1_6_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 830 'fmul' 'add_res1_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 831 [2/2] (8.41ns)   --->   "%add_res1_7 = fmul float %WEIGHT1_7_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 831 'fmul' 'add_res1_7' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 832 [2/2] (8.41ns)   --->   "%add_res1_8 = fmul float %WEIGHT1_8_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 832 'fmul' 'add_res1_8' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 833 [2/2] (8.41ns)   --->   "%add_res1_9 = fmul float %WEIGHT1_9_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 833 'fmul' 'add_res1_9' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 834 [2/2] (8.41ns)   --->   "%add_res1_s = fmul float %WEIGHT1_10_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 834 'fmul' 'add_res1_s' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 835 [2/2] (8.41ns)   --->   "%add_res1_10 = fmul float %WEIGHT1_11_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 835 'fmul' 'add_res1_10' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 836 [2/2] (8.41ns)   --->   "%add_res1_11 = fmul float %WEIGHT1_12_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 836 'fmul' 'add_res1_11' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 837 [2/2] (8.41ns)   --->   "%add_res1_12 = fmul float %WEIGHT1_13_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 837 'fmul' 'add_res1_12' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 838 [2/2] (8.41ns)   --->   "%add_res1_13 = fmul float %WEIGHT1_14_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 838 'fmul' 'add_res1_13' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 839 [2/2] (8.41ns)   --->   "%add_res1_14 = fmul float %WEIGHT1_15_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 839 'fmul' 'add_res1_14' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 840 [2/2] (8.41ns)   --->   "%add_res1_15 = fmul float %WEIGHT1_16_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 840 'fmul' 'add_res1_15' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 841 [2/2] (8.41ns)   --->   "%add_res1_16 = fmul float %WEIGHT1_17_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 841 'fmul' 'add_res1_16' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 842 [2/2] (8.41ns)   --->   "%add_res1_17 = fmul float %WEIGHT1_18_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 842 'fmul' 'add_res1_17' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 843 [2/2] (8.41ns)   --->   "%add_res1_18 = fmul float %WEIGHT1_19_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 843 'fmul' 'add_res1_18' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 844 [2/2] (8.41ns)   --->   "%add_res1_19 = fmul float %WEIGHT1_20_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 844 'fmul' 'add_res1_19' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 845 [2/2] (8.41ns)   --->   "%add_res1_20 = fmul float %WEIGHT1_21_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 845 'fmul' 'add_res1_20' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 846 [2/2] (8.41ns)   --->   "%add_res1_21 = fmul float %WEIGHT1_22_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 846 'fmul' 'add_res1_21' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 847 [2/2] (8.41ns)   --->   "%add_res1_22 = fmul float %WEIGHT1_23_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 847 'fmul' 'add_res1_22' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 848 [2/2] (8.41ns)   --->   "%add_res1_23 = fmul float %WEIGHT1_24_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 848 'fmul' 'add_res1_23' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 849 [2/2] (8.41ns)   --->   "%add_res1_24 = fmul float %WEIGHT1_25_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 849 'fmul' 'add_res1_24' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 850 [2/2] (8.41ns)   --->   "%add_res1_25 = fmul float %WEIGHT1_26_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 850 'fmul' 'add_res1_25' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 851 [2/2] (8.41ns)   --->   "%add_res1_26 = fmul float %WEIGHT1_27_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 851 'fmul' 'add_res1_26' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 852 [2/2] (8.41ns)   --->   "%add_res1_27 = fmul float %WEIGHT1_28_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 852 'fmul' 'add_res1_27' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 853 [2/2] (8.41ns)   --->   "%add_res1_28 = fmul float %WEIGHT1_29_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 853 'fmul' 'add_res1_28' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 854 [2/2] (8.41ns)   --->   "%add_res1_29 = fmul float %WEIGHT1_30_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 854 'fmul' 'add_res1_29' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 855 [2/2] (8.41ns)   --->   "%add_res1_30 = fmul float %WEIGHT1_31_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 855 'fmul' 'add_res1_30' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 856 [2/2] (8.41ns)   --->   "%add_res1_31 = fmul float %WEIGHT1_32_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 856 'fmul' 'add_res1_31' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 857 [2/2] (8.41ns)   --->   "%add_res1_32 = fmul float %WEIGHT1_33_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 857 'fmul' 'add_res1_32' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 858 [2/2] (8.41ns)   --->   "%add_res1_33 = fmul float %WEIGHT1_34_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 858 'fmul' 'add_res1_33' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 859 [2/2] (8.41ns)   --->   "%add_res1_34 = fmul float %WEIGHT1_35_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 859 'fmul' 'add_res1_34' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 860 [2/2] (8.41ns)   --->   "%add_res1_35 = fmul float %WEIGHT1_36_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 860 'fmul' 'add_res1_35' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 861 [2/2] (8.41ns)   --->   "%add_res1_36 = fmul float %WEIGHT1_37_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 861 'fmul' 'add_res1_36' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 862 [2/2] (8.41ns)   --->   "%add_res1_37 = fmul float %WEIGHT1_38_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 862 'fmul' 'add_res1_37' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 863 [2/2] (8.41ns)   --->   "%add_res1_38 = fmul float %WEIGHT1_39_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 863 'fmul' 'add_res1_38' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 864 [2/2] (8.41ns)   --->   "%add_res1_39 = fmul float %WEIGHT1_40_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 864 'fmul' 'add_res1_39' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 865 [2/2] (8.41ns)   --->   "%add_res1_40 = fmul float %WEIGHT1_41_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 865 'fmul' 'add_res1_40' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 866 [2/2] (8.41ns)   --->   "%add_res1_41 = fmul float %WEIGHT1_42_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 866 'fmul' 'add_res1_41' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 867 [2/2] (8.41ns)   --->   "%add_res1_42 = fmul float %WEIGHT1_43_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 867 'fmul' 'add_res1_42' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 868 [2/2] (8.41ns)   --->   "%add_res1_43 = fmul float %WEIGHT1_44_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 868 'fmul' 'add_res1_43' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 869 [2/2] (8.41ns)   --->   "%add_res1_44 = fmul float %WEIGHT1_45_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 869 'fmul' 'add_res1_44' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 870 [2/2] (8.41ns)   --->   "%add_res1_45 = fmul float %WEIGHT1_46_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 870 'fmul' 'add_res1_45' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 871 [2/2] (8.41ns)   --->   "%add_res1_46 = fmul float %WEIGHT1_47_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 871 'fmul' 'add_res1_46' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 872 [2/2] (8.41ns)   --->   "%add_res1_47 = fmul float %WEIGHT1_48_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 872 'fmul' 'add_res1_47' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 873 [2/2] (8.41ns)   --->   "%add_res1_48 = fmul float %WEIGHT1_49_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 873 'fmul' 'add_res1_48' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 874 [2/2] (8.41ns)   --->   "%add_res1_49 = fmul float %WEIGHT1_50_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 874 'fmul' 'add_res1_49' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 875 [2/2] (8.41ns)   --->   "%add_res1_50 = fmul float %WEIGHT1_51_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 875 'fmul' 'add_res1_50' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 876 [2/2] (8.41ns)   --->   "%add_res1_51 = fmul float %WEIGHT1_52_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 876 'fmul' 'add_res1_51' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 877 [2/2] (8.41ns)   --->   "%add_res1_52 = fmul float %WEIGHT1_53_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 877 'fmul' 'add_res1_52' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 878 [2/2] (8.41ns)   --->   "%add_res1_53 = fmul float %WEIGHT1_54_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 878 'fmul' 'add_res1_53' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 879 [2/2] (8.41ns)   --->   "%add_res1_54 = fmul float %WEIGHT1_55_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 879 'fmul' 'add_res1_54' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 880 [2/2] (8.41ns)   --->   "%add_res1_55 = fmul float %WEIGHT1_56_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 880 'fmul' 'add_res1_55' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 881 [2/2] (8.41ns)   --->   "%add_res1_56 = fmul float %WEIGHT1_57_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 881 'fmul' 'add_res1_56' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 882 [2/2] (8.41ns)   --->   "%add_res1_57 = fmul float %WEIGHT1_58_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 882 'fmul' 'add_res1_57' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 883 [2/2] (8.41ns)   --->   "%add_res1_58 = fmul float %WEIGHT1_59_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 883 'fmul' 'add_res1_58' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 884 [2/2] (8.41ns)   --->   "%add_res1_59 = fmul float %WEIGHT1_60_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 884 'fmul' 'add_res1_59' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 885 [2/2] (8.41ns)   --->   "%add_res1_60 = fmul float %WEIGHT1_61_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 885 'fmul' 'add_res1_60' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 886 [2/2] (8.41ns)   --->   "%add_res1_61 = fmul float %WEIGHT1_62_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 886 'fmul' 'add_res1_61' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 887 [2/2] (8.41ns)   --->   "%add_res1_62 = fmul float %WEIGHT1_63_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 887 'fmul' 'add_res1_62' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.41>
ST_7 : Operation 888 [1/1] (0.00ns)   --->   "%IFM_1_addr = getelementptr [169 x float]* %IFM_1, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 888 'getelementptr' 'IFM_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 889 [1/1] (0.00ns)   --->   "%IFM_2_addr = getelementptr [169 x float]* %IFM_2, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 889 'getelementptr' 'IFM_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 890 [1/1] (0.00ns)   --->   "%IFM_3_addr = getelementptr [169 x float]* %IFM_3, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 890 'getelementptr' 'IFM_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 891 [1/1] (0.00ns)   --->   "%IFM_4_addr = getelementptr [169 x float]* %IFM_4, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 891 'getelementptr' 'IFM_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 892 [1/1] (0.00ns)   --->   "%IFM_5_addr = getelementptr [169 x float]* %IFM_5, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 892 'getelementptr' 'IFM_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 893 [1/1] (0.00ns)   --->   "%IFM_6_addr = getelementptr [169 x float]* %IFM_6, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 893 'getelementptr' 'IFM_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 894 [1/1] (0.00ns)   --->   "%OFM_0_addr = getelementptr [169 x float]* %OFM_0, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 894 'getelementptr' 'OFM_0_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 895 [1/1] (0.00ns)   --->   "%OFM_1_addr = getelementptr [169 x float]* %OFM_1, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 895 'getelementptr' 'OFM_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 896 [1/1] (0.00ns)   --->   "%OFM_2_addr = getelementptr [169 x float]* %OFM_2, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 896 'getelementptr' 'OFM_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 897 [1/1] (0.00ns)   --->   "%OFM_3_addr = getelementptr [169 x float]* %OFM_3, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 897 'getelementptr' 'OFM_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 898 [1/1] (0.00ns)   --->   "%OFM_4_addr = getelementptr [169 x float]* %OFM_4, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 898 'getelementptr' 'OFM_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 899 [1/1] (0.00ns)   --->   "%OFM_5_addr = getelementptr [169 x float]* %OFM_5, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 899 'getelementptr' 'OFM_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 900 [1/1] (0.00ns)   --->   "%OFM_6_addr = getelementptr [169 x float]* %OFM_6, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 900 'getelementptr' 'OFM_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 901 [1/1] (0.00ns)   --->   "%OFM_7_addr = getelementptr [169 x float]* %OFM_7, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 901 'getelementptr' 'OFM_7_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 902 [1/1] (0.00ns)   --->   "%OFM_8_addr = getelementptr [169 x float]* %OFM_8, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 902 'getelementptr' 'OFM_8_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 903 [1/1] (0.00ns)   --->   "%OFM_9_addr = getelementptr [169 x float]* %OFM_9, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 903 'getelementptr' 'OFM_9_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 904 [1/1] (0.00ns)   --->   "%OFM_10_addr = getelementptr [169 x float]* %OFM_10, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 904 'getelementptr' 'OFM_10_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 905 [1/1] (0.00ns)   --->   "%OFM_11_addr = getelementptr [169 x float]* %OFM_11, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 905 'getelementptr' 'OFM_11_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 906 [1/1] (0.00ns)   --->   "%OFM_12_addr = getelementptr [169 x float]* %OFM_12, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 906 'getelementptr' 'OFM_12_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 907 [1/1] (0.00ns)   --->   "%OFM_13_addr = getelementptr [169 x float]* %OFM_13, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 907 'getelementptr' 'OFM_13_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 908 [1/1] (0.00ns)   --->   "%OFM_14_addr = getelementptr [169 x float]* %OFM_14, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 908 'getelementptr' 'OFM_14_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 909 [1/1] (0.00ns)   --->   "%OFM_15_addr = getelementptr [169 x float]* %OFM_15, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 909 'getelementptr' 'OFM_15_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 910 [1/1] (0.00ns)   --->   "%OFM_16_addr = getelementptr [169 x float]* %OFM_16, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 910 'getelementptr' 'OFM_16_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 911 [1/1] (0.00ns)   --->   "%OFM_17_addr = getelementptr [169 x float]* %OFM_17, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 911 'getelementptr' 'OFM_17_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 912 [1/1] (0.00ns)   --->   "%OFM_18_addr = getelementptr [169 x float]* %OFM_18, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 912 'getelementptr' 'OFM_18_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 913 [1/1] (0.00ns)   --->   "%OFM_19_addr = getelementptr [169 x float]* %OFM_19, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 913 'getelementptr' 'OFM_19_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 914 [1/1] (0.00ns)   --->   "%OFM_20_addr = getelementptr [169 x float]* %OFM_20, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 914 'getelementptr' 'OFM_20_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 915 [1/1] (0.00ns)   --->   "%OFM_21_addr = getelementptr [169 x float]* %OFM_21, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 915 'getelementptr' 'OFM_21_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 916 [1/1] (0.00ns)   --->   "%OFM_22_addr = getelementptr [169 x float]* %OFM_22, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 916 'getelementptr' 'OFM_22_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 917 [1/1] (0.00ns)   --->   "%OFM_23_addr = getelementptr [169 x float]* %OFM_23, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 917 'getelementptr' 'OFM_23_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 918 [1/1] (0.00ns)   --->   "%OFM_24_addr = getelementptr [169 x float]* %OFM_24, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 918 'getelementptr' 'OFM_24_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 919 [1/1] (0.00ns)   --->   "%OFM_25_addr = getelementptr [169 x float]* %OFM_25, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 919 'getelementptr' 'OFM_25_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 920 [1/1] (0.00ns)   --->   "%OFM_26_addr = getelementptr [169 x float]* %OFM_26, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 920 'getelementptr' 'OFM_26_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 921 [1/1] (0.00ns)   --->   "%OFM_27_addr = getelementptr [169 x float]* %OFM_27, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 921 'getelementptr' 'OFM_27_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 922 [1/1] (0.00ns)   --->   "%OFM_28_addr = getelementptr [169 x float]* %OFM_28, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 922 'getelementptr' 'OFM_28_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 923 [1/1] (0.00ns)   --->   "%OFM_29_addr = getelementptr [169 x float]* %OFM_29, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 923 'getelementptr' 'OFM_29_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 924 [1/1] (0.00ns)   --->   "%OFM_30_addr = getelementptr [169 x float]* %OFM_30, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 924 'getelementptr' 'OFM_30_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 925 [1/1] (0.00ns)   --->   "%OFM_31_addr = getelementptr [169 x float]* %OFM_31, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 925 'getelementptr' 'OFM_31_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 926 [1/1] (0.00ns)   --->   "%OFM_32_addr = getelementptr [169 x float]* %OFM_32, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 926 'getelementptr' 'OFM_32_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 927 [1/1] (0.00ns)   --->   "%OFM_33_addr = getelementptr [169 x float]* %OFM_33, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 927 'getelementptr' 'OFM_33_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 928 [1/1] (0.00ns)   --->   "%OFM_34_addr = getelementptr [169 x float]* %OFM_34, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 928 'getelementptr' 'OFM_34_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 929 [1/1] (0.00ns)   --->   "%OFM_35_addr = getelementptr [169 x float]* %OFM_35, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 929 'getelementptr' 'OFM_35_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 930 [1/1] (0.00ns)   --->   "%OFM_36_addr = getelementptr [169 x float]* %OFM_36, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 930 'getelementptr' 'OFM_36_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 931 [1/1] (0.00ns)   --->   "%OFM_37_addr = getelementptr [169 x float]* %OFM_37, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 931 'getelementptr' 'OFM_37_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 932 [1/1] (0.00ns)   --->   "%OFM_38_addr = getelementptr [169 x float]* %OFM_38, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 932 'getelementptr' 'OFM_38_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 933 [1/1] (0.00ns)   --->   "%OFM_39_addr = getelementptr [169 x float]* %OFM_39, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 933 'getelementptr' 'OFM_39_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 934 [1/1] (0.00ns)   --->   "%OFM_40_addr = getelementptr [169 x float]* %OFM_40, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 934 'getelementptr' 'OFM_40_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 935 [1/1] (0.00ns)   --->   "%OFM_41_addr = getelementptr [169 x float]* %OFM_41, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 935 'getelementptr' 'OFM_41_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 936 [1/1] (0.00ns)   --->   "%OFM_42_addr = getelementptr [169 x float]* %OFM_42, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 936 'getelementptr' 'OFM_42_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 937 [1/1] (0.00ns)   --->   "%OFM_43_addr = getelementptr [169 x float]* %OFM_43, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 937 'getelementptr' 'OFM_43_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 938 [1/1] (0.00ns)   --->   "%OFM_44_addr = getelementptr [169 x float]* %OFM_44, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 938 'getelementptr' 'OFM_44_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 939 [1/1] (0.00ns)   --->   "%OFM_45_addr = getelementptr [169 x float]* %OFM_45, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 939 'getelementptr' 'OFM_45_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 940 [1/1] (0.00ns)   --->   "%OFM_46_addr = getelementptr [169 x float]* %OFM_46, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 940 'getelementptr' 'OFM_46_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 941 [1/1] (0.00ns)   --->   "%OFM_47_addr = getelementptr [169 x float]* %OFM_47, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 941 'getelementptr' 'OFM_47_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 942 [1/1] (0.00ns)   --->   "%OFM_48_addr = getelementptr [169 x float]* %OFM_48, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 942 'getelementptr' 'OFM_48_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 943 [1/1] (0.00ns)   --->   "%OFM_49_addr = getelementptr [169 x float]* %OFM_49, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 943 'getelementptr' 'OFM_49_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 944 [1/1] (0.00ns)   --->   "%OFM_50_addr = getelementptr [169 x float]* %OFM_50, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 944 'getelementptr' 'OFM_50_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 945 [1/1] (0.00ns)   --->   "%OFM_51_addr = getelementptr [169 x float]* %OFM_51, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 945 'getelementptr' 'OFM_51_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 946 [1/1] (0.00ns)   --->   "%OFM_52_addr = getelementptr [169 x float]* %OFM_52, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 946 'getelementptr' 'OFM_52_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 947 [1/1] (0.00ns)   --->   "%OFM_53_addr = getelementptr [169 x float]* %OFM_53, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 947 'getelementptr' 'OFM_53_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 948 [1/1] (0.00ns)   --->   "%OFM_54_addr = getelementptr [169 x float]* %OFM_54, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 948 'getelementptr' 'OFM_54_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 949 [1/1] (0.00ns)   --->   "%OFM_55_addr = getelementptr [169 x float]* %OFM_55, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 949 'getelementptr' 'OFM_55_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 950 [1/1] (0.00ns)   --->   "%OFM_56_addr = getelementptr [169 x float]* %OFM_56, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 950 'getelementptr' 'OFM_56_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 951 [1/1] (0.00ns)   --->   "%OFM_57_addr = getelementptr [169 x float]* %OFM_57, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 951 'getelementptr' 'OFM_57_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 952 [1/1] (0.00ns)   --->   "%OFM_58_addr = getelementptr [169 x float]* %OFM_58, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 952 'getelementptr' 'OFM_58_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 953 [1/1] (0.00ns)   --->   "%OFM_59_addr = getelementptr [169 x float]* %OFM_59, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 953 'getelementptr' 'OFM_59_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 954 [1/1] (0.00ns)   --->   "%OFM_60_addr = getelementptr [169 x float]* %OFM_60, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 954 'getelementptr' 'OFM_60_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 955 [1/1] (0.00ns)   --->   "%OFM_61_addr = getelementptr [169 x float]* %OFM_61, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 955 'getelementptr' 'OFM_61_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 956 [1/1] (0.00ns)   --->   "%OFM_62_addr = getelementptr [169 x float]* %OFM_62, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 956 'getelementptr' 'OFM_62_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 957 [1/1] (0.00ns)   --->   "%OFM_63_addr = getelementptr [169 x float]* %OFM_63, i64 0, i64 %tmp_44_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 957 'getelementptr' 'OFM_63_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_7 : Operation 958 [1/2] (8.41ns)   --->   "%add_res1 = fmul float %WEIGHT1_0_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 958 'fmul' 'add_res1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 959 [2/2] (1.23ns)   --->   "%OFM_0_load = load float* %OFM_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 959 'load' 'OFM_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 960 [1/2] (8.41ns)   --->   "%add_res1_1 = fmul float %WEIGHT1_1_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 960 'fmul' 'add_res1_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 961 [2/2] (1.23ns)   --->   "%OFM_1_load = load float* %OFM_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 961 'load' 'OFM_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 962 [1/2] (8.41ns)   --->   "%add_res1_2 = fmul float %WEIGHT1_2_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 962 'fmul' 'add_res1_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 963 [2/2] (1.23ns)   --->   "%OFM_2_load = load float* %OFM_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 963 'load' 'OFM_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 964 [1/2] (8.41ns)   --->   "%add_res1_3 = fmul float %WEIGHT1_3_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 964 'fmul' 'add_res1_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 965 [2/2] (1.23ns)   --->   "%OFM_3_load = load float* %OFM_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 965 'load' 'OFM_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 966 [1/2] (8.41ns)   --->   "%add_res1_4 = fmul float %WEIGHT1_4_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 966 'fmul' 'add_res1_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 967 [2/2] (1.23ns)   --->   "%OFM_4_load = load float* %OFM_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 967 'load' 'OFM_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 968 [1/2] (8.41ns)   --->   "%add_res1_5 = fmul float %WEIGHT1_5_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 968 'fmul' 'add_res1_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 969 [2/2] (1.23ns)   --->   "%OFM_5_load = load float* %OFM_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 969 'load' 'OFM_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 970 [1/2] (8.41ns)   --->   "%add_res1_6 = fmul float %WEIGHT1_6_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 970 'fmul' 'add_res1_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 971 [2/2] (1.23ns)   --->   "%OFM_6_load = load float* %OFM_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 971 'load' 'OFM_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 972 [1/2] (8.41ns)   --->   "%add_res1_7 = fmul float %WEIGHT1_7_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 972 'fmul' 'add_res1_7' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 973 [2/2] (1.23ns)   --->   "%OFM_7_load = load float* %OFM_7_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 973 'load' 'OFM_7_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 974 [1/2] (8.41ns)   --->   "%add_res1_8 = fmul float %WEIGHT1_8_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 974 'fmul' 'add_res1_8' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 975 [2/2] (1.23ns)   --->   "%OFM_8_load = load float* %OFM_8_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 975 'load' 'OFM_8_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 976 [1/2] (8.41ns)   --->   "%add_res1_9 = fmul float %WEIGHT1_9_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 976 'fmul' 'add_res1_9' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 977 [2/2] (1.23ns)   --->   "%OFM_9_load = load float* %OFM_9_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 977 'load' 'OFM_9_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 978 [1/2] (8.41ns)   --->   "%add_res1_s = fmul float %WEIGHT1_10_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 978 'fmul' 'add_res1_s' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 979 [2/2] (1.23ns)   --->   "%OFM_10_load = load float* %OFM_10_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 979 'load' 'OFM_10_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 980 [1/2] (8.41ns)   --->   "%add_res1_10 = fmul float %WEIGHT1_11_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 980 'fmul' 'add_res1_10' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 981 [2/2] (1.23ns)   --->   "%OFM_11_load = load float* %OFM_11_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 981 'load' 'OFM_11_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 982 [1/2] (8.41ns)   --->   "%add_res1_11 = fmul float %WEIGHT1_12_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 982 'fmul' 'add_res1_11' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 983 [2/2] (1.23ns)   --->   "%OFM_12_load = load float* %OFM_12_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 983 'load' 'OFM_12_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 984 [1/2] (8.41ns)   --->   "%add_res1_12 = fmul float %WEIGHT1_13_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 984 'fmul' 'add_res1_12' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 985 [2/2] (1.23ns)   --->   "%OFM_13_load = load float* %OFM_13_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 985 'load' 'OFM_13_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 986 [1/2] (8.41ns)   --->   "%add_res1_13 = fmul float %WEIGHT1_14_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 986 'fmul' 'add_res1_13' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 987 [2/2] (1.23ns)   --->   "%OFM_14_load = load float* %OFM_14_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 987 'load' 'OFM_14_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 988 [1/2] (8.41ns)   --->   "%add_res1_14 = fmul float %WEIGHT1_15_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 988 'fmul' 'add_res1_14' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 989 [2/2] (1.23ns)   --->   "%OFM_15_load = load float* %OFM_15_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 989 'load' 'OFM_15_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 990 [1/2] (8.41ns)   --->   "%add_res1_15 = fmul float %WEIGHT1_16_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 990 'fmul' 'add_res1_15' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 991 [2/2] (1.23ns)   --->   "%OFM_16_load = load float* %OFM_16_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 991 'load' 'OFM_16_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 992 [1/2] (8.41ns)   --->   "%add_res1_16 = fmul float %WEIGHT1_17_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 992 'fmul' 'add_res1_16' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 993 [2/2] (1.23ns)   --->   "%OFM_17_load = load float* %OFM_17_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 993 'load' 'OFM_17_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 994 [1/2] (8.41ns)   --->   "%add_res1_17 = fmul float %WEIGHT1_18_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 994 'fmul' 'add_res1_17' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 995 [2/2] (1.23ns)   --->   "%OFM_18_load = load float* %OFM_18_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 995 'load' 'OFM_18_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 996 [1/2] (8.41ns)   --->   "%add_res1_18 = fmul float %WEIGHT1_19_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 996 'fmul' 'add_res1_18' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 997 [2/2] (1.23ns)   --->   "%OFM_19_load = load float* %OFM_19_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 997 'load' 'OFM_19_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 998 [1/2] (8.41ns)   --->   "%add_res1_19 = fmul float %WEIGHT1_20_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 998 'fmul' 'add_res1_19' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 999 [2/2] (1.23ns)   --->   "%OFM_20_load = load float* %OFM_20_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 999 'load' 'OFM_20_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1000 [1/2] (8.41ns)   --->   "%add_res1_20 = fmul float %WEIGHT1_21_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1000 'fmul' 'add_res1_20' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1001 [2/2] (1.23ns)   --->   "%OFM_21_load = load float* %OFM_21_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1001 'load' 'OFM_21_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1002 [1/2] (8.41ns)   --->   "%add_res1_21 = fmul float %WEIGHT1_22_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1002 'fmul' 'add_res1_21' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1003 [2/2] (1.23ns)   --->   "%OFM_22_load = load float* %OFM_22_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1003 'load' 'OFM_22_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1004 [1/2] (8.41ns)   --->   "%add_res1_22 = fmul float %WEIGHT1_23_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1004 'fmul' 'add_res1_22' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1005 [2/2] (1.23ns)   --->   "%OFM_23_load = load float* %OFM_23_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1005 'load' 'OFM_23_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1006 [1/2] (8.41ns)   --->   "%add_res1_23 = fmul float %WEIGHT1_24_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1006 'fmul' 'add_res1_23' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1007 [2/2] (1.23ns)   --->   "%OFM_24_load = load float* %OFM_24_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1007 'load' 'OFM_24_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1008 [1/2] (8.41ns)   --->   "%add_res1_24 = fmul float %WEIGHT1_25_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1008 'fmul' 'add_res1_24' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1009 [2/2] (1.23ns)   --->   "%OFM_25_load = load float* %OFM_25_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1009 'load' 'OFM_25_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1010 [1/2] (8.41ns)   --->   "%add_res1_25 = fmul float %WEIGHT1_26_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1010 'fmul' 'add_res1_25' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1011 [2/2] (1.23ns)   --->   "%OFM_26_load = load float* %OFM_26_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1011 'load' 'OFM_26_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1012 [1/2] (8.41ns)   --->   "%add_res1_26 = fmul float %WEIGHT1_27_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1012 'fmul' 'add_res1_26' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1013 [2/2] (1.23ns)   --->   "%OFM_27_load = load float* %OFM_27_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1013 'load' 'OFM_27_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1014 [1/2] (8.41ns)   --->   "%add_res1_27 = fmul float %WEIGHT1_28_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1014 'fmul' 'add_res1_27' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1015 [2/2] (1.23ns)   --->   "%OFM_28_load = load float* %OFM_28_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1015 'load' 'OFM_28_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1016 [1/2] (8.41ns)   --->   "%add_res1_28 = fmul float %WEIGHT1_29_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1016 'fmul' 'add_res1_28' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1017 [2/2] (1.23ns)   --->   "%OFM_29_load = load float* %OFM_29_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1017 'load' 'OFM_29_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1018 [1/2] (8.41ns)   --->   "%add_res1_29 = fmul float %WEIGHT1_30_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1018 'fmul' 'add_res1_29' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1019 [2/2] (1.23ns)   --->   "%OFM_30_load = load float* %OFM_30_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1019 'load' 'OFM_30_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1020 [1/2] (8.41ns)   --->   "%add_res1_30 = fmul float %WEIGHT1_31_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1020 'fmul' 'add_res1_30' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1021 [2/2] (1.23ns)   --->   "%OFM_31_load = load float* %OFM_31_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1021 'load' 'OFM_31_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1022 [1/2] (8.41ns)   --->   "%add_res1_31 = fmul float %WEIGHT1_32_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1022 'fmul' 'add_res1_31' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1023 [2/2] (1.23ns)   --->   "%OFM_32_load = load float* %OFM_32_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1023 'load' 'OFM_32_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1024 [1/2] (8.41ns)   --->   "%add_res1_32 = fmul float %WEIGHT1_33_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1024 'fmul' 'add_res1_32' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1025 [2/2] (1.23ns)   --->   "%OFM_33_load = load float* %OFM_33_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1025 'load' 'OFM_33_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1026 [1/2] (8.41ns)   --->   "%add_res1_33 = fmul float %WEIGHT1_34_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1026 'fmul' 'add_res1_33' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1027 [2/2] (1.23ns)   --->   "%OFM_34_load = load float* %OFM_34_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1027 'load' 'OFM_34_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1028 [1/2] (8.41ns)   --->   "%add_res1_34 = fmul float %WEIGHT1_35_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1028 'fmul' 'add_res1_34' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1029 [2/2] (1.23ns)   --->   "%OFM_35_load = load float* %OFM_35_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1029 'load' 'OFM_35_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1030 [1/2] (8.41ns)   --->   "%add_res1_35 = fmul float %WEIGHT1_36_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1030 'fmul' 'add_res1_35' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1031 [2/2] (1.23ns)   --->   "%OFM_36_load = load float* %OFM_36_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1031 'load' 'OFM_36_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1032 [1/2] (8.41ns)   --->   "%add_res1_36 = fmul float %WEIGHT1_37_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1032 'fmul' 'add_res1_36' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1033 [2/2] (1.23ns)   --->   "%OFM_37_load = load float* %OFM_37_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1033 'load' 'OFM_37_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1034 [1/2] (8.41ns)   --->   "%add_res1_37 = fmul float %WEIGHT1_38_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1034 'fmul' 'add_res1_37' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1035 [2/2] (1.23ns)   --->   "%OFM_38_load = load float* %OFM_38_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1035 'load' 'OFM_38_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1036 [1/2] (8.41ns)   --->   "%add_res1_38 = fmul float %WEIGHT1_39_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1036 'fmul' 'add_res1_38' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1037 [2/2] (1.23ns)   --->   "%OFM_39_load = load float* %OFM_39_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1037 'load' 'OFM_39_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1038 [1/2] (8.41ns)   --->   "%add_res1_39 = fmul float %WEIGHT1_40_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1038 'fmul' 'add_res1_39' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1039 [2/2] (1.23ns)   --->   "%OFM_40_load = load float* %OFM_40_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1039 'load' 'OFM_40_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1040 [1/2] (8.41ns)   --->   "%add_res1_40 = fmul float %WEIGHT1_41_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1040 'fmul' 'add_res1_40' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1041 [2/2] (1.23ns)   --->   "%OFM_41_load = load float* %OFM_41_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1041 'load' 'OFM_41_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1042 [1/2] (8.41ns)   --->   "%add_res1_41 = fmul float %WEIGHT1_42_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1042 'fmul' 'add_res1_41' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1043 [2/2] (1.23ns)   --->   "%OFM_42_load = load float* %OFM_42_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1043 'load' 'OFM_42_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1044 [1/2] (8.41ns)   --->   "%add_res1_42 = fmul float %WEIGHT1_43_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1044 'fmul' 'add_res1_42' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1045 [2/2] (1.23ns)   --->   "%OFM_43_load = load float* %OFM_43_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1045 'load' 'OFM_43_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1046 [1/2] (8.41ns)   --->   "%add_res1_43 = fmul float %WEIGHT1_44_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1046 'fmul' 'add_res1_43' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1047 [2/2] (1.23ns)   --->   "%OFM_44_load = load float* %OFM_44_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1047 'load' 'OFM_44_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1048 [1/2] (8.41ns)   --->   "%add_res1_44 = fmul float %WEIGHT1_45_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1048 'fmul' 'add_res1_44' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1049 [2/2] (1.23ns)   --->   "%OFM_45_load = load float* %OFM_45_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1049 'load' 'OFM_45_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1050 [1/2] (8.41ns)   --->   "%add_res1_45 = fmul float %WEIGHT1_46_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1050 'fmul' 'add_res1_45' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1051 [2/2] (1.23ns)   --->   "%OFM_46_load = load float* %OFM_46_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1051 'load' 'OFM_46_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1052 [1/2] (8.41ns)   --->   "%add_res1_46 = fmul float %WEIGHT1_47_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1052 'fmul' 'add_res1_46' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1053 [2/2] (1.23ns)   --->   "%OFM_47_load = load float* %OFM_47_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1053 'load' 'OFM_47_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1054 [1/2] (8.41ns)   --->   "%add_res1_47 = fmul float %WEIGHT1_48_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1054 'fmul' 'add_res1_47' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1055 [2/2] (1.23ns)   --->   "%OFM_48_load = load float* %OFM_48_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1055 'load' 'OFM_48_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1056 [1/2] (8.41ns)   --->   "%add_res1_48 = fmul float %WEIGHT1_49_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1056 'fmul' 'add_res1_48' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1057 [2/2] (1.23ns)   --->   "%OFM_49_load = load float* %OFM_49_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1057 'load' 'OFM_49_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1058 [1/2] (8.41ns)   --->   "%add_res1_49 = fmul float %WEIGHT1_50_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1058 'fmul' 'add_res1_49' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1059 [2/2] (1.23ns)   --->   "%OFM_50_load = load float* %OFM_50_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1059 'load' 'OFM_50_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1060 [1/2] (8.41ns)   --->   "%add_res1_50 = fmul float %WEIGHT1_51_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1060 'fmul' 'add_res1_50' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1061 [2/2] (1.23ns)   --->   "%OFM_51_load = load float* %OFM_51_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1061 'load' 'OFM_51_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1062 [1/2] (8.41ns)   --->   "%add_res1_51 = fmul float %WEIGHT1_52_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1062 'fmul' 'add_res1_51' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1063 [2/2] (1.23ns)   --->   "%OFM_52_load = load float* %OFM_52_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1063 'load' 'OFM_52_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1064 [1/2] (8.41ns)   --->   "%add_res1_52 = fmul float %WEIGHT1_53_0_load, %IFM_0_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1064 'fmul' 'add_res1_52' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1065 [2/2] (1.23ns)   --->   "%OFM_53_load = load float* %OFM_53_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1065 'load' 'OFM_53_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1066 [1/2] (8.41ns)   --->   "%add_res1_53 = fmul float %WEIGHT1_54_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1066 'fmul' 'add_res1_53' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1067 [2/2] (1.23ns)   --->   "%OFM_54_load = load float* %OFM_54_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1067 'load' 'OFM_54_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1068 [1/2] (8.41ns)   --->   "%add_res1_54 = fmul float %WEIGHT1_55_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1068 'fmul' 'add_res1_54' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1069 [2/2] (1.23ns)   --->   "%OFM_55_load = load float* %OFM_55_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1069 'load' 'OFM_55_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1070 [1/2] (8.41ns)   --->   "%add_res1_55 = fmul float %WEIGHT1_56_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1070 'fmul' 'add_res1_55' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1071 [2/2] (1.23ns)   --->   "%OFM_56_load = load float* %OFM_56_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1071 'load' 'OFM_56_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1072 [1/2] (8.41ns)   --->   "%add_res1_56 = fmul float %WEIGHT1_57_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1072 'fmul' 'add_res1_56' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1073 [2/2] (1.23ns)   --->   "%OFM_57_load = load float* %OFM_57_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1073 'load' 'OFM_57_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1074 [1/2] (8.41ns)   --->   "%add_res1_57 = fmul float %WEIGHT1_58_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1074 'fmul' 'add_res1_57' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1075 [2/2] (1.23ns)   --->   "%OFM_58_load = load float* %OFM_58_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1075 'load' 'OFM_58_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1076 [1/2] (8.41ns)   --->   "%add_res1_58 = fmul float %WEIGHT1_59_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1076 'fmul' 'add_res1_58' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1077 [2/2] (1.23ns)   --->   "%OFM_59_load = load float* %OFM_59_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1077 'load' 'OFM_59_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1078 [1/2] (8.41ns)   --->   "%add_res1_59 = fmul float %WEIGHT1_60_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1078 'fmul' 'add_res1_59' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1079 [2/2] (1.23ns)   --->   "%OFM_60_load = load float* %OFM_60_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1079 'load' 'OFM_60_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1080 [1/2] (8.41ns)   --->   "%add_res1_60 = fmul float %WEIGHT1_61_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1080 'fmul' 'add_res1_60' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1081 [2/2] (1.23ns)   --->   "%OFM_61_load = load float* %OFM_61_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1081 'load' 'OFM_61_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1082 [1/2] (8.41ns)   --->   "%add_res1_61 = fmul float %WEIGHT1_62_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1082 'fmul' 'add_res1_61' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1083 [2/2] (1.23ns)   --->   "%OFM_62_load = load float* %OFM_62_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1083 'load' 'OFM_62_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 1084 [1/2] (8.41ns)   --->   "%add_res1_62 = fmul float %WEIGHT1_63_0_load, %IFM_0_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1084 'fmul' 'add_res1_62' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1085 [2/2] (1.23ns)   --->   "%OFM_63_load = load float* %OFM_63_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1085 'load' 'OFM_63_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 8 <SV = 7> <Delay = 7.67>
ST_8 : Operation 1086 [1/1] (0.00ns)   --->   "%WEIGHT1_0_1_addr = getelementptr [121 x float]* %WEIGHT1_0_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1086 'getelementptr' 'WEIGHT1_0_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1087 [1/1] (0.00ns)   --->   "%WEIGHT1_1_1_addr = getelementptr [121 x float]* %WEIGHT1_1_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1087 'getelementptr' 'WEIGHT1_1_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1088 [1/1] (0.00ns)   --->   "%WEIGHT1_2_1_addr = getelementptr [121 x float]* %WEIGHT1_2_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1088 'getelementptr' 'WEIGHT1_2_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1089 [1/1] (0.00ns)   --->   "%WEIGHT1_3_1_addr = getelementptr [121 x float]* %WEIGHT1_3_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1089 'getelementptr' 'WEIGHT1_3_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1090 [1/1] (0.00ns)   --->   "%WEIGHT1_4_1_addr = getelementptr [121 x float]* %WEIGHT1_4_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1090 'getelementptr' 'WEIGHT1_4_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1091 [1/1] (0.00ns)   --->   "%WEIGHT1_5_1_addr = getelementptr [121 x float]* %WEIGHT1_5_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1091 'getelementptr' 'WEIGHT1_5_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1092 [1/1] (0.00ns)   --->   "%WEIGHT1_6_1_addr = getelementptr [121 x float]* %WEIGHT1_6_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1092 'getelementptr' 'WEIGHT1_6_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1093 [1/1] (0.00ns)   --->   "%WEIGHT1_7_1_addr = getelementptr [121 x float]* %WEIGHT1_7_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1093 'getelementptr' 'WEIGHT1_7_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1094 [1/1] (0.00ns)   --->   "%WEIGHT1_8_1_addr = getelementptr [121 x float]* %WEIGHT1_8_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1094 'getelementptr' 'WEIGHT1_8_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1095 [1/1] (0.00ns)   --->   "%WEIGHT1_9_1_addr = getelementptr [121 x float]* %WEIGHT1_9_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1095 'getelementptr' 'WEIGHT1_9_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1096 [1/1] (0.00ns)   --->   "%WEIGHT1_10_1_addr = getelementptr [121 x float]* %WEIGHT1_10_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1096 'getelementptr' 'WEIGHT1_10_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1097 [1/1] (0.00ns)   --->   "%WEIGHT1_11_1_addr = getelementptr [121 x float]* %WEIGHT1_11_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1097 'getelementptr' 'WEIGHT1_11_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1098 [1/1] (0.00ns)   --->   "%WEIGHT1_12_1_addr = getelementptr [121 x float]* %WEIGHT1_12_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1098 'getelementptr' 'WEIGHT1_12_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1099 [1/1] (0.00ns)   --->   "%WEIGHT1_13_1_addr = getelementptr [121 x float]* %WEIGHT1_13_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1099 'getelementptr' 'WEIGHT1_13_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1100 [1/1] (0.00ns)   --->   "%WEIGHT1_14_1_addr = getelementptr [121 x float]* %WEIGHT1_14_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1100 'getelementptr' 'WEIGHT1_14_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1101 [1/1] (0.00ns)   --->   "%WEIGHT1_15_1_addr = getelementptr [121 x float]* %WEIGHT1_15_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1101 'getelementptr' 'WEIGHT1_15_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1102 [1/1] (0.00ns)   --->   "%WEIGHT1_16_1_addr = getelementptr [121 x float]* %WEIGHT1_16_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1102 'getelementptr' 'WEIGHT1_16_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1103 [1/1] (0.00ns)   --->   "%WEIGHT1_17_1_addr = getelementptr [121 x float]* %WEIGHT1_17_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1103 'getelementptr' 'WEIGHT1_17_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1104 [1/1] (0.00ns)   --->   "%WEIGHT1_18_1_addr = getelementptr [121 x float]* %WEIGHT1_18_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1104 'getelementptr' 'WEIGHT1_18_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1105 [1/1] (0.00ns)   --->   "%WEIGHT1_19_1_addr = getelementptr [121 x float]* %WEIGHT1_19_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1105 'getelementptr' 'WEIGHT1_19_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1106 [1/1] (0.00ns)   --->   "%WEIGHT1_20_1_addr = getelementptr [121 x float]* %WEIGHT1_20_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1106 'getelementptr' 'WEIGHT1_20_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1107 [1/1] (0.00ns)   --->   "%WEIGHT1_21_1_addr = getelementptr [121 x float]* %WEIGHT1_21_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1107 'getelementptr' 'WEIGHT1_21_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1108 [1/1] (0.00ns)   --->   "%WEIGHT1_22_1_addr = getelementptr [121 x float]* %WEIGHT1_22_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1108 'getelementptr' 'WEIGHT1_22_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1109 [1/1] (0.00ns)   --->   "%WEIGHT1_23_1_addr = getelementptr [121 x float]* %WEIGHT1_23_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1109 'getelementptr' 'WEIGHT1_23_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1110 [1/1] (0.00ns)   --->   "%WEIGHT1_24_1_addr = getelementptr [121 x float]* %WEIGHT1_24_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1110 'getelementptr' 'WEIGHT1_24_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1111 [1/1] (0.00ns)   --->   "%WEIGHT1_25_1_addr = getelementptr [121 x float]* %WEIGHT1_25_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1111 'getelementptr' 'WEIGHT1_25_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1112 [1/1] (0.00ns)   --->   "%WEIGHT1_26_1_addr = getelementptr [121 x float]* %WEIGHT1_26_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1112 'getelementptr' 'WEIGHT1_26_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1113 [1/1] (0.00ns)   --->   "%WEIGHT1_27_1_addr = getelementptr [121 x float]* %WEIGHT1_27_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1113 'getelementptr' 'WEIGHT1_27_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1114 [1/1] (0.00ns)   --->   "%WEIGHT1_28_1_addr = getelementptr [121 x float]* %WEIGHT1_28_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1114 'getelementptr' 'WEIGHT1_28_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1115 [1/1] (0.00ns)   --->   "%WEIGHT1_29_1_addr = getelementptr [121 x float]* %WEIGHT1_29_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1115 'getelementptr' 'WEIGHT1_29_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1116 [1/1] (0.00ns)   --->   "%WEIGHT1_30_1_addr = getelementptr [121 x float]* %WEIGHT1_30_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1116 'getelementptr' 'WEIGHT1_30_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1117 [1/1] (0.00ns)   --->   "%WEIGHT1_31_1_addr = getelementptr [121 x float]* %WEIGHT1_31_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1117 'getelementptr' 'WEIGHT1_31_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1118 [1/1] (0.00ns)   --->   "%WEIGHT1_32_1_addr = getelementptr [121 x float]* %WEIGHT1_32_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1118 'getelementptr' 'WEIGHT1_32_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1119 [1/1] (0.00ns)   --->   "%WEIGHT1_33_1_addr = getelementptr [121 x float]* %WEIGHT1_33_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1119 'getelementptr' 'WEIGHT1_33_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1120 [1/1] (0.00ns)   --->   "%WEIGHT1_34_1_addr = getelementptr [121 x float]* %WEIGHT1_34_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1120 'getelementptr' 'WEIGHT1_34_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1121 [1/1] (0.00ns)   --->   "%WEIGHT1_35_1_addr = getelementptr [121 x float]* %WEIGHT1_35_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1121 'getelementptr' 'WEIGHT1_35_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1122 [1/1] (0.00ns)   --->   "%WEIGHT1_36_1_addr = getelementptr [121 x float]* %WEIGHT1_36_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1122 'getelementptr' 'WEIGHT1_36_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1123 [1/1] (0.00ns)   --->   "%WEIGHT1_37_1_addr = getelementptr [121 x float]* %WEIGHT1_37_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1123 'getelementptr' 'WEIGHT1_37_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1124 [1/1] (0.00ns)   --->   "%WEIGHT1_38_1_addr = getelementptr [121 x float]* %WEIGHT1_38_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1124 'getelementptr' 'WEIGHT1_38_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1125 [1/1] (0.00ns)   --->   "%WEIGHT1_39_1_addr = getelementptr [121 x float]* %WEIGHT1_39_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1125 'getelementptr' 'WEIGHT1_39_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1126 [1/1] (0.00ns)   --->   "%WEIGHT1_40_1_addr = getelementptr [121 x float]* %WEIGHT1_40_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1126 'getelementptr' 'WEIGHT1_40_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1127 [1/1] (0.00ns)   --->   "%WEIGHT1_41_1_addr = getelementptr [121 x float]* %WEIGHT1_41_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1127 'getelementptr' 'WEIGHT1_41_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1128 [1/1] (0.00ns)   --->   "%WEIGHT1_42_1_addr = getelementptr [121 x float]* %WEIGHT1_42_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1128 'getelementptr' 'WEIGHT1_42_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1129 [1/1] (0.00ns)   --->   "%WEIGHT1_43_1_addr = getelementptr [121 x float]* %WEIGHT1_43_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1129 'getelementptr' 'WEIGHT1_43_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1130 [1/1] (0.00ns)   --->   "%WEIGHT1_44_1_addr = getelementptr [121 x float]* %WEIGHT1_44_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1130 'getelementptr' 'WEIGHT1_44_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1131 [1/1] (0.00ns)   --->   "%WEIGHT1_45_1_addr = getelementptr [121 x float]* %WEIGHT1_45_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1131 'getelementptr' 'WEIGHT1_45_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1132 [1/1] (0.00ns)   --->   "%WEIGHT1_46_1_addr = getelementptr [121 x float]* %WEIGHT1_46_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1132 'getelementptr' 'WEIGHT1_46_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1133 [1/1] (0.00ns)   --->   "%WEIGHT1_47_1_addr = getelementptr [121 x float]* %WEIGHT1_47_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1133 'getelementptr' 'WEIGHT1_47_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1134 [1/1] (0.00ns)   --->   "%WEIGHT1_48_1_addr = getelementptr [121 x float]* %WEIGHT1_48_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1134 'getelementptr' 'WEIGHT1_48_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1135 [1/1] (0.00ns)   --->   "%WEIGHT1_49_1_addr = getelementptr [121 x float]* %WEIGHT1_49_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1135 'getelementptr' 'WEIGHT1_49_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1136 [1/1] (0.00ns)   --->   "%WEIGHT1_50_1_addr = getelementptr [121 x float]* %WEIGHT1_50_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1136 'getelementptr' 'WEIGHT1_50_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1137 [1/1] (0.00ns)   --->   "%WEIGHT1_51_1_addr = getelementptr [121 x float]* %WEIGHT1_51_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1137 'getelementptr' 'WEIGHT1_51_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1138 [1/1] (0.00ns)   --->   "%WEIGHT1_52_1_addr = getelementptr [121 x float]* %WEIGHT1_52_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1138 'getelementptr' 'WEIGHT1_52_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1139 [1/1] (0.00ns)   --->   "%WEIGHT1_53_1_addr = getelementptr [121 x float]* %WEIGHT1_53_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1139 'getelementptr' 'WEIGHT1_53_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1140 [1/1] (0.00ns)   --->   "%WEIGHT1_54_1_addr = getelementptr [121 x float]* %WEIGHT1_54_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1140 'getelementptr' 'WEIGHT1_54_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1141 [1/1] (0.00ns)   --->   "%WEIGHT1_55_1_addr = getelementptr [121 x float]* %WEIGHT1_55_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1141 'getelementptr' 'WEIGHT1_55_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1142 [1/1] (0.00ns)   --->   "%WEIGHT1_56_1_addr = getelementptr [121 x float]* %WEIGHT1_56_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1142 'getelementptr' 'WEIGHT1_56_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1143 [1/1] (0.00ns)   --->   "%WEIGHT1_57_1_addr = getelementptr [121 x float]* %WEIGHT1_57_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1143 'getelementptr' 'WEIGHT1_57_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1144 [1/1] (0.00ns)   --->   "%WEIGHT1_58_1_addr = getelementptr [121 x float]* %WEIGHT1_58_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1144 'getelementptr' 'WEIGHT1_58_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1145 [1/1] (0.00ns)   --->   "%WEIGHT1_59_1_addr = getelementptr [121 x float]* %WEIGHT1_59_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1145 'getelementptr' 'WEIGHT1_59_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1146 [1/1] (0.00ns)   --->   "%WEIGHT1_60_1_addr = getelementptr [121 x float]* %WEIGHT1_60_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1146 'getelementptr' 'WEIGHT1_60_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1147 [1/1] (0.00ns)   --->   "%WEIGHT1_61_1_addr = getelementptr [121 x float]* %WEIGHT1_61_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1147 'getelementptr' 'WEIGHT1_61_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1148 [1/1] (0.00ns)   --->   "%WEIGHT1_62_1_addr = getelementptr [121 x float]* %WEIGHT1_62_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1148 'getelementptr' 'WEIGHT1_62_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1149 [1/1] (0.00ns)   --->   "%WEIGHT1_63_1_addr = getelementptr [121 x float]* %WEIGHT1_63_1, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1149 'getelementptr' 'WEIGHT1_63_1_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_8 : Operation 1150 [1/2] (1.23ns)   --->   "%OFM_0_load = load float* %OFM_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1150 'load' 'OFM_0_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1151 [4/4] (6.43ns)   --->   "%tmp_33 = fadd float %OFM_0_load, %add_res1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1151 'fadd' 'tmp_33' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1152 [2/2] (1.23ns)   --->   "%WEIGHT1_0_1_load = load float* %WEIGHT1_0_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1152 'load' 'WEIGHT1_0_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1153 [2/2] (1.23ns)   --->   "%IFM_1_load = load float* %IFM_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1153 'load' 'IFM_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1154 [1/2] (1.23ns)   --->   "%OFM_1_load = load float* %OFM_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1154 'load' 'OFM_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1155 [4/4] (6.43ns)   --->   "%tmp_41_1 = fadd float %OFM_1_load, %add_res1_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1155 'fadd' 'tmp_41_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1156 [2/2] (1.23ns)   --->   "%WEIGHT1_1_1_load = load float* %WEIGHT1_1_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1156 'load' 'WEIGHT1_1_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1157 [1/2] (1.23ns)   --->   "%OFM_2_load = load float* %OFM_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1157 'load' 'OFM_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1158 [4/4] (6.43ns)   --->   "%tmp_41_2 = fadd float %OFM_2_load, %add_res1_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1158 'fadd' 'tmp_41_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1159 [2/2] (1.23ns)   --->   "%WEIGHT1_2_1_load = load float* %WEIGHT1_2_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1159 'load' 'WEIGHT1_2_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1160 [1/2] (1.23ns)   --->   "%OFM_3_load = load float* %OFM_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1160 'load' 'OFM_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1161 [4/4] (6.43ns)   --->   "%tmp_41_3 = fadd float %OFM_3_load, %add_res1_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1161 'fadd' 'tmp_41_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1162 [2/2] (1.23ns)   --->   "%WEIGHT1_3_1_load = load float* %WEIGHT1_3_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1162 'load' 'WEIGHT1_3_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1163 [1/2] (1.23ns)   --->   "%OFM_4_load = load float* %OFM_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1163 'load' 'OFM_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1164 [4/4] (6.43ns)   --->   "%tmp_41_4 = fadd float %OFM_4_load, %add_res1_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1164 'fadd' 'tmp_41_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1165 [2/2] (1.23ns)   --->   "%WEIGHT1_4_1_load = load float* %WEIGHT1_4_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1165 'load' 'WEIGHT1_4_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1166 [1/2] (1.23ns)   --->   "%OFM_5_load = load float* %OFM_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1166 'load' 'OFM_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1167 [4/4] (6.43ns)   --->   "%tmp_41_5 = fadd float %OFM_5_load, %add_res1_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1167 'fadd' 'tmp_41_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1168 [2/2] (1.23ns)   --->   "%WEIGHT1_5_1_load = load float* %WEIGHT1_5_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1168 'load' 'WEIGHT1_5_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1169 [1/2] (1.23ns)   --->   "%OFM_6_load = load float* %OFM_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1169 'load' 'OFM_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1170 [4/4] (6.43ns)   --->   "%tmp_41_6 = fadd float %OFM_6_load, %add_res1_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1170 'fadd' 'tmp_41_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1171 [2/2] (1.23ns)   --->   "%WEIGHT1_6_1_load = load float* %WEIGHT1_6_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1171 'load' 'WEIGHT1_6_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1172 [1/2] (1.23ns)   --->   "%OFM_7_load = load float* %OFM_7_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1172 'load' 'OFM_7_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1173 [4/4] (6.43ns)   --->   "%tmp_41_7 = fadd float %OFM_7_load, %add_res1_7" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1173 'fadd' 'tmp_41_7' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1174 [2/2] (1.23ns)   --->   "%WEIGHT1_7_1_load = load float* %WEIGHT1_7_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1174 'load' 'WEIGHT1_7_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1175 [1/2] (1.23ns)   --->   "%OFM_8_load = load float* %OFM_8_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1175 'load' 'OFM_8_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1176 [4/4] (6.43ns)   --->   "%tmp_41_8 = fadd float %OFM_8_load, %add_res1_8" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1176 'fadd' 'tmp_41_8' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1177 [2/2] (1.23ns)   --->   "%WEIGHT1_8_1_load = load float* %WEIGHT1_8_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1177 'load' 'WEIGHT1_8_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1178 [1/2] (1.23ns)   --->   "%OFM_9_load = load float* %OFM_9_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1178 'load' 'OFM_9_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1179 [4/4] (6.43ns)   --->   "%tmp_41_9 = fadd float %OFM_9_load, %add_res1_9" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1179 'fadd' 'tmp_41_9' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1180 [2/2] (1.23ns)   --->   "%WEIGHT1_9_1_load = load float* %WEIGHT1_9_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1180 'load' 'WEIGHT1_9_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1181 [1/2] (1.23ns)   --->   "%OFM_10_load = load float* %OFM_10_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1181 'load' 'OFM_10_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1182 [4/4] (6.43ns)   --->   "%tmp_41_s = fadd float %OFM_10_load, %add_res1_s" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1182 'fadd' 'tmp_41_s' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1183 [2/2] (1.23ns)   --->   "%WEIGHT1_10_1_load = load float* %WEIGHT1_10_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1183 'load' 'WEIGHT1_10_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1184 [1/2] (1.23ns)   --->   "%OFM_11_load = load float* %OFM_11_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1184 'load' 'OFM_11_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1185 [4/4] (6.43ns)   --->   "%tmp_41_10 = fadd float %OFM_11_load, %add_res1_10" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1185 'fadd' 'tmp_41_10' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1186 [2/2] (1.23ns)   --->   "%WEIGHT1_11_1_load = load float* %WEIGHT1_11_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1186 'load' 'WEIGHT1_11_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1187 [1/2] (1.23ns)   --->   "%OFM_12_load = load float* %OFM_12_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1187 'load' 'OFM_12_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1188 [4/4] (6.43ns)   --->   "%tmp_41_11 = fadd float %OFM_12_load, %add_res1_11" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1188 'fadd' 'tmp_41_11' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1189 [2/2] (1.23ns)   --->   "%WEIGHT1_12_1_load = load float* %WEIGHT1_12_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1189 'load' 'WEIGHT1_12_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1190 [1/2] (1.23ns)   --->   "%OFM_13_load = load float* %OFM_13_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1190 'load' 'OFM_13_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1191 [4/4] (6.43ns)   --->   "%tmp_41_12 = fadd float %OFM_13_load, %add_res1_12" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1191 'fadd' 'tmp_41_12' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1192 [2/2] (1.23ns)   --->   "%WEIGHT1_13_1_load = load float* %WEIGHT1_13_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1192 'load' 'WEIGHT1_13_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1193 [1/2] (1.23ns)   --->   "%OFM_14_load = load float* %OFM_14_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1193 'load' 'OFM_14_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1194 [4/4] (6.43ns)   --->   "%tmp_41_13 = fadd float %OFM_14_load, %add_res1_13" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1194 'fadd' 'tmp_41_13' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1195 [2/2] (1.23ns)   --->   "%WEIGHT1_14_1_load = load float* %WEIGHT1_14_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1195 'load' 'WEIGHT1_14_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1196 [1/2] (1.23ns)   --->   "%OFM_15_load = load float* %OFM_15_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1196 'load' 'OFM_15_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1197 [4/4] (6.43ns)   --->   "%tmp_41_14 = fadd float %OFM_15_load, %add_res1_14" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1197 'fadd' 'tmp_41_14' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1198 [2/2] (1.23ns)   --->   "%WEIGHT1_15_1_load = load float* %WEIGHT1_15_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1198 'load' 'WEIGHT1_15_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1199 [1/2] (1.23ns)   --->   "%OFM_16_load = load float* %OFM_16_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1199 'load' 'OFM_16_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1200 [4/4] (6.43ns)   --->   "%tmp_41_15 = fadd float %OFM_16_load, %add_res1_15" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1200 'fadd' 'tmp_41_15' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1201 [2/2] (1.23ns)   --->   "%WEIGHT1_16_1_load = load float* %WEIGHT1_16_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1201 'load' 'WEIGHT1_16_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1202 [1/2] (1.23ns)   --->   "%OFM_17_load = load float* %OFM_17_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1202 'load' 'OFM_17_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1203 [4/4] (6.43ns)   --->   "%tmp_41_16 = fadd float %OFM_17_load, %add_res1_16" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1203 'fadd' 'tmp_41_16' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1204 [2/2] (1.23ns)   --->   "%WEIGHT1_17_1_load = load float* %WEIGHT1_17_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1204 'load' 'WEIGHT1_17_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1205 [1/2] (1.23ns)   --->   "%OFM_18_load = load float* %OFM_18_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1205 'load' 'OFM_18_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1206 [4/4] (6.43ns)   --->   "%tmp_41_17 = fadd float %OFM_18_load, %add_res1_17" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1206 'fadd' 'tmp_41_17' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1207 [2/2] (1.23ns)   --->   "%WEIGHT1_18_1_load = load float* %WEIGHT1_18_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1207 'load' 'WEIGHT1_18_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1208 [1/2] (1.23ns)   --->   "%OFM_19_load = load float* %OFM_19_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1208 'load' 'OFM_19_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1209 [4/4] (6.43ns)   --->   "%tmp_41_18 = fadd float %OFM_19_load, %add_res1_18" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1209 'fadd' 'tmp_41_18' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1210 [2/2] (1.23ns)   --->   "%WEIGHT1_19_1_load = load float* %WEIGHT1_19_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1210 'load' 'WEIGHT1_19_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1211 [1/2] (1.23ns)   --->   "%OFM_20_load = load float* %OFM_20_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1211 'load' 'OFM_20_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1212 [4/4] (6.43ns)   --->   "%tmp_41_19 = fadd float %OFM_20_load, %add_res1_19" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1212 'fadd' 'tmp_41_19' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1213 [2/2] (1.23ns)   --->   "%WEIGHT1_20_1_load = load float* %WEIGHT1_20_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1213 'load' 'WEIGHT1_20_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1214 [1/2] (1.23ns)   --->   "%OFM_21_load = load float* %OFM_21_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1214 'load' 'OFM_21_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1215 [4/4] (6.43ns)   --->   "%tmp_41_20 = fadd float %OFM_21_load, %add_res1_20" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1215 'fadd' 'tmp_41_20' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1216 [2/2] (1.23ns)   --->   "%WEIGHT1_21_1_load = load float* %WEIGHT1_21_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1216 'load' 'WEIGHT1_21_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1217 [1/2] (1.23ns)   --->   "%OFM_22_load = load float* %OFM_22_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1217 'load' 'OFM_22_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1218 [4/4] (6.43ns)   --->   "%tmp_41_21 = fadd float %OFM_22_load, %add_res1_21" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1218 'fadd' 'tmp_41_21' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1219 [2/2] (1.23ns)   --->   "%WEIGHT1_22_1_load = load float* %WEIGHT1_22_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1219 'load' 'WEIGHT1_22_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1220 [1/2] (1.23ns)   --->   "%OFM_23_load = load float* %OFM_23_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1220 'load' 'OFM_23_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1221 [4/4] (6.43ns)   --->   "%tmp_41_22 = fadd float %OFM_23_load, %add_res1_22" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1221 'fadd' 'tmp_41_22' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1222 [2/2] (1.23ns)   --->   "%WEIGHT1_23_1_load = load float* %WEIGHT1_23_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1222 'load' 'WEIGHT1_23_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1223 [1/2] (1.23ns)   --->   "%OFM_24_load = load float* %OFM_24_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1223 'load' 'OFM_24_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1224 [4/4] (6.43ns)   --->   "%tmp_41_23 = fadd float %OFM_24_load, %add_res1_23" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1224 'fadd' 'tmp_41_23' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1225 [2/2] (1.23ns)   --->   "%WEIGHT1_24_1_load = load float* %WEIGHT1_24_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1225 'load' 'WEIGHT1_24_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1226 [1/2] (1.23ns)   --->   "%OFM_25_load = load float* %OFM_25_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1226 'load' 'OFM_25_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1227 [4/4] (6.43ns)   --->   "%tmp_41_24 = fadd float %OFM_25_load, %add_res1_24" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1227 'fadd' 'tmp_41_24' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1228 [2/2] (1.23ns)   --->   "%WEIGHT1_25_1_load = load float* %WEIGHT1_25_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1228 'load' 'WEIGHT1_25_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1229 [1/2] (1.23ns)   --->   "%OFM_26_load = load float* %OFM_26_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1229 'load' 'OFM_26_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1230 [4/4] (6.43ns)   --->   "%tmp_41_25 = fadd float %OFM_26_load, %add_res1_25" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1230 'fadd' 'tmp_41_25' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1231 [2/2] (1.23ns)   --->   "%WEIGHT1_26_1_load = load float* %WEIGHT1_26_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1231 'load' 'WEIGHT1_26_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1232 [1/2] (1.23ns)   --->   "%OFM_27_load = load float* %OFM_27_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1232 'load' 'OFM_27_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1233 [4/4] (6.43ns)   --->   "%tmp_41_26 = fadd float %OFM_27_load, %add_res1_26" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1233 'fadd' 'tmp_41_26' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1234 [2/2] (1.23ns)   --->   "%WEIGHT1_27_1_load = load float* %WEIGHT1_27_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1234 'load' 'WEIGHT1_27_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1235 [1/2] (1.23ns)   --->   "%OFM_28_load = load float* %OFM_28_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1235 'load' 'OFM_28_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1236 [4/4] (6.43ns)   --->   "%tmp_41_27 = fadd float %OFM_28_load, %add_res1_27" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1236 'fadd' 'tmp_41_27' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1237 [2/2] (1.23ns)   --->   "%WEIGHT1_28_1_load = load float* %WEIGHT1_28_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1237 'load' 'WEIGHT1_28_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1238 [1/2] (1.23ns)   --->   "%OFM_29_load = load float* %OFM_29_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1238 'load' 'OFM_29_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1239 [4/4] (6.43ns)   --->   "%tmp_41_28 = fadd float %OFM_29_load, %add_res1_28" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1239 'fadd' 'tmp_41_28' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1240 [2/2] (1.23ns)   --->   "%WEIGHT1_29_1_load = load float* %WEIGHT1_29_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1240 'load' 'WEIGHT1_29_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1241 [1/2] (1.23ns)   --->   "%OFM_30_load = load float* %OFM_30_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1241 'load' 'OFM_30_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1242 [4/4] (6.43ns)   --->   "%tmp_41_29 = fadd float %OFM_30_load, %add_res1_29" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1242 'fadd' 'tmp_41_29' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1243 [2/2] (1.23ns)   --->   "%WEIGHT1_30_1_load = load float* %WEIGHT1_30_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1243 'load' 'WEIGHT1_30_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1244 [1/2] (1.23ns)   --->   "%OFM_31_load = load float* %OFM_31_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1244 'load' 'OFM_31_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1245 [4/4] (6.43ns)   --->   "%tmp_41_30 = fadd float %OFM_31_load, %add_res1_30" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1245 'fadd' 'tmp_41_30' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1246 [2/2] (1.23ns)   --->   "%WEIGHT1_31_1_load = load float* %WEIGHT1_31_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1246 'load' 'WEIGHT1_31_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1247 [1/2] (1.23ns)   --->   "%OFM_32_load = load float* %OFM_32_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1247 'load' 'OFM_32_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1248 [4/4] (6.43ns)   --->   "%tmp_41_31 = fadd float %OFM_32_load, %add_res1_31" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1248 'fadd' 'tmp_41_31' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1249 [2/2] (1.23ns)   --->   "%WEIGHT1_32_1_load = load float* %WEIGHT1_32_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1249 'load' 'WEIGHT1_32_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1250 [1/2] (1.23ns)   --->   "%OFM_33_load = load float* %OFM_33_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1250 'load' 'OFM_33_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1251 [4/4] (6.43ns)   --->   "%tmp_41_32 = fadd float %OFM_33_load, %add_res1_32" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1251 'fadd' 'tmp_41_32' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1252 [2/2] (1.23ns)   --->   "%WEIGHT1_33_1_load = load float* %WEIGHT1_33_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1252 'load' 'WEIGHT1_33_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1253 [1/2] (1.23ns)   --->   "%OFM_34_load = load float* %OFM_34_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1253 'load' 'OFM_34_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1254 [4/4] (6.43ns)   --->   "%tmp_41_33 = fadd float %OFM_34_load, %add_res1_33" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1254 'fadd' 'tmp_41_33' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1255 [2/2] (1.23ns)   --->   "%WEIGHT1_34_1_load = load float* %WEIGHT1_34_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1255 'load' 'WEIGHT1_34_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1256 [1/2] (1.23ns)   --->   "%OFM_35_load = load float* %OFM_35_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1256 'load' 'OFM_35_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1257 [4/4] (6.43ns)   --->   "%tmp_41_34 = fadd float %OFM_35_load, %add_res1_34" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1257 'fadd' 'tmp_41_34' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1258 [2/2] (1.23ns)   --->   "%WEIGHT1_35_1_load = load float* %WEIGHT1_35_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1258 'load' 'WEIGHT1_35_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1259 [1/2] (1.23ns)   --->   "%OFM_36_load = load float* %OFM_36_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1259 'load' 'OFM_36_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1260 [4/4] (6.43ns)   --->   "%tmp_41_35 = fadd float %OFM_36_load, %add_res1_35" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1260 'fadd' 'tmp_41_35' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1261 [2/2] (1.23ns)   --->   "%WEIGHT1_36_1_load = load float* %WEIGHT1_36_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1261 'load' 'WEIGHT1_36_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1262 [1/2] (1.23ns)   --->   "%OFM_37_load = load float* %OFM_37_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1262 'load' 'OFM_37_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1263 [4/4] (6.43ns)   --->   "%tmp_41_36 = fadd float %OFM_37_load, %add_res1_36" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1263 'fadd' 'tmp_41_36' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1264 [2/2] (1.23ns)   --->   "%WEIGHT1_37_1_load = load float* %WEIGHT1_37_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1264 'load' 'WEIGHT1_37_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1265 [1/2] (1.23ns)   --->   "%OFM_38_load = load float* %OFM_38_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1265 'load' 'OFM_38_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1266 [4/4] (6.43ns)   --->   "%tmp_41_37 = fadd float %OFM_38_load, %add_res1_37" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1266 'fadd' 'tmp_41_37' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1267 [2/2] (1.23ns)   --->   "%WEIGHT1_38_1_load = load float* %WEIGHT1_38_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1267 'load' 'WEIGHT1_38_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1268 [1/2] (1.23ns)   --->   "%OFM_39_load = load float* %OFM_39_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1268 'load' 'OFM_39_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1269 [4/4] (6.43ns)   --->   "%tmp_41_38 = fadd float %OFM_39_load, %add_res1_38" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1269 'fadd' 'tmp_41_38' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1270 [2/2] (1.23ns)   --->   "%WEIGHT1_39_1_load = load float* %WEIGHT1_39_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1270 'load' 'WEIGHT1_39_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1271 [1/2] (1.23ns)   --->   "%OFM_40_load = load float* %OFM_40_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1271 'load' 'OFM_40_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1272 [4/4] (6.43ns)   --->   "%tmp_41_39 = fadd float %OFM_40_load, %add_res1_39" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1272 'fadd' 'tmp_41_39' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1273 [2/2] (1.23ns)   --->   "%WEIGHT1_40_1_load = load float* %WEIGHT1_40_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1273 'load' 'WEIGHT1_40_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1274 [1/2] (1.23ns)   --->   "%OFM_41_load = load float* %OFM_41_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1274 'load' 'OFM_41_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1275 [4/4] (6.43ns)   --->   "%tmp_41_40 = fadd float %OFM_41_load, %add_res1_40" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1275 'fadd' 'tmp_41_40' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1276 [2/2] (1.23ns)   --->   "%WEIGHT1_41_1_load = load float* %WEIGHT1_41_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1276 'load' 'WEIGHT1_41_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1277 [1/2] (1.23ns)   --->   "%OFM_42_load = load float* %OFM_42_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1277 'load' 'OFM_42_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1278 [4/4] (6.43ns)   --->   "%tmp_41_41 = fadd float %OFM_42_load, %add_res1_41" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1278 'fadd' 'tmp_41_41' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1279 [2/2] (1.23ns)   --->   "%WEIGHT1_42_1_load = load float* %WEIGHT1_42_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1279 'load' 'WEIGHT1_42_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1280 [1/2] (1.23ns)   --->   "%OFM_43_load = load float* %OFM_43_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1280 'load' 'OFM_43_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1281 [4/4] (6.43ns)   --->   "%tmp_41_42 = fadd float %OFM_43_load, %add_res1_42" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1281 'fadd' 'tmp_41_42' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1282 [2/2] (1.23ns)   --->   "%WEIGHT1_43_1_load = load float* %WEIGHT1_43_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1282 'load' 'WEIGHT1_43_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1283 [1/2] (1.23ns)   --->   "%OFM_44_load = load float* %OFM_44_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1283 'load' 'OFM_44_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1284 [4/4] (6.43ns)   --->   "%tmp_41_43 = fadd float %OFM_44_load, %add_res1_43" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1284 'fadd' 'tmp_41_43' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1285 [2/2] (1.23ns)   --->   "%WEIGHT1_44_1_load = load float* %WEIGHT1_44_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1285 'load' 'WEIGHT1_44_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1286 [1/2] (1.23ns)   --->   "%OFM_45_load = load float* %OFM_45_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1286 'load' 'OFM_45_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1287 [4/4] (6.43ns)   --->   "%tmp_41_44 = fadd float %OFM_45_load, %add_res1_44" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1287 'fadd' 'tmp_41_44' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1288 [2/2] (1.23ns)   --->   "%WEIGHT1_45_1_load = load float* %WEIGHT1_45_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1288 'load' 'WEIGHT1_45_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1289 [1/2] (1.23ns)   --->   "%OFM_46_load = load float* %OFM_46_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1289 'load' 'OFM_46_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1290 [4/4] (6.43ns)   --->   "%tmp_41_45 = fadd float %OFM_46_load, %add_res1_45" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1290 'fadd' 'tmp_41_45' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1291 [2/2] (1.23ns)   --->   "%WEIGHT1_46_1_load = load float* %WEIGHT1_46_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1291 'load' 'WEIGHT1_46_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1292 [1/2] (1.23ns)   --->   "%OFM_47_load = load float* %OFM_47_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1292 'load' 'OFM_47_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1293 [4/4] (6.43ns)   --->   "%tmp_41_46 = fadd float %OFM_47_load, %add_res1_46" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1293 'fadd' 'tmp_41_46' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1294 [2/2] (1.23ns)   --->   "%WEIGHT1_47_1_load = load float* %WEIGHT1_47_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1294 'load' 'WEIGHT1_47_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1295 [1/2] (1.23ns)   --->   "%OFM_48_load = load float* %OFM_48_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1295 'load' 'OFM_48_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1296 [4/4] (6.43ns)   --->   "%tmp_41_47 = fadd float %OFM_48_load, %add_res1_47" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1296 'fadd' 'tmp_41_47' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1297 [2/2] (1.23ns)   --->   "%WEIGHT1_48_1_load = load float* %WEIGHT1_48_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1297 'load' 'WEIGHT1_48_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1298 [1/2] (1.23ns)   --->   "%OFM_49_load = load float* %OFM_49_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1298 'load' 'OFM_49_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1299 [4/4] (6.43ns)   --->   "%tmp_41_48 = fadd float %OFM_49_load, %add_res1_48" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1299 'fadd' 'tmp_41_48' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1300 [2/2] (1.23ns)   --->   "%WEIGHT1_49_1_load = load float* %WEIGHT1_49_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1300 'load' 'WEIGHT1_49_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1301 [1/2] (1.23ns)   --->   "%OFM_50_load = load float* %OFM_50_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1301 'load' 'OFM_50_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1302 [4/4] (6.43ns)   --->   "%tmp_41_49 = fadd float %OFM_50_load, %add_res1_49" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1302 'fadd' 'tmp_41_49' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1303 [2/2] (1.23ns)   --->   "%WEIGHT1_50_1_load = load float* %WEIGHT1_50_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1303 'load' 'WEIGHT1_50_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1304 [1/2] (1.23ns)   --->   "%OFM_51_load = load float* %OFM_51_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1304 'load' 'OFM_51_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1305 [4/4] (6.43ns)   --->   "%tmp_41_50 = fadd float %OFM_51_load, %add_res1_50" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1305 'fadd' 'tmp_41_50' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1306 [2/2] (1.23ns)   --->   "%WEIGHT1_51_1_load = load float* %WEIGHT1_51_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1306 'load' 'WEIGHT1_51_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1307 [1/2] (1.23ns)   --->   "%OFM_52_load = load float* %OFM_52_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1307 'load' 'OFM_52_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1308 [4/4] (6.43ns)   --->   "%tmp_41_51 = fadd float %OFM_52_load, %add_res1_51" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1308 'fadd' 'tmp_41_51' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1309 [2/2] (1.23ns)   --->   "%WEIGHT1_52_1_load = load float* %WEIGHT1_52_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1309 'load' 'WEIGHT1_52_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1310 [1/2] (1.23ns)   --->   "%OFM_53_load = load float* %OFM_53_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1310 'load' 'OFM_53_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1311 [4/4] (6.43ns)   --->   "%tmp_41_52 = fadd float %OFM_53_load, %add_res1_52" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1311 'fadd' 'tmp_41_52' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1312 [2/2] (1.23ns)   --->   "%WEIGHT1_53_1_load = load float* %WEIGHT1_53_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1312 'load' 'WEIGHT1_53_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1313 [1/2] (1.23ns)   --->   "%OFM_54_load = load float* %OFM_54_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1313 'load' 'OFM_54_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1314 [4/4] (6.43ns)   --->   "%tmp_41_53 = fadd float %OFM_54_load, %add_res1_53" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1314 'fadd' 'tmp_41_53' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1315 [2/2] (1.23ns)   --->   "%WEIGHT1_54_1_load = load float* %WEIGHT1_54_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1315 'load' 'WEIGHT1_54_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1316 [2/2] (1.23ns)   --->   "%IFM_1_load_1 = load float* %IFM_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1316 'load' 'IFM_1_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1317 [1/2] (1.23ns)   --->   "%OFM_55_load = load float* %OFM_55_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1317 'load' 'OFM_55_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1318 [4/4] (6.43ns)   --->   "%tmp_41_54 = fadd float %OFM_55_load, %add_res1_54" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1318 'fadd' 'tmp_41_54' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1319 [2/2] (1.23ns)   --->   "%WEIGHT1_55_1_load = load float* %WEIGHT1_55_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1319 'load' 'WEIGHT1_55_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1320 [1/2] (1.23ns)   --->   "%OFM_56_load = load float* %OFM_56_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1320 'load' 'OFM_56_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1321 [4/4] (6.43ns)   --->   "%tmp_41_55 = fadd float %OFM_56_load, %add_res1_55" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1321 'fadd' 'tmp_41_55' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1322 [2/2] (1.23ns)   --->   "%WEIGHT1_56_1_load = load float* %WEIGHT1_56_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1322 'load' 'WEIGHT1_56_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1323 [1/2] (1.23ns)   --->   "%OFM_57_load = load float* %OFM_57_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1323 'load' 'OFM_57_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1324 [4/4] (6.43ns)   --->   "%tmp_41_56 = fadd float %OFM_57_load, %add_res1_56" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1324 'fadd' 'tmp_41_56' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1325 [2/2] (1.23ns)   --->   "%WEIGHT1_57_1_load = load float* %WEIGHT1_57_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1325 'load' 'WEIGHT1_57_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1326 [1/2] (1.23ns)   --->   "%OFM_58_load = load float* %OFM_58_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1326 'load' 'OFM_58_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1327 [4/4] (6.43ns)   --->   "%tmp_41_57 = fadd float %OFM_58_load, %add_res1_57" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1327 'fadd' 'tmp_41_57' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1328 [2/2] (1.23ns)   --->   "%WEIGHT1_58_1_load = load float* %WEIGHT1_58_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1328 'load' 'WEIGHT1_58_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1329 [1/2] (1.23ns)   --->   "%OFM_59_load = load float* %OFM_59_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1329 'load' 'OFM_59_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1330 [4/4] (6.43ns)   --->   "%tmp_41_58 = fadd float %OFM_59_load, %add_res1_58" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1330 'fadd' 'tmp_41_58' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1331 [2/2] (1.23ns)   --->   "%WEIGHT1_59_1_load = load float* %WEIGHT1_59_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1331 'load' 'WEIGHT1_59_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1332 [1/2] (1.23ns)   --->   "%OFM_60_load = load float* %OFM_60_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1332 'load' 'OFM_60_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1333 [4/4] (6.43ns)   --->   "%tmp_41_59 = fadd float %OFM_60_load, %add_res1_59" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1333 'fadd' 'tmp_41_59' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1334 [2/2] (1.23ns)   --->   "%WEIGHT1_60_1_load = load float* %WEIGHT1_60_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1334 'load' 'WEIGHT1_60_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1335 [1/2] (1.23ns)   --->   "%OFM_61_load = load float* %OFM_61_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1335 'load' 'OFM_61_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1336 [4/4] (6.43ns)   --->   "%tmp_41_60 = fadd float %OFM_61_load, %add_res1_60" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1336 'fadd' 'tmp_41_60' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1337 [2/2] (1.23ns)   --->   "%WEIGHT1_61_1_load = load float* %WEIGHT1_61_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1337 'load' 'WEIGHT1_61_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1338 [1/2] (1.23ns)   --->   "%OFM_62_load = load float* %OFM_62_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1338 'load' 'OFM_62_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1339 [4/4] (6.43ns)   --->   "%tmp_41_61 = fadd float %OFM_62_load, %add_res1_61" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1339 'fadd' 'tmp_41_61' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1340 [2/2] (1.23ns)   --->   "%WEIGHT1_62_1_load = load float* %WEIGHT1_62_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1340 'load' 'WEIGHT1_62_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_8 : Operation 1341 [1/2] (1.23ns)   --->   "%OFM_63_load = load float* %OFM_63_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1341 'load' 'OFM_63_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 1342 [4/4] (6.43ns)   --->   "%tmp_41_62 = fadd float %OFM_63_load, %add_res1_62" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1342 'fadd' 'tmp_41_62' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1343 [2/2] (1.23ns)   --->   "%WEIGHT1_63_1_load = load float* %WEIGHT1_63_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1343 'load' 'WEIGHT1_63_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 1344 [3/4] (6.43ns)   --->   "%tmp_33 = fadd float %OFM_0_load, %add_res1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1344 'fadd' 'tmp_33' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1345 [1/2] (1.23ns)   --->   "%WEIGHT1_0_1_load = load float* %WEIGHT1_0_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1345 'load' 'WEIGHT1_0_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1346 [1/2] (1.23ns)   --->   "%IFM_1_load = load float* %IFM_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1346 'load' 'IFM_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_9 : Operation 1347 [3/4] (6.43ns)   --->   "%tmp_41_1 = fadd float %OFM_1_load, %add_res1_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1347 'fadd' 'tmp_41_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1348 [1/2] (1.23ns)   --->   "%WEIGHT1_1_1_load = load float* %WEIGHT1_1_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1348 'load' 'WEIGHT1_1_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1349 [3/4] (6.43ns)   --->   "%tmp_41_2 = fadd float %OFM_2_load, %add_res1_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1349 'fadd' 'tmp_41_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1350 [1/2] (1.23ns)   --->   "%WEIGHT1_2_1_load = load float* %WEIGHT1_2_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1350 'load' 'WEIGHT1_2_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1351 [3/4] (6.43ns)   --->   "%tmp_41_3 = fadd float %OFM_3_load, %add_res1_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1351 'fadd' 'tmp_41_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1352 [1/2] (1.23ns)   --->   "%WEIGHT1_3_1_load = load float* %WEIGHT1_3_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1352 'load' 'WEIGHT1_3_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1353 [3/4] (6.43ns)   --->   "%tmp_41_4 = fadd float %OFM_4_load, %add_res1_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1353 'fadd' 'tmp_41_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1354 [1/2] (1.23ns)   --->   "%WEIGHT1_4_1_load = load float* %WEIGHT1_4_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1354 'load' 'WEIGHT1_4_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1355 [3/4] (6.43ns)   --->   "%tmp_41_5 = fadd float %OFM_5_load, %add_res1_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1355 'fadd' 'tmp_41_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1356 [1/2] (1.23ns)   --->   "%WEIGHT1_5_1_load = load float* %WEIGHT1_5_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1356 'load' 'WEIGHT1_5_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1357 [3/4] (6.43ns)   --->   "%tmp_41_6 = fadd float %OFM_6_load, %add_res1_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1357 'fadd' 'tmp_41_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1358 [1/2] (1.23ns)   --->   "%WEIGHT1_6_1_load = load float* %WEIGHT1_6_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1358 'load' 'WEIGHT1_6_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1359 [3/4] (6.43ns)   --->   "%tmp_41_7 = fadd float %OFM_7_load, %add_res1_7" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1359 'fadd' 'tmp_41_7' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1360 [1/2] (1.23ns)   --->   "%WEIGHT1_7_1_load = load float* %WEIGHT1_7_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1360 'load' 'WEIGHT1_7_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1361 [3/4] (6.43ns)   --->   "%tmp_41_8 = fadd float %OFM_8_load, %add_res1_8" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1361 'fadd' 'tmp_41_8' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1362 [1/2] (1.23ns)   --->   "%WEIGHT1_8_1_load = load float* %WEIGHT1_8_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1362 'load' 'WEIGHT1_8_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1363 [3/4] (6.43ns)   --->   "%tmp_41_9 = fadd float %OFM_9_load, %add_res1_9" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1363 'fadd' 'tmp_41_9' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1364 [1/2] (1.23ns)   --->   "%WEIGHT1_9_1_load = load float* %WEIGHT1_9_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1364 'load' 'WEIGHT1_9_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1365 [3/4] (6.43ns)   --->   "%tmp_41_s = fadd float %OFM_10_load, %add_res1_s" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1365 'fadd' 'tmp_41_s' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1366 [1/2] (1.23ns)   --->   "%WEIGHT1_10_1_load = load float* %WEIGHT1_10_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1366 'load' 'WEIGHT1_10_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1367 [3/4] (6.43ns)   --->   "%tmp_41_10 = fadd float %OFM_11_load, %add_res1_10" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1367 'fadd' 'tmp_41_10' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1368 [1/2] (1.23ns)   --->   "%WEIGHT1_11_1_load = load float* %WEIGHT1_11_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1368 'load' 'WEIGHT1_11_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1369 [3/4] (6.43ns)   --->   "%tmp_41_11 = fadd float %OFM_12_load, %add_res1_11" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1369 'fadd' 'tmp_41_11' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1370 [1/2] (1.23ns)   --->   "%WEIGHT1_12_1_load = load float* %WEIGHT1_12_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1370 'load' 'WEIGHT1_12_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1371 [3/4] (6.43ns)   --->   "%tmp_41_12 = fadd float %OFM_13_load, %add_res1_12" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1371 'fadd' 'tmp_41_12' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1372 [1/2] (1.23ns)   --->   "%WEIGHT1_13_1_load = load float* %WEIGHT1_13_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1372 'load' 'WEIGHT1_13_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1373 [3/4] (6.43ns)   --->   "%tmp_41_13 = fadd float %OFM_14_load, %add_res1_13" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1373 'fadd' 'tmp_41_13' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1374 [1/2] (1.23ns)   --->   "%WEIGHT1_14_1_load = load float* %WEIGHT1_14_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1374 'load' 'WEIGHT1_14_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1375 [3/4] (6.43ns)   --->   "%tmp_41_14 = fadd float %OFM_15_load, %add_res1_14" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1375 'fadd' 'tmp_41_14' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1376 [1/2] (1.23ns)   --->   "%WEIGHT1_15_1_load = load float* %WEIGHT1_15_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1376 'load' 'WEIGHT1_15_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1377 [3/4] (6.43ns)   --->   "%tmp_41_15 = fadd float %OFM_16_load, %add_res1_15" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1377 'fadd' 'tmp_41_15' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1378 [1/2] (1.23ns)   --->   "%WEIGHT1_16_1_load = load float* %WEIGHT1_16_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1378 'load' 'WEIGHT1_16_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1379 [3/4] (6.43ns)   --->   "%tmp_41_16 = fadd float %OFM_17_load, %add_res1_16" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1379 'fadd' 'tmp_41_16' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1380 [1/2] (1.23ns)   --->   "%WEIGHT1_17_1_load = load float* %WEIGHT1_17_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1380 'load' 'WEIGHT1_17_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1381 [3/4] (6.43ns)   --->   "%tmp_41_17 = fadd float %OFM_18_load, %add_res1_17" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1381 'fadd' 'tmp_41_17' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1382 [1/2] (1.23ns)   --->   "%WEIGHT1_18_1_load = load float* %WEIGHT1_18_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1382 'load' 'WEIGHT1_18_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1383 [3/4] (6.43ns)   --->   "%tmp_41_18 = fadd float %OFM_19_load, %add_res1_18" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1383 'fadd' 'tmp_41_18' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1384 [1/2] (1.23ns)   --->   "%WEIGHT1_19_1_load = load float* %WEIGHT1_19_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1384 'load' 'WEIGHT1_19_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1385 [3/4] (6.43ns)   --->   "%tmp_41_19 = fadd float %OFM_20_load, %add_res1_19" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1385 'fadd' 'tmp_41_19' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1386 [1/2] (1.23ns)   --->   "%WEIGHT1_20_1_load = load float* %WEIGHT1_20_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1386 'load' 'WEIGHT1_20_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1387 [3/4] (6.43ns)   --->   "%tmp_41_20 = fadd float %OFM_21_load, %add_res1_20" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1387 'fadd' 'tmp_41_20' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1388 [1/2] (1.23ns)   --->   "%WEIGHT1_21_1_load = load float* %WEIGHT1_21_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1388 'load' 'WEIGHT1_21_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1389 [3/4] (6.43ns)   --->   "%tmp_41_21 = fadd float %OFM_22_load, %add_res1_21" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1389 'fadd' 'tmp_41_21' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1390 [1/2] (1.23ns)   --->   "%WEIGHT1_22_1_load = load float* %WEIGHT1_22_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1390 'load' 'WEIGHT1_22_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1391 [3/4] (6.43ns)   --->   "%tmp_41_22 = fadd float %OFM_23_load, %add_res1_22" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1391 'fadd' 'tmp_41_22' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1392 [1/2] (1.23ns)   --->   "%WEIGHT1_23_1_load = load float* %WEIGHT1_23_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1392 'load' 'WEIGHT1_23_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1393 [3/4] (6.43ns)   --->   "%tmp_41_23 = fadd float %OFM_24_load, %add_res1_23" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1393 'fadd' 'tmp_41_23' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1394 [1/2] (1.23ns)   --->   "%WEIGHT1_24_1_load = load float* %WEIGHT1_24_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1394 'load' 'WEIGHT1_24_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1395 [3/4] (6.43ns)   --->   "%tmp_41_24 = fadd float %OFM_25_load, %add_res1_24" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1395 'fadd' 'tmp_41_24' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1396 [1/2] (1.23ns)   --->   "%WEIGHT1_25_1_load = load float* %WEIGHT1_25_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1396 'load' 'WEIGHT1_25_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1397 [3/4] (6.43ns)   --->   "%tmp_41_25 = fadd float %OFM_26_load, %add_res1_25" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1397 'fadd' 'tmp_41_25' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1398 [1/2] (1.23ns)   --->   "%WEIGHT1_26_1_load = load float* %WEIGHT1_26_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1398 'load' 'WEIGHT1_26_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1399 [3/4] (6.43ns)   --->   "%tmp_41_26 = fadd float %OFM_27_load, %add_res1_26" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1399 'fadd' 'tmp_41_26' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1400 [1/2] (1.23ns)   --->   "%WEIGHT1_27_1_load = load float* %WEIGHT1_27_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1400 'load' 'WEIGHT1_27_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1401 [3/4] (6.43ns)   --->   "%tmp_41_27 = fadd float %OFM_28_load, %add_res1_27" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1401 'fadd' 'tmp_41_27' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1402 [1/2] (1.23ns)   --->   "%WEIGHT1_28_1_load = load float* %WEIGHT1_28_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1402 'load' 'WEIGHT1_28_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1403 [3/4] (6.43ns)   --->   "%tmp_41_28 = fadd float %OFM_29_load, %add_res1_28" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1403 'fadd' 'tmp_41_28' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1404 [1/2] (1.23ns)   --->   "%WEIGHT1_29_1_load = load float* %WEIGHT1_29_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1404 'load' 'WEIGHT1_29_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1405 [3/4] (6.43ns)   --->   "%tmp_41_29 = fadd float %OFM_30_load, %add_res1_29" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1405 'fadd' 'tmp_41_29' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1406 [1/2] (1.23ns)   --->   "%WEIGHT1_30_1_load = load float* %WEIGHT1_30_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1406 'load' 'WEIGHT1_30_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1407 [3/4] (6.43ns)   --->   "%tmp_41_30 = fadd float %OFM_31_load, %add_res1_30" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1407 'fadd' 'tmp_41_30' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1408 [1/2] (1.23ns)   --->   "%WEIGHT1_31_1_load = load float* %WEIGHT1_31_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1408 'load' 'WEIGHT1_31_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1409 [3/4] (6.43ns)   --->   "%tmp_41_31 = fadd float %OFM_32_load, %add_res1_31" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1409 'fadd' 'tmp_41_31' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1410 [1/2] (1.23ns)   --->   "%WEIGHT1_32_1_load = load float* %WEIGHT1_32_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1410 'load' 'WEIGHT1_32_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1411 [3/4] (6.43ns)   --->   "%tmp_41_32 = fadd float %OFM_33_load, %add_res1_32" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1411 'fadd' 'tmp_41_32' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1412 [1/2] (1.23ns)   --->   "%WEIGHT1_33_1_load = load float* %WEIGHT1_33_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1412 'load' 'WEIGHT1_33_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1413 [3/4] (6.43ns)   --->   "%tmp_41_33 = fadd float %OFM_34_load, %add_res1_33" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1413 'fadd' 'tmp_41_33' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1414 [1/2] (1.23ns)   --->   "%WEIGHT1_34_1_load = load float* %WEIGHT1_34_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1414 'load' 'WEIGHT1_34_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1415 [3/4] (6.43ns)   --->   "%tmp_41_34 = fadd float %OFM_35_load, %add_res1_34" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1415 'fadd' 'tmp_41_34' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1416 [1/2] (1.23ns)   --->   "%WEIGHT1_35_1_load = load float* %WEIGHT1_35_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1416 'load' 'WEIGHT1_35_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1417 [3/4] (6.43ns)   --->   "%tmp_41_35 = fadd float %OFM_36_load, %add_res1_35" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1417 'fadd' 'tmp_41_35' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1418 [1/2] (1.23ns)   --->   "%WEIGHT1_36_1_load = load float* %WEIGHT1_36_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1418 'load' 'WEIGHT1_36_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1419 [3/4] (6.43ns)   --->   "%tmp_41_36 = fadd float %OFM_37_load, %add_res1_36" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1419 'fadd' 'tmp_41_36' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1420 [1/2] (1.23ns)   --->   "%WEIGHT1_37_1_load = load float* %WEIGHT1_37_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1420 'load' 'WEIGHT1_37_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1421 [3/4] (6.43ns)   --->   "%tmp_41_37 = fadd float %OFM_38_load, %add_res1_37" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1421 'fadd' 'tmp_41_37' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1422 [1/2] (1.23ns)   --->   "%WEIGHT1_38_1_load = load float* %WEIGHT1_38_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1422 'load' 'WEIGHT1_38_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1423 [3/4] (6.43ns)   --->   "%tmp_41_38 = fadd float %OFM_39_load, %add_res1_38" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1423 'fadd' 'tmp_41_38' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1424 [1/2] (1.23ns)   --->   "%WEIGHT1_39_1_load = load float* %WEIGHT1_39_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1424 'load' 'WEIGHT1_39_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1425 [3/4] (6.43ns)   --->   "%tmp_41_39 = fadd float %OFM_40_load, %add_res1_39" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1425 'fadd' 'tmp_41_39' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1426 [1/2] (1.23ns)   --->   "%WEIGHT1_40_1_load = load float* %WEIGHT1_40_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1426 'load' 'WEIGHT1_40_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1427 [3/4] (6.43ns)   --->   "%tmp_41_40 = fadd float %OFM_41_load, %add_res1_40" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1427 'fadd' 'tmp_41_40' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1428 [1/2] (1.23ns)   --->   "%WEIGHT1_41_1_load = load float* %WEIGHT1_41_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1428 'load' 'WEIGHT1_41_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1429 [3/4] (6.43ns)   --->   "%tmp_41_41 = fadd float %OFM_42_load, %add_res1_41" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1429 'fadd' 'tmp_41_41' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1430 [1/2] (1.23ns)   --->   "%WEIGHT1_42_1_load = load float* %WEIGHT1_42_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1430 'load' 'WEIGHT1_42_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1431 [3/4] (6.43ns)   --->   "%tmp_41_42 = fadd float %OFM_43_load, %add_res1_42" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1431 'fadd' 'tmp_41_42' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1432 [1/2] (1.23ns)   --->   "%WEIGHT1_43_1_load = load float* %WEIGHT1_43_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1432 'load' 'WEIGHT1_43_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1433 [3/4] (6.43ns)   --->   "%tmp_41_43 = fadd float %OFM_44_load, %add_res1_43" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1433 'fadd' 'tmp_41_43' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1434 [1/2] (1.23ns)   --->   "%WEIGHT1_44_1_load = load float* %WEIGHT1_44_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1434 'load' 'WEIGHT1_44_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1435 [3/4] (6.43ns)   --->   "%tmp_41_44 = fadd float %OFM_45_load, %add_res1_44" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1435 'fadd' 'tmp_41_44' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1436 [1/2] (1.23ns)   --->   "%WEIGHT1_45_1_load = load float* %WEIGHT1_45_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1436 'load' 'WEIGHT1_45_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1437 [3/4] (6.43ns)   --->   "%tmp_41_45 = fadd float %OFM_46_load, %add_res1_45" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1437 'fadd' 'tmp_41_45' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1438 [1/2] (1.23ns)   --->   "%WEIGHT1_46_1_load = load float* %WEIGHT1_46_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1438 'load' 'WEIGHT1_46_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1439 [3/4] (6.43ns)   --->   "%tmp_41_46 = fadd float %OFM_47_load, %add_res1_46" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1439 'fadd' 'tmp_41_46' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1440 [1/2] (1.23ns)   --->   "%WEIGHT1_47_1_load = load float* %WEIGHT1_47_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1440 'load' 'WEIGHT1_47_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1441 [3/4] (6.43ns)   --->   "%tmp_41_47 = fadd float %OFM_48_load, %add_res1_47" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1441 'fadd' 'tmp_41_47' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1442 [1/2] (1.23ns)   --->   "%WEIGHT1_48_1_load = load float* %WEIGHT1_48_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1442 'load' 'WEIGHT1_48_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1443 [3/4] (6.43ns)   --->   "%tmp_41_48 = fadd float %OFM_49_load, %add_res1_48" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1443 'fadd' 'tmp_41_48' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1444 [1/2] (1.23ns)   --->   "%WEIGHT1_49_1_load = load float* %WEIGHT1_49_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1444 'load' 'WEIGHT1_49_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1445 [3/4] (6.43ns)   --->   "%tmp_41_49 = fadd float %OFM_50_load, %add_res1_49" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1445 'fadd' 'tmp_41_49' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1446 [1/2] (1.23ns)   --->   "%WEIGHT1_50_1_load = load float* %WEIGHT1_50_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1446 'load' 'WEIGHT1_50_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1447 [3/4] (6.43ns)   --->   "%tmp_41_50 = fadd float %OFM_51_load, %add_res1_50" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1447 'fadd' 'tmp_41_50' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1448 [1/2] (1.23ns)   --->   "%WEIGHT1_51_1_load = load float* %WEIGHT1_51_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1448 'load' 'WEIGHT1_51_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1449 [3/4] (6.43ns)   --->   "%tmp_41_51 = fadd float %OFM_52_load, %add_res1_51" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1449 'fadd' 'tmp_41_51' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1450 [1/2] (1.23ns)   --->   "%WEIGHT1_52_1_load = load float* %WEIGHT1_52_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1450 'load' 'WEIGHT1_52_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1451 [3/4] (6.43ns)   --->   "%tmp_41_52 = fadd float %OFM_53_load, %add_res1_52" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1451 'fadd' 'tmp_41_52' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1452 [1/2] (1.23ns)   --->   "%WEIGHT1_53_1_load = load float* %WEIGHT1_53_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1452 'load' 'WEIGHT1_53_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1453 [3/4] (6.43ns)   --->   "%tmp_41_53 = fadd float %OFM_54_load, %add_res1_53" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1453 'fadd' 'tmp_41_53' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1454 [1/2] (1.23ns)   --->   "%WEIGHT1_54_1_load = load float* %WEIGHT1_54_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1454 'load' 'WEIGHT1_54_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1455 [1/2] (1.23ns)   --->   "%IFM_1_load_1 = load float* %IFM_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1455 'load' 'IFM_1_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_9 : Operation 1456 [3/4] (6.43ns)   --->   "%tmp_41_54 = fadd float %OFM_55_load, %add_res1_54" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1456 'fadd' 'tmp_41_54' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1457 [1/2] (1.23ns)   --->   "%WEIGHT1_55_1_load = load float* %WEIGHT1_55_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1457 'load' 'WEIGHT1_55_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1458 [3/4] (6.43ns)   --->   "%tmp_41_55 = fadd float %OFM_56_load, %add_res1_55" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1458 'fadd' 'tmp_41_55' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1459 [1/2] (1.23ns)   --->   "%WEIGHT1_56_1_load = load float* %WEIGHT1_56_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1459 'load' 'WEIGHT1_56_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1460 [3/4] (6.43ns)   --->   "%tmp_41_56 = fadd float %OFM_57_load, %add_res1_56" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1460 'fadd' 'tmp_41_56' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1461 [1/2] (1.23ns)   --->   "%WEIGHT1_57_1_load = load float* %WEIGHT1_57_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1461 'load' 'WEIGHT1_57_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1462 [3/4] (6.43ns)   --->   "%tmp_41_57 = fadd float %OFM_58_load, %add_res1_57" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1462 'fadd' 'tmp_41_57' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1463 [1/2] (1.23ns)   --->   "%WEIGHT1_58_1_load = load float* %WEIGHT1_58_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1463 'load' 'WEIGHT1_58_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1464 [3/4] (6.43ns)   --->   "%tmp_41_58 = fadd float %OFM_59_load, %add_res1_58" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1464 'fadd' 'tmp_41_58' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1465 [1/2] (1.23ns)   --->   "%WEIGHT1_59_1_load = load float* %WEIGHT1_59_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1465 'load' 'WEIGHT1_59_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1466 [3/4] (6.43ns)   --->   "%tmp_41_59 = fadd float %OFM_60_load, %add_res1_59" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1466 'fadd' 'tmp_41_59' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1467 [1/2] (1.23ns)   --->   "%WEIGHT1_60_1_load = load float* %WEIGHT1_60_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1467 'load' 'WEIGHT1_60_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1468 [3/4] (6.43ns)   --->   "%tmp_41_60 = fadd float %OFM_61_load, %add_res1_60" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1468 'fadd' 'tmp_41_60' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1469 [1/2] (1.23ns)   --->   "%WEIGHT1_61_1_load = load float* %WEIGHT1_61_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1469 'load' 'WEIGHT1_61_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1470 [3/4] (6.43ns)   --->   "%tmp_41_61 = fadd float %OFM_62_load, %add_res1_61" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1470 'fadd' 'tmp_41_61' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1471 [1/2] (1.23ns)   --->   "%WEIGHT1_62_1_load = load float* %WEIGHT1_62_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1471 'load' 'WEIGHT1_62_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_9 : Operation 1472 [3/4] (6.43ns)   --->   "%tmp_41_62 = fadd float %OFM_63_load, %add_res1_62" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1472 'fadd' 'tmp_41_62' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1473 [1/2] (1.23ns)   --->   "%WEIGHT1_63_1_load = load float* %WEIGHT1_63_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1473 'load' 'WEIGHT1_63_1_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 10 <SV = 9> <Delay = 8.41>
ST_10 : Operation 1474 [2/4] (6.43ns)   --->   "%tmp_33 = fadd float %OFM_0_load, %add_res1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1474 'fadd' 'tmp_33' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1475 [2/2] (8.41ns)   --->   "%add_res1_0_1 = fmul float %WEIGHT1_0_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1475 'fmul' 'add_res1_0_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1476 [2/4] (6.43ns)   --->   "%tmp_41_1 = fadd float %OFM_1_load, %add_res1_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1476 'fadd' 'tmp_41_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1477 [2/2] (8.41ns)   --->   "%add_res1_1_1 = fmul float %WEIGHT1_1_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1477 'fmul' 'add_res1_1_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1478 [2/4] (6.43ns)   --->   "%tmp_41_2 = fadd float %OFM_2_load, %add_res1_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1478 'fadd' 'tmp_41_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1479 [2/2] (8.41ns)   --->   "%add_res1_2_1 = fmul float %WEIGHT1_2_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1479 'fmul' 'add_res1_2_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1480 [2/4] (6.43ns)   --->   "%tmp_41_3 = fadd float %OFM_3_load, %add_res1_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1480 'fadd' 'tmp_41_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1481 [2/2] (8.41ns)   --->   "%add_res1_3_1 = fmul float %WEIGHT1_3_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1481 'fmul' 'add_res1_3_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1482 [2/4] (6.43ns)   --->   "%tmp_41_4 = fadd float %OFM_4_load, %add_res1_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1482 'fadd' 'tmp_41_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1483 [2/2] (8.41ns)   --->   "%add_res1_4_1 = fmul float %WEIGHT1_4_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1483 'fmul' 'add_res1_4_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1484 [2/4] (6.43ns)   --->   "%tmp_41_5 = fadd float %OFM_5_load, %add_res1_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1484 'fadd' 'tmp_41_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1485 [2/2] (8.41ns)   --->   "%add_res1_5_1 = fmul float %WEIGHT1_5_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1485 'fmul' 'add_res1_5_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1486 [2/4] (6.43ns)   --->   "%tmp_41_6 = fadd float %OFM_6_load, %add_res1_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1486 'fadd' 'tmp_41_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1487 [2/2] (8.41ns)   --->   "%add_res1_6_1 = fmul float %WEIGHT1_6_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1487 'fmul' 'add_res1_6_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1488 [2/4] (6.43ns)   --->   "%tmp_41_7 = fadd float %OFM_7_load, %add_res1_7" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1488 'fadd' 'tmp_41_7' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1489 [2/2] (8.41ns)   --->   "%add_res1_7_1 = fmul float %WEIGHT1_7_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1489 'fmul' 'add_res1_7_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1490 [2/4] (6.43ns)   --->   "%tmp_41_8 = fadd float %OFM_8_load, %add_res1_8" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1490 'fadd' 'tmp_41_8' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1491 [2/2] (8.41ns)   --->   "%add_res1_8_1 = fmul float %WEIGHT1_8_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1491 'fmul' 'add_res1_8_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1492 [2/4] (6.43ns)   --->   "%tmp_41_9 = fadd float %OFM_9_load, %add_res1_9" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1492 'fadd' 'tmp_41_9' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1493 [2/2] (8.41ns)   --->   "%add_res1_9_1 = fmul float %WEIGHT1_9_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1493 'fmul' 'add_res1_9_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1494 [2/4] (6.43ns)   --->   "%tmp_41_s = fadd float %OFM_10_load, %add_res1_s" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1494 'fadd' 'tmp_41_s' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1495 [2/2] (8.41ns)   --->   "%add_res1_10_1 = fmul float %WEIGHT1_10_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1495 'fmul' 'add_res1_10_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1496 [2/4] (6.43ns)   --->   "%tmp_41_10 = fadd float %OFM_11_load, %add_res1_10" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1496 'fadd' 'tmp_41_10' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1497 [2/2] (8.41ns)   --->   "%add_res1_11_1 = fmul float %WEIGHT1_11_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1497 'fmul' 'add_res1_11_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1498 [2/4] (6.43ns)   --->   "%tmp_41_11 = fadd float %OFM_12_load, %add_res1_11" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1498 'fadd' 'tmp_41_11' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1499 [2/2] (8.41ns)   --->   "%add_res1_12_1 = fmul float %WEIGHT1_12_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1499 'fmul' 'add_res1_12_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1500 [2/4] (6.43ns)   --->   "%tmp_41_12 = fadd float %OFM_13_load, %add_res1_12" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1500 'fadd' 'tmp_41_12' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1501 [2/2] (8.41ns)   --->   "%add_res1_13_1 = fmul float %WEIGHT1_13_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1501 'fmul' 'add_res1_13_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1502 [2/4] (6.43ns)   --->   "%tmp_41_13 = fadd float %OFM_14_load, %add_res1_13" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1502 'fadd' 'tmp_41_13' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1503 [2/2] (8.41ns)   --->   "%add_res1_14_1 = fmul float %WEIGHT1_14_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1503 'fmul' 'add_res1_14_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1504 [2/4] (6.43ns)   --->   "%tmp_41_14 = fadd float %OFM_15_load, %add_res1_14" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1504 'fadd' 'tmp_41_14' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1505 [2/2] (8.41ns)   --->   "%add_res1_15_1 = fmul float %WEIGHT1_15_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1505 'fmul' 'add_res1_15_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1506 [2/4] (6.43ns)   --->   "%tmp_41_15 = fadd float %OFM_16_load, %add_res1_15" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1506 'fadd' 'tmp_41_15' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1507 [2/2] (8.41ns)   --->   "%add_res1_16_1 = fmul float %WEIGHT1_16_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1507 'fmul' 'add_res1_16_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1508 [2/4] (6.43ns)   --->   "%tmp_41_16 = fadd float %OFM_17_load, %add_res1_16" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1508 'fadd' 'tmp_41_16' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1509 [2/2] (8.41ns)   --->   "%add_res1_17_1 = fmul float %WEIGHT1_17_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1509 'fmul' 'add_res1_17_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1510 [2/4] (6.43ns)   --->   "%tmp_41_17 = fadd float %OFM_18_load, %add_res1_17" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1510 'fadd' 'tmp_41_17' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1511 [2/2] (8.41ns)   --->   "%add_res1_18_1 = fmul float %WEIGHT1_18_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1511 'fmul' 'add_res1_18_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1512 [2/4] (6.43ns)   --->   "%tmp_41_18 = fadd float %OFM_19_load, %add_res1_18" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1512 'fadd' 'tmp_41_18' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1513 [2/2] (8.41ns)   --->   "%add_res1_19_1 = fmul float %WEIGHT1_19_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1513 'fmul' 'add_res1_19_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1514 [2/4] (6.43ns)   --->   "%tmp_41_19 = fadd float %OFM_20_load, %add_res1_19" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1514 'fadd' 'tmp_41_19' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1515 [2/2] (8.41ns)   --->   "%add_res1_20_1 = fmul float %WEIGHT1_20_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1515 'fmul' 'add_res1_20_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1516 [2/4] (6.43ns)   --->   "%tmp_41_20 = fadd float %OFM_21_load, %add_res1_20" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1516 'fadd' 'tmp_41_20' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1517 [2/2] (8.41ns)   --->   "%add_res1_21_1 = fmul float %WEIGHT1_21_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1517 'fmul' 'add_res1_21_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1518 [2/4] (6.43ns)   --->   "%tmp_41_21 = fadd float %OFM_22_load, %add_res1_21" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1518 'fadd' 'tmp_41_21' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1519 [2/2] (8.41ns)   --->   "%add_res1_22_1 = fmul float %WEIGHT1_22_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1519 'fmul' 'add_res1_22_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1520 [2/4] (6.43ns)   --->   "%tmp_41_22 = fadd float %OFM_23_load, %add_res1_22" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1520 'fadd' 'tmp_41_22' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1521 [2/2] (8.41ns)   --->   "%add_res1_23_1 = fmul float %WEIGHT1_23_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1521 'fmul' 'add_res1_23_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1522 [2/4] (6.43ns)   --->   "%tmp_41_23 = fadd float %OFM_24_load, %add_res1_23" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1522 'fadd' 'tmp_41_23' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1523 [2/2] (8.41ns)   --->   "%add_res1_24_1 = fmul float %WEIGHT1_24_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1523 'fmul' 'add_res1_24_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1524 [2/4] (6.43ns)   --->   "%tmp_41_24 = fadd float %OFM_25_load, %add_res1_24" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1524 'fadd' 'tmp_41_24' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1525 [2/2] (8.41ns)   --->   "%add_res1_25_1 = fmul float %WEIGHT1_25_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1525 'fmul' 'add_res1_25_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1526 [2/4] (6.43ns)   --->   "%tmp_41_25 = fadd float %OFM_26_load, %add_res1_25" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1526 'fadd' 'tmp_41_25' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1527 [2/2] (8.41ns)   --->   "%add_res1_26_1 = fmul float %WEIGHT1_26_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1527 'fmul' 'add_res1_26_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1528 [2/4] (6.43ns)   --->   "%tmp_41_26 = fadd float %OFM_27_load, %add_res1_26" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1528 'fadd' 'tmp_41_26' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1529 [2/2] (8.41ns)   --->   "%add_res1_27_1 = fmul float %WEIGHT1_27_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1529 'fmul' 'add_res1_27_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1530 [2/4] (6.43ns)   --->   "%tmp_41_27 = fadd float %OFM_28_load, %add_res1_27" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1530 'fadd' 'tmp_41_27' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1531 [2/2] (8.41ns)   --->   "%add_res1_28_1 = fmul float %WEIGHT1_28_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1531 'fmul' 'add_res1_28_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1532 [2/4] (6.43ns)   --->   "%tmp_41_28 = fadd float %OFM_29_load, %add_res1_28" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1532 'fadd' 'tmp_41_28' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1533 [2/2] (8.41ns)   --->   "%add_res1_29_1 = fmul float %WEIGHT1_29_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1533 'fmul' 'add_res1_29_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1534 [2/4] (6.43ns)   --->   "%tmp_41_29 = fadd float %OFM_30_load, %add_res1_29" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1534 'fadd' 'tmp_41_29' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1535 [2/2] (8.41ns)   --->   "%add_res1_30_1 = fmul float %WEIGHT1_30_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1535 'fmul' 'add_res1_30_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1536 [2/4] (6.43ns)   --->   "%tmp_41_30 = fadd float %OFM_31_load, %add_res1_30" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1536 'fadd' 'tmp_41_30' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1537 [2/2] (8.41ns)   --->   "%add_res1_31_1 = fmul float %WEIGHT1_31_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1537 'fmul' 'add_res1_31_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1538 [2/4] (6.43ns)   --->   "%tmp_41_31 = fadd float %OFM_32_load, %add_res1_31" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1538 'fadd' 'tmp_41_31' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1539 [2/2] (8.41ns)   --->   "%add_res1_32_1 = fmul float %WEIGHT1_32_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1539 'fmul' 'add_res1_32_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1540 [2/4] (6.43ns)   --->   "%tmp_41_32 = fadd float %OFM_33_load, %add_res1_32" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1540 'fadd' 'tmp_41_32' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1541 [2/2] (8.41ns)   --->   "%add_res1_33_1 = fmul float %WEIGHT1_33_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1541 'fmul' 'add_res1_33_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1542 [2/4] (6.43ns)   --->   "%tmp_41_33 = fadd float %OFM_34_load, %add_res1_33" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1542 'fadd' 'tmp_41_33' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1543 [2/2] (8.41ns)   --->   "%add_res1_34_1 = fmul float %WEIGHT1_34_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1543 'fmul' 'add_res1_34_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1544 [2/4] (6.43ns)   --->   "%tmp_41_34 = fadd float %OFM_35_load, %add_res1_34" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1544 'fadd' 'tmp_41_34' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1545 [2/2] (8.41ns)   --->   "%add_res1_35_1 = fmul float %WEIGHT1_35_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1545 'fmul' 'add_res1_35_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1546 [2/4] (6.43ns)   --->   "%tmp_41_35 = fadd float %OFM_36_load, %add_res1_35" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1546 'fadd' 'tmp_41_35' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1547 [2/2] (8.41ns)   --->   "%add_res1_36_1 = fmul float %WEIGHT1_36_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1547 'fmul' 'add_res1_36_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1548 [2/4] (6.43ns)   --->   "%tmp_41_36 = fadd float %OFM_37_load, %add_res1_36" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1548 'fadd' 'tmp_41_36' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1549 [2/2] (8.41ns)   --->   "%add_res1_37_1 = fmul float %WEIGHT1_37_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1549 'fmul' 'add_res1_37_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1550 [2/4] (6.43ns)   --->   "%tmp_41_37 = fadd float %OFM_38_load, %add_res1_37" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1550 'fadd' 'tmp_41_37' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1551 [2/2] (8.41ns)   --->   "%add_res1_38_1 = fmul float %WEIGHT1_38_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1551 'fmul' 'add_res1_38_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1552 [2/4] (6.43ns)   --->   "%tmp_41_38 = fadd float %OFM_39_load, %add_res1_38" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1552 'fadd' 'tmp_41_38' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1553 [2/2] (8.41ns)   --->   "%add_res1_39_1 = fmul float %WEIGHT1_39_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1553 'fmul' 'add_res1_39_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1554 [2/4] (6.43ns)   --->   "%tmp_41_39 = fadd float %OFM_40_load, %add_res1_39" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1554 'fadd' 'tmp_41_39' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1555 [2/2] (8.41ns)   --->   "%add_res1_40_1 = fmul float %WEIGHT1_40_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1555 'fmul' 'add_res1_40_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1556 [2/4] (6.43ns)   --->   "%tmp_41_40 = fadd float %OFM_41_load, %add_res1_40" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1556 'fadd' 'tmp_41_40' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1557 [2/2] (8.41ns)   --->   "%add_res1_41_1 = fmul float %WEIGHT1_41_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1557 'fmul' 'add_res1_41_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1558 [2/4] (6.43ns)   --->   "%tmp_41_41 = fadd float %OFM_42_load, %add_res1_41" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1558 'fadd' 'tmp_41_41' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1559 [2/2] (8.41ns)   --->   "%add_res1_42_1 = fmul float %WEIGHT1_42_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1559 'fmul' 'add_res1_42_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1560 [2/4] (6.43ns)   --->   "%tmp_41_42 = fadd float %OFM_43_load, %add_res1_42" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1560 'fadd' 'tmp_41_42' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1561 [2/2] (8.41ns)   --->   "%add_res1_43_1 = fmul float %WEIGHT1_43_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1561 'fmul' 'add_res1_43_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1562 [2/4] (6.43ns)   --->   "%tmp_41_43 = fadd float %OFM_44_load, %add_res1_43" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1562 'fadd' 'tmp_41_43' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1563 [2/2] (8.41ns)   --->   "%add_res1_44_1 = fmul float %WEIGHT1_44_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1563 'fmul' 'add_res1_44_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1564 [2/4] (6.43ns)   --->   "%tmp_41_44 = fadd float %OFM_45_load, %add_res1_44" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1564 'fadd' 'tmp_41_44' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1565 [2/2] (8.41ns)   --->   "%add_res1_45_1 = fmul float %WEIGHT1_45_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1565 'fmul' 'add_res1_45_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1566 [2/4] (6.43ns)   --->   "%tmp_41_45 = fadd float %OFM_46_load, %add_res1_45" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1566 'fadd' 'tmp_41_45' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1567 [2/2] (8.41ns)   --->   "%add_res1_46_1 = fmul float %WEIGHT1_46_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1567 'fmul' 'add_res1_46_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1568 [2/4] (6.43ns)   --->   "%tmp_41_46 = fadd float %OFM_47_load, %add_res1_46" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1568 'fadd' 'tmp_41_46' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1569 [2/2] (8.41ns)   --->   "%add_res1_47_1 = fmul float %WEIGHT1_47_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1569 'fmul' 'add_res1_47_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1570 [2/4] (6.43ns)   --->   "%tmp_41_47 = fadd float %OFM_48_load, %add_res1_47" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1570 'fadd' 'tmp_41_47' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1571 [2/2] (8.41ns)   --->   "%add_res1_48_1 = fmul float %WEIGHT1_48_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1571 'fmul' 'add_res1_48_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1572 [2/4] (6.43ns)   --->   "%tmp_41_48 = fadd float %OFM_49_load, %add_res1_48" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1572 'fadd' 'tmp_41_48' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1573 [2/2] (8.41ns)   --->   "%add_res1_49_1 = fmul float %WEIGHT1_49_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1573 'fmul' 'add_res1_49_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1574 [2/4] (6.43ns)   --->   "%tmp_41_49 = fadd float %OFM_50_load, %add_res1_49" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1574 'fadd' 'tmp_41_49' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1575 [2/2] (8.41ns)   --->   "%add_res1_50_1 = fmul float %WEIGHT1_50_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1575 'fmul' 'add_res1_50_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1576 [2/4] (6.43ns)   --->   "%tmp_41_50 = fadd float %OFM_51_load, %add_res1_50" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1576 'fadd' 'tmp_41_50' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1577 [2/2] (8.41ns)   --->   "%add_res1_51_1 = fmul float %WEIGHT1_51_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1577 'fmul' 'add_res1_51_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1578 [2/4] (6.43ns)   --->   "%tmp_41_51 = fadd float %OFM_52_load, %add_res1_51" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1578 'fadd' 'tmp_41_51' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1579 [2/2] (8.41ns)   --->   "%add_res1_52_1 = fmul float %WEIGHT1_52_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1579 'fmul' 'add_res1_52_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1580 [2/4] (6.43ns)   --->   "%tmp_41_52 = fadd float %OFM_53_load, %add_res1_52" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1580 'fadd' 'tmp_41_52' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1581 [2/2] (8.41ns)   --->   "%add_res1_53_1 = fmul float %WEIGHT1_53_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1581 'fmul' 'add_res1_53_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1582 [2/4] (6.43ns)   --->   "%tmp_41_53 = fadd float %OFM_54_load, %add_res1_53" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1582 'fadd' 'tmp_41_53' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1583 [2/2] (8.41ns)   --->   "%add_res1_54_1 = fmul float %WEIGHT1_54_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1583 'fmul' 'add_res1_54_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1584 [2/4] (6.43ns)   --->   "%tmp_41_54 = fadd float %OFM_55_load, %add_res1_54" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1584 'fadd' 'tmp_41_54' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1585 [2/2] (8.41ns)   --->   "%add_res1_55_1 = fmul float %WEIGHT1_55_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1585 'fmul' 'add_res1_55_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1586 [2/4] (6.43ns)   --->   "%tmp_41_55 = fadd float %OFM_56_load, %add_res1_55" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1586 'fadd' 'tmp_41_55' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1587 [2/2] (8.41ns)   --->   "%add_res1_56_1 = fmul float %WEIGHT1_56_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1587 'fmul' 'add_res1_56_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1588 [2/4] (6.43ns)   --->   "%tmp_41_56 = fadd float %OFM_57_load, %add_res1_56" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1588 'fadd' 'tmp_41_56' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1589 [2/2] (8.41ns)   --->   "%add_res1_57_1 = fmul float %WEIGHT1_57_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1589 'fmul' 'add_res1_57_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1590 [2/4] (6.43ns)   --->   "%tmp_41_57 = fadd float %OFM_58_load, %add_res1_57" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1590 'fadd' 'tmp_41_57' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1591 [2/2] (8.41ns)   --->   "%add_res1_58_1 = fmul float %WEIGHT1_58_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1591 'fmul' 'add_res1_58_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1592 [2/4] (6.43ns)   --->   "%tmp_41_58 = fadd float %OFM_59_load, %add_res1_58" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1592 'fadd' 'tmp_41_58' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1593 [2/2] (8.41ns)   --->   "%add_res1_59_1 = fmul float %WEIGHT1_59_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1593 'fmul' 'add_res1_59_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1594 [2/4] (6.43ns)   --->   "%tmp_41_59 = fadd float %OFM_60_load, %add_res1_59" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1594 'fadd' 'tmp_41_59' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1595 [2/2] (8.41ns)   --->   "%add_res1_60_1 = fmul float %WEIGHT1_60_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1595 'fmul' 'add_res1_60_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1596 [2/4] (6.43ns)   --->   "%tmp_41_60 = fadd float %OFM_61_load, %add_res1_60" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1596 'fadd' 'tmp_41_60' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1597 [2/2] (8.41ns)   --->   "%add_res1_61_1 = fmul float %WEIGHT1_61_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1597 'fmul' 'add_res1_61_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1598 [2/4] (6.43ns)   --->   "%tmp_41_61 = fadd float %OFM_62_load, %add_res1_61" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1598 'fadd' 'tmp_41_61' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1599 [2/2] (8.41ns)   --->   "%add_res1_62_1 = fmul float %WEIGHT1_62_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1599 'fmul' 'add_res1_62_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1600 [2/4] (6.43ns)   --->   "%tmp_41_62 = fadd float %OFM_63_load, %add_res1_62" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1600 'fadd' 'tmp_41_62' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1601 [2/2] (8.41ns)   --->   "%add_res1_63_1 = fmul float %WEIGHT1_63_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1601 'fmul' 'add_res1_63_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.41>
ST_11 : Operation 1602 [1/4] (6.43ns)   --->   "%tmp_33 = fadd float %OFM_0_load, %add_res1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1602 'fadd' 'tmp_33' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1603 [1/2] (8.41ns)   --->   "%add_res1_0_1 = fmul float %WEIGHT1_0_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1603 'fmul' 'add_res1_0_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1604 [1/4] (6.43ns)   --->   "%tmp_41_1 = fadd float %OFM_1_load, %add_res1_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1604 'fadd' 'tmp_41_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1605 [1/2] (8.41ns)   --->   "%add_res1_1_1 = fmul float %WEIGHT1_1_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1605 'fmul' 'add_res1_1_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1606 [1/4] (6.43ns)   --->   "%tmp_41_2 = fadd float %OFM_2_load, %add_res1_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1606 'fadd' 'tmp_41_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1607 [1/2] (8.41ns)   --->   "%add_res1_2_1 = fmul float %WEIGHT1_2_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1607 'fmul' 'add_res1_2_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1608 [1/4] (6.43ns)   --->   "%tmp_41_3 = fadd float %OFM_3_load, %add_res1_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1608 'fadd' 'tmp_41_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1609 [1/2] (8.41ns)   --->   "%add_res1_3_1 = fmul float %WEIGHT1_3_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1609 'fmul' 'add_res1_3_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1610 [1/4] (6.43ns)   --->   "%tmp_41_4 = fadd float %OFM_4_load, %add_res1_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1610 'fadd' 'tmp_41_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1611 [1/2] (8.41ns)   --->   "%add_res1_4_1 = fmul float %WEIGHT1_4_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1611 'fmul' 'add_res1_4_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1612 [1/4] (6.43ns)   --->   "%tmp_41_5 = fadd float %OFM_5_load, %add_res1_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1612 'fadd' 'tmp_41_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1613 [1/2] (8.41ns)   --->   "%add_res1_5_1 = fmul float %WEIGHT1_5_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1613 'fmul' 'add_res1_5_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1614 [1/4] (6.43ns)   --->   "%tmp_41_6 = fadd float %OFM_6_load, %add_res1_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1614 'fadd' 'tmp_41_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1615 [1/2] (8.41ns)   --->   "%add_res1_6_1 = fmul float %WEIGHT1_6_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1615 'fmul' 'add_res1_6_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1616 [1/4] (6.43ns)   --->   "%tmp_41_7 = fadd float %OFM_7_load, %add_res1_7" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1616 'fadd' 'tmp_41_7' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1617 [1/2] (8.41ns)   --->   "%add_res1_7_1 = fmul float %WEIGHT1_7_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1617 'fmul' 'add_res1_7_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1618 [1/4] (6.43ns)   --->   "%tmp_41_8 = fadd float %OFM_8_load, %add_res1_8" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1618 'fadd' 'tmp_41_8' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1619 [1/2] (8.41ns)   --->   "%add_res1_8_1 = fmul float %WEIGHT1_8_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1619 'fmul' 'add_res1_8_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1620 [1/4] (6.43ns)   --->   "%tmp_41_9 = fadd float %OFM_9_load, %add_res1_9" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1620 'fadd' 'tmp_41_9' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1621 [1/2] (8.41ns)   --->   "%add_res1_9_1 = fmul float %WEIGHT1_9_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1621 'fmul' 'add_res1_9_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1622 [1/4] (6.43ns)   --->   "%tmp_41_s = fadd float %OFM_10_load, %add_res1_s" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1622 'fadd' 'tmp_41_s' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1623 [1/2] (8.41ns)   --->   "%add_res1_10_1 = fmul float %WEIGHT1_10_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1623 'fmul' 'add_res1_10_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1624 [1/4] (6.43ns)   --->   "%tmp_41_10 = fadd float %OFM_11_load, %add_res1_10" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1624 'fadd' 'tmp_41_10' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1625 [1/2] (8.41ns)   --->   "%add_res1_11_1 = fmul float %WEIGHT1_11_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1625 'fmul' 'add_res1_11_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1626 [1/4] (6.43ns)   --->   "%tmp_41_11 = fadd float %OFM_12_load, %add_res1_11" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1626 'fadd' 'tmp_41_11' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1627 [1/2] (8.41ns)   --->   "%add_res1_12_1 = fmul float %WEIGHT1_12_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1627 'fmul' 'add_res1_12_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1628 [1/4] (6.43ns)   --->   "%tmp_41_12 = fadd float %OFM_13_load, %add_res1_12" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1628 'fadd' 'tmp_41_12' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1629 [1/2] (8.41ns)   --->   "%add_res1_13_1 = fmul float %WEIGHT1_13_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1629 'fmul' 'add_res1_13_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1630 [1/4] (6.43ns)   --->   "%tmp_41_13 = fadd float %OFM_14_load, %add_res1_13" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1630 'fadd' 'tmp_41_13' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1631 [1/2] (8.41ns)   --->   "%add_res1_14_1 = fmul float %WEIGHT1_14_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1631 'fmul' 'add_res1_14_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1632 [1/4] (6.43ns)   --->   "%tmp_41_14 = fadd float %OFM_15_load, %add_res1_14" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1632 'fadd' 'tmp_41_14' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1633 [1/2] (8.41ns)   --->   "%add_res1_15_1 = fmul float %WEIGHT1_15_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1633 'fmul' 'add_res1_15_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1634 [1/4] (6.43ns)   --->   "%tmp_41_15 = fadd float %OFM_16_load, %add_res1_15" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1634 'fadd' 'tmp_41_15' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1635 [1/2] (8.41ns)   --->   "%add_res1_16_1 = fmul float %WEIGHT1_16_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1635 'fmul' 'add_res1_16_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1636 [1/4] (6.43ns)   --->   "%tmp_41_16 = fadd float %OFM_17_load, %add_res1_16" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1636 'fadd' 'tmp_41_16' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1637 [1/2] (8.41ns)   --->   "%add_res1_17_1 = fmul float %WEIGHT1_17_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1637 'fmul' 'add_res1_17_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1638 [1/4] (6.43ns)   --->   "%tmp_41_17 = fadd float %OFM_18_load, %add_res1_17" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1638 'fadd' 'tmp_41_17' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1639 [1/2] (8.41ns)   --->   "%add_res1_18_1 = fmul float %WEIGHT1_18_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1639 'fmul' 'add_res1_18_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1640 [1/4] (6.43ns)   --->   "%tmp_41_18 = fadd float %OFM_19_load, %add_res1_18" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1640 'fadd' 'tmp_41_18' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1641 [1/2] (8.41ns)   --->   "%add_res1_19_1 = fmul float %WEIGHT1_19_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1641 'fmul' 'add_res1_19_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1642 [1/4] (6.43ns)   --->   "%tmp_41_19 = fadd float %OFM_20_load, %add_res1_19" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1642 'fadd' 'tmp_41_19' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1643 [1/2] (8.41ns)   --->   "%add_res1_20_1 = fmul float %WEIGHT1_20_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1643 'fmul' 'add_res1_20_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1644 [1/4] (6.43ns)   --->   "%tmp_41_20 = fadd float %OFM_21_load, %add_res1_20" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1644 'fadd' 'tmp_41_20' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1645 [1/2] (8.41ns)   --->   "%add_res1_21_1 = fmul float %WEIGHT1_21_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1645 'fmul' 'add_res1_21_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1646 [1/4] (6.43ns)   --->   "%tmp_41_21 = fadd float %OFM_22_load, %add_res1_21" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1646 'fadd' 'tmp_41_21' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1647 [1/2] (8.41ns)   --->   "%add_res1_22_1 = fmul float %WEIGHT1_22_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1647 'fmul' 'add_res1_22_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1648 [1/4] (6.43ns)   --->   "%tmp_41_22 = fadd float %OFM_23_load, %add_res1_22" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1648 'fadd' 'tmp_41_22' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1649 [1/2] (8.41ns)   --->   "%add_res1_23_1 = fmul float %WEIGHT1_23_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1649 'fmul' 'add_res1_23_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1650 [1/4] (6.43ns)   --->   "%tmp_41_23 = fadd float %OFM_24_load, %add_res1_23" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1650 'fadd' 'tmp_41_23' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1651 [1/2] (8.41ns)   --->   "%add_res1_24_1 = fmul float %WEIGHT1_24_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1651 'fmul' 'add_res1_24_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1652 [1/4] (6.43ns)   --->   "%tmp_41_24 = fadd float %OFM_25_load, %add_res1_24" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1652 'fadd' 'tmp_41_24' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1653 [1/2] (8.41ns)   --->   "%add_res1_25_1 = fmul float %WEIGHT1_25_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1653 'fmul' 'add_res1_25_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1654 [1/4] (6.43ns)   --->   "%tmp_41_25 = fadd float %OFM_26_load, %add_res1_25" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1654 'fadd' 'tmp_41_25' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1655 [1/2] (8.41ns)   --->   "%add_res1_26_1 = fmul float %WEIGHT1_26_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1655 'fmul' 'add_res1_26_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1656 [1/4] (6.43ns)   --->   "%tmp_41_26 = fadd float %OFM_27_load, %add_res1_26" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1656 'fadd' 'tmp_41_26' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1657 [1/2] (8.41ns)   --->   "%add_res1_27_1 = fmul float %WEIGHT1_27_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1657 'fmul' 'add_res1_27_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1658 [1/4] (6.43ns)   --->   "%tmp_41_27 = fadd float %OFM_28_load, %add_res1_27" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1658 'fadd' 'tmp_41_27' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1659 [1/2] (8.41ns)   --->   "%add_res1_28_1 = fmul float %WEIGHT1_28_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1659 'fmul' 'add_res1_28_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1660 [1/4] (6.43ns)   --->   "%tmp_41_28 = fadd float %OFM_29_load, %add_res1_28" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1660 'fadd' 'tmp_41_28' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1661 [1/2] (8.41ns)   --->   "%add_res1_29_1 = fmul float %WEIGHT1_29_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1661 'fmul' 'add_res1_29_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1662 [1/4] (6.43ns)   --->   "%tmp_41_29 = fadd float %OFM_30_load, %add_res1_29" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1662 'fadd' 'tmp_41_29' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1663 [1/2] (8.41ns)   --->   "%add_res1_30_1 = fmul float %WEIGHT1_30_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1663 'fmul' 'add_res1_30_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1664 [1/4] (6.43ns)   --->   "%tmp_41_30 = fadd float %OFM_31_load, %add_res1_30" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1664 'fadd' 'tmp_41_30' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1665 [1/2] (8.41ns)   --->   "%add_res1_31_1 = fmul float %WEIGHT1_31_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1665 'fmul' 'add_res1_31_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1666 [1/4] (6.43ns)   --->   "%tmp_41_31 = fadd float %OFM_32_load, %add_res1_31" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1666 'fadd' 'tmp_41_31' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1667 [1/2] (8.41ns)   --->   "%add_res1_32_1 = fmul float %WEIGHT1_32_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1667 'fmul' 'add_res1_32_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1668 [1/4] (6.43ns)   --->   "%tmp_41_32 = fadd float %OFM_33_load, %add_res1_32" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1668 'fadd' 'tmp_41_32' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1669 [1/2] (8.41ns)   --->   "%add_res1_33_1 = fmul float %WEIGHT1_33_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1669 'fmul' 'add_res1_33_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1670 [1/4] (6.43ns)   --->   "%tmp_41_33 = fadd float %OFM_34_load, %add_res1_33" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1670 'fadd' 'tmp_41_33' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1671 [1/2] (8.41ns)   --->   "%add_res1_34_1 = fmul float %WEIGHT1_34_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1671 'fmul' 'add_res1_34_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1672 [1/4] (6.43ns)   --->   "%tmp_41_34 = fadd float %OFM_35_load, %add_res1_34" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1672 'fadd' 'tmp_41_34' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1673 [1/2] (8.41ns)   --->   "%add_res1_35_1 = fmul float %WEIGHT1_35_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1673 'fmul' 'add_res1_35_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1674 [1/4] (6.43ns)   --->   "%tmp_41_35 = fadd float %OFM_36_load, %add_res1_35" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1674 'fadd' 'tmp_41_35' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1675 [1/2] (8.41ns)   --->   "%add_res1_36_1 = fmul float %WEIGHT1_36_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1675 'fmul' 'add_res1_36_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1676 [1/4] (6.43ns)   --->   "%tmp_41_36 = fadd float %OFM_37_load, %add_res1_36" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1676 'fadd' 'tmp_41_36' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1677 [1/2] (8.41ns)   --->   "%add_res1_37_1 = fmul float %WEIGHT1_37_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1677 'fmul' 'add_res1_37_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1678 [1/4] (6.43ns)   --->   "%tmp_41_37 = fadd float %OFM_38_load, %add_res1_37" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1678 'fadd' 'tmp_41_37' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1679 [1/2] (8.41ns)   --->   "%add_res1_38_1 = fmul float %WEIGHT1_38_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1679 'fmul' 'add_res1_38_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1680 [1/4] (6.43ns)   --->   "%tmp_41_38 = fadd float %OFM_39_load, %add_res1_38" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1680 'fadd' 'tmp_41_38' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1681 [1/2] (8.41ns)   --->   "%add_res1_39_1 = fmul float %WEIGHT1_39_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1681 'fmul' 'add_res1_39_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1682 [1/4] (6.43ns)   --->   "%tmp_41_39 = fadd float %OFM_40_load, %add_res1_39" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1682 'fadd' 'tmp_41_39' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1683 [1/2] (8.41ns)   --->   "%add_res1_40_1 = fmul float %WEIGHT1_40_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1683 'fmul' 'add_res1_40_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1684 [1/4] (6.43ns)   --->   "%tmp_41_40 = fadd float %OFM_41_load, %add_res1_40" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1684 'fadd' 'tmp_41_40' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1685 [1/2] (8.41ns)   --->   "%add_res1_41_1 = fmul float %WEIGHT1_41_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1685 'fmul' 'add_res1_41_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1686 [1/4] (6.43ns)   --->   "%tmp_41_41 = fadd float %OFM_42_load, %add_res1_41" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1686 'fadd' 'tmp_41_41' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1687 [1/2] (8.41ns)   --->   "%add_res1_42_1 = fmul float %WEIGHT1_42_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1687 'fmul' 'add_res1_42_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1688 [1/4] (6.43ns)   --->   "%tmp_41_42 = fadd float %OFM_43_load, %add_res1_42" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1688 'fadd' 'tmp_41_42' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1689 [1/2] (8.41ns)   --->   "%add_res1_43_1 = fmul float %WEIGHT1_43_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1689 'fmul' 'add_res1_43_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1690 [1/4] (6.43ns)   --->   "%tmp_41_43 = fadd float %OFM_44_load, %add_res1_43" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1690 'fadd' 'tmp_41_43' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1691 [1/2] (8.41ns)   --->   "%add_res1_44_1 = fmul float %WEIGHT1_44_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1691 'fmul' 'add_res1_44_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1692 [1/4] (6.43ns)   --->   "%tmp_41_44 = fadd float %OFM_45_load, %add_res1_44" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1692 'fadd' 'tmp_41_44' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1693 [1/2] (8.41ns)   --->   "%add_res1_45_1 = fmul float %WEIGHT1_45_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1693 'fmul' 'add_res1_45_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1694 [1/4] (6.43ns)   --->   "%tmp_41_45 = fadd float %OFM_46_load, %add_res1_45" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1694 'fadd' 'tmp_41_45' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1695 [1/2] (8.41ns)   --->   "%add_res1_46_1 = fmul float %WEIGHT1_46_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1695 'fmul' 'add_res1_46_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1696 [1/4] (6.43ns)   --->   "%tmp_41_46 = fadd float %OFM_47_load, %add_res1_46" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1696 'fadd' 'tmp_41_46' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1697 [1/2] (8.41ns)   --->   "%add_res1_47_1 = fmul float %WEIGHT1_47_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1697 'fmul' 'add_res1_47_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1698 [1/4] (6.43ns)   --->   "%tmp_41_47 = fadd float %OFM_48_load, %add_res1_47" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1698 'fadd' 'tmp_41_47' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1699 [1/2] (8.41ns)   --->   "%add_res1_48_1 = fmul float %WEIGHT1_48_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1699 'fmul' 'add_res1_48_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1700 [1/4] (6.43ns)   --->   "%tmp_41_48 = fadd float %OFM_49_load, %add_res1_48" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1700 'fadd' 'tmp_41_48' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1701 [1/2] (8.41ns)   --->   "%add_res1_49_1 = fmul float %WEIGHT1_49_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1701 'fmul' 'add_res1_49_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1702 [1/4] (6.43ns)   --->   "%tmp_41_49 = fadd float %OFM_50_load, %add_res1_49" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1702 'fadd' 'tmp_41_49' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1703 [1/2] (8.41ns)   --->   "%add_res1_50_1 = fmul float %WEIGHT1_50_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1703 'fmul' 'add_res1_50_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1704 [1/4] (6.43ns)   --->   "%tmp_41_50 = fadd float %OFM_51_load, %add_res1_50" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1704 'fadd' 'tmp_41_50' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1705 [1/2] (8.41ns)   --->   "%add_res1_51_1 = fmul float %WEIGHT1_51_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1705 'fmul' 'add_res1_51_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1706 [1/4] (6.43ns)   --->   "%tmp_41_51 = fadd float %OFM_52_load, %add_res1_51" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1706 'fadd' 'tmp_41_51' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1707 [1/2] (8.41ns)   --->   "%add_res1_52_1 = fmul float %WEIGHT1_52_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1707 'fmul' 'add_res1_52_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1708 [1/4] (6.43ns)   --->   "%tmp_41_52 = fadd float %OFM_53_load, %add_res1_52" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1708 'fadd' 'tmp_41_52' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1709 [1/2] (8.41ns)   --->   "%add_res1_53_1 = fmul float %WEIGHT1_53_1_load, %IFM_1_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1709 'fmul' 'add_res1_53_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1710 [1/4] (6.43ns)   --->   "%tmp_41_53 = fadd float %OFM_54_load, %add_res1_53" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1710 'fadd' 'tmp_41_53' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1711 [1/2] (8.41ns)   --->   "%add_res1_54_1 = fmul float %WEIGHT1_54_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1711 'fmul' 'add_res1_54_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1712 [1/4] (6.43ns)   --->   "%tmp_41_54 = fadd float %OFM_55_load, %add_res1_54" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1712 'fadd' 'tmp_41_54' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1713 [1/2] (8.41ns)   --->   "%add_res1_55_1 = fmul float %WEIGHT1_55_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1713 'fmul' 'add_res1_55_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1714 [1/4] (6.43ns)   --->   "%tmp_41_55 = fadd float %OFM_56_load, %add_res1_55" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1714 'fadd' 'tmp_41_55' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1715 [1/2] (8.41ns)   --->   "%add_res1_56_1 = fmul float %WEIGHT1_56_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1715 'fmul' 'add_res1_56_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1716 [1/4] (6.43ns)   --->   "%tmp_41_56 = fadd float %OFM_57_load, %add_res1_56" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1716 'fadd' 'tmp_41_56' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1717 [1/2] (8.41ns)   --->   "%add_res1_57_1 = fmul float %WEIGHT1_57_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1717 'fmul' 'add_res1_57_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1718 [1/4] (6.43ns)   --->   "%tmp_41_57 = fadd float %OFM_58_load, %add_res1_57" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1718 'fadd' 'tmp_41_57' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1719 [1/2] (8.41ns)   --->   "%add_res1_58_1 = fmul float %WEIGHT1_58_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1719 'fmul' 'add_res1_58_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1720 [1/4] (6.43ns)   --->   "%tmp_41_58 = fadd float %OFM_59_load, %add_res1_58" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1720 'fadd' 'tmp_41_58' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1721 [1/2] (8.41ns)   --->   "%add_res1_59_1 = fmul float %WEIGHT1_59_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1721 'fmul' 'add_res1_59_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1722 [1/4] (6.43ns)   --->   "%tmp_41_59 = fadd float %OFM_60_load, %add_res1_59" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1722 'fadd' 'tmp_41_59' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1723 [1/2] (8.41ns)   --->   "%add_res1_60_1 = fmul float %WEIGHT1_60_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1723 'fmul' 'add_res1_60_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1724 [1/4] (6.43ns)   --->   "%tmp_41_60 = fadd float %OFM_61_load, %add_res1_60" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1724 'fadd' 'tmp_41_60' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1725 [1/2] (8.41ns)   --->   "%add_res1_61_1 = fmul float %WEIGHT1_61_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1725 'fmul' 'add_res1_61_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1726 [1/4] (6.43ns)   --->   "%tmp_41_61 = fadd float %OFM_62_load, %add_res1_61" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1726 'fadd' 'tmp_41_61' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1727 [1/2] (8.41ns)   --->   "%add_res1_62_1 = fmul float %WEIGHT1_62_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1727 'fmul' 'add_res1_62_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1728 [1/4] (6.43ns)   --->   "%tmp_41_62 = fadd float %OFM_63_load, %add_res1_62" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1728 'fadd' 'tmp_41_62' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1729 [1/2] (8.41ns)   --->   "%add_res1_63_1 = fmul float %WEIGHT1_63_1_load, %IFM_1_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1729 'fmul' 'add_res1_63_1' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 1730 [1/1] (0.00ns)   --->   "%WEIGHT1_0_2_addr = getelementptr [121 x float]* %WEIGHT1_0_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1730 'getelementptr' 'WEIGHT1_0_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1731 [1/1] (0.00ns)   --->   "%WEIGHT1_1_2_addr = getelementptr [121 x float]* %WEIGHT1_1_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1731 'getelementptr' 'WEIGHT1_1_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1732 [1/1] (0.00ns)   --->   "%WEIGHT1_2_2_addr = getelementptr [121 x float]* %WEIGHT1_2_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1732 'getelementptr' 'WEIGHT1_2_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1733 [1/1] (0.00ns)   --->   "%WEIGHT1_3_2_addr = getelementptr [121 x float]* %WEIGHT1_3_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1733 'getelementptr' 'WEIGHT1_3_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1734 [1/1] (0.00ns)   --->   "%WEIGHT1_4_2_addr = getelementptr [121 x float]* %WEIGHT1_4_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1734 'getelementptr' 'WEIGHT1_4_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1735 [1/1] (0.00ns)   --->   "%WEIGHT1_5_2_addr = getelementptr [121 x float]* %WEIGHT1_5_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1735 'getelementptr' 'WEIGHT1_5_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1736 [1/1] (0.00ns)   --->   "%WEIGHT1_6_2_addr = getelementptr [121 x float]* %WEIGHT1_6_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1736 'getelementptr' 'WEIGHT1_6_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1737 [1/1] (0.00ns)   --->   "%WEIGHT1_7_2_addr = getelementptr [121 x float]* %WEIGHT1_7_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1737 'getelementptr' 'WEIGHT1_7_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1738 [1/1] (0.00ns)   --->   "%WEIGHT1_8_2_addr = getelementptr [121 x float]* %WEIGHT1_8_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1738 'getelementptr' 'WEIGHT1_8_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1739 [1/1] (0.00ns)   --->   "%WEIGHT1_9_2_addr = getelementptr [121 x float]* %WEIGHT1_9_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1739 'getelementptr' 'WEIGHT1_9_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1740 [1/1] (0.00ns)   --->   "%WEIGHT1_10_2_addr = getelementptr [121 x float]* %WEIGHT1_10_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1740 'getelementptr' 'WEIGHT1_10_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1741 [1/1] (0.00ns)   --->   "%WEIGHT1_11_2_addr = getelementptr [121 x float]* %WEIGHT1_11_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1741 'getelementptr' 'WEIGHT1_11_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1742 [1/1] (0.00ns)   --->   "%WEIGHT1_12_2_addr = getelementptr [121 x float]* %WEIGHT1_12_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1742 'getelementptr' 'WEIGHT1_12_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1743 [1/1] (0.00ns)   --->   "%WEIGHT1_13_2_addr = getelementptr [121 x float]* %WEIGHT1_13_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1743 'getelementptr' 'WEIGHT1_13_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1744 [1/1] (0.00ns)   --->   "%WEIGHT1_14_2_addr = getelementptr [121 x float]* %WEIGHT1_14_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1744 'getelementptr' 'WEIGHT1_14_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1745 [1/1] (0.00ns)   --->   "%WEIGHT1_15_2_addr = getelementptr [121 x float]* %WEIGHT1_15_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1745 'getelementptr' 'WEIGHT1_15_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1746 [1/1] (0.00ns)   --->   "%WEIGHT1_16_2_addr = getelementptr [121 x float]* %WEIGHT1_16_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1746 'getelementptr' 'WEIGHT1_16_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1747 [1/1] (0.00ns)   --->   "%WEIGHT1_17_2_addr = getelementptr [121 x float]* %WEIGHT1_17_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1747 'getelementptr' 'WEIGHT1_17_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1748 [1/1] (0.00ns)   --->   "%WEIGHT1_18_2_addr = getelementptr [121 x float]* %WEIGHT1_18_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1748 'getelementptr' 'WEIGHT1_18_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1749 [1/1] (0.00ns)   --->   "%WEIGHT1_19_2_addr = getelementptr [121 x float]* %WEIGHT1_19_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1749 'getelementptr' 'WEIGHT1_19_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1750 [1/1] (0.00ns)   --->   "%WEIGHT1_20_2_addr = getelementptr [121 x float]* %WEIGHT1_20_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1750 'getelementptr' 'WEIGHT1_20_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1751 [1/1] (0.00ns)   --->   "%WEIGHT1_21_2_addr = getelementptr [121 x float]* %WEIGHT1_21_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1751 'getelementptr' 'WEIGHT1_21_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1752 [1/1] (0.00ns)   --->   "%WEIGHT1_22_2_addr = getelementptr [121 x float]* %WEIGHT1_22_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1752 'getelementptr' 'WEIGHT1_22_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1753 [1/1] (0.00ns)   --->   "%WEIGHT1_23_2_addr = getelementptr [121 x float]* %WEIGHT1_23_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1753 'getelementptr' 'WEIGHT1_23_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1754 [1/1] (0.00ns)   --->   "%WEIGHT1_24_2_addr = getelementptr [121 x float]* %WEIGHT1_24_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1754 'getelementptr' 'WEIGHT1_24_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1755 [1/1] (0.00ns)   --->   "%WEIGHT1_25_2_addr = getelementptr [121 x float]* %WEIGHT1_25_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1755 'getelementptr' 'WEIGHT1_25_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1756 [1/1] (0.00ns)   --->   "%WEIGHT1_26_2_addr = getelementptr [121 x float]* %WEIGHT1_26_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1756 'getelementptr' 'WEIGHT1_26_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1757 [1/1] (0.00ns)   --->   "%WEIGHT1_27_2_addr = getelementptr [121 x float]* %WEIGHT1_27_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1757 'getelementptr' 'WEIGHT1_27_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1758 [1/1] (0.00ns)   --->   "%WEIGHT1_28_2_addr = getelementptr [121 x float]* %WEIGHT1_28_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1758 'getelementptr' 'WEIGHT1_28_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1759 [1/1] (0.00ns)   --->   "%WEIGHT1_29_2_addr = getelementptr [121 x float]* %WEIGHT1_29_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1759 'getelementptr' 'WEIGHT1_29_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1760 [1/1] (0.00ns)   --->   "%WEIGHT1_30_2_addr = getelementptr [121 x float]* %WEIGHT1_30_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1760 'getelementptr' 'WEIGHT1_30_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1761 [1/1] (0.00ns)   --->   "%WEIGHT1_31_2_addr = getelementptr [121 x float]* %WEIGHT1_31_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1761 'getelementptr' 'WEIGHT1_31_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1762 [1/1] (0.00ns)   --->   "%WEIGHT1_32_2_addr = getelementptr [121 x float]* %WEIGHT1_32_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1762 'getelementptr' 'WEIGHT1_32_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1763 [1/1] (0.00ns)   --->   "%WEIGHT1_33_2_addr = getelementptr [121 x float]* %WEIGHT1_33_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1763 'getelementptr' 'WEIGHT1_33_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1764 [1/1] (0.00ns)   --->   "%WEIGHT1_34_2_addr = getelementptr [121 x float]* %WEIGHT1_34_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1764 'getelementptr' 'WEIGHT1_34_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1765 [1/1] (0.00ns)   --->   "%WEIGHT1_35_2_addr = getelementptr [121 x float]* %WEIGHT1_35_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1765 'getelementptr' 'WEIGHT1_35_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1766 [1/1] (0.00ns)   --->   "%WEIGHT1_36_2_addr = getelementptr [121 x float]* %WEIGHT1_36_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1766 'getelementptr' 'WEIGHT1_36_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1767 [1/1] (0.00ns)   --->   "%WEIGHT1_37_2_addr = getelementptr [121 x float]* %WEIGHT1_37_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1767 'getelementptr' 'WEIGHT1_37_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1768 [1/1] (0.00ns)   --->   "%WEIGHT1_38_2_addr = getelementptr [121 x float]* %WEIGHT1_38_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1768 'getelementptr' 'WEIGHT1_38_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1769 [1/1] (0.00ns)   --->   "%WEIGHT1_39_2_addr = getelementptr [121 x float]* %WEIGHT1_39_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1769 'getelementptr' 'WEIGHT1_39_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1770 [1/1] (0.00ns)   --->   "%WEIGHT1_40_2_addr = getelementptr [121 x float]* %WEIGHT1_40_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1770 'getelementptr' 'WEIGHT1_40_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1771 [1/1] (0.00ns)   --->   "%WEIGHT1_41_2_addr = getelementptr [121 x float]* %WEIGHT1_41_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1771 'getelementptr' 'WEIGHT1_41_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1772 [1/1] (0.00ns)   --->   "%WEIGHT1_42_2_addr = getelementptr [121 x float]* %WEIGHT1_42_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1772 'getelementptr' 'WEIGHT1_42_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1773 [1/1] (0.00ns)   --->   "%WEIGHT1_43_2_addr = getelementptr [121 x float]* %WEIGHT1_43_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1773 'getelementptr' 'WEIGHT1_43_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1774 [1/1] (0.00ns)   --->   "%WEIGHT1_44_2_addr = getelementptr [121 x float]* %WEIGHT1_44_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1774 'getelementptr' 'WEIGHT1_44_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1775 [1/1] (0.00ns)   --->   "%WEIGHT1_45_2_addr = getelementptr [121 x float]* %WEIGHT1_45_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1775 'getelementptr' 'WEIGHT1_45_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1776 [1/1] (0.00ns)   --->   "%WEIGHT1_46_2_addr = getelementptr [121 x float]* %WEIGHT1_46_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1776 'getelementptr' 'WEIGHT1_46_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1777 [1/1] (0.00ns)   --->   "%WEIGHT1_47_2_addr = getelementptr [121 x float]* %WEIGHT1_47_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1777 'getelementptr' 'WEIGHT1_47_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1778 [1/1] (0.00ns)   --->   "%WEIGHT1_48_2_addr = getelementptr [121 x float]* %WEIGHT1_48_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1778 'getelementptr' 'WEIGHT1_48_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1779 [1/1] (0.00ns)   --->   "%WEIGHT1_49_2_addr = getelementptr [121 x float]* %WEIGHT1_49_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1779 'getelementptr' 'WEIGHT1_49_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1780 [1/1] (0.00ns)   --->   "%WEIGHT1_50_2_addr = getelementptr [121 x float]* %WEIGHT1_50_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1780 'getelementptr' 'WEIGHT1_50_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1781 [1/1] (0.00ns)   --->   "%WEIGHT1_51_2_addr = getelementptr [121 x float]* %WEIGHT1_51_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1781 'getelementptr' 'WEIGHT1_51_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1782 [1/1] (0.00ns)   --->   "%WEIGHT1_52_2_addr = getelementptr [121 x float]* %WEIGHT1_52_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1782 'getelementptr' 'WEIGHT1_52_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1783 [1/1] (0.00ns)   --->   "%WEIGHT1_53_2_addr = getelementptr [121 x float]* %WEIGHT1_53_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1783 'getelementptr' 'WEIGHT1_53_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1784 [1/1] (0.00ns)   --->   "%WEIGHT1_54_2_addr = getelementptr [121 x float]* %WEIGHT1_54_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1784 'getelementptr' 'WEIGHT1_54_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1785 [1/1] (0.00ns)   --->   "%WEIGHT1_55_2_addr = getelementptr [121 x float]* %WEIGHT1_55_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1785 'getelementptr' 'WEIGHT1_55_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1786 [1/1] (0.00ns)   --->   "%WEIGHT1_56_2_addr = getelementptr [121 x float]* %WEIGHT1_56_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1786 'getelementptr' 'WEIGHT1_56_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1787 [1/1] (0.00ns)   --->   "%WEIGHT1_57_2_addr = getelementptr [121 x float]* %WEIGHT1_57_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1787 'getelementptr' 'WEIGHT1_57_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1788 [1/1] (0.00ns)   --->   "%WEIGHT1_58_2_addr = getelementptr [121 x float]* %WEIGHT1_58_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1788 'getelementptr' 'WEIGHT1_58_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1789 [1/1] (0.00ns)   --->   "%WEIGHT1_59_2_addr = getelementptr [121 x float]* %WEIGHT1_59_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1789 'getelementptr' 'WEIGHT1_59_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1790 [1/1] (0.00ns)   --->   "%WEIGHT1_60_2_addr = getelementptr [121 x float]* %WEIGHT1_60_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1790 'getelementptr' 'WEIGHT1_60_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1791 [1/1] (0.00ns)   --->   "%WEIGHT1_61_2_addr = getelementptr [121 x float]* %WEIGHT1_61_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1791 'getelementptr' 'WEIGHT1_61_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1792 [1/1] (0.00ns)   --->   "%WEIGHT1_62_2_addr = getelementptr [121 x float]* %WEIGHT1_62_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1792 'getelementptr' 'WEIGHT1_62_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1793 [1/1] (0.00ns)   --->   "%WEIGHT1_63_2_addr = getelementptr [121 x float]* %WEIGHT1_63_2, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1793 'getelementptr' 'WEIGHT1_63_2_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_12 : Operation 1794 [4/4] (6.43ns)   --->   "%tmp_41_0_1 = fadd float %tmp_33, %add_res1_0_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1794 'fadd' 'tmp_41_0_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1795 [2/2] (1.23ns)   --->   "%WEIGHT1_0_2_load = load float* %WEIGHT1_0_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1795 'load' 'WEIGHT1_0_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1796 [2/2] (1.23ns)   --->   "%IFM_2_load = load float* %IFM_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1796 'load' 'IFM_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 1797 [4/4] (6.43ns)   --->   "%tmp_41_1_1 = fadd float %tmp_41_1, %add_res1_1_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1797 'fadd' 'tmp_41_1_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1798 [2/2] (1.23ns)   --->   "%WEIGHT1_1_2_load = load float* %WEIGHT1_1_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1798 'load' 'WEIGHT1_1_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1799 [4/4] (6.43ns)   --->   "%tmp_41_2_1 = fadd float %tmp_41_2, %add_res1_2_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1799 'fadd' 'tmp_41_2_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1800 [2/2] (1.23ns)   --->   "%WEIGHT1_2_2_load = load float* %WEIGHT1_2_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1800 'load' 'WEIGHT1_2_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1801 [4/4] (6.43ns)   --->   "%tmp_41_3_1 = fadd float %tmp_41_3, %add_res1_3_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1801 'fadd' 'tmp_41_3_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1802 [2/2] (1.23ns)   --->   "%WEIGHT1_3_2_load = load float* %WEIGHT1_3_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1802 'load' 'WEIGHT1_3_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1803 [4/4] (6.43ns)   --->   "%tmp_41_4_1 = fadd float %tmp_41_4, %add_res1_4_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1803 'fadd' 'tmp_41_4_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1804 [2/2] (1.23ns)   --->   "%WEIGHT1_4_2_load = load float* %WEIGHT1_4_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1804 'load' 'WEIGHT1_4_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1805 [4/4] (6.43ns)   --->   "%tmp_41_5_1 = fadd float %tmp_41_5, %add_res1_5_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1805 'fadd' 'tmp_41_5_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1806 [2/2] (1.23ns)   --->   "%WEIGHT1_5_2_load = load float* %WEIGHT1_5_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1806 'load' 'WEIGHT1_5_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1807 [4/4] (6.43ns)   --->   "%tmp_41_6_1 = fadd float %tmp_41_6, %add_res1_6_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1807 'fadd' 'tmp_41_6_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1808 [2/2] (1.23ns)   --->   "%WEIGHT1_6_2_load = load float* %WEIGHT1_6_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1808 'load' 'WEIGHT1_6_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1809 [4/4] (6.43ns)   --->   "%tmp_41_7_1 = fadd float %tmp_41_7, %add_res1_7_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1809 'fadd' 'tmp_41_7_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1810 [2/2] (1.23ns)   --->   "%WEIGHT1_7_2_load = load float* %WEIGHT1_7_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1810 'load' 'WEIGHT1_7_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1811 [4/4] (6.43ns)   --->   "%tmp_41_8_1 = fadd float %tmp_41_8, %add_res1_8_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1811 'fadd' 'tmp_41_8_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1812 [2/2] (1.23ns)   --->   "%WEIGHT1_8_2_load = load float* %WEIGHT1_8_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1812 'load' 'WEIGHT1_8_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1813 [4/4] (6.43ns)   --->   "%tmp_41_9_1 = fadd float %tmp_41_9, %add_res1_9_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1813 'fadd' 'tmp_41_9_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1814 [2/2] (1.23ns)   --->   "%WEIGHT1_9_2_load = load float* %WEIGHT1_9_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1814 'load' 'WEIGHT1_9_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1815 [4/4] (6.43ns)   --->   "%tmp_41_10_1 = fadd float %tmp_41_s, %add_res1_10_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1815 'fadd' 'tmp_41_10_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1816 [2/2] (1.23ns)   --->   "%WEIGHT1_10_2_load = load float* %WEIGHT1_10_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1816 'load' 'WEIGHT1_10_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1817 [4/4] (6.43ns)   --->   "%tmp_41_11_1 = fadd float %tmp_41_10, %add_res1_11_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1817 'fadd' 'tmp_41_11_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1818 [2/2] (1.23ns)   --->   "%WEIGHT1_11_2_load = load float* %WEIGHT1_11_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1818 'load' 'WEIGHT1_11_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1819 [4/4] (6.43ns)   --->   "%tmp_41_12_1 = fadd float %tmp_41_11, %add_res1_12_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1819 'fadd' 'tmp_41_12_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1820 [2/2] (1.23ns)   --->   "%WEIGHT1_12_2_load = load float* %WEIGHT1_12_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1820 'load' 'WEIGHT1_12_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1821 [4/4] (6.43ns)   --->   "%tmp_41_13_1 = fadd float %tmp_41_12, %add_res1_13_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1821 'fadd' 'tmp_41_13_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1822 [2/2] (1.23ns)   --->   "%WEIGHT1_13_2_load = load float* %WEIGHT1_13_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1822 'load' 'WEIGHT1_13_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1823 [4/4] (6.43ns)   --->   "%tmp_41_14_1 = fadd float %tmp_41_13, %add_res1_14_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1823 'fadd' 'tmp_41_14_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1824 [2/2] (1.23ns)   --->   "%WEIGHT1_14_2_load = load float* %WEIGHT1_14_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1824 'load' 'WEIGHT1_14_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1825 [4/4] (6.43ns)   --->   "%tmp_41_15_1 = fadd float %tmp_41_14, %add_res1_15_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1825 'fadd' 'tmp_41_15_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1826 [2/2] (1.23ns)   --->   "%WEIGHT1_15_2_load = load float* %WEIGHT1_15_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1826 'load' 'WEIGHT1_15_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1827 [4/4] (6.43ns)   --->   "%tmp_41_16_1 = fadd float %tmp_41_15, %add_res1_16_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1827 'fadd' 'tmp_41_16_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1828 [2/2] (1.23ns)   --->   "%WEIGHT1_16_2_load = load float* %WEIGHT1_16_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1828 'load' 'WEIGHT1_16_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1829 [4/4] (6.43ns)   --->   "%tmp_41_17_1 = fadd float %tmp_41_16, %add_res1_17_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1829 'fadd' 'tmp_41_17_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1830 [2/2] (1.23ns)   --->   "%WEIGHT1_17_2_load = load float* %WEIGHT1_17_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1830 'load' 'WEIGHT1_17_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1831 [4/4] (6.43ns)   --->   "%tmp_41_18_1 = fadd float %tmp_41_17, %add_res1_18_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1831 'fadd' 'tmp_41_18_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1832 [2/2] (1.23ns)   --->   "%WEIGHT1_18_2_load = load float* %WEIGHT1_18_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1832 'load' 'WEIGHT1_18_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1833 [4/4] (6.43ns)   --->   "%tmp_41_19_1 = fadd float %tmp_41_18, %add_res1_19_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1833 'fadd' 'tmp_41_19_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1834 [2/2] (1.23ns)   --->   "%WEIGHT1_19_2_load = load float* %WEIGHT1_19_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1834 'load' 'WEIGHT1_19_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1835 [4/4] (6.43ns)   --->   "%tmp_41_20_1 = fadd float %tmp_41_19, %add_res1_20_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1835 'fadd' 'tmp_41_20_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1836 [2/2] (1.23ns)   --->   "%WEIGHT1_20_2_load = load float* %WEIGHT1_20_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1836 'load' 'WEIGHT1_20_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1837 [4/4] (6.43ns)   --->   "%tmp_41_21_1 = fadd float %tmp_41_20, %add_res1_21_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1837 'fadd' 'tmp_41_21_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1838 [2/2] (1.23ns)   --->   "%WEIGHT1_21_2_load = load float* %WEIGHT1_21_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1838 'load' 'WEIGHT1_21_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1839 [4/4] (6.43ns)   --->   "%tmp_41_22_1 = fadd float %tmp_41_21, %add_res1_22_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1839 'fadd' 'tmp_41_22_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1840 [2/2] (1.23ns)   --->   "%WEIGHT1_22_2_load = load float* %WEIGHT1_22_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1840 'load' 'WEIGHT1_22_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1841 [4/4] (6.43ns)   --->   "%tmp_41_23_1 = fadd float %tmp_41_22, %add_res1_23_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1841 'fadd' 'tmp_41_23_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1842 [2/2] (1.23ns)   --->   "%WEIGHT1_23_2_load = load float* %WEIGHT1_23_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1842 'load' 'WEIGHT1_23_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1843 [4/4] (6.43ns)   --->   "%tmp_41_24_1 = fadd float %tmp_41_23, %add_res1_24_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1843 'fadd' 'tmp_41_24_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1844 [2/2] (1.23ns)   --->   "%WEIGHT1_24_2_load = load float* %WEIGHT1_24_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1844 'load' 'WEIGHT1_24_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1845 [4/4] (6.43ns)   --->   "%tmp_41_25_1 = fadd float %tmp_41_24, %add_res1_25_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1845 'fadd' 'tmp_41_25_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1846 [2/2] (1.23ns)   --->   "%WEIGHT1_25_2_load = load float* %WEIGHT1_25_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1846 'load' 'WEIGHT1_25_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1847 [4/4] (6.43ns)   --->   "%tmp_41_26_1 = fadd float %tmp_41_25, %add_res1_26_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1847 'fadd' 'tmp_41_26_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1848 [2/2] (1.23ns)   --->   "%WEIGHT1_26_2_load = load float* %WEIGHT1_26_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1848 'load' 'WEIGHT1_26_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1849 [4/4] (6.43ns)   --->   "%tmp_41_27_1 = fadd float %tmp_41_26, %add_res1_27_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1849 'fadd' 'tmp_41_27_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1850 [2/2] (1.23ns)   --->   "%WEIGHT1_27_2_load = load float* %WEIGHT1_27_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1850 'load' 'WEIGHT1_27_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1851 [4/4] (6.43ns)   --->   "%tmp_41_28_1 = fadd float %tmp_41_27, %add_res1_28_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1851 'fadd' 'tmp_41_28_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1852 [2/2] (1.23ns)   --->   "%WEIGHT1_28_2_load = load float* %WEIGHT1_28_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1852 'load' 'WEIGHT1_28_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1853 [4/4] (6.43ns)   --->   "%tmp_41_29_1 = fadd float %tmp_41_28, %add_res1_29_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1853 'fadd' 'tmp_41_29_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1854 [2/2] (1.23ns)   --->   "%WEIGHT1_29_2_load = load float* %WEIGHT1_29_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1854 'load' 'WEIGHT1_29_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1855 [4/4] (6.43ns)   --->   "%tmp_41_30_1 = fadd float %tmp_41_29, %add_res1_30_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1855 'fadd' 'tmp_41_30_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1856 [2/2] (1.23ns)   --->   "%WEIGHT1_30_2_load = load float* %WEIGHT1_30_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1856 'load' 'WEIGHT1_30_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1857 [4/4] (6.43ns)   --->   "%tmp_41_31_1 = fadd float %tmp_41_30, %add_res1_31_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1857 'fadd' 'tmp_41_31_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1858 [2/2] (1.23ns)   --->   "%WEIGHT1_31_2_load = load float* %WEIGHT1_31_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1858 'load' 'WEIGHT1_31_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1859 [4/4] (6.43ns)   --->   "%tmp_41_32_1 = fadd float %tmp_41_31, %add_res1_32_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1859 'fadd' 'tmp_41_32_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1860 [2/2] (1.23ns)   --->   "%WEIGHT1_32_2_load = load float* %WEIGHT1_32_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1860 'load' 'WEIGHT1_32_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1861 [4/4] (6.43ns)   --->   "%tmp_41_33_1 = fadd float %tmp_41_32, %add_res1_33_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1861 'fadd' 'tmp_41_33_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1862 [2/2] (1.23ns)   --->   "%WEIGHT1_33_2_load = load float* %WEIGHT1_33_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1862 'load' 'WEIGHT1_33_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1863 [4/4] (6.43ns)   --->   "%tmp_41_34_1 = fadd float %tmp_41_33, %add_res1_34_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1863 'fadd' 'tmp_41_34_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1864 [2/2] (1.23ns)   --->   "%WEIGHT1_34_2_load = load float* %WEIGHT1_34_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1864 'load' 'WEIGHT1_34_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1865 [4/4] (6.43ns)   --->   "%tmp_41_35_1 = fadd float %tmp_41_34, %add_res1_35_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1865 'fadd' 'tmp_41_35_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1866 [2/2] (1.23ns)   --->   "%WEIGHT1_35_2_load = load float* %WEIGHT1_35_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1866 'load' 'WEIGHT1_35_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1867 [4/4] (6.43ns)   --->   "%tmp_41_36_1 = fadd float %tmp_41_35, %add_res1_36_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1867 'fadd' 'tmp_41_36_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1868 [2/2] (1.23ns)   --->   "%WEIGHT1_36_2_load = load float* %WEIGHT1_36_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1868 'load' 'WEIGHT1_36_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1869 [4/4] (6.43ns)   --->   "%tmp_41_37_1 = fadd float %tmp_41_36, %add_res1_37_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1869 'fadd' 'tmp_41_37_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1870 [2/2] (1.23ns)   --->   "%WEIGHT1_37_2_load = load float* %WEIGHT1_37_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1870 'load' 'WEIGHT1_37_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1871 [4/4] (6.43ns)   --->   "%tmp_41_38_1 = fadd float %tmp_41_37, %add_res1_38_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1871 'fadd' 'tmp_41_38_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1872 [2/2] (1.23ns)   --->   "%WEIGHT1_38_2_load = load float* %WEIGHT1_38_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1872 'load' 'WEIGHT1_38_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1873 [4/4] (6.43ns)   --->   "%tmp_41_39_1 = fadd float %tmp_41_38, %add_res1_39_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1873 'fadd' 'tmp_41_39_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1874 [2/2] (1.23ns)   --->   "%WEIGHT1_39_2_load = load float* %WEIGHT1_39_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1874 'load' 'WEIGHT1_39_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1875 [4/4] (6.43ns)   --->   "%tmp_41_40_1 = fadd float %tmp_41_39, %add_res1_40_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1875 'fadd' 'tmp_41_40_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1876 [2/2] (1.23ns)   --->   "%WEIGHT1_40_2_load = load float* %WEIGHT1_40_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1876 'load' 'WEIGHT1_40_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1877 [4/4] (6.43ns)   --->   "%tmp_41_41_1 = fadd float %tmp_41_40, %add_res1_41_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1877 'fadd' 'tmp_41_41_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1878 [2/2] (1.23ns)   --->   "%WEIGHT1_41_2_load = load float* %WEIGHT1_41_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1878 'load' 'WEIGHT1_41_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1879 [4/4] (6.43ns)   --->   "%tmp_41_42_1 = fadd float %tmp_41_41, %add_res1_42_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1879 'fadd' 'tmp_41_42_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1880 [2/2] (1.23ns)   --->   "%WEIGHT1_42_2_load = load float* %WEIGHT1_42_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1880 'load' 'WEIGHT1_42_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1881 [4/4] (6.43ns)   --->   "%tmp_41_43_1 = fadd float %tmp_41_42, %add_res1_43_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1881 'fadd' 'tmp_41_43_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1882 [2/2] (1.23ns)   --->   "%WEIGHT1_43_2_load = load float* %WEIGHT1_43_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1882 'load' 'WEIGHT1_43_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1883 [4/4] (6.43ns)   --->   "%tmp_41_44_1 = fadd float %tmp_41_43, %add_res1_44_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1883 'fadd' 'tmp_41_44_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1884 [2/2] (1.23ns)   --->   "%WEIGHT1_44_2_load = load float* %WEIGHT1_44_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1884 'load' 'WEIGHT1_44_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1885 [4/4] (6.43ns)   --->   "%tmp_41_45_1 = fadd float %tmp_41_44, %add_res1_45_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1885 'fadd' 'tmp_41_45_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1886 [2/2] (1.23ns)   --->   "%WEIGHT1_45_2_load = load float* %WEIGHT1_45_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1886 'load' 'WEIGHT1_45_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1887 [4/4] (6.43ns)   --->   "%tmp_41_46_1 = fadd float %tmp_41_45, %add_res1_46_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1887 'fadd' 'tmp_41_46_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1888 [2/2] (1.23ns)   --->   "%WEIGHT1_46_2_load = load float* %WEIGHT1_46_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1888 'load' 'WEIGHT1_46_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1889 [4/4] (6.43ns)   --->   "%tmp_41_47_1 = fadd float %tmp_41_46, %add_res1_47_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1889 'fadd' 'tmp_41_47_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1890 [2/2] (1.23ns)   --->   "%WEIGHT1_47_2_load = load float* %WEIGHT1_47_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1890 'load' 'WEIGHT1_47_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1891 [4/4] (6.43ns)   --->   "%tmp_41_48_1 = fadd float %tmp_41_47, %add_res1_48_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1891 'fadd' 'tmp_41_48_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1892 [2/2] (1.23ns)   --->   "%WEIGHT1_48_2_load = load float* %WEIGHT1_48_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1892 'load' 'WEIGHT1_48_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1893 [4/4] (6.43ns)   --->   "%tmp_41_49_1 = fadd float %tmp_41_48, %add_res1_49_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1893 'fadd' 'tmp_41_49_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1894 [2/2] (1.23ns)   --->   "%WEIGHT1_49_2_load = load float* %WEIGHT1_49_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1894 'load' 'WEIGHT1_49_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1895 [4/4] (6.43ns)   --->   "%tmp_41_50_1 = fadd float %tmp_41_49, %add_res1_50_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1895 'fadd' 'tmp_41_50_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1896 [2/2] (1.23ns)   --->   "%WEIGHT1_50_2_load = load float* %WEIGHT1_50_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1896 'load' 'WEIGHT1_50_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1897 [4/4] (6.43ns)   --->   "%tmp_41_51_1 = fadd float %tmp_41_50, %add_res1_51_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1897 'fadd' 'tmp_41_51_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1898 [2/2] (1.23ns)   --->   "%WEIGHT1_51_2_load = load float* %WEIGHT1_51_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1898 'load' 'WEIGHT1_51_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1899 [4/4] (6.43ns)   --->   "%tmp_41_52_1 = fadd float %tmp_41_51, %add_res1_52_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1899 'fadd' 'tmp_41_52_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1900 [2/2] (1.23ns)   --->   "%WEIGHT1_52_2_load = load float* %WEIGHT1_52_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1900 'load' 'WEIGHT1_52_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1901 [4/4] (6.43ns)   --->   "%tmp_41_53_1 = fadd float %tmp_41_52, %add_res1_53_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1901 'fadd' 'tmp_41_53_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1902 [2/2] (1.23ns)   --->   "%WEIGHT1_53_2_load = load float* %WEIGHT1_53_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1902 'load' 'WEIGHT1_53_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1903 [4/4] (6.43ns)   --->   "%tmp_41_54_1 = fadd float %tmp_41_53, %add_res1_54_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1903 'fadd' 'tmp_41_54_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1904 [2/2] (1.23ns)   --->   "%WEIGHT1_54_2_load = load float* %WEIGHT1_54_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1904 'load' 'WEIGHT1_54_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1905 [2/2] (1.23ns)   --->   "%IFM_2_load_1 = load float* %IFM_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1905 'load' 'IFM_2_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 1906 [4/4] (6.43ns)   --->   "%tmp_41_55_1 = fadd float %tmp_41_54, %add_res1_55_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1906 'fadd' 'tmp_41_55_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1907 [2/2] (1.23ns)   --->   "%WEIGHT1_55_2_load = load float* %WEIGHT1_55_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1907 'load' 'WEIGHT1_55_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1908 [4/4] (6.43ns)   --->   "%tmp_41_56_1 = fadd float %tmp_41_55, %add_res1_56_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1908 'fadd' 'tmp_41_56_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1909 [2/2] (1.23ns)   --->   "%WEIGHT1_56_2_load = load float* %WEIGHT1_56_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1909 'load' 'WEIGHT1_56_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1910 [4/4] (6.43ns)   --->   "%tmp_41_57_1 = fadd float %tmp_41_56, %add_res1_57_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1910 'fadd' 'tmp_41_57_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1911 [2/2] (1.23ns)   --->   "%WEIGHT1_57_2_load = load float* %WEIGHT1_57_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1911 'load' 'WEIGHT1_57_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1912 [4/4] (6.43ns)   --->   "%tmp_41_58_1 = fadd float %tmp_41_57, %add_res1_58_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1912 'fadd' 'tmp_41_58_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1913 [2/2] (1.23ns)   --->   "%WEIGHT1_58_2_load = load float* %WEIGHT1_58_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1913 'load' 'WEIGHT1_58_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1914 [4/4] (6.43ns)   --->   "%tmp_41_59_1 = fadd float %tmp_41_58, %add_res1_59_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1914 'fadd' 'tmp_41_59_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1915 [2/2] (1.23ns)   --->   "%WEIGHT1_59_2_load = load float* %WEIGHT1_59_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1915 'load' 'WEIGHT1_59_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1916 [4/4] (6.43ns)   --->   "%tmp_41_60_1 = fadd float %tmp_41_59, %add_res1_60_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1916 'fadd' 'tmp_41_60_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1917 [2/2] (1.23ns)   --->   "%WEIGHT1_60_2_load = load float* %WEIGHT1_60_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1917 'load' 'WEIGHT1_60_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1918 [4/4] (6.43ns)   --->   "%tmp_41_61_1 = fadd float %tmp_41_60, %add_res1_61_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1918 'fadd' 'tmp_41_61_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1919 [2/2] (1.23ns)   --->   "%WEIGHT1_61_2_load = load float* %WEIGHT1_61_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1919 'load' 'WEIGHT1_61_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1920 [4/4] (6.43ns)   --->   "%tmp_41_62_1 = fadd float %tmp_41_61, %add_res1_62_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1920 'fadd' 'tmp_41_62_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1921 [2/2] (1.23ns)   --->   "%WEIGHT1_62_2_load = load float* %WEIGHT1_62_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1921 'load' 'WEIGHT1_62_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_12 : Operation 1922 [4/4] (6.43ns)   --->   "%tmp_41_63_1 = fadd float %tmp_41_62, %add_res1_63_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1922 'fadd' 'tmp_41_63_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1923 [2/2] (1.23ns)   --->   "%WEIGHT1_63_2_load = load float* %WEIGHT1_63_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1923 'load' 'WEIGHT1_63_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 1924 [3/4] (6.43ns)   --->   "%tmp_41_0_1 = fadd float %tmp_33, %add_res1_0_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1924 'fadd' 'tmp_41_0_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1925 [1/2] (1.23ns)   --->   "%WEIGHT1_0_2_load = load float* %WEIGHT1_0_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1925 'load' 'WEIGHT1_0_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1926 [1/2] (1.23ns)   --->   "%IFM_2_load = load float* %IFM_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1926 'load' 'IFM_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 1927 [3/4] (6.43ns)   --->   "%tmp_41_1_1 = fadd float %tmp_41_1, %add_res1_1_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1927 'fadd' 'tmp_41_1_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1928 [1/2] (1.23ns)   --->   "%WEIGHT1_1_2_load = load float* %WEIGHT1_1_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1928 'load' 'WEIGHT1_1_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1929 [3/4] (6.43ns)   --->   "%tmp_41_2_1 = fadd float %tmp_41_2, %add_res1_2_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1929 'fadd' 'tmp_41_2_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1930 [1/2] (1.23ns)   --->   "%WEIGHT1_2_2_load = load float* %WEIGHT1_2_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1930 'load' 'WEIGHT1_2_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1931 [3/4] (6.43ns)   --->   "%tmp_41_3_1 = fadd float %tmp_41_3, %add_res1_3_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1931 'fadd' 'tmp_41_3_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1932 [1/2] (1.23ns)   --->   "%WEIGHT1_3_2_load = load float* %WEIGHT1_3_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1932 'load' 'WEIGHT1_3_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1933 [3/4] (6.43ns)   --->   "%tmp_41_4_1 = fadd float %tmp_41_4, %add_res1_4_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1933 'fadd' 'tmp_41_4_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1934 [1/2] (1.23ns)   --->   "%WEIGHT1_4_2_load = load float* %WEIGHT1_4_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1934 'load' 'WEIGHT1_4_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1935 [3/4] (6.43ns)   --->   "%tmp_41_5_1 = fadd float %tmp_41_5, %add_res1_5_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1935 'fadd' 'tmp_41_5_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1936 [1/2] (1.23ns)   --->   "%WEIGHT1_5_2_load = load float* %WEIGHT1_5_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1936 'load' 'WEIGHT1_5_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1937 [3/4] (6.43ns)   --->   "%tmp_41_6_1 = fadd float %tmp_41_6, %add_res1_6_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1937 'fadd' 'tmp_41_6_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1938 [1/2] (1.23ns)   --->   "%WEIGHT1_6_2_load = load float* %WEIGHT1_6_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1938 'load' 'WEIGHT1_6_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1939 [3/4] (6.43ns)   --->   "%tmp_41_7_1 = fadd float %tmp_41_7, %add_res1_7_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1939 'fadd' 'tmp_41_7_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1940 [1/2] (1.23ns)   --->   "%WEIGHT1_7_2_load = load float* %WEIGHT1_7_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1940 'load' 'WEIGHT1_7_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1941 [3/4] (6.43ns)   --->   "%tmp_41_8_1 = fadd float %tmp_41_8, %add_res1_8_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1941 'fadd' 'tmp_41_8_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1942 [1/2] (1.23ns)   --->   "%WEIGHT1_8_2_load = load float* %WEIGHT1_8_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1942 'load' 'WEIGHT1_8_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1943 [3/4] (6.43ns)   --->   "%tmp_41_9_1 = fadd float %tmp_41_9, %add_res1_9_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1943 'fadd' 'tmp_41_9_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1944 [1/2] (1.23ns)   --->   "%WEIGHT1_9_2_load = load float* %WEIGHT1_9_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1944 'load' 'WEIGHT1_9_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1945 [3/4] (6.43ns)   --->   "%tmp_41_10_1 = fadd float %tmp_41_s, %add_res1_10_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1945 'fadd' 'tmp_41_10_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1946 [1/2] (1.23ns)   --->   "%WEIGHT1_10_2_load = load float* %WEIGHT1_10_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1946 'load' 'WEIGHT1_10_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1947 [3/4] (6.43ns)   --->   "%tmp_41_11_1 = fadd float %tmp_41_10, %add_res1_11_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1947 'fadd' 'tmp_41_11_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1948 [1/2] (1.23ns)   --->   "%WEIGHT1_11_2_load = load float* %WEIGHT1_11_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1948 'load' 'WEIGHT1_11_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1949 [3/4] (6.43ns)   --->   "%tmp_41_12_1 = fadd float %tmp_41_11, %add_res1_12_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1949 'fadd' 'tmp_41_12_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1950 [1/2] (1.23ns)   --->   "%WEIGHT1_12_2_load = load float* %WEIGHT1_12_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1950 'load' 'WEIGHT1_12_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1951 [3/4] (6.43ns)   --->   "%tmp_41_13_1 = fadd float %tmp_41_12, %add_res1_13_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1951 'fadd' 'tmp_41_13_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1952 [1/2] (1.23ns)   --->   "%WEIGHT1_13_2_load = load float* %WEIGHT1_13_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1952 'load' 'WEIGHT1_13_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1953 [3/4] (6.43ns)   --->   "%tmp_41_14_1 = fadd float %tmp_41_13, %add_res1_14_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1953 'fadd' 'tmp_41_14_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1954 [1/2] (1.23ns)   --->   "%WEIGHT1_14_2_load = load float* %WEIGHT1_14_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1954 'load' 'WEIGHT1_14_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1955 [3/4] (6.43ns)   --->   "%tmp_41_15_1 = fadd float %tmp_41_14, %add_res1_15_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1955 'fadd' 'tmp_41_15_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1956 [1/2] (1.23ns)   --->   "%WEIGHT1_15_2_load = load float* %WEIGHT1_15_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1956 'load' 'WEIGHT1_15_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1957 [3/4] (6.43ns)   --->   "%tmp_41_16_1 = fadd float %tmp_41_15, %add_res1_16_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1957 'fadd' 'tmp_41_16_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1958 [1/2] (1.23ns)   --->   "%WEIGHT1_16_2_load = load float* %WEIGHT1_16_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1958 'load' 'WEIGHT1_16_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1959 [3/4] (6.43ns)   --->   "%tmp_41_17_1 = fadd float %tmp_41_16, %add_res1_17_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1959 'fadd' 'tmp_41_17_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1960 [1/2] (1.23ns)   --->   "%WEIGHT1_17_2_load = load float* %WEIGHT1_17_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1960 'load' 'WEIGHT1_17_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1961 [3/4] (6.43ns)   --->   "%tmp_41_18_1 = fadd float %tmp_41_17, %add_res1_18_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1961 'fadd' 'tmp_41_18_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1962 [1/2] (1.23ns)   --->   "%WEIGHT1_18_2_load = load float* %WEIGHT1_18_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1962 'load' 'WEIGHT1_18_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1963 [3/4] (6.43ns)   --->   "%tmp_41_19_1 = fadd float %tmp_41_18, %add_res1_19_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1963 'fadd' 'tmp_41_19_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1964 [1/2] (1.23ns)   --->   "%WEIGHT1_19_2_load = load float* %WEIGHT1_19_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1964 'load' 'WEIGHT1_19_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1965 [3/4] (6.43ns)   --->   "%tmp_41_20_1 = fadd float %tmp_41_19, %add_res1_20_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1965 'fadd' 'tmp_41_20_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1966 [1/2] (1.23ns)   --->   "%WEIGHT1_20_2_load = load float* %WEIGHT1_20_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1966 'load' 'WEIGHT1_20_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1967 [3/4] (6.43ns)   --->   "%tmp_41_21_1 = fadd float %tmp_41_20, %add_res1_21_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1967 'fadd' 'tmp_41_21_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1968 [1/2] (1.23ns)   --->   "%WEIGHT1_21_2_load = load float* %WEIGHT1_21_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1968 'load' 'WEIGHT1_21_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1969 [3/4] (6.43ns)   --->   "%tmp_41_22_1 = fadd float %tmp_41_21, %add_res1_22_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1969 'fadd' 'tmp_41_22_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1970 [1/2] (1.23ns)   --->   "%WEIGHT1_22_2_load = load float* %WEIGHT1_22_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1970 'load' 'WEIGHT1_22_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1971 [3/4] (6.43ns)   --->   "%tmp_41_23_1 = fadd float %tmp_41_22, %add_res1_23_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1971 'fadd' 'tmp_41_23_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1972 [1/2] (1.23ns)   --->   "%WEIGHT1_23_2_load = load float* %WEIGHT1_23_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1972 'load' 'WEIGHT1_23_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1973 [3/4] (6.43ns)   --->   "%tmp_41_24_1 = fadd float %tmp_41_23, %add_res1_24_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1973 'fadd' 'tmp_41_24_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1974 [1/2] (1.23ns)   --->   "%WEIGHT1_24_2_load = load float* %WEIGHT1_24_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1974 'load' 'WEIGHT1_24_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1975 [3/4] (6.43ns)   --->   "%tmp_41_25_1 = fadd float %tmp_41_24, %add_res1_25_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1975 'fadd' 'tmp_41_25_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1976 [1/2] (1.23ns)   --->   "%WEIGHT1_25_2_load = load float* %WEIGHT1_25_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1976 'load' 'WEIGHT1_25_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1977 [3/4] (6.43ns)   --->   "%tmp_41_26_1 = fadd float %tmp_41_25, %add_res1_26_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1977 'fadd' 'tmp_41_26_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1978 [1/2] (1.23ns)   --->   "%WEIGHT1_26_2_load = load float* %WEIGHT1_26_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1978 'load' 'WEIGHT1_26_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1979 [3/4] (6.43ns)   --->   "%tmp_41_27_1 = fadd float %tmp_41_26, %add_res1_27_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1979 'fadd' 'tmp_41_27_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1980 [1/2] (1.23ns)   --->   "%WEIGHT1_27_2_load = load float* %WEIGHT1_27_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1980 'load' 'WEIGHT1_27_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1981 [3/4] (6.43ns)   --->   "%tmp_41_28_1 = fadd float %tmp_41_27, %add_res1_28_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1981 'fadd' 'tmp_41_28_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1982 [1/2] (1.23ns)   --->   "%WEIGHT1_28_2_load = load float* %WEIGHT1_28_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1982 'load' 'WEIGHT1_28_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1983 [3/4] (6.43ns)   --->   "%tmp_41_29_1 = fadd float %tmp_41_28, %add_res1_29_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1983 'fadd' 'tmp_41_29_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1984 [1/2] (1.23ns)   --->   "%WEIGHT1_29_2_load = load float* %WEIGHT1_29_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1984 'load' 'WEIGHT1_29_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1985 [3/4] (6.43ns)   --->   "%tmp_41_30_1 = fadd float %tmp_41_29, %add_res1_30_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1985 'fadd' 'tmp_41_30_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1986 [1/2] (1.23ns)   --->   "%WEIGHT1_30_2_load = load float* %WEIGHT1_30_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1986 'load' 'WEIGHT1_30_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1987 [3/4] (6.43ns)   --->   "%tmp_41_31_1 = fadd float %tmp_41_30, %add_res1_31_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1987 'fadd' 'tmp_41_31_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1988 [1/2] (1.23ns)   --->   "%WEIGHT1_31_2_load = load float* %WEIGHT1_31_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1988 'load' 'WEIGHT1_31_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1989 [3/4] (6.43ns)   --->   "%tmp_41_32_1 = fadd float %tmp_41_31, %add_res1_32_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1989 'fadd' 'tmp_41_32_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1990 [1/2] (1.23ns)   --->   "%WEIGHT1_32_2_load = load float* %WEIGHT1_32_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1990 'load' 'WEIGHT1_32_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1991 [3/4] (6.43ns)   --->   "%tmp_41_33_1 = fadd float %tmp_41_32, %add_res1_33_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1991 'fadd' 'tmp_41_33_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1992 [1/2] (1.23ns)   --->   "%WEIGHT1_33_2_load = load float* %WEIGHT1_33_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1992 'load' 'WEIGHT1_33_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1993 [3/4] (6.43ns)   --->   "%tmp_41_34_1 = fadd float %tmp_41_33, %add_res1_34_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1993 'fadd' 'tmp_41_34_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1994 [1/2] (1.23ns)   --->   "%WEIGHT1_34_2_load = load float* %WEIGHT1_34_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1994 'load' 'WEIGHT1_34_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1995 [3/4] (6.43ns)   --->   "%tmp_41_35_1 = fadd float %tmp_41_34, %add_res1_35_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1995 'fadd' 'tmp_41_35_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1996 [1/2] (1.23ns)   --->   "%WEIGHT1_35_2_load = load float* %WEIGHT1_35_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1996 'load' 'WEIGHT1_35_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1997 [3/4] (6.43ns)   --->   "%tmp_41_36_1 = fadd float %tmp_41_35, %add_res1_36_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1997 'fadd' 'tmp_41_36_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1998 [1/2] (1.23ns)   --->   "%WEIGHT1_36_2_load = load float* %WEIGHT1_36_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 1998 'load' 'WEIGHT1_36_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 1999 [3/4] (6.43ns)   --->   "%tmp_41_37_1 = fadd float %tmp_41_36, %add_res1_37_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 1999 'fadd' 'tmp_41_37_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2000 [1/2] (1.23ns)   --->   "%WEIGHT1_37_2_load = load float* %WEIGHT1_37_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2000 'load' 'WEIGHT1_37_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2001 [3/4] (6.43ns)   --->   "%tmp_41_38_1 = fadd float %tmp_41_37, %add_res1_38_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2001 'fadd' 'tmp_41_38_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2002 [1/2] (1.23ns)   --->   "%WEIGHT1_38_2_load = load float* %WEIGHT1_38_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2002 'load' 'WEIGHT1_38_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2003 [3/4] (6.43ns)   --->   "%tmp_41_39_1 = fadd float %tmp_41_38, %add_res1_39_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2003 'fadd' 'tmp_41_39_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2004 [1/2] (1.23ns)   --->   "%WEIGHT1_39_2_load = load float* %WEIGHT1_39_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2004 'load' 'WEIGHT1_39_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2005 [3/4] (6.43ns)   --->   "%tmp_41_40_1 = fadd float %tmp_41_39, %add_res1_40_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2005 'fadd' 'tmp_41_40_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2006 [1/2] (1.23ns)   --->   "%WEIGHT1_40_2_load = load float* %WEIGHT1_40_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2006 'load' 'WEIGHT1_40_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2007 [3/4] (6.43ns)   --->   "%tmp_41_41_1 = fadd float %tmp_41_40, %add_res1_41_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2007 'fadd' 'tmp_41_41_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2008 [1/2] (1.23ns)   --->   "%WEIGHT1_41_2_load = load float* %WEIGHT1_41_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2008 'load' 'WEIGHT1_41_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2009 [3/4] (6.43ns)   --->   "%tmp_41_42_1 = fadd float %tmp_41_41, %add_res1_42_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2009 'fadd' 'tmp_41_42_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2010 [1/2] (1.23ns)   --->   "%WEIGHT1_42_2_load = load float* %WEIGHT1_42_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2010 'load' 'WEIGHT1_42_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2011 [3/4] (6.43ns)   --->   "%tmp_41_43_1 = fadd float %tmp_41_42, %add_res1_43_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2011 'fadd' 'tmp_41_43_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2012 [1/2] (1.23ns)   --->   "%WEIGHT1_43_2_load = load float* %WEIGHT1_43_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2012 'load' 'WEIGHT1_43_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2013 [3/4] (6.43ns)   --->   "%tmp_41_44_1 = fadd float %tmp_41_43, %add_res1_44_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2013 'fadd' 'tmp_41_44_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2014 [1/2] (1.23ns)   --->   "%WEIGHT1_44_2_load = load float* %WEIGHT1_44_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2014 'load' 'WEIGHT1_44_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2015 [3/4] (6.43ns)   --->   "%tmp_41_45_1 = fadd float %tmp_41_44, %add_res1_45_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2015 'fadd' 'tmp_41_45_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2016 [1/2] (1.23ns)   --->   "%WEIGHT1_45_2_load = load float* %WEIGHT1_45_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2016 'load' 'WEIGHT1_45_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2017 [3/4] (6.43ns)   --->   "%tmp_41_46_1 = fadd float %tmp_41_45, %add_res1_46_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2017 'fadd' 'tmp_41_46_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2018 [1/2] (1.23ns)   --->   "%WEIGHT1_46_2_load = load float* %WEIGHT1_46_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2018 'load' 'WEIGHT1_46_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2019 [3/4] (6.43ns)   --->   "%tmp_41_47_1 = fadd float %tmp_41_46, %add_res1_47_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2019 'fadd' 'tmp_41_47_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2020 [1/2] (1.23ns)   --->   "%WEIGHT1_47_2_load = load float* %WEIGHT1_47_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2020 'load' 'WEIGHT1_47_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2021 [3/4] (6.43ns)   --->   "%tmp_41_48_1 = fadd float %tmp_41_47, %add_res1_48_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2021 'fadd' 'tmp_41_48_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2022 [1/2] (1.23ns)   --->   "%WEIGHT1_48_2_load = load float* %WEIGHT1_48_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2022 'load' 'WEIGHT1_48_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2023 [3/4] (6.43ns)   --->   "%tmp_41_49_1 = fadd float %tmp_41_48, %add_res1_49_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2023 'fadd' 'tmp_41_49_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2024 [1/2] (1.23ns)   --->   "%WEIGHT1_49_2_load = load float* %WEIGHT1_49_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2024 'load' 'WEIGHT1_49_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2025 [3/4] (6.43ns)   --->   "%tmp_41_50_1 = fadd float %tmp_41_49, %add_res1_50_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2025 'fadd' 'tmp_41_50_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2026 [1/2] (1.23ns)   --->   "%WEIGHT1_50_2_load = load float* %WEIGHT1_50_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2026 'load' 'WEIGHT1_50_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2027 [3/4] (6.43ns)   --->   "%tmp_41_51_1 = fadd float %tmp_41_50, %add_res1_51_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2027 'fadd' 'tmp_41_51_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2028 [1/2] (1.23ns)   --->   "%WEIGHT1_51_2_load = load float* %WEIGHT1_51_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2028 'load' 'WEIGHT1_51_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2029 [3/4] (6.43ns)   --->   "%tmp_41_52_1 = fadd float %tmp_41_51, %add_res1_52_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2029 'fadd' 'tmp_41_52_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2030 [1/2] (1.23ns)   --->   "%WEIGHT1_52_2_load = load float* %WEIGHT1_52_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2030 'load' 'WEIGHT1_52_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2031 [3/4] (6.43ns)   --->   "%tmp_41_53_1 = fadd float %tmp_41_52, %add_res1_53_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2031 'fadd' 'tmp_41_53_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2032 [1/2] (1.23ns)   --->   "%WEIGHT1_53_2_load = load float* %WEIGHT1_53_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2032 'load' 'WEIGHT1_53_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2033 [3/4] (6.43ns)   --->   "%tmp_41_54_1 = fadd float %tmp_41_53, %add_res1_54_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2033 'fadd' 'tmp_41_54_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2034 [1/2] (1.23ns)   --->   "%WEIGHT1_54_2_load = load float* %WEIGHT1_54_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2034 'load' 'WEIGHT1_54_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2035 [1/2] (1.23ns)   --->   "%IFM_2_load_1 = load float* %IFM_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2035 'load' 'IFM_2_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 2036 [3/4] (6.43ns)   --->   "%tmp_41_55_1 = fadd float %tmp_41_54, %add_res1_55_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2036 'fadd' 'tmp_41_55_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2037 [1/2] (1.23ns)   --->   "%WEIGHT1_55_2_load = load float* %WEIGHT1_55_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2037 'load' 'WEIGHT1_55_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2038 [3/4] (6.43ns)   --->   "%tmp_41_56_1 = fadd float %tmp_41_55, %add_res1_56_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2038 'fadd' 'tmp_41_56_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2039 [1/2] (1.23ns)   --->   "%WEIGHT1_56_2_load = load float* %WEIGHT1_56_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2039 'load' 'WEIGHT1_56_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2040 [3/4] (6.43ns)   --->   "%tmp_41_57_1 = fadd float %tmp_41_56, %add_res1_57_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2040 'fadd' 'tmp_41_57_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2041 [1/2] (1.23ns)   --->   "%WEIGHT1_57_2_load = load float* %WEIGHT1_57_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2041 'load' 'WEIGHT1_57_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2042 [3/4] (6.43ns)   --->   "%tmp_41_58_1 = fadd float %tmp_41_57, %add_res1_58_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2042 'fadd' 'tmp_41_58_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2043 [1/2] (1.23ns)   --->   "%WEIGHT1_58_2_load = load float* %WEIGHT1_58_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2043 'load' 'WEIGHT1_58_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2044 [3/4] (6.43ns)   --->   "%tmp_41_59_1 = fadd float %tmp_41_58, %add_res1_59_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2044 'fadd' 'tmp_41_59_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2045 [1/2] (1.23ns)   --->   "%WEIGHT1_59_2_load = load float* %WEIGHT1_59_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2045 'load' 'WEIGHT1_59_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2046 [3/4] (6.43ns)   --->   "%tmp_41_60_1 = fadd float %tmp_41_59, %add_res1_60_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2046 'fadd' 'tmp_41_60_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2047 [1/2] (1.23ns)   --->   "%WEIGHT1_60_2_load = load float* %WEIGHT1_60_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2047 'load' 'WEIGHT1_60_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2048 [3/4] (6.43ns)   --->   "%tmp_41_61_1 = fadd float %tmp_41_60, %add_res1_61_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2048 'fadd' 'tmp_41_61_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2049 [1/2] (1.23ns)   --->   "%WEIGHT1_61_2_load = load float* %WEIGHT1_61_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2049 'load' 'WEIGHT1_61_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2050 [3/4] (6.43ns)   --->   "%tmp_41_62_1 = fadd float %tmp_41_61, %add_res1_62_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2050 'fadd' 'tmp_41_62_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2051 [1/2] (1.23ns)   --->   "%WEIGHT1_62_2_load = load float* %WEIGHT1_62_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2051 'load' 'WEIGHT1_62_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_13 : Operation 2052 [3/4] (6.43ns)   --->   "%tmp_41_63_1 = fadd float %tmp_41_62, %add_res1_63_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2052 'fadd' 'tmp_41_63_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2053 [1/2] (1.23ns)   --->   "%WEIGHT1_63_2_load = load float* %WEIGHT1_63_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2053 'load' 'WEIGHT1_63_2_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 14 <SV = 13> <Delay = 8.41>
ST_14 : Operation 2054 [2/4] (6.43ns)   --->   "%tmp_41_0_1 = fadd float %tmp_33, %add_res1_0_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2054 'fadd' 'tmp_41_0_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2055 [2/2] (8.41ns)   --->   "%add_res1_0_2 = fmul float %WEIGHT1_0_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2055 'fmul' 'add_res1_0_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2056 [2/4] (6.43ns)   --->   "%tmp_41_1_1 = fadd float %tmp_41_1, %add_res1_1_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2056 'fadd' 'tmp_41_1_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2057 [2/2] (8.41ns)   --->   "%add_res1_1_2 = fmul float %WEIGHT1_1_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2057 'fmul' 'add_res1_1_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2058 [2/4] (6.43ns)   --->   "%tmp_41_2_1 = fadd float %tmp_41_2, %add_res1_2_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2058 'fadd' 'tmp_41_2_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2059 [2/2] (8.41ns)   --->   "%add_res1_2_2 = fmul float %WEIGHT1_2_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2059 'fmul' 'add_res1_2_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2060 [2/4] (6.43ns)   --->   "%tmp_41_3_1 = fadd float %tmp_41_3, %add_res1_3_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2060 'fadd' 'tmp_41_3_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2061 [2/2] (8.41ns)   --->   "%add_res1_3_2 = fmul float %WEIGHT1_3_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2061 'fmul' 'add_res1_3_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2062 [2/4] (6.43ns)   --->   "%tmp_41_4_1 = fadd float %tmp_41_4, %add_res1_4_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2062 'fadd' 'tmp_41_4_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2063 [2/2] (8.41ns)   --->   "%add_res1_4_2 = fmul float %WEIGHT1_4_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2063 'fmul' 'add_res1_4_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2064 [2/4] (6.43ns)   --->   "%tmp_41_5_1 = fadd float %tmp_41_5, %add_res1_5_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2064 'fadd' 'tmp_41_5_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2065 [2/2] (8.41ns)   --->   "%add_res1_5_2 = fmul float %WEIGHT1_5_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2065 'fmul' 'add_res1_5_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2066 [2/4] (6.43ns)   --->   "%tmp_41_6_1 = fadd float %tmp_41_6, %add_res1_6_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2066 'fadd' 'tmp_41_6_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2067 [2/2] (8.41ns)   --->   "%add_res1_6_2 = fmul float %WEIGHT1_6_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2067 'fmul' 'add_res1_6_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2068 [2/4] (6.43ns)   --->   "%tmp_41_7_1 = fadd float %tmp_41_7, %add_res1_7_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2068 'fadd' 'tmp_41_7_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2069 [2/2] (8.41ns)   --->   "%add_res1_7_2 = fmul float %WEIGHT1_7_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2069 'fmul' 'add_res1_7_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2070 [2/4] (6.43ns)   --->   "%tmp_41_8_1 = fadd float %tmp_41_8, %add_res1_8_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2070 'fadd' 'tmp_41_8_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2071 [2/2] (8.41ns)   --->   "%add_res1_8_2 = fmul float %WEIGHT1_8_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2071 'fmul' 'add_res1_8_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2072 [2/4] (6.43ns)   --->   "%tmp_41_9_1 = fadd float %tmp_41_9, %add_res1_9_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2072 'fadd' 'tmp_41_9_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2073 [2/2] (8.41ns)   --->   "%add_res1_9_2 = fmul float %WEIGHT1_9_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2073 'fmul' 'add_res1_9_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2074 [2/4] (6.43ns)   --->   "%tmp_41_10_1 = fadd float %tmp_41_s, %add_res1_10_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2074 'fadd' 'tmp_41_10_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2075 [2/2] (8.41ns)   --->   "%add_res1_10_2 = fmul float %WEIGHT1_10_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2075 'fmul' 'add_res1_10_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2076 [2/4] (6.43ns)   --->   "%tmp_41_11_1 = fadd float %tmp_41_10, %add_res1_11_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2076 'fadd' 'tmp_41_11_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2077 [2/2] (8.41ns)   --->   "%add_res1_11_2 = fmul float %WEIGHT1_11_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2077 'fmul' 'add_res1_11_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2078 [2/4] (6.43ns)   --->   "%tmp_41_12_1 = fadd float %tmp_41_11, %add_res1_12_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2078 'fadd' 'tmp_41_12_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2079 [2/2] (8.41ns)   --->   "%add_res1_12_2 = fmul float %WEIGHT1_12_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2079 'fmul' 'add_res1_12_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2080 [2/4] (6.43ns)   --->   "%tmp_41_13_1 = fadd float %tmp_41_12, %add_res1_13_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2080 'fadd' 'tmp_41_13_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2081 [2/2] (8.41ns)   --->   "%add_res1_13_2 = fmul float %WEIGHT1_13_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2081 'fmul' 'add_res1_13_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2082 [2/4] (6.43ns)   --->   "%tmp_41_14_1 = fadd float %tmp_41_13, %add_res1_14_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2082 'fadd' 'tmp_41_14_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2083 [2/2] (8.41ns)   --->   "%add_res1_14_2 = fmul float %WEIGHT1_14_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2083 'fmul' 'add_res1_14_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2084 [2/4] (6.43ns)   --->   "%tmp_41_15_1 = fadd float %tmp_41_14, %add_res1_15_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2084 'fadd' 'tmp_41_15_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2085 [2/2] (8.41ns)   --->   "%add_res1_15_2 = fmul float %WEIGHT1_15_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2085 'fmul' 'add_res1_15_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2086 [2/4] (6.43ns)   --->   "%tmp_41_16_1 = fadd float %tmp_41_15, %add_res1_16_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2086 'fadd' 'tmp_41_16_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2087 [2/2] (8.41ns)   --->   "%add_res1_16_2 = fmul float %WEIGHT1_16_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2087 'fmul' 'add_res1_16_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2088 [2/4] (6.43ns)   --->   "%tmp_41_17_1 = fadd float %tmp_41_16, %add_res1_17_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2088 'fadd' 'tmp_41_17_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2089 [2/2] (8.41ns)   --->   "%add_res1_17_2 = fmul float %WEIGHT1_17_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2089 'fmul' 'add_res1_17_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2090 [2/4] (6.43ns)   --->   "%tmp_41_18_1 = fadd float %tmp_41_17, %add_res1_18_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2090 'fadd' 'tmp_41_18_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2091 [2/2] (8.41ns)   --->   "%add_res1_18_2 = fmul float %WEIGHT1_18_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2091 'fmul' 'add_res1_18_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2092 [2/4] (6.43ns)   --->   "%tmp_41_19_1 = fadd float %tmp_41_18, %add_res1_19_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2092 'fadd' 'tmp_41_19_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2093 [2/2] (8.41ns)   --->   "%add_res1_19_2 = fmul float %WEIGHT1_19_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2093 'fmul' 'add_res1_19_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2094 [2/4] (6.43ns)   --->   "%tmp_41_20_1 = fadd float %tmp_41_19, %add_res1_20_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2094 'fadd' 'tmp_41_20_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2095 [2/2] (8.41ns)   --->   "%add_res1_20_2 = fmul float %WEIGHT1_20_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2095 'fmul' 'add_res1_20_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2096 [2/4] (6.43ns)   --->   "%tmp_41_21_1 = fadd float %tmp_41_20, %add_res1_21_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2096 'fadd' 'tmp_41_21_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2097 [2/2] (8.41ns)   --->   "%add_res1_21_2 = fmul float %WEIGHT1_21_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2097 'fmul' 'add_res1_21_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2098 [2/4] (6.43ns)   --->   "%tmp_41_22_1 = fadd float %tmp_41_21, %add_res1_22_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2098 'fadd' 'tmp_41_22_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2099 [2/2] (8.41ns)   --->   "%add_res1_22_2 = fmul float %WEIGHT1_22_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2099 'fmul' 'add_res1_22_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2100 [2/4] (6.43ns)   --->   "%tmp_41_23_1 = fadd float %tmp_41_22, %add_res1_23_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2100 'fadd' 'tmp_41_23_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2101 [2/2] (8.41ns)   --->   "%add_res1_23_2 = fmul float %WEIGHT1_23_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2101 'fmul' 'add_res1_23_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2102 [2/4] (6.43ns)   --->   "%tmp_41_24_1 = fadd float %tmp_41_23, %add_res1_24_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2102 'fadd' 'tmp_41_24_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2103 [2/2] (8.41ns)   --->   "%add_res1_24_2 = fmul float %WEIGHT1_24_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2103 'fmul' 'add_res1_24_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2104 [2/4] (6.43ns)   --->   "%tmp_41_25_1 = fadd float %tmp_41_24, %add_res1_25_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2104 'fadd' 'tmp_41_25_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2105 [2/2] (8.41ns)   --->   "%add_res1_25_2 = fmul float %WEIGHT1_25_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2105 'fmul' 'add_res1_25_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2106 [2/4] (6.43ns)   --->   "%tmp_41_26_1 = fadd float %tmp_41_25, %add_res1_26_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2106 'fadd' 'tmp_41_26_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2107 [2/2] (8.41ns)   --->   "%add_res1_26_2 = fmul float %WEIGHT1_26_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2107 'fmul' 'add_res1_26_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2108 [2/4] (6.43ns)   --->   "%tmp_41_27_1 = fadd float %tmp_41_26, %add_res1_27_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2108 'fadd' 'tmp_41_27_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2109 [2/2] (8.41ns)   --->   "%add_res1_27_2 = fmul float %WEIGHT1_27_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2109 'fmul' 'add_res1_27_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2110 [2/4] (6.43ns)   --->   "%tmp_41_28_1 = fadd float %tmp_41_27, %add_res1_28_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2110 'fadd' 'tmp_41_28_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2111 [2/2] (8.41ns)   --->   "%add_res1_28_2 = fmul float %WEIGHT1_28_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2111 'fmul' 'add_res1_28_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2112 [2/4] (6.43ns)   --->   "%tmp_41_29_1 = fadd float %tmp_41_28, %add_res1_29_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2112 'fadd' 'tmp_41_29_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2113 [2/2] (8.41ns)   --->   "%add_res1_29_2 = fmul float %WEIGHT1_29_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2113 'fmul' 'add_res1_29_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2114 [2/4] (6.43ns)   --->   "%tmp_41_30_1 = fadd float %tmp_41_29, %add_res1_30_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2114 'fadd' 'tmp_41_30_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2115 [2/2] (8.41ns)   --->   "%add_res1_30_2 = fmul float %WEIGHT1_30_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2115 'fmul' 'add_res1_30_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2116 [2/4] (6.43ns)   --->   "%tmp_41_31_1 = fadd float %tmp_41_30, %add_res1_31_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2116 'fadd' 'tmp_41_31_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2117 [2/2] (8.41ns)   --->   "%add_res1_31_2 = fmul float %WEIGHT1_31_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2117 'fmul' 'add_res1_31_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2118 [2/4] (6.43ns)   --->   "%tmp_41_32_1 = fadd float %tmp_41_31, %add_res1_32_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2118 'fadd' 'tmp_41_32_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2119 [2/2] (8.41ns)   --->   "%add_res1_32_2 = fmul float %WEIGHT1_32_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2119 'fmul' 'add_res1_32_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2120 [2/4] (6.43ns)   --->   "%tmp_41_33_1 = fadd float %tmp_41_32, %add_res1_33_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2120 'fadd' 'tmp_41_33_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2121 [2/2] (8.41ns)   --->   "%add_res1_33_2 = fmul float %WEIGHT1_33_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2121 'fmul' 'add_res1_33_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2122 [2/4] (6.43ns)   --->   "%tmp_41_34_1 = fadd float %tmp_41_33, %add_res1_34_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2122 'fadd' 'tmp_41_34_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2123 [2/2] (8.41ns)   --->   "%add_res1_34_2 = fmul float %WEIGHT1_34_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2123 'fmul' 'add_res1_34_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2124 [2/4] (6.43ns)   --->   "%tmp_41_35_1 = fadd float %tmp_41_34, %add_res1_35_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2124 'fadd' 'tmp_41_35_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2125 [2/2] (8.41ns)   --->   "%add_res1_35_2 = fmul float %WEIGHT1_35_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2125 'fmul' 'add_res1_35_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2126 [2/4] (6.43ns)   --->   "%tmp_41_36_1 = fadd float %tmp_41_35, %add_res1_36_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2126 'fadd' 'tmp_41_36_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2127 [2/2] (8.41ns)   --->   "%add_res1_36_2 = fmul float %WEIGHT1_36_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2127 'fmul' 'add_res1_36_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2128 [2/4] (6.43ns)   --->   "%tmp_41_37_1 = fadd float %tmp_41_36, %add_res1_37_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2128 'fadd' 'tmp_41_37_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2129 [2/2] (8.41ns)   --->   "%add_res1_37_2 = fmul float %WEIGHT1_37_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2129 'fmul' 'add_res1_37_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2130 [2/4] (6.43ns)   --->   "%tmp_41_38_1 = fadd float %tmp_41_37, %add_res1_38_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2130 'fadd' 'tmp_41_38_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2131 [2/2] (8.41ns)   --->   "%add_res1_38_2 = fmul float %WEIGHT1_38_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2131 'fmul' 'add_res1_38_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2132 [2/4] (6.43ns)   --->   "%tmp_41_39_1 = fadd float %tmp_41_38, %add_res1_39_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2132 'fadd' 'tmp_41_39_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2133 [2/2] (8.41ns)   --->   "%add_res1_39_2 = fmul float %WEIGHT1_39_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2133 'fmul' 'add_res1_39_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2134 [2/4] (6.43ns)   --->   "%tmp_41_40_1 = fadd float %tmp_41_39, %add_res1_40_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2134 'fadd' 'tmp_41_40_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2135 [2/2] (8.41ns)   --->   "%add_res1_40_2 = fmul float %WEIGHT1_40_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2135 'fmul' 'add_res1_40_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2136 [2/4] (6.43ns)   --->   "%tmp_41_41_1 = fadd float %tmp_41_40, %add_res1_41_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2136 'fadd' 'tmp_41_41_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2137 [2/2] (8.41ns)   --->   "%add_res1_41_2 = fmul float %WEIGHT1_41_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2137 'fmul' 'add_res1_41_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2138 [2/4] (6.43ns)   --->   "%tmp_41_42_1 = fadd float %tmp_41_41, %add_res1_42_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2138 'fadd' 'tmp_41_42_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2139 [2/2] (8.41ns)   --->   "%add_res1_42_2 = fmul float %WEIGHT1_42_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2139 'fmul' 'add_res1_42_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2140 [2/4] (6.43ns)   --->   "%tmp_41_43_1 = fadd float %tmp_41_42, %add_res1_43_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2140 'fadd' 'tmp_41_43_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2141 [2/2] (8.41ns)   --->   "%add_res1_43_2 = fmul float %WEIGHT1_43_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2141 'fmul' 'add_res1_43_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2142 [2/4] (6.43ns)   --->   "%tmp_41_44_1 = fadd float %tmp_41_43, %add_res1_44_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2142 'fadd' 'tmp_41_44_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2143 [2/2] (8.41ns)   --->   "%add_res1_44_2 = fmul float %WEIGHT1_44_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2143 'fmul' 'add_res1_44_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2144 [2/4] (6.43ns)   --->   "%tmp_41_45_1 = fadd float %tmp_41_44, %add_res1_45_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2144 'fadd' 'tmp_41_45_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2145 [2/2] (8.41ns)   --->   "%add_res1_45_2 = fmul float %WEIGHT1_45_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2145 'fmul' 'add_res1_45_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2146 [2/4] (6.43ns)   --->   "%tmp_41_46_1 = fadd float %tmp_41_45, %add_res1_46_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2146 'fadd' 'tmp_41_46_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2147 [2/2] (8.41ns)   --->   "%add_res1_46_2 = fmul float %WEIGHT1_46_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2147 'fmul' 'add_res1_46_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2148 [2/4] (6.43ns)   --->   "%tmp_41_47_1 = fadd float %tmp_41_46, %add_res1_47_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2148 'fadd' 'tmp_41_47_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2149 [2/2] (8.41ns)   --->   "%add_res1_47_2 = fmul float %WEIGHT1_47_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2149 'fmul' 'add_res1_47_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2150 [2/4] (6.43ns)   --->   "%tmp_41_48_1 = fadd float %tmp_41_47, %add_res1_48_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2150 'fadd' 'tmp_41_48_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2151 [2/2] (8.41ns)   --->   "%add_res1_48_2 = fmul float %WEIGHT1_48_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2151 'fmul' 'add_res1_48_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2152 [2/4] (6.43ns)   --->   "%tmp_41_49_1 = fadd float %tmp_41_48, %add_res1_49_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2152 'fadd' 'tmp_41_49_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2153 [2/2] (8.41ns)   --->   "%add_res1_49_2 = fmul float %WEIGHT1_49_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2153 'fmul' 'add_res1_49_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2154 [2/4] (6.43ns)   --->   "%tmp_41_50_1 = fadd float %tmp_41_49, %add_res1_50_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2154 'fadd' 'tmp_41_50_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2155 [2/2] (8.41ns)   --->   "%add_res1_50_2 = fmul float %WEIGHT1_50_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2155 'fmul' 'add_res1_50_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2156 [2/4] (6.43ns)   --->   "%tmp_41_51_1 = fadd float %tmp_41_50, %add_res1_51_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2156 'fadd' 'tmp_41_51_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2157 [2/2] (8.41ns)   --->   "%add_res1_51_2 = fmul float %WEIGHT1_51_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2157 'fmul' 'add_res1_51_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2158 [2/4] (6.43ns)   --->   "%tmp_41_52_1 = fadd float %tmp_41_51, %add_res1_52_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2158 'fadd' 'tmp_41_52_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2159 [2/2] (8.41ns)   --->   "%add_res1_52_2 = fmul float %WEIGHT1_52_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2159 'fmul' 'add_res1_52_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2160 [2/4] (6.43ns)   --->   "%tmp_41_53_1 = fadd float %tmp_41_52, %add_res1_53_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2160 'fadd' 'tmp_41_53_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2161 [2/2] (8.41ns)   --->   "%add_res1_53_2 = fmul float %WEIGHT1_53_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2161 'fmul' 'add_res1_53_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2162 [2/4] (6.43ns)   --->   "%tmp_41_54_1 = fadd float %tmp_41_53, %add_res1_54_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2162 'fadd' 'tmp_41_54_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2163 [2/2] (8.41ns)   --->   "%add_res1_54_2 = fmul float %WEIGHT1_54_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2163 'fmul' 'add_res1_54_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2164 [2/4] (6.43ns)   --->   "%tmp_41_55_1 = fadd float %tmp_41_54, %add_res1_55_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2164 'fadd' 'tmp_41_55_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2165 [2/2] (8.41ns)   --->   "%add_res1_55_2 = fmul float %WEIGHT1_55_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2165 'fmul' 'add_res1_55_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2166 [2/4] (6.43ns)   --->   "%tmp_41_56_1 = fadd float %tmp_41_55, %add_res1_56_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2166 'fadd' 'tmp_41_56_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2167 [2/2] (8.41ns)   --->   "%add_res1_56_2 = fmul float %WEIGHT1_56_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2167 'fmul' 'add_res1_56_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2168 [2/4] (6.43ns)   --->   "%tmp_41_57_1 = fadd float %tmp_41_56, %add_res1_57_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2168 'fadd' 'tmp_41_57_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2169 [2/2] (8.41ns)   --->   "%add_res1_57_2 = fmul float %WEIGHT1_57_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2169 'fmul' 'add_res1_57_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2170 [2/4] (6.43ns)   --->   "%tmp_41_58_1 = fadd float %tmp_41_57, %add_res1_58_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2170 'fadd' 'tmp_41_58_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2171 [2/2] (8.41ns)   --->   "%add_res1_58_2 = fmul float %WEIGHT1_58_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2171 'fmul' 'add_res1_58_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2172 [2/4] (6.43ns)   --->   "%tmp_41_59_1 = fadd float %tmp_41_58, %add_res1_59_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2172 'fadd' 'tmp_41_59_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2173 [2/2] (8.41ns)   --->   "%add_res1_59_2 = fmul float %WEIGHT1_59_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2173 'fmul' 'add_res1_59_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2174 [2/4] (6.43ns)   --->   "%tmp_41_60_1 = fadd float %tmp_41_59, %add_res1_60_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2174 'fadd' 'tmp_41_60_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2175 [2/2] (8.41ns)   --->   "%add_res1_60_2 = fmul float %WEIGHT1_60_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2175 'fmul' 'add_res1_60_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2176 [2/4] (6.43ns)   --->   "%tmp_41_61_1 = fadd float %tmp_41_60, %add_res1_61_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2176 'fadd' 'tmp_41_61_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2177 [2/2] (8.41ns)   --->   "%add_res1_61_2 = fmul float %WEIGHT1_61_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2177 'fmul' 'add_res1_61_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2178 [2/4] (6.43ns)   --->   "%tmp_41_62_1 = fadd float %tmp_41_61, %add_res1_62_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2178 'fadd' 'tmp_41_62_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2179 [2/2] (8.41ns)   --->   "%add_res1_62_2 = fmul float %WEIGHT1_62_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2179 'fmul' 'add_res1_62_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2180 [2/4] (6.43ns)   --->   "%tmp_41_63_1 = fadd float %tmp_41_62, %add_res1_63_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2180 'fadd' 'tmp_41_63_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2181 [2/2] (8.41ns)   --->   "%add_res1_63_2 = fmul float %WEIGHT1_63_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2181 'fmul' 'add_res1_63_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.41>
ST_15 : Operation 2182 [1/4] (6.43ns)   --->   "%tmp_41_0_1 = fadd float %tmp_33, %add_res1_0_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2182 'fadd' 'tmp_41_0_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2183 [1/2] (8.41ns)   --->   "%add_res1_0_2 = fmul float %WEIGHT1_0_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2183 'fmul' 'add_res1_0_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2184 [1/4] (6.43ns)   --->   "%tmp_41_1_1 = fadd float %tmp_41_1, %add_res1_1_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2184 'fadd' 'tmp_41_1_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2185 [1/2] (8.41ns)   --->   "%add_res1_1_2 = fmul float %WEIGHT1_1_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2185 'fmul' 'add_res1_1_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2186 [1/4] (6.43ns)   --->   "%tmp_41_2_1 = fadd float %tmp_41_2, %add_res1_2_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2186 'fadd' 'tmp_41_2_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2187 [1/2] (8.41ns)   --->   "%add_res1_2_2 = fmul float %WEIGHT1_2_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2187 'fmul' 'add_res1_2_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2188 [1/4] (6.43ns)   --->   "%tmp_41_3_1 = fadd float %tmp_41_3, %add_res1_3_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2188 'fadd' 'tmp_41_3_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2189 [1/2] (8.41ns)   --->   "%add_res1_3_2 = fmul float %WEIGHT1_3_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2189 'fmul' 'add_res1_3_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2190 [1/4] (6.43ns)   --->   "%tmp_41_4_1 = fadd float %tmp_41_4, %add_res1_4_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2190 'fadd' 'tmp_41_4_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2191 [1/2] (8.41ns)   --->   "%add_res1_4_2 = fmul float %WEIGHT1_4_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2191 'fmul' 'add_res1_4_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2192 [1/4] (6.43ns)   --->   "%tmp_41_5_1 = fadd float %tmp_41_5, %add_res1_5_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2192 'fadd' 'tmp_41_5_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2193 [1/2] (8.41ns)   --->   "%add_res1_5_2 = fmul float %WEIGHT1_5_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2193 'fmul' 'add_res1_5_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2194 [1/4] (6.43ns)   --->   "%tmp_41_6_1 = fadd float %tmp_41_6, %add_res1_6_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2194 'fadd' 'tmp_41_6_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2195 [1/2] (8.41ns)   --->   "%add_res1_6_2 = fmul float %WEIGHT1_6_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2195 'fmul' 'add_res1_6_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2196 [1/4] (6.43ns)   --->   "%tmp_41_7_1 = fadd float %tmp_41_7, %add_res1_7_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2196 'fadd' 'tmp_41_7_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2197 [1/2] (8.41ns)   --->   "%add_res1_7_2 = fmul float %WEIGHT1_7_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2197 'fmul' 'add_res1_7_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2198 [1/4] (6.43ns)   --->   "%tmp_41_8_1 = fadd float %tmp_41_8, %add_res1_8_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2198 'fadd' 'tmp_41_8_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2199 [1/2] (8.41ns)   --->   "%add_res1_8_2 = fmul float %WEIGHT1_8_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2199 'fmul' 'add_res1_8_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2200 [1/4] (6.43ns)   --->   "%tmp_41_9_1 = fadd float %tmp_41_9, %add_res1_9_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2200 'fadd' 'tmp_41_9_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2201 [1/2] (8.41ns)   --->   "%add_res1_9_2 = fmul float %WEIGHT1_9_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2201 'fmul' 'add_res1_9_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2202 [1/4] (6.43ns)   --->   "%tmp_41_10_1 = fadd float %tmp_41_s, %add_res1_10_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2202 'fadd' 'tmp_41_10_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2203 [1/2] (8.41ns)   --->   "%add_res1_10_2 = fmul float %WEIGHT1_10_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2203 'fmul' 'add_res1_10_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2204 [1/4] (6.43ns)   --->   "%tmp_41_11_1 = fadd float %tmp_41_10, %add_res1_11_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2204 'fadd' 'tmp_41_11_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2205 [1/2] (8.41ns)   --->   "%add_res1_11_2 = fmul float %WEIGHT1_11_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2205 'fmul' 'add_res1_11_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2206 [1/4] (6.43ns)   --->   "%tmp_41_12_1 = fadd float %tmp_41_11, %add_res1_12_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2206 'fadd' 'tmp_41_12_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2207 [1/2] (8.41ns)   --->   "%add_res1_12_2 = fmul float %WEIGHT1_12_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2207 'fmul' 'add_res1_12_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2208 [1/4] (6.43ns)   --->   "%tmp_41_13_1 = fadd float %tmp_41_12, %add_res1_13_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2208 'fadd' 'tmp_41_13_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2209 [1/2] (8.41ns)   --->   "%add_res1_13_2 = fmul float %WEIGHT1_13_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2209 'fmul' 'add_res1_13_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2210 [1/4] (6.43ns)   --->   "%tmp_41_14_1 = fadd float %tmp_41_13, %add_res1_14_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2210 'fadd' 'tmp_41_14_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2211 [1/2] (8.41ns)   --->   "%add_res1_14_2 = fmul float %WEIGHT1_14_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2211 'fmul' 'add_res1_14_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2212 [1/4] (6.43ns)   --->   "%tmp_41_15_1 = fadd float %tmp_41_14, %add_res1_15_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2212 'fadd' 'tmp_41_15_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2213 [1/2] (8.41ns)   --->   "%add_res1_15_2 = fmul float %WEIGHT1_15_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2213 'fmul' 'add_res1_15_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2214 [1/4] (6.43ns)   --->   "%tmp_41_16_1 = fadd float %tmp_41_15, %add_res1_16_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2214 'fadd' 'tmp_41_16_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2215 [1/2] (8.41ns)   --->   "%add_res1_16_2 = fmul float %WEIGHT1_16_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2215 'fmul' 'add_res1_16_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2216 [1/4] (6.43ns)   --->   "%tmp_41_17_1 = fadd float %tmp_41_16, %add_res1_17_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2216 'fadd' 'tmp_41_17_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2217 [1/2] (8.41ns)   --->   "%add_res1_17_2 = fmul float %WEIGHT1_17_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2217 'fmul' 'add_res1_17_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2218 [1/4] (6.43ns)   --->   "%tmp_41_18_1 = fadd float %tmp_41_17, %add_res1_18_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2218 'fadd' 'tmp_41_18_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2219 [1/2] (8.41ns)   --->   "%add_res1_18_2 = fmul float %WEIGHT1_18_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2219 'fmul' 'add_res1_18_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2220 [1/4] (6.43ns)   --->   "%tmp_41_19_1 = fadd float %tmp_41_18, %add_res1_19_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2220 'fadd' 'tmp_41_19_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2221 [1/2] (8.41ns)   --->   "%add_res1_19_2 = fmul float %WEIGHT1_19_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2221 'fmul' 'add_res1_19_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2222 [1/4] (6.43ns)   --->   "%tmp_41_20_1 = fadd float %tmp_41_19, %add_res1_20_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2222 'fadd' 'tmp_41_20_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2223 [1/2] (8.41ns)   --->   "%add_res1_20_2 = fmul float %WEIGHT1_20_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2223 'fmul' 'add_res1_20_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2224 [1/4] (6.43ns)   --->   "%tmp_41_21_1 = fadd float %tmp_41_20, %add_res1_21_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2224 'fadd' 'tmp_41_21_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2225 [1/2] (8.41ns)   --->   "%add_res1_21_2 = fmul float %WEIGHT1_21_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2225 'fmul' 'add_res1_21_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2226 [1/4] (6.43ns)   --->   "%tmp_41_22_1 = fadd float %tmp_41_21, %add_res1_22_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2226 'fadd' 'tmp_41_22_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2227 [1/2] (8.41ns)   --->   "%add_res1_22_2 = fmul float %WEIGHT1_22_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2227 'fmul' 'add_res1_22_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2228 [1/4] (6.43ns)   --->   "%tmp_41_23_1 = fadd float %tmp_41_22, %add_res1_23_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2228 'fadd' 'tmp_41_23_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2229 [1/2] (8.41ns)   --->   "%add_res1_23_2 = fmul float %WEIGHT1_23_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2229 'fmul' 'add_res1_23_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2230 [1/4] (6.43ns)   --->   "%tmp_41_24_1 = fadd float %tmp_41_23, %add_res1_24_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2230 'fadd' 'tmp_41_24_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2231 [1/2] (8.41ns)   --->   "%add_res1_24_2 = fmul float %WEIGHT1_24_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2231 'fmul' 'add_res1_24_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2232 [1/4] (6.43ns)   --->   "%tmp_41_25_1 = fadd float %tmp_41_24, %add_res1_25_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2232 'fadd' 'tmp_41_25_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2233 [1/2] (8.41ns)   --->   "%add_res1_25_2 = fmul float %WEIGHT1_25_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2233 'fmul' 'add_res1_25_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2234 [1/4] (6.43ns)   --->   "%tmp_41_26_1 = fadd float %tmp_41_25, %add_res1_26_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2234 'fadd' 'tmp_41_26_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2235 [1/2] (8.41ns)   --->   "%add_res1_26_2 = fmul float %WEIGHT1_26_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2235 'fmul' 'add_res1_26_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2236 [1/4] (6.43ns)   --->   "%tmp_41_27_1 = fadd float %tmp_41_26, %add_res1_27_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2236 'fadd' 'tmp_41_27_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2237 [1/2] (8.41ns)   --->   "%add_res1_27_2 = fmul float %WEIGHT1_27_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2237 'fmul' 'add_res1_27_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2238 [1/4] (6.43ns)   --->   "%tmp_41_28_1 = fadd float %tmp_41_27, %add_res1_28_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2238 'fadd' 'tmp_41_28_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2239 [1/2] (8.41ns)   --->   "%add_res1_28_2 = fmul float %WEIGHT1_28_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2239 'fmul' 'add_res1_28_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2240 [1/4] (6.43ns)   --->   "%tmp_41_29_1 = fadd float %tmp_41_28, %add_res1_29_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2240 'fadd' 'tmp_41_29_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2241 [1/2] (8.41ns)   --->   "%add_res1_29_2 = fmul float %WEIGHT1_29_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2241 'fmul' 'add_res1_29_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2242 [1/4] (6.43ns)   --->   "%tmp_41_30_1 = fadd float %tmp_41_29, %add_res1_30_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2242 'fadd' 'tmp_41_30_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2243 [1/2] (8.41ns)   --->   "%add_res1_30_2 = fmul float %WEIGHT1_30_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2243 'fmul' 'add_res1_30_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2244 [1/4] (6.43ns)   --->   "%tmp_41_31_1 = fadd float %tmp_41_30, %add_res1_31_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2244 'fadd' 'tmp_41_31_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2245 [1/2] (8.41ns)   --->   "%add_res1_31_2 = fmul float %WEIGHT1_31_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2245 'fmul' 'add_res1_31_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2246 [1/4] (6.43ns)   --->   "%tmp_41_32_1 = fadd float %tmp_41_31, %add_res1_32_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2246 'fadd' 'tmp_41_32_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2247 [1/2] (8.41ns)   --->   "%add_res1_32_2 = fmul float %WEIGHT1_32_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2247 'fmul' 'add_res1_32_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2248 [1/4] (6.43ns)   --->   "%tmp_41_33_1 = fadd float %tmp_41_32, %add_res1_33_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2248 'fadd' 'tmp_41_33_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2249 [1/2] (8.41ns)   --->   "%add_res1_33_2 = fmul float %WEIGHT1_33_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2249 'fmul' 'add_res1_33_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2250 [1/4] (6.43ns)   --->   "%tmp_41_34_1 = fadd float %tmp_41_33, %add_res1_34_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2250 'fadd' 'tmp_41_34_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2251 [1/2] (8.41ns)   --->   "%add_res1_34_2 = fmul float %WEIGHT1_34_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2251 'fmul' 'add_res1_34_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2252 [1/4] (6.43ns)   --->   "%tmp_41_35_1 = fadd float %tmp_41_34, %add_res1_35_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2252 'fadd' 'tmp_41_35_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2253 [1/2] (8.41ns)   --->   "%add_res1_35_2 = fmul float %WEIGHT1_35_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2253 'fmul' 'add_res1_35_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2254 [1/4] (6.43ns)   --->   "%tmp_41_36_1 = fadd float %tmp_41_35, %add_res1_36_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2254 'fadd' 'tmp_41_36_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2255 [1/2] (8.41ns)   --->   "%add_res1_36_2 = fmul float %WEIGHT1_36_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2255 'fmul' 'add_res1_36_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2256 [1/4] (6.43ns)   --->   "%tmp_41_37_1 = fadd float %tmp_41_36, %add_res1_37_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2256 'fadd' 'tmp_41_37_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2257 [1/2] (8.41ns)   --->   "%add_res1_37_2 = fmul float %WEIGHT1_37_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2257 'fmul' 'add_res1_37_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2258 [1/4] (6.43ns)   --->   "%tmp_41_38_1 = fadd float %tmp_41_37, %add_res1_38_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2258 'fadd' 'tmp_41_38_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2259 [1/2] (8.41ns)   --->   "%add_res1_38_2 = fmul float %WEIGHT1_38_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2259 'fmul' 'add_res1_38_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2260 [1/4] (6.43ns)   --->   "%tmp_41_39_1 = fadd float %tmp_41_38, %add_res1_39_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2260 'fadd' 'tmp_41_39_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2261 [1/2] (8.41ns)   --->   "%add_res1_39_2 = fmul float %WEIGHT1_39_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2261 'fmul' 'add_res1_39_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2262 [1/4] (6.43ns)   --->   "%tmp_41_40_1 = fadd float %tmp_41_39, %add_res1_40_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2262 'fadd' 'tmp_41_40_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2263 [1/2] (8.41ns)   --->   "%add_res1_40_2 = fmul float %WEIGHT1_40_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2263 'fmul' 'add_res1_40_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2264 [1/4] (6.43ns)   --->   "%tmp_41_41_1 = fadd float %tmp_41_40, %add_res1_41_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2264 'fadd' 'tmp_41_41_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2265 [1/2] (8.41ns)   --->   "%add_res1_41_2 = fmul float %WEIGHT1_41_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2265 'fmul' 'add_res1_41_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2266 [1/4] (6.43ns)   --->   "%tmp_41_42_1 = fadd float %tmp_41_41, %add_res1_42_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2266 'fadd' 'tmp_41_42_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2267 [1/2] (8.41ns)   --->   "%add_res1_42_2 = fmul float %WEIGHT1_42_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2267 'fmul' 'add_res1_42_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2268 [1/4] (6.43ns)   --->   "%tmp_41_43_1 = fadd float %tmp_41_42, %add_res1_43_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2268 'fadd' 'tmp_41_43_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2269 [1/2] (8.41ns)   --->   "%add_res1_43_2 = fmul float %WEIGHT1_43_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2269 'fmul' 'add_res1_43_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2270 [1/4] (6.43ns)   --->   "%tmp_41_44_1 = fadd float %tmp_41_43, %add_res1_44_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2270 'fadd' 'tmp_41_44_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2271 [1/2] (8.41ns)   --->   "%add_res1_44_2 = fmul float %WEIGHT1_44_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2271 'fmul' 'add_res1_44_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2272 [1/4] (6.43ns)   --->   "%tmp_41_45_1 = fadd float %tmp_41_44, %add_res1_45_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2272 'fadd' 'tmp_41_45_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2273 [1/2] (8.41ns)   --->   "%add_res1_45_2 = fmul float %WEIGHT1_45_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2273 'fmul' 'add_res1_45_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2274 [1/4] (6.43ns)   --->   "%tmp_41_46_1 = fadd float %tmp_41_45, %add_res1_46_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2274 'fadd' 'tmp_41_46_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2275 [1/2] (8.41ns)   --->   "%add_res1_46_2 = fmul float %WEIGHT1_46_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2275 'fmul' 'add_res1_46_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2276 [1/4] (6.43ns)   --->   "%tmp_41_47_1 = fadd float %tmp_41_46, %add_res1_47_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2276 'fadd' 'tmp_41_47_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2277 [1/2] (8.41ns)   --->   "%add_res1_47_2 = fmul float %WEIGHT1_47_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2277 'fmul' 'add_res1_47_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2278 [1/4] (6.43ns)   --->   "%tmp_41_48_1 = fadd float %tmp_41_47, %add_res1_48_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2278 'fadd' 'tmp_41_48_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2279 [1/2] (8.41ns)   --->   "%add_res1_48_2 = fmul float %WEIGHT1_48_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2279 'fmul' 'add_res1_48_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2280 [1/4] (6.43ns)   --->   "%tmp_41_49_1 = fadd float %tmp_41_48, %add_res1_49_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2280 'fadd' 'tmp_41_49_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2281 [1/2] (8.41ns)   --->   "%add_res1_49_2 = fmul float %WEIGHT1_49_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2281 'fmul' 'add_res1_49_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2282 [1/4] (6.43ns)   --->   "%tmp_41_50_1 = fadd float %tmp_41_49, %add_res1_50_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2282 'fadd' 'tmp_41_50_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2283 [1/2] (8.41ns)   --->   "%add_res1_50_2 = fmul float %WEIGHT1_50_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2283 'fmul' 'add_res1_50_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2284 [1/4] (6.43ns)   --->   "%tmp_41_51_1 = fadd float %tmp_41_50, %add_res1_51_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2284 'fadd' 'tmp_41_51_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2285 [1/2] (8.41ns)   --->   "%add_res1_51_2 = fmul float %WEIGHT1_51_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2285 'fmul' 'add_res1_51_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2286 [1/4] (6.43ns)   --->   "%tmp_41_52_1 = fadd float %tmp_41_51, %add_res1_52_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2286 'fadd' 'tmp_41_52_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2287 [1/2] (8.41ns)   --->   "%add_res1_52_2 = fmul float %WEIGHT1_52_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2287 'fmul' 'add_res1_52_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2288 [1/4] (6.43ns)   --->   "%tmp_41_53_1 = fadd float %tmp_41_52, %add_res1_53_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2288 'fadd' 'tmp_41_53_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2289 [1/2] (8.41ns)   --->   "%add_res1_53_2 = fmul float %WEIGHT1_53_2_load, %IFM_2_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2289 'fmul' 'add_res1_53_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2290 [1/4] (6.43ns)   --->   "%tmp_41_54_1 = fadd float %tmp_41_53, %add_res1_54_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2290 'fadd' 'tmp_41_54_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2291 [1/2] (8.41ns)   --->   "%add_res1_54_2 = fmul float %WEIGHT1_54_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2291 'fmul' 'add_res1_54_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2292 [1/4] (6.43ns)   --->   "%tmp_41_55_1 = fadd float %tmp_41_54, %add_res1_55_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2292 'fadd' 'tmp_41_55_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2293 [1/2] (8.41ns)   --->   "%add_res1_55_2 = fmul float %WEIGHT1_55_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2293 'fmul' 'add_res1_55_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2294 [1/4] (6.43ns)   --->   "%tmp_41_56_1 = fadd float %tmp_41_55, %add_res1_56_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2294 'fadd' 'tmp_41_56_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2295 [1/2] (8.41ns)   --->   "%add_res1_56_2 = fmul float %WEIGHT1_56_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2295 'fmul' 'add_res1_56_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2296 [1/4] (6.43ns)   --->   "%tmp_41_57_1 = fadd float %tmp_41_56, %add_res1_57_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2296 'fadd' 'tmp_41_57_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2297 [1/2] (8.41ns)   --->   "%add_res1_57_2 = fmul float %WEIGHT1_57_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2297 'fmul' 'add_res1_57_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2298 [1/4] (6.43ns)   --->   "%tmp_41_58_1 = fadd float %tmp_41_57, %add_res1_58_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2298 'fadd' 'tmp_41_58_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2299 [1/2] (8.41ns)   --->   "%add_res1_58_2 = fmul float %WEIGHT1_58_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2299 'fmul' 'add_res1_58_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2300 [1/4] (6.43ns)   --->   "%tmp_41_59_1 = fadd float %tmp_41_58, %add_res1_59_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2300 'fadd' 'tmp_41_59_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2301 [1/2] (8.41ns)   --->   "%add_res1_59_2 = fmul float %WEIGHT1_59_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2301 'fmul' 'add_res1_59_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2302 [1/4] (6.43ns)   --->   "%tmp_41_60_1 = fadd float %tmp_41_59, %add_res1_60_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2302 'fadd' 'tmp_41_60_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2303 [1/2] (8.41ns)   --->   "%add_res1_60_2 = fmul float %WEIGHT1_60_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2303 'fmul' 'add_res1_60_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2304 [1/4] (6.43ns)   --->   "%tmp_41_61_1 = fadd float %tmp_41_60, %add_res1_61_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2304 'fadd' 'tmp_41_61_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2305 [1/2] (8.41ns)   --->   "%add_res1_61_2 = fmul float %WEIGHT1_61_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2305 'fmul' 'add_res1_61_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2306 [1/4] (6.43ns)   --->   "%tmp_41_62_1 = fadd float %tmp_41_61, %add_res1_62_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2306 'fadd' 'tmp_41_62_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2307 [1/2] (8.41ns)   --->   "%add_res1_62_2 = fmul float %WEIGHT1_62_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2307 'fmul' 'add_res1_62_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2308 [1/4] (6.43ns)   --->   "%tmp_41_63_1 = fadd float %tmp_41_62, %add_res1_63_1" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2308 'fadd' 'tmp_41_63_1' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2309 [1/2] (8.41ns)   --->   "%add_res1_63_2 = fmul float %WEIGHT1_63_2_load, %IFM_2_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2309 'fmul' 'add_res1_63_2' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 2310 [1/1] (0.00ns)   --->   "%WEIGHT1_0_3_addr = getelementptr [121 x float]* %WEIGHT1_0_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2310 'getelementptr' 'WEIGHT1_0_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2311 [1/1] (0.00ns)   --->   "%WEIGHT1_1_3_addr = getelementptr [121 x float]* %WEIGHT1_1_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2311 'getelementptr' 'WEIGHT1_1_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2312 [1/1] (0.00ns)   --->   "%WEIGHT1_2_3_addr = getelementptr [121 x float]* %WEIGHT1_2_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2312 'getelementptr' 'WEIGHT1_2_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2313 [1/1] (0.00ns)   --->   "%WEIGHT1_3_3_addr = getelementptr [121 x float]* %WEIGHT1_3_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2313 'getelementptr' 'WEIGHT1_3_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2314 [1/1] (0.00ns)   --->   "%WEIGHT1_4_3_addr = getelementptr [121 x float]* %WEIGHT1_4_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2314 'getelementptr' 'WEIGHT1_4_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2315 [1/1] (0.00ns)   --->   "%WEIGHT1_5_3_addr = getelementptr [121 x float]* %WEIGHT1_5_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2315 'getelementptr' 'WEIGHT1_5_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2316 [1/1] (0.00ns)   --->   "%WEIGHT1_6_3_addr = getelementptr [121 x float]* %WEIGHT1_6_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2316 'getelementptr' 'WEIGHT1_6_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2317 [1/1] (0.00ns)   --->   "%WEIGHT1_7_3_addr = getelementptr [121 x float]* %WEIGHT1_7_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2317 'getelementptr' 'WEIGHT1_7_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2318 [1/1] (0.00ns)   --->   "%WEIGHT1_8_3_addr = getelementptr [121 x float]* %WEIGHT1_8_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2318 'getelementptr' 'WEIGHT1_8_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2319 [1/1] (0.00ns)   --->   "%WEIGHT1_9_3_addr = getelementptr [121 x float]* %WEIGHT1_9_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2319 'getelementptr' 'WEIGHT1_9_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2320 [1/1] (0.00ns)   --->   "%WEIGHT1_10_3_addr = getelementptr [121 x float]* %WEIGHT1_10_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2320 'getelementptr' 'WEIGHT1_10_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2321 [1/1] (0.00ns)   --->   "%WEIGHT1_11_3_addr = getelementptr [121 x float]* %WEIGHT1_11_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2321 'getelementptr' 'WEIGHT1_11_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2322 [1/1] (0.00ns)   --->   "%WEIGHT1_12_3_addr = getelementptr [121 x float]* %WEIGHT1_12_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2322 'getelementptr' 'WEIGHT1_12_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2323 [1/1] (0.00ns)   --->   "%WEIGHT1_13_3_addr = getelementptr [121 x float]* %WEIGHT1_13_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2323 'getelementptr' 'WEIGHT1_13_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2324 [1/1] (0.00ns)   --->   "%WEIGHT1_14_3_addr = getelementptr [121 x float]* %WEIGHT1_14_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2324 'getelementptr' 'WEIGHT1_14_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2325 [1/1] (0.00ns)   --->   "%WEIGHT1_15_3_addr = getelementptr [121 x float]* %WEIGHT1_15_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2325 'getelementptr' 'WEIGHT1_15_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2326 [1/1] (0.00ns)   --->   "%WEIGHT1_16_3_addr = getelementptr [121 x float]* %WEIGHT1_16_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2326 'getelementptr' 'WEIGHT1_16_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2327 [1/1] (0.00ns)   --->   "%WEIGHT1_17_3_addr = getelementptr [121 x float]* %WEIGHT1_17_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2327 'getelementptr' 'WEIGHT1_17_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2328 [1/1] (0.00ns)   --->   "%WEIGHT1_18_3_addr = getelementptr [121 x float]* %WEIGHT1_18_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2328 'getelementptr' 'WEIGHT1_18_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2329 [1/1] (0.00ns)   --->   "%WEIGHT1_19_3_addr = getelementptr [121 x float]* %WEIGHT1_19_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2329 'getelementptr' 'WEIGHT1_19_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2330 [1/1] (0.00ns)   --->   "%WEIGHT1_20_3_addr = getelementptr [121 x float]* %WEIGHT1_20_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2330 'getelementptr' 'WEIGHT1_20_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2331 [1/1] (0.00ns)   --->   "%WEIGHT1_21_3_addr = getelementptr [121 x float]* %WEIGHT1_21_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2331 'getelementptr' 'WEIGHT1_21_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2332 [1/1] (0.00ns)   --->   "%WEIGHT1_22_3_addr = getelementptr [121 x float]* %WEIGHT1_22_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2332 'getelementptr' 'WEIGHT1_22_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2333 [1/1] (0.00ns)   --->   "%WEIGHT1_23_3_addr = getelementptr [121 x float]* %WEIGHT1_23_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2333 'getelementptr' 'WEIGHT1_23_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2334 [1/1] (0.00ns)   --->   "%WEIGHT1_24_3_addr = getelementptr [121 x float]* %WEIGHT1_24_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2334 'getelementptr' 'WEIGHT1_24_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2335 [1/1] (0.00ns)   --->   "%WEIGHT1_25_3_addr = getelementptr [121 x float]* %WEIGHT1_25_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2335 'getelementptr' 'WEIGHT1_25_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2336 [1/1] (0.00ns)   --->   "%WEIGHT1_26_3_addr = getelementptr [121 x float]* %WEIGHT1_26_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2336 'getelementptr' 'WEIGHT1_26_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2337 [1/1] (0.00ns)   --->   "%WEIGHT1_27_3_addr = getelementptr [121 x float]* %WEIGHT1_27_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2337 'getelementptr' 'WEIGHT1_27_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2338 [1/1] (0.00ns)   --->   "%WEIGHT1_28_3_addr = getelementptr [121 x float]* %WEIGHT1_28_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2338 'getelementptr' 'WEIGHT1_28_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2339 [1/1] (0.00ns)   --->   "%WEIGHT1_29_3_addr = getelementptr [121 x float]* %WEIGHT1_29_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2339 'getelementptr' 'WEIGHT1_29_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2340 [1/1] (0.00ns)   --->   "%WEIGHT1_30_3_addr = getelementptr [121 x float]* %WEIGHT1_30_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2340 'getelementptr' 'WEIGHT1_30_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2341 [1/1] (0.00ns)   --->   "%WEIGHT1_31_3_addr = getelementptr [121 x float]* %WEIGHT1_31_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2341 'getelementptr' 'WEIGHT1_31_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2342 [1/1] (0.00ns)   --->   "%WEIGHT1_32_3_addr = getelementptr [121 x float]* %WEIGHT1_32_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2342 'getelementptr' 'WEIGHT1_32_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2343 [1/1] (0.00ns)   --->   "%WEIGHT1_33_3_addr = getelementptr [121 x float]* %WEIGHT1_33_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2343 'getelementptr' 'WEIGHT1_33_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2344 [1/1] (0.00ns)   --->   "%WEIGHT1_34_3_addr = getelementptr [121 x float]* %WEIGHT1_34_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2344 'getelementptr' 'WEIGHT1_34_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2345 [1/1] (0.00ns)   --->   "%WEIGHT1_35_3_addr = getelementptr [121 x float]* %WEIGHT1_35_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2345 'getelementptr' 'WEIGHT1_35_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2346 [1/1] (0.00ns)   --->   "%WEIGHT1_36_3_addr = getelementptr [121 x float]* %WEIGHT1_36_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2346 'getelementptr' 'WEIGHT1_36_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2347 [1/1] (0.00ns)   --->   "%WEIGHT1_37_3_addr = getelementptr [121 x float]* %WEIGHT1_37_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2347 'getelementptr' 'WEIGHT1_37_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2348 [1/1] (0.00ns)   --->   "%WEIGHT1_38_3_addr = getelementptr [121 x float]* %WEIGHT1_38_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2348 'getelementptr' 'WEIGHT1_38_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2349 [1/1] (0.00ns)   --->   "%WEIGHT1_39_3_addr = getelementptr [121 x float]* %WEIGHT1_39_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2349 'getelementptr' 'WEIGHT1_39_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2350 [1/1] (0.00ns)   --->   "%WEIGHT1_40_3_addr = getelementptr [121 x float]* %WEIGHT1_40_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2350 'getelementptr' 'WEIGHT1_40_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2351 [1/1] (0.00ns)   --->   "%WEIGHT1_41_3_addr = getelementptr [121 x float]* %WEIGHT1_41_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2351 'getelementptr' 'WEIGHT1_41_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2352 [1/1] (0.00ns)   --->   "%WEIGHT1_42_3_addr = getelementptr [121 x float]* %WEIGHT1_42_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2352 'getelementptr' 'WEIGHT1_42_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2353 [1/1] (0.00ns)   --->   "%WEIGHT1_43_3_addr = getelementptr [121 x float]* %WEIGHT1_43_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2353 'getelementptr' 'WEIGHT1_43_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2354 [1/1] (0.00ns)   --->   "%WEIGHT1_44_3_addr = getelementptr [121 x float]* %WEIGHT1_44_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2354 'getelementptr' 'WEIGHT1_44_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2355 [1/1] (0.00ns)   --->   "%WEIGHT1_45_3_addr = getelementptr [121 x float]* %WEIGHT1_45_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2355 'getelementptr' 'WEIGHT1_45_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2356 [1/1] (0.00ns)   --->   "%WEIGHT1_46_3_addr = getelementptr [121 x float]* %WEIGHT1_46_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2356 'getelementptr' 'WEIGHT1_46_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2357 [1/1] (0.00ns)   --->   "%WEIGHT1_47_3_addr = getelementptr [121 x float]* %WEIGHT1_47_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2357 'getelementptr' 'WEIGHT1_47_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2358 [1/1] (0.00ns)   --->   "%WEIGHT1_48_3_addr = getelementptr [121 x float]* %WEIGHT1_48_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2358 'getelementptr' 'WEIGHT1_48_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2359 [1/1] (0.00ns)   --->   "%WEIGHT1_49_3_addr = getelementptr [121 x float]* %WEIGHT1_49_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2359 'getelementptr' 'WEIGHT1_49_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2360 [1/1] (0.00ns)   --->   "%WEIGHT1_50_3_addr = getelementptr [121 x float]* %WEIGHT1_50_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2360 'getelementptr' 'WEIGHT1_50_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2361 [1/1] (0.00ns)   --->   "%WEIGHT1_51_3_addr = getelementptr [121 x float]* %WEIGHT1_51_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2361 'getelementptr' 'WEIGHT1_51_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2362 [1/1] (0.00ns)   --->   "%WEIGHT1_52_3_addr = getelementptr [121 x float]* %WEIGHT1_52_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2362 'getelementptr' 'WEIGHT1_52_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2363 [1/1] (0.00ns)   --->   "%WEIGHT1_53_3_addr = getelementptr [121 x float]* %WEIGHT1_53_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2363 'getelementptr' 'WEIGHT1_53_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2364 [1/1] (0.00ns)   --->   "%WEIGHT1_54_3_addr = getelementptr [121 x float]* %WEIGHT1_54_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2364 'getelementptr' 'WEIGHT1_54_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2365 [1/1] (0.00ns)   --->   "%WEIGHT1_55_3_addr = getelementptr [121 x float]* %WEIGHT1_55_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2365 'getelementptr' 'WEIGHT1_55_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2366 [1/1] (0.00ns)   --->   "%WEIGHT1_56_3_addr = getelementptr [121 x float]* %WEIGHT1_56_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2366 'getelementptr' 'WEIGHT1_56_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2367 [1/1] (0.00ns)   --->   "%WEIGHT1_57_3_addr = getelementptr [121 x float]* %WEIGHT1_57_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2367 'getelementptr' 'WEIGHT1_57_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2368 [1/1] (0.00ns)   --->   "%WEIGHT1_58_3_addr = getelementptr [121 x float]* %WEIGHT1_58_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2368 'getelementptr' 'WEIGHT1_58_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2369 [1/1] (0.00ns)   --->   "%WEIGHT1_59_3_addr = getelementptr [121 x float]* %WEIGHT1_59_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2369 'getelementptr' 'WEIGHT1_59_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2370 [1/1] (0.00ns)   --->   "%WEIGHT1_60_3_addr = getelementptr [121 x float]* %WEIGHT1_60_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2370 'getelementptr' 'WEIGHT1_60_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2371 [1/1] (0.00ns)   --->   "%WEIGHT1_61_3_addr = getelementptr [121 x float]* %WEIGHT1_61_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2371 'getelementptr' 'WEIGHT1_61_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2372 [1/1] (0.00ns)   --->   "%WEIGHT1_62_3_addr = getelementptr [121 x float]* %WEIGHT1_62_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2372 'getelementptr' 'WEIGHT1_62_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2373 [1/1] (0.00ns)   --->   "%WEIGHT1_63_3_addr = getelementptr [121 x float]* %WEIGHT1_63_3, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2373 'getelementptr' 'WEIGHT1_63_3_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_16 : Operation 2374 [4/4] (6.43ns)   --->   "%tmp_41_0_2 = fadd float %tmp_41_0_1, %add_res1_0_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2374 'fadd' 'tmp_41_0_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2375 [2/2] (1.23ns)   --->   "%WEIGHT1_0_3_load = load float* %WEIGHT1_0_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2375 'load' 'WEIGHT1_0_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2376 [2/2] (1.23ns)   --->   "%IFM_3_load = load float* %IFM_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2376 'load' 'IFM_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_16 : Operation 2377 [4/4] (6.43ns)   --->   "%tmp_41_1_2 = fadd float %tmp_41_1_1, %add_res1_1_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2377 'fadd' 'tmp_41_1_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2378 [2/2] (1.23ns)   --->   "%WEIGHT1_1_3_load = load float* %WEIGHT1_1_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2378 'load' 'WEIGHT1_1_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2379 [4/4] (6.43ns)   --->   "%tmp_41_2_2 = fadd float %tmp_41_2_1, %add_res1_2_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2379 'fadd' 'tmp_41_2_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2380 [2/2] (1.23ns)   --->   "%WEIGHT1_2_3_load = load float* %WEIGHT1_2_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2380 'load' 'WEIGHT1_2_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2381 [4/4] (6.43ns)   --->   "%tmp_41_3_2 = fadd float %tmp_41_3_1, %add_res1_3_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2381 'fadd' 'tmp_41_3_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2382 [2/2] (1.23ns)   --->   "%WEIGHT1_3_3_load = load float* %WEIGHT1_3_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2382 'load' 'WEIGHT1_3_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2383 [4/4] (6.43ns)   --->   "%tmp_41_4_2 = fadd float %tmp_41_4_1, %add_res1_4_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2383 'fadd' 'tmp_41_4_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2384 [2/2] (1.23ns)   --->   "%WEIGHT1_4_3_load = load float* %WEIGHT1_4_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2384 'load' 'WEIGHT1_4_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2385 [4/4] (6.43ns)   --->   "%tmp_41_5_2 = fadd float %tmp_41_5_1, %add_res1_5_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2385 'fadd' 'tmp_41_5_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2386 [2/2] (1.23ns)   --->   "%WEIGHT1_5_3_load = load float* %WEIGHT1_5_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2386 'load' 'WEIGHT1_5_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2387 [4/4] (6.43ns)   --->   "%tmp_41_6_2 = fadd float %tmp_41_6_1, %add_res1_6_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2387 'fadd' 'tmp_41_6_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2388 [2/2] (1.23ns)   --->   "%WEIGHT1_6_3_load = load float* %WEIGHT1_6_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2388 'load' 'WEIGHT1_6_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2389 [4/4] (6.43ns)   --->   "%tmp_41_7_2 = fadd float %tmp_41_7_1, %add_res1_7_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2389 'fadd' 'tmp_41_7_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2390 [2/2] (1.23ns)   --->   "%WEIGHT1_7_3_load = load float* %WEIGHT1_7_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2390 'load' 'WEIGHT1_7_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2391 [4/4] (6.43ns)   --->   "%tmp_41_8_2 = fadd float %tmp_41_8_1, %add_res1_8_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2391 'fadd' 'tmp_41_8_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2392 [2/2] (1.23ns)   --->   "%WEIGHT1_8_3_load = load float* %WEIGHT1_8_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2392 'load' 'WEIGHT1_8_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2393 [4/4] (6.43ns)   --->   "%tmp_41_9_2 = fadd float %tmp_41_9_1, %add_res1_9_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2393 'fadd' 'tmp_41_9_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2394 [2/2] (1.23ns)   --->   "%WEIGHT1_9_3_load = load float* %WEIGHT1_9_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2394 'load' 'WEIGHT1_9_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2395 [4/4] (6.43ns)   --->   "%tmp_41_10_2 = fadd float %tmp_41_10_1, %add_res1_10_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2395 'fadd' 'tmp_41_10_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2396 [2/2] (1.23ns)   --->   "%WEIGHT1_10_3_load = load float* %WEIGHT1_10_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2396 'load' 'WEIGHT1_10_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2397 [4/4] (6.43ns)   --->   "%tmp_41_11_2 = fadd float %tmp_41_11_1, %add_res1_11_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2397 'fadd' 'tmp_41_11_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2398 [2/2] (1.23ns)   --->   "%WEIGHT1_11_3_load = load float* %WEIGHT1_11_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2398 'load' 'WEIGHT1_11_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2399 [4/4] (6.43ns)   --->   "%tmp_41_12_2 = fadd float %tmp_41_12_1, %add_res1_12_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2399 'fadd' 'tmp_41_12_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2400 [2/2] (1.23ns)   --->   "%WEIGHT1_12_3_load = load float* %WEIGHT1_12_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2400 'load' 'WEIGHT1_12_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2401 [4/4] (6.43ns)   --->   "%tmp_41_13_2 = fadd float %tmp_41_13_1, %add_res1_13_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2401 'fadd' 'tmp_41_13_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2402 [2/2] (1.23ns)   --->   "%WEIGHT1_13_3_load = load float* %WEIGHT1_13_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2402 'load' 'WEIGHT1_13_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2403 [4/4] (6.43ns)   --->   "%tmp_41_14_2 = fadd float %tmp_41_14_1, %add_res1_14_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2403 'fadd' 'tmp_41_14_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2404 [2/2] (1.23ns)   --->   "%WEIGHT1_14_3_load = load float* %WEIGHT1_14_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2404 'load' 'WEIGHT1_14_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2405 [4/4] (6.43ns)   --->   "%tmp_41_15_2 = fadd float %tmp_41_15_1, %add_res1_15_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2405 'fadd' 'tmp_41_15_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2406 [2/2] (1.23ns)   --->   "%WEIGHT1_15_3_load = load float* %WEIGHT1_15_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2406 'load' 'WEIGHT1_15_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2407 [4/4] (6.43ns)   --->   "%tmp_41_16_2 = fadd float %tmp_41_16_1, %add_res1_16_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2407 'fadd' 'tmp_41_16_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2408 [2/2] (1.23ns)   --->   "%WEIGHT1_16_3_load = load float* %WEIGHT1_16_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2408 'load' 'WEIGHT1_16_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2409 [4/4] (6.43ns)   --->   "%tmp_41_17_2 = fadd float %tmp_41_17_1, %add_res1_17_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2409 'fadd' 'tmp_41_17_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2410 [2/2] (1.23ns)   --->   "%WEIGHT1_17_3_load = load float* %WEIGHT1_17_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2410 'load' 'WEIGHT1_17_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2411 [4/4] (6.43ns)   --->   "%tmp_41_18_2 = fadd float %tmp_41_18_1, %add_res1_18_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2411 'fadd' 'tmp_41_18_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2412 [2/2] (1.23ns)   --->   "%WEIGHT1_18_3_load = load float* %WEIGHT1_18_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2412 'load' 'WEIGHT1_18_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2413 [4/4] (6.43ns)   --->   "%tmp_41_19_2 = fadd float %tmp_41_19_1, %add_res1_19_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2413 'fadd' 'tmp_41_19_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2414 [2/2] (1.23ns)   --->   "%WEIGHT1_19_3_load = load float* %WEIGHT1_19_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2414 'load' 'WEIGHT1_19_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2415 [4/4] (6.43ns)   --->   "%tmp_41_20_2 = fadd float %tmp_41_20_1, %add_res1_20_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2415 'fadd' 'tmp_41_20_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2416 [2/2] (1.23ns)   --->   "%WEIGHT1_20_3_load = load float* %WEIGHT1_20_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2416 'load' 'WEIGHT1_20_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2417 [4/4] (6.43ns)   --->   "%tmp_41_21_2 = fadd float %tmp_41_21_1, %add_res1_21_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2417 'fadd' 'tmp_41_21_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2418 [2/2] (1.23ns)   --->   "%WEIGHT1_21_3_load = load float* %WEIGHT1_21_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2418 'load' 'WEIGHT1_21_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2419 [4/4] (6.43ns)   --->   "%tmp_41_22_2 = fadd float %tmp_41_22_1, %add_res1_22_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2419 'fadd' 'tmp_41_22_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2420 [2/2] (1.23ns)   --->   "%WEIGHT1_22_3_load = load float* %WEIGHT1_22_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2420 'load' 'WEIGHT1_22_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2421 [4/4] (6.43ns)   --->   "%tmp_41_23_2 = fadd float %tmp_41_23_1, %add_res1_23_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2421 'fadd' 'tmp_41_23_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2422 [2/2] (1.23ns)   --->   "%WEIGHT1_23_3_load = load float* %WEIGHT1_23_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2422 'load' 'WEIGHT1_23_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2423 [4/4] (6.43ns)   --->   "%tmp_41_24_2 = fadd float %tmp_41_24_1, %add_res1_24_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2423 'fadd' 'tmp_41_24_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2424 [2/2] (1.23ns)   --->   "%WEIGHT1_24_3_load = load float* %WEIGHT1_24_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2424 'load' 'WEIGHT1_24_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2425 [4/4] (6.43ns)   --->   "%tmp_41_25_2 = fadd float %tmp_41_25_1, %add_res1_25_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2425 'fadd' 'tmp_41_25_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2426 [2/2] (1.23ns)   --->   "%WEIGHT1_25_3_load = load float* %WEIGHT1_25_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2426 'load' 'WEIGHT1_25_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2427 [4/4] (6.43ns)   --->   "%tmp_41_26_2 = fadd float %tmp_41_26_1, %add_res1_26_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2427 'fadd' 'tmp_41_26_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2428 [2/2] (1.23ns)   --->   "%WEIGHT1_26_3_load = load float* %WEIGHT1_26_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2428 'load' 'WEIGHT1_26_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2429 [4/4] (6.43ns)   --->   "%tmp_41_27_2 = fadd float %tmp_41_27_1, %add_res1_27_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2429 'fadd' 'tmp_41_27_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2430 [2/2] (1.23ns)   --->   "%WEIGHT1_27_3_load = load float* %WEIGHT1_27_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2430 'load' 'WEIGHT1_27_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2431 [4/4] (6.43ns)   --->   "%tmp_41_28_2 = fadd float %tmp_41_28_1, %add_res1_28_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2431 'fadd' 'tmp_41_28_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2432 [2/2] (1.23ns)   --->   "%WEIGHT1_28_3_load = load float* %WEIGHT1_28_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2432 'load' 'WEIGHT1_28_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2433 [4/4] (6.43ns)   --->   "%tmp_41_29_2 = fadd float %tmp_41_29_1, %add_res1_29_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2433 'fadd' 'tmp_41_29_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2434 [2/2] (1.23ns)   --->   "%WEIGHT1_29_3_load = load float* %WEIGHT1_29_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2434 'load' 'WEIGHT1_29_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2435 [4/4] (6.43ns)   --->   "%tmp_41_30_2 = fadd float %tmp_41_30_1, %add_res1_30_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2435 'fadd' 'tmp_41_30_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2436 [2/2] (1.23ns)   --->   "%WEIGHT1_30_3_load = load float* %WEIGHT1_30_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2436 'load' 'WEIGHT1_30_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2437 [4/4] (6.43ns)   --->   "%tmp_41_31_2 = fadd float %tmp_41_31_1, %add_res1_31_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2437 'fadd' 'tmp_41_31_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2438 [2/2] (1.23ns)   --->   "%WEIGHT1_31_3_load = load float* %WEIGHT1_31_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2438 'load' 'WEIGHT1_31_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2439 [4/4] (6.43ns)   --->   "%tmp_41_32_2 = fadd float %tmp_41_32_1, %add_res1_32_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2439 'fadd' 'tmp_41_32_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2440 [2/2] (1.23ns)   --->   "%WEIGHT1_32_3_load = load float* %WEIGHT1_32_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2440 'load' 'WEIGHT1_32_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2441 [4/4] (6.43ns)   --->   "%tmp_41_33_2 = fadd float %tmp_41_33_1, %add_res1_33_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2441 'fadd' 'tmp_41_33_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2442 [2/2] (1.23ns)   --->   "%WEIGHT1_33_3_load = load float* %WEIGHT1_33_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2442 'load' 'WEIGHT1_33_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2443 [4/4] (6.43ns)   --->   "%tmp_41_34_2 = fadd float %tmp_41_34_1, %add_res1_34_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2443 'fadd' 'tmp_41_34_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2444 [2/2] (1.23ns)   --->   "%WEIGHT1_34_3_load = load float* %WEIGHT1_34_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2444 'load' 'WEIGHT1_34_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2445 [4/4] (6.43ns)   --->   "%tmp_41_35_2 = fadd float %tmp_41_35_1, %add_res1_35_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2445 'fadd' 'tmp_41_35_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2446 [2/2] (1.23ns)   --->   "%WEIGHT1_35_3_load = load float* %WEIGHT1_35_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2446 'load' 'WEIGHT1_35_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2447 [4/4] (6.43ns)   --->   "%tmp_41_36_2 = fadd float %tmp_41_36_1, %add_res1_36_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2447 'fadd' 'tmp_41_36_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2448 [2/2] (1.23ns)   --->   "%WEIGHT1_36_3_load = load float* %WEIGHT1_36_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2448 'load' 'WEIGHT1_36_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2449 [4/4] (6.43ns)   --->   "%tmp_41_37_2 = fadd float %tmp_41_37_1, %add_res1_37_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2449 'fadd' 'tmp_41_37_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2450 [2/2] (1.23ns)   --->   "%WEIGHT1_37_3_load = load float* %WEIGHT1_37_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2450 'load' 'WEIGHT1_37_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2451 [4/4] (6.43ns)   --->   "%tmp_41_38_2 = fadd float %tmp_41_38_1, %add_res1_38_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2451 'fadd' 'tmp_41_38_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2452 [2/2] (1.23ns)   --->   "%WEIGHT1_38_3_load = load float* %WEIGHT1_38_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2452 'load' 'WEIGHT1_38_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2453 [4/4] (6.43ns)   --->   "%tmp_41_39_2 = fadd float %tmp_41_39_1, %add_res1_39_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2453 'fadd' 'tmp_41_39_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2454 [2/2] (1.23ns)   --->   "%WEIGHT1_39_3_load = load float* %WEIGHT1_39_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2454 'load' 'WEIGHT1_39_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2455 [4/4] (6.43ns)   --->   "%tmp_41_40_2 = fadd float %tmp_41_40_1, %add_res1_40_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2455 'fadd' 'tmp_41_40_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2456 [2/2] (1.23ns)   --->   "%WEIGHT1_40_3_load = load float* %WEIGHT1_40_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2456 'load' 'WEIGHT1_40_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2457 [4/4] (6.43ns)   --->   "%tmp_41_41_2 = fadd float %tmp_41_41_1, %add_res1_41_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2457 'fadd' 'tmp_41_41_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2458 [2/2] (1.23ns)   --->   "%WEIGHT1_41_3_load = load float* %WEIGHT1_41_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2458 'load' 'WEIGHT1_41_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2459 [4/4] (6.43ns)   --->   "%tmp_41_42_2 = fadd float %tmp_41_42_1, %add_res1_42_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2459 'fadd' 'tmp_41_42_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2460 [2/2] (1.23ns)   --->   "%WEIGHT1_42_3_load = load float* %WEIGHT1_42_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2460 'load' 'WEIGHT1_42_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2461 [4/4] (6.43ns)   --->   "%tmp_41_43_2 = fadd float %tmp_41_43_1, %add_res1_43_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2461 'fadd' 'tmp_41_43_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2462 [2/2] (1.23ns)   --->   "%WEIGHT1_43_3_load = load float* %WEIGHT1_43_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2462 'load' 'WEIGHT1_43_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2463 [4/4] (6.43ns)   --->   "%tmp_41_44_2 = fadd float %tmp_41_44_1, %add_res1_44_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2463 'fadd' 'tmp_41_44_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2464 [2/2] (1.23ns)   --->   "%WEIGHT1_44_3_load = load float* %WEIGHT1_44_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2464 'load' 'WEIGHT1_44_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2465 [4/4] (6.43ns)   --->   "%tmp_41_45_2 = fadd float %tmp_41_45_1, %add_res1_45_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2465 'fadd' 'tmp_41_45_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2466 [2/2] (1.23ns)   --->   "%WEIGHT1_45_3_load = load float* %WEIGHT1_45_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2466 'load' 'WEIGHT1_45_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2467 [4/4] (6.43ns)   --->   "%tmp_41_46_2 = fadd float %tmp_41_46_1, %add_res1_46_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2467 'fadd' 'tmp_41_46_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2468 [2/2] (1.23ns)   --->   "%WEIGHT1_46_3_load = load float* %WEIGHT1_46_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2468 'load' 'WEIGHT1_46_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2469 [4/4] (6.43ns)   --->   "%tmp_41_47_2 = fadd float %tmp_41_47_1, %add_res1_47_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2469 'fadd' 'tmp_41_47_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2470 [2/2] (1.23ns)   --->   "%WEIGHT1_47_3_load = load float* %WEIGHT1_47_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2470 'load' 'WEIGHT1_47_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2471 [4/4] (6.43ns)   --->   "%tmp_41_48_2 = fadd float %tmp_41_48_1, %add_res1_48_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2471 'fadd' 'tmp_41_48_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2472 [2/2] (1.23ns)   --->   "%WEIGHT1_48_3_load = load float* %WEIGHT1_48_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2472 'load' 'WEIGHT1_48_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2473 [4/4] (6.43ns)   --->   "%tmp_41_49_2 = fadd float %tmp_41_49_1, %add_res1_49_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2473 'fadd' 'tmp_41_49_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2474 [2/2] (1.23ns)   --->   "%WEIGHT1_49_3_load = load float* %WEIGHT1_49_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2474 'load' 'WEIGHT1_49_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2475 [4/4] (6.43ns)   --->   "%tmp_41_50_2 = fadd float %tmp_41_50_1, %add_res1_50_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2475 'fadd' 'tmp_41_50_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2476 [2/2] (1.23ns)   --->   "%WEIGHT1_50_3_load = load float* %WEIGHT1_50_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2476 'load' 'WEIGHT1_50_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2477 [4/4] (6.43ns)   --->   "%tmp_41_51_2 = fadd float %tmp_41_51_1, %add_res1_51_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2477 'fadd' 'tmp_41_51_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2478 [2/2] (1.23ns)   --->   "%WEIGHT1_51_3_load = load float* %WEIGHT1_51_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2478 'load' 'WEIGHT1_51_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2479 [4/4] (6.43ns)   --->   "%tmp_41_52_2 = fadd float %tmp_41_52_1, %add_res1_52_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2479 'fadd' 'tmp_41_52_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2480 [2/2] (1.23ns)   --->   "%WEIGHT1_52_3_load = load float* %WEIGHT1_52_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2480 'load' 'WEIGHT1_52_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2481 [4/4] (6.43ns)   --->   "%tmp_41_53_2 = fadd float %tmp_41_53_1, %add_res1_53_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2481 'fadd' 'tmp_41_53_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2482 [2/2] (1.23ns)   --->   "%WEIGHT1_53_3_load = load float* %WEIGHT1_53_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2482 'load' 'WEIGHT1_53_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2483 [4/4] (6.43ns)   --->   "%tmp_41_54_2 = fadd float %tmp_41_54_1, %add_res1_54_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2483 'fadd' 'tmp_41_54_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2484 [2/2] (1.23ns)   --->   "%WEIGHT1_54_3_load = load float* %WEIGHT1_54_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2484 'load' 'WEIGHT1_54_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2485 [2/2] (1.23ns)   --->   "%IFM_3_load_1 = load float* %IFM_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2485 'load' 'IFM_3_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_16 : Operation 2486 [4/4] (6.43ns)   --->   "%tmp_41_55_2 = fadd float %tmp_41_55_1, %add_res1_55_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2486 'fadd' 'tmp_41_55_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2487 [2/2] (1.23ns)   --->   "%WEIGHT1_55_3_load = load float* %WEIGHT1_55_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2487 'load' 'WEIGHT1_55_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2488 [4/4] (6.43ns)   --->   "%tmp_41_56_2 = fadd float %tmp_41_56_1, %add_res1_56_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2488 'fadd' 'tmp_41_56_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2489 [2/2] (1.23ns)   --->   "%WEIGHT1_56_3_load = load float* %WEIGHT1_56_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2489 'load' 'WEIGHT1_56_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2490 [4/4] (6.43ns)   --->   "%tmp_41_57_2 = fadd float %tmp_41_57_1, %add_res1_57_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2490 'fadd' 'tmp_41_57_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2491 [2/2] (1.23ns)   --->   "%WEIGHT1_57_3_load = load float* %WEIGHT1_57_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2491 'load' 'WEIGHT1_57_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2492 [4/4] (6.43ns)   --->   "%tmp_41_58_2 = fadd float %tmp_41_58_1, %add_res1_58_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2492 'fadd' 'tmp_41_58_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2493 [2/2] (1.23ns)   --->   "%WEIGHT1_58_3_load = load float* %WEIGHT1_58_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2493 'load' 'WEIGHT1_58_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2494 [4/4] (6.43ns)   --->   "%tmp_41_59_2 = fadd float %tmp_41_59_1, %add_res1_59_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2494 'fadd' 'tmp_41_59_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2495 [2/2] (1.23ns)   --->   "%WEIGHT1_59_3_load = load float* %WEIGHT1_59_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2495 'load' 'WEIGHT1_59_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2496 [4/4] (6.43ns)   --->   "%tmp_41_60_2 = fadd float %tmp_41_60_1, %add_res1_60_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2496 'fadd' 'tmp_41_60_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2497 [2/2] (1.23ns)   --->   "%WEIGHT1_60_3_load = load float* %WEIGHT1_60_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2497 'load' 'WEIGHT1_60_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2498 [4/4] (6.43ns)   --->   "%tmp_41_61_2 = fadd float %tmp_41_61_1, %add_res1_61_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2498 'fadd' 'tmp_41_61_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2499 [2/2] (1.23ns)   --->   "%WEIGHT1_61_3_load = load float* %WEIGHT1_61_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2499 'load' 'WEIGHT1_61_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2500 [4/4] (6.43ns)   --->   "%tmp_41_62_2 = fadd float %tmp_41_62_1, %add_res1_62_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2500 'fadd' 'tmp_41_62_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2501 [2/2] (1.23ns)   --->   "%WEIGHT1_62_3_load = load float* %WEIGHT1_62_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2501 'load' 'WEIGHT1_62_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_16 : Operation 2502 [4/4] (6.43ns)   --->   "%tmp_41_63_2 = fadd float %tmp_41_63_1, %add_res1_63_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2502 'fadd' 'tmp_41_63_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2503 [2/2] (1.23ns)   --->   "%WEIGHT1_63_3_load = load float* %WEIGHT1_63_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2503 'load' 'WEIGHT1_63_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 2504 [3/4] (6.43ns)   --->   "%tmp_41_0_2 = fadd float %tmp_41_0_1, %add_res1_0_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2504 'fadd' 'tmp_41_0_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2505 [1/2] (1.23ns)   --->   "%WEIGHT1_0_3_load = load float* %WEIGHT1_0_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2505 'load' 'WEIGHT1_0_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2506 [1/2] (1.23ns)   --->   "%IFM_3_load = load float* %IFM_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2506 'load' 'IFM_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_17 : Operation 2507 [3/4] (6.43ns)   --->   "%tmp_41_1_2 = fadd float %tmp_41_1_1, %add_res1_1_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2507 'fadd' 'tmp_41_1_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2508 [1/2] (1.23ns)   --->   "%WEIGHT1_1_3_load = load float* %WEIGHT1_1_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2508 'load' 'WEIGHT1_1_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2509 [3/4] (6.43ns)   --->   "%tmp_41_2_2 = fadd float %tmp_41_2_1, %add_res1_2_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2509 'fadd' 'tmp_41_2_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2510 [1/2] (1.23ns)   --->   "%WEIGHT1_2_3_load = load float* %WEIGHT1_2_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2510 'load' 'WEIGHT1_2_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2511 [3/4] (6.43ns)   --->   "%tmp_41_3_2 = fadd float %tmp_41_3_1, %add_res1_3_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2511 'fadd' 'tmp_41_3_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2512 [1/2] (1.23ns)   --->   "%WEIGHT1_3_3_load = load float* %WEIGHT1_3_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2512 'load' 'WEIGHT1_3_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2513 [3/4] (6.43ns)   --->   "%tmp_41_4_2 = fadd float %tmp_41_4_1, %add_res1_4_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2513 'fadd' 'tmp_41_4_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2514 [1/2] (1.23ns)   --->   "%WEIGHT1_4_3_load = load float* %WEIGHT1_4_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2514 'load' 'WEIGHT1_4_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2515 [3/4] (6.43ns)   --->   "%tmp_41_5_2 = fadd float %tmp_41_5_1, %add_res1_5_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2515 'fadd' 'tmp_41_5_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2516 [1/2] (1.23ns)   --->   "%WEIGHT1_5_3_load = load float* %WEIGHT1_5_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2516 'load' 'WEIGHT1_5_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2517 [3/4] (6.43ns)   --->   "%tmp_41_6_2 = fadd float %tmp_41_6_1, %add_res1_6_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2517 'fadd' 'tmp_41_6_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2518 [1/2] (1.23ns)   --->   "%WEIGHT1_6_3_load = load float* %WEIGHT1_6_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2518 'load' 'WEIGHT1_6_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2519 [3/4] (6.43ns)   --->   "%tmp_41_7_2 = fadd float %tmp_41_7_1, %add_res1_7_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2519 'fadd' 'tmp_41_7_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2520 [1/2] (1.23ns)   --->   "%WEIGHT1_7_3_load = load float* %WEIGHT1_7_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2520 'load' 'WEIGHT1_7_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2521 [3/4] (6.43ns)   --->   "%tmp_41_8_2 = fadd float %tmp_41_8_1, %add_res1_8_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2521 'fadd' 'tmp_41_8_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2522 [1/2] (1.23ns)   --->   "%WEIGHT1_8_3_load = load float* %WEIGHT1_8_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2522 'load' 'WEIGHT1_8_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2523 [3/4] (6.43ns)   --->   "%tmp_41_9_2 = fadd float %tmp_41_9_1, %add_res1_9_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2523 'fadd' 'tmp_41_9_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2524 [1/2] (1.23ns)   --->   "%WEIGHT1_9_3_load = load float* %WEIGHT1_9_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2524 'load' 'WEIGHT1_9_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2525 [3/4] (6.43ns)   --->   "%tmp_41_10_2 = fadd float %tmp_41_10_1, %add_res1_10_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2525 'fadd' 'tmp_41_10_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2526 [1/2] (1.23ns)   --->   "%WEIGHT1_10_3_load = load float* %WEIGHT1_10_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2526 'load' 'WEIGHT1_10_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2527 [3/4] (6.43ns)   --->   "%tmp_41_11_2 = fadd float %tmp_41_11_1, %add_res1_11_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2527 'fadd' 'tmp_41_11_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2528 [1/2] (1.23ns)   --->   "%WEIGHT1_11_3_load = load float* %WEIGHT1_11_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2528 'load' 'WEIGHT1_11_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2529 [3/4] (6.43ns)   --->   "%tmp_41_12_2 = fadd float %tmp_41_12_1, %add_res1_12_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2529 'fadd' 'tmp_41_12_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2530 [1/2] (1.23ns)   --->   "%WEIGHT1_12_3_load = load float* %WEIGHT1_12_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2530 'load' 'WEIGHT1_12_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2531 [3/4] (6.43ns)   --->   "%tmp_41_13_2 = fadd float %tmp_41_13_1, %add_res1_13_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2531 'fadd' 'tmp_41_13_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2532 [1/2] (1.23ns)   --->   "%WEIGHT1_13_3_load = load float* %WEIGHT1_13_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2532 'load' 'WEIGHT1_13_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2533 [3/4] (6.43ns)   --->   "%tmp_41_14_2 = fadd float %tmp_41_14_1, %add_res1_14_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2533 'fadd' 'tmp_41_14_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2534 [1/2] (1.23ns)   --->   "%WEIGHT1_14_3_load = load float* %WEIGHT1_14_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2534 'load' 'WEIGHT1_14_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2535 [3/4] (6.43ns)   --->   "%tmp_41_15_2 = fadd float %tmp_41_15_1, %add_res1_15_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2535 'fadd' 'tmp_41_15_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2536 [1/2] (1.23ns)   --->   "%WEIGHT1_15_3_load = load float* %WEIGHT1_15_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2536 'load' 'WEIGHT1_15_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2537 [3/4] (6.43ns)   --->   "%tmp_41_16_2 = fadd float %tmp_41_16_1, %add_res1_16_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2537 'fadd' 'tmp_41_16_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2538 [1/2] (1.23ns)   --->   "%WEIGHT1_16_3_load = load float* %WEIGHT1_16_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2538 'load' 'WEIGHT1_16_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2539 [3/4] (6.43ns)   --->   "%tmp_41_17_2 = fadd float %tmp_41_17_1, %add_res1_17_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2539 'fadd' 'tmp_41_17_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2540 [1/2] (1.23ns)   --->   "%WEIGHT1_17_3_load = load float* %WEIGHT1_17_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2540 'load' 'WEIGHT1_17_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2541 [3/4] (6.43ns)   --->   "%tmp_41_18_2 = fadd float %tmp_41_18_1, %add_res1_18_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2541 'fadd' 'tmp_41_18_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2542 [1/2] (1.23ns)   --->   "%WEIGHT1_18_3_load = load float* %WEIGHT1_18_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2542 'load' 'WEIGHT1_18_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2543 [3/4] (6.43ns)   --->   "%tmp_41_19_2 = fadd float %tmp_41_19_1, %add_res1_19_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2543 'fadd' 'tmp_41_19_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2544 [1/2] (1.23ns)   --->   "%WEIGHT1_19_3_load = load float* %WEIGHT1_19_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2544 'load' 'WEIGHT1_19_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2545 [3/4] (6.43ns)   --->   "%tmp_41_20_2 = fadd float %tmp_41_20_1, %add_res1_20_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2545 'fadd' 'tmp_41_20_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2546 [1/2] (1.23ns)   --->   "%WEIGHT1_20_3_load = load float* %WEIGHT1_20_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2546 'load' 'WEIGHT1_20_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2547 [3/4] (6.43ns)   --->   "%tmp_41_21_2 = fadd float %tmp_41_21_1, %add_res1_21_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2547 'fadd' 'tmp_41_21_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2548 [1/2] (1.23ns)   --->   "%WEIGHT1_21_3_load = load float* %WEIGHT1_21_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2548 'load' 'WEIGHT1_21_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2549 [3/4] (6.43ns)   --->   "%tmp_41_22_2 = fadd float %tmp_41_22_1, %add_res1_22_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2549 'fadd' 'tmp_41_22_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2550 [1/2] (1.23ns)   --->   "%WEIGHT1_22_3_load = load float* %WEIGHT1_22_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2550 'load' 'WEIGHT1_22_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2551 [3/4] (6.43ns)   --->   "%tmp_41_23_2 = fadd float %tmp_41_23_1, %add_res1_23_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2551 'fadd' 'tmp_41_23_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2552 [1/2] (1.23ns)   --->   "%WEIGHT1_23_3_load = load float* %WEIGHT1_23_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2552 'load' 'WEIGHT1_23_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2553 [3/4] (6.43ns)   --->   "%tmp_41_24_2 = fadd float %tmp_41_24_1, %add_res1_24_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2553 'fadd' 'tmp_41_24_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2554 [1/2] (1.23ns)   --->   "%WEIGHT1_24_3_load = load float* %WEIGHT1_24_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2554 'load' 'WEIGHT1_24_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2555 [3/4] (6.43ns)   --->   "%tmp_41_25_2 = fadd float %tmp_41_25_1, %add_res1_25_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2555 'fadd' 'tmp_41_25_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2556 [1/2] (1.23ns)   --->   "%WEIGHT1_25_3_load = load float* %WEIGHT1_25_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2556 'load' 'WEIGHT1_25_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2557 [3/4] (6.43ns)   --->   "%tmp_41_26_2 = fadd float %tmp_41_26_1, %add_res1_26_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2557 'fadd' 'tmp_41_26_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2558 [1/2] (1.23ns)   --->   "%WEIGHT1_26_3_load = load float* %WEIGHT1_26_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2558 'load' 'WEIGHT1_26_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2559 [3/4] (6.43ns)   --->   "%tmp_41_27_2 = fadd float %tmp_41_27_1, %add_res1_27_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2559 'fadd' 'tmp_41_27_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2560 [1/2] (1.23ns)   --->   "%WEIGHT1_27_3_load = load float* %WEIGHT1_27_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2560 'load' 'WEIGHT1_27_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2561 [3/4] (6.43ns)   --->   "%tmp_41_28_2 = fadd float %tmp_41_28_1, %add_res1_28_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2561 'fadd' 'tmp_41_28_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2562 [1/2] (1.23ns)   --->   "%WEIGHT1_28_3_load = load float* %WEIGHT1_28_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2562 'load' 'WEIGHT1_28_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2563 [3/4] (6.43ns)   --->   "%tmp_41_29_2 = fadd float %tmp_41_29_1, %add_res1_29_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2563 'fadd' 'tmp_41_29_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2564 [1/2] (1.23ns)   --->   "%WEIGHT1_29_3_load = load float* %WEIGHT1_29_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2564 'load' 'WEIGHT1_29_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2565 [3/4] (6.43ns)   --->   "%tmp_41_30_2 = fadd float %tmp_41_30_1, %add_res1_30_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2565 'fadd' 'tmp_41_30_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2566 [1/2] (1.23ns)   --->   "%WEIGHT1_30_3_load = load float* %WEIGHT1_30_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2566 'load' 'WEIGHT1_30_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2567 [3/4] (6.43ns)   --->   "%tmp_41_31_2 = fadd float %tmp_41_31_1, %add_res1_31_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2567 'fadd' 'tmp_41_31_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2568 [1/2] (1.23ns)   --->   "%WEIGHT1_31_3_load = load float* %WEIGHT1_31_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2568 'load' 'WEIGHT1_31_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2569 [3/4] (6.43ns)   --->   "%tmp_41_32_2 = fadd float %tmp_41_32_1, %add_res1_32_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2569 'fadd' 'tmp_41_32_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2570 [1/2] (1.23ns)   --->   "%WEIGHT1_32_3_load = load float* %WEIGHT1_32_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2570 'load' 'WEIGHT1_32_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2571 [3/4] (6.43ns)   --->   "%tmp_41_33_2 = fadd float %tmp_41_33_1, %add_res1_33_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2571 'fadd' 'tmp_41_33_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2572 [1/2] (1.23ns)   --->   "%WEIGHT1_33_3_load = load float* %WEIGHT1_33_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2572 'load' 'WEIGHT1_33_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2573 [3/4] (6.43ns)   --->   "%tmp_41_34_2 = fadd float %tmp_41_34_1, %add_res1_34_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2573 'fadd' 'tmp_41_34_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2574 [1/2] (1.23ns)   --->   "%WEIGHT1_34_3_load = load float* %WEIGHT1_34_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2574 'load' 'WEIGHT1_34_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2575 [3/4] (6.43ns)   --->   "%tmp_41_35_2 = fadd float %tmp_41_35_1, %add_res1_35_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2575 'fadd' 'tmp_41_35_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2576 [1/2] (1.23ns)   --->   "%WEIGHT1_35_3_load = load float* %WEIGHT1_35_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2576 'load' 'WEIGHT1_35_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2577 [3/4] (6.43ns)   --->   "%tmp_41_36_2 = fadd float %tmp_41_36_1, %add_res1_36_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2577 'fadd' 'tmp_41_36_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2578 [1/2] (1.23ns)   --->   "%WEIGHT1_36_3_load = load float* %WEIGHT1_36_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2578 'load' 'WEIGHT1_36_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2579 [3/4] (6.43ns)   --->   "%tmp_41_37_2 = fadd float %tmp_41_37_1, %add_res1_37_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2579 'fadd' 'tmp_41_37_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2580 [1/2] (1.23ns)   --->   "%WEIGHT1_37_3_load = load float* %WEIGHT1_37_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2580 'load' 'WEIGHT1_37_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2581 [3/4] (6.43ns)   --->   "%tmp_41_38_2 = fadd float %tmp_41_38_1, %add_res1_38_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2581 'fadd' 'tmp_41_38_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2582 [1/2] (1.23ns)   --->   "%WEIGHT1_38_3_load = load float* %WEIGHT1_38_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2582 'load' 'WEIGHT1_38_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2583 [3/4] (6.43ns)   --->   "%tmp_41_39_2 = fadd float %tmp_41_39_1, %add_res1_39_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2583 'fadd' 'tmp_41_39_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2584 [1/2] (1.23ns)   --->   "%WEIGHT1_39_3_load = load float* %WEIGHT1_39_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2584 'load' 'WEIGHT1_39_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2585 [3/4] (6.43ns)   --->   "%tmp_41_40_2 = fadd float %tmp_41_40_1, %add_res1_40_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2585 'fadd' 'tmp_41_40_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2586 [1/2] (1.23ns)   --->   "%WEIGHT1_40_3_load = load float* %WEIGHT1_40_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2586 'load' 'WEIGHT1_40_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2587 [3/4] (6.43ns)   --->   "%tmp_41_41_2 = fadd float %tmp_41_41_1, %add_res1_41_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2587 'fadd' 'tmp_41_41_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2588 [1/2] (1.23ns)   --->   "%WEIGHT1_41_3_load = load float* %WEIGHT1_41_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2588 'load' 'WEIGHT1_41_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2589 [3/4] (6.43ns)   --->   "%tmp_41_42_2 = fadd float %tmp_41_42_1, %add_res1_42_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2589 'fadd' 'tmp_41_42_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2590 [1/2] (1.23ns)   --->   "%WEIGHT1_42_3_load = load float* %WEIGHT1_42_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2590 'load' 'WEIGHT1_42_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2591 [3/4] (6.43ns)   --->   "%tmp_41_43_2 = fadd float %tmp_41_43_1, %add_res1_43_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2591 'fadd' 'tmp_41_43_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2592 [1/2] (1.23ns)   --->   "%WEIGHT1_43_3_load = load float* %WEIGHT1_43_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2592 'load' 'WEIGHT1_43_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2593 [3/4] (6.43ns)   --->   "%tmp_41_44_2 = fadd float %tmp_41_44_1, %add_res1_44_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2593 'fadd' 'tmp_41_44_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2594 [1/2] (1.23ns)   --->   "%WEIGHT1_44_3_load = load float* %WEIGHT1_44_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2594 'load' 'WEIGHT1_44_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2595 [3/4] (6.43ns)   --->   "%tmp_41_45_2 = fadd float %tmp_41_45_1, %add_res1_45_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2595 'fadd' 'tmp_41_45_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2596 [1/2] (1.23ns)   --->   "%WEIGHT1_45_3_load = load float* %WEIGHT1_45_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2596 'load' 'WEIGHT1_45_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2597 [3/4] (6.43ns)   --->   "%tmp_41_46_2 = fadd float %tmp_41_46_1, %add_res1_46_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2597 'fadd' 'tmp_41_46_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2598 [1/2] (1.23ns)   --->   "%WEIGHT1_46_3_load = load float* %WEIGHT1_46_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2598 'load' 'WEIGHT1_46_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2599 [3/4] (6.43ns)   --->   "%tmp_41_47_2 = fadd float %tmp_41_47_1, %add_res1_47_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2599 'fadd' 'tmp_41_47_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2600 [1/2] (1.23ns)   --->   "%WEIGHT1_47_3_load = load float* %WEIGHT1_47_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2600 'load' 'WEIGHT1_47_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2601 [3/4] (6.43ns)   --->   "%tmp_41_48_2 = fadd float %tmp_41_48_1, %add_res1_48_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2601 'fadd' 'tmp_41_48_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2602 [1/2] (1.23ns)   --->   "%WEIGHT1_48_3_load = load float* %WEIGHT1_48_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2602 'load' 'WEIGHT1_48_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2603 [3/4] (6.43ns)   --->   "%tmp_41_49_2 = fadd float %tmp_41_49_1, %add_res1_49_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2603 'fadd' 'tmp_41_49_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2604 [1/2] (1.23ns)   --->   "%WEIGHT1_49_3_load = load float* %WEIGHT1_49_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2604 'load' 'WEIGHT1_49_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2605 [3/4] (6.43ns)   --->   "%tmp_41_50_2 = fadd float %tmp_41_50_1, %add_res1_50_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2605 'fadd' 'tmp_41_50_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2606 [1/2] (1.23ns)   --->   "%WEIGHT1_50_3_load = load float* %WEIGHT1_50_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2606 'load' 'WEIGHT1_50_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2607 [3/4] (6.43ns)   --->   "%tmp_41_51_2 = fadd float %tmp_41_51_1, %add_res1_51_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2607 'fadd' 'tmp_41_51_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2608 [1/2] (1.23ns)   --->   "%WEIGHT1_51_3_load = load float* %WEIGHT1_51_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2608 'load' 'WEIGHT1_51_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2609 [3/4] (6.43ns)   --->   "%tmp_41_52_2 = fadd float %tmp_41_52_1, %add_res1_52_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2609 'fadd' 'tmp_41_52_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2610 [1/2] (1.23ns)   --->   "%WEIGHT1_52_3_load = load float* %WEIGHT1_52_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2610 'load' 'WEIGHT1_52_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2611 [3/4] (6.43ns)   --->   "%tmp_41_53_2 = fadd float %tmp_41_53_1, %add_res1_53_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2611 'fadd' 'tmp_41_53_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2612 [1/2] (1.23ns)   --->   "%WEIGHT1_53_3_load = load float* %WEIGHT1_53_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2612 'load' 'WEIGHT1_53_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2613 [3/4] (6.43ns)   --->   "%tmp_41_54_2 = fadd float %tmp_41_54_1, %add_res1_54_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2613 'fadd' 'tmp_41_54_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2614 [1/2] (1.23ns)   --->   "%WEIGHT1_54_3_load = load float* %WEIGHT1_54_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2614 'load' 'WEIGHT1_54_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2615 [1/2] (1.23ns)   --->   "%IFM_3_load_1 = load float* %IFM_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2615 'load' 'IFM_3_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_17 : Operation 2616 [3/4] (6.43ns)   --->   "%tmp_41_55_2 = fadd float %tmp_41_55_1, %add_res1_55_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2616 'fadd' 'tmp_41_55_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2617 [1/2] (1.23ns)   --->   "%WEIGHT1_55_3_load = load float* %WEIGHT1_55_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2617 'load' 'WEIGHT1_55_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2618 [3/4] (6.43ns)   --->   "%tmp_41_56_2 = fadd float %tmp_41_56_1, %add_res1_56_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2618 'fadd' 'tmp_41_56_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2619 [1/2] (1.23ns)   --->   "%WEIGHT1_56_3_load = load float* %WEIGHT1_56_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2619 'load' 'WEIGHT1_56_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2620 [3/4] (6.43ns)   --->   "%tmp_41_57_2 = fadd float %tmp_41_57_1, %add_res1_57_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2620 'fadd' 'tmp_41_57_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2621 [1/2] (1.23ns)   --->   "%WEIGHT1_57_3_load = load float* %WEIGHT1_57_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2621 'load' 'WEIGHT1_57_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2622 [3/4] (6.43ns)   --->   "%tmp_41_58_2 = fadd float %tmp_41_58_1, %add_res1_58_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2622 'fadd' 'tmp_41_58_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2623 [1/2] (1.23ns)   --->   "%WEIGHT1_58_3_load = load float* %WEIGHT1_58_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2623 'load' 'WEIGHT1_58_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2624 [3/4] (6.43ns)   --->   "%tmp_41_59_2 = fadd float %tmp_41_59_1, %add_res1_59_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2624 'fadd' 'tmp_41_59_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2625 [1/2] (1.23ns)   --->   "%WEIGHT1_59_3_load = load float* %WEIGHT1_59_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2625 'load' 'WEIGHT1_59_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2626 [3/4] (6.43ns)   --->   "%tmp_41_60_2 = fadd float %tmp_41_60_1, %add_res1_60_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2626 'fadd' 'tmp_41_60_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2627 [1/2] (1.23ns)   --->   "%WEIGHT1_60_3_load = load float* %WEIGHT1_60_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2627 'load' 'WEIGHT1_60_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2628 [3/4] (6.43ns)   --->   "%tmp_41_61_2 = fadd float %tmp_41_61_1, %add_res1_61_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2628 'fadd' 'tmp_41_61_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2629 [1/2] (1.23ns)   --->   "%WEIGHT1_61_3_load = load float* %WEIGHT1_61_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2629 'load' 'WEIGHT1_61_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2630 [3/4] (6.43ns)   --->   "%tmp_41_62_2 = fadd float %tmp_41_62_1, %add_res1_62_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2630 'fadd' 'tmp_41_62_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2631 [1/2] (1.23ns)   --->   "%WEIGHT1_62_3_load = load float* %WEIGHT1_62_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2631 'load' 'WEIGHT1_62_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_17 : Operation 2632 [3/4] (6.43ns)   --->   "%tmp_41_63_2 = fadd float %tmp_41_63_1, %add_res1_63_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2632 'fadd' 'tmp_41_63_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2633 [1/2] (1.23ns)   --->   "%WEIGHT1_63_3_load = load float* %WEIGHT1_63_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2633 'load' 'WEIGHT1_63_3_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 18 <SV = 17> <Delay = 8.41>
ST_18 : Operation 2634 [2/4] (6.43ns)   --->   "%tmp_41_0_2 = fadd float %tmp_41_0_1, %add_res1_0_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2634 'fadd' 'tmp_41_0_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2635 [2/2] (8.41ns)   --->   "%add_res1_0_3 = fmul float %WEIGHT1_0_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2635 'fmul' 'add_res1_0_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2636 [2/4] (6.43ns)   --->   "%tmp_41_1_2 = fadd float %tmp_41_1_1, %add_res1_1_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2636 'fadd' 'tmp_41_1_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2637 [2/2] (8.41ns)   --->   "%add_res1_1_3 = fmul float %WEIGHT1_1_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2637 'fmul' 'add_res1_1_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2638 [2/4] (6.43ns)   --->   "%tmp_41_2_2 = fadd float %tmp_41_2_1, %add_res1_2_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2638 'fadd' 'tmp_41_2_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2639 [2/2] (8.41ns)   --->   "%add_res1_2_3 = fmul float %WEIGHT1_2_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2639 'fmul' 'add_res1_2_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2640 [2/4] (6.43ns)   --->   "%tmp_41_3_2 = fadd float %tmp_41_3_1, %add_res1_3_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2640 'fadd' 'tmp_41_3_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2641 [2/2] (8.41ns)   --->   "%add_res1_3_3 = fmul float %WEIGHT1_3_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2641 'fmul' 'add_res1_3_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2642 [2/4] (6.43ns)   --->   "%tmp_41_4_2 = fadd float %tmp_41_4_1, %add_res1_4_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2642 'fadd' 'tmp_41_4_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2643 [2/2] (8.41ns)   --->   "%add_res1_4_3 = fmul float %WEIGHT1_4_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2643 'fmul' 'add_res1_4_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2644 [2/4] (6.43ns)   --->   "%tmp_41_5_2 = fadd float %tmp_41_5_1, %add_res1_5_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2644 'fadd' 'tmp_41_5_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2645 [2/2] (8.41ns)   --->   "%add_res1_5_3 = fmul float %WEIGHT1_5_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2645 'fmul' 'add_res1_5_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2646 [2/4] (6.43ns)   --->   "%tmp_41_6_2 = fadd float %tmp_41_6_1, %add_res1_6_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2646 'fadd' 'tmp_41_6_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2647 [2/2] (8.41ns)   --->   "%add_res1_6_3 = fmul float %WEIGHT1_6_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2647 'fmul' 'add_res1_6_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2648 [2/4] (6.43ns)   --->   "%tmp_41_7_2 = fadd float %tmp_41_7_1, %add_res1_7_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2648 'fadd' 'tmp_41_7_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2649 [2/2] (8.41ns)   --->   "%add_res1_7_3 = fmul float %WEIGHT1_7_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2649 'fmul' 'add_res1_7_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2650 [2/4] (6.43ns)   --->   "%tmp_41_8_2 = fadd float %tmp_41_8_1, %add_res1_8_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2650 'fadd' 'tmp_41_8_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2651 [2/2] (8.41ns)   --->   "%add_res1_8_3 = fmul float %WEIGHT1_8_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2651 'fmul' 'add_res1_8_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2652 [2/4] (6.43ns)   --->   "%tmp_41_9_2 = fadd float %tmp_41_9_1, %add_res1_9_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2652 'fadd' 'tmp_41_9_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2653 [2/2] (8.41ns)   --->   "%add_res1_9_3 = fmul float %WEIGHT1_9_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2653 'fmul' 'add_res1_9_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2654 [2/4] (6.43ns)   --->   "%tmp_41_10_2 = fadd float %tmp_41_10_1, %add_res1_10_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2654 'fadd' 'tmp_41_10_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2655 [2/2] (8.41ns)   --->   "%add_res1_10_3 = fmul float %WEIGHT1_10_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2655 'fmul' 'add_res1_10_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2656 [2/4] (6.43ns)   --->   "%tmp_41_11_2 = fadd float %tmp_41_11_1, %add_res1_11_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2656 'fadd' 'tmp_41_11_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2657 [2/2] (8.41ns)   --->   "%add_res1_11_3 = fmul float %WEIGHT1_11_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2657 'fmul' 'add_res1_11_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2658 [2/4] (6.43ns)   --->   "%tmp_41_12_2 = fadd float %tmp_41_12_1, %add_res1_12_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2658 'fadd' 'tmp_41_12_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2659 [2/2] (8.41ns)   --->   "%add_res1_12_3 = fmul float %WEIGHT1_12_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2659 'fmul' 'add_res1_12_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2660 [2/4] (6.43ns)   --->   "%tmp_41_13_2 = fadd float %tmp_41_13_1, %add_res1_13_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2660 'fadd' 'tmp_41_13_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2661 [2/2] (8.41ns)   --->   "%add_res1_13_3 = fmul float %WEIGHT1_13_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2661 'fmul' 'add_res1_13_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2662 [2/4] (6.43ns)   --->   "%tmp_41_14_2 = fadd float %tmp_41_14_1, %add_res1_14_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2662 'fadd' 'tmp_41_14_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2663 [2/2] (8.41ns)   --->   "%add_res1_14_3 = fmul float %WEIGHT1_14_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2663 'fmul' 'add_res1_14_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2664 [2/4] (6.43ns)   --->   "%tmp_41_15_2 = fadd float %tmp_41_15_1, %add_res1_15_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2664 'fadd' 'tmp_41_15_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2665 [2/2] (8.41ns)   --->   "%add_res1_15_3 = fmul float %WEIGHT1_15_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2665 'fmul' 'add_res1_15_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2666 [2/4] (6.43ns)   --->   "%tmp_41_16_2 = fadd float %tmp_41_16_1, %add_res1_16_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2666 'fadd' 'tmp_41_16_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2667 [2/2] (8.41ns)   --->   "%add_res1_16_3 = fmul float %WEIGHT1_16_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2667 'fmul' 'add_res1_16_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2668 [2/4] (6.43ns)   --->   "%tmp_41_17_2 = fadd float %tmp_41_17_1, %add_res1_17_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2668 'fadd' 'tmp_41_17_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2669 [2/2] (8.41ns)   --->   "%add_res1_17_3 = fmul float %WEIGHT1_17_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2669 'fmul' 'add_res1_17_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2670 [2/4] (6.43ns)   --->   "%tmp_41_18_2 = fadd float %tmp_41_18_1, %add_res1_18_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2670 'fadd' 'tmp_41_18_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2671 [2/2] (8.41ns)   --->   "%add_res1_18_3 = fmul float %WEIGHT1_18_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2671 'fmul' 'add_res1_18_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2672 [2/4] (6.43ns)   --->   "%tmp_41_19_2 = fadd float %tmp_41_19_1, %add_res1_19_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2672 'fadd' 'tmp_41_19_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2673 [2/2] (8.41ns)   --->   "%add_res1_19_3 = fmul float %WEIGHT1_19_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2673 'fmul' 'add_res1_19_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2674 [2/4] (6.43ns)   --->   "%tmp_41_20_2 = fadd float %tmp_41_20_1, %add_res1_20_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2674 'fadd' 'tmp_41_20_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2675 [2/2] (8.41ns)   --->   "%add_res1_20_3 = fmul float %WEIGHT1_20_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2675 'fmul' 'add_res1_20_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2676 [2/4] (6.43ns)   --->   "%tmp_41_21_2 = fadd float %tmp_41_21_1, %add_res1_21_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2676 'fadd' 'tmp_41_21_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2677 [2/2] (8.41ns)   --->   "%add_res1_21_3 = fmul float %WEIGHT1_21_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2677 'fmul' 'add_res1_21_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2678 [2/4] (6.43ns)   --->   "%tmp_41_22_2 = fadd float %tmp_41_22_1, %add_res1_22_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2678 'fadd' 'tmp_41_22_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2679 [2/2] (8.41ns)   --->   "%add_res1_22_3 = fmul float %WEIGHT1_22_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2679 'fmul' 'add_res1_22_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2680 [2/4] (6.43ns)   --->   "%tmp_41_23_2 = fadd float %tmp_41_23_1, %add_res1_23_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2680 'fadd' 'tmp_41_23_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2681 [2/2] (8.41ns)   --->   "%add_res1_23_3 = fmul float %WEIGHT1_23_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2681 'fmul' 'add_res1_23_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2682 [2/4] (6.43ns)   --->   "%tmp_41_24_2 = fadd float %tmp_41_24_1, %add_res1_24_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2682 'fadd' 'tmp_41_24_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2683 [2/2] (8.41ns)   --->   "%add_res1_24_3 = fmul float %WEIGHT1_24_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2683 'fmul' 'add_res1_24_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2684 [2/4] (6.43ns)   --->   "%tmp_41_25_2 = fadd float %tmp_41_25_1, %add_res1_25_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2684 'fadd' 'tmp_41_25_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2685 [2/2] (8.41ns)   --->   "%add_res1_25_3 = fmul float %WEIGHT1_25_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2685 'fmul' 'add_res1_25_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2686 [2/4] (6.43ns)   --->   "%tmp_41_26_2 = fadd float %tmp_41_26_1, %add_res1_26_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2686 'fadd' 'tmp_41_26_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2687 [2/2] (8.41ns)   --->   "%add_res1_26_3 = fmul float %WEIGHT1_26_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2687 'fmul' 'add_res1_26_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2688 [2/4] (6.43ns)   --->   "%tmp_41_27_2 = fadd float %tmp_41_27_1, %add_res1_27_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2688 'fadd' 'tmp_41_27_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2689 [2/2] (8.41ns)   --->   "%add_res1_27_3 = fmul float %WEIGHT1_27_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2689 'fmul' 'add_res1_27_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2690 [2/4] (6.43ns)   --->   "%tmp_41_28_2 = fadd float %tmp_41_28_1, %add_res1_28_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2690 'fadd' 'tmp_41_28_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2691 [2/2] (8.41ns)   --->   "%add_res1_28_3 = fmul float %WEIGHT1_28_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2691 'fmul' 'add_res1_28_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2692 [2/4] (6.43ns)   --->   "%tmp_41_29_2 = fadd float %tmp_41_29_1, %add_res1_29_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2692 'fadd' 'tmp_41_29_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2693 [2/2] (8.41ns)   --->   "%add_res1_29_3 = fmul float %WEIGHT1_29_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2693 'fmul' 'add_res1_29_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2694 [2/4] (6.43ns)   --->   "%tmp_41_30_2 = fadd float %tmp_41_30_1, %add_res1_30_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2694 'fadd' 'tmp_41_30_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2695 [2/2] (8.41ns)   --->   "%add_res1_30_3 = fmul float %WEIGHT1_30_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2695 'fmul' 'add_res1_30_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2696 [2/4] (6.43ns)   --->   "%tmp_41_31_2 = fadd float %tmp_41_31_1, %add_res1_31_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2696 'fadd' 'tmp_41_31_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2697 [2/2] (8.41ns)   --->   "%add_res1_31_3 = fmul float %WEIGHT1_31_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2697 'fmul' 'add_res1_31_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2698 [2/4] (6.43ns)   --->   "%tmp_41_32_2 = fadd float %tmp_41_32_1, %add_res1_32_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2698 'fadd' 'tmp_41_32_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2699 [2/2] (8.41ns)   --->   "%add_res1_32_3 = fmul float %WEIGHT1_32_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2699 'fmul' 'add_res1_32_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2700 [2/4] (6.43ns)   --->   "%tmp_41_33_2 = fadd float %tmp_41_33_1, %add_res1_33_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2700 'fadd' 'tmp_41_33_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2701 [2/2] (8.41ns)   --->   "%add_res1_33_3 = fmul float %WEIGHT1_33_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2701 'fmul' 'add_res1_33_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2702 [2/4] (6.43ns)   --->   "%tmp_41_34_2 = fadd float %tmp_41_34_1, %add_res1_34_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2702 'fadd' 'tmp_41_34_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2703 [2/2] (8.41ns)   --->   "%add_res1_34_3 = fmul float %WEIGHT1_34_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2703 'fmul' 'add_res1_34_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2704 [2/4] (6.43ns)   --->   "%tmp_41_35_2 = fadd float %tmp_41_35_1, %add_res1_35_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2704 'fadd' 'tmp_41_35_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2705 [2/2] (8.41ns)   --->   "%add_res1_35_3 = fmul float %WEIGHT1_35_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2705 'fmul' 'add_res1_35_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2706 [2/4] (6.43ns)   --->   "%tmp_41_36_2 = fadd float %tmp_41_36_1, %add_res1_36_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2706 'fadd' 'tmp_41_36_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2707 [2/2] (8.41ns)   --->   "%add_res1_36_3 = fmul float %WEIGHT1_36_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2707 'fmul' 'add_res1_36_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2708 [2/4] (6.43ns)   --->   "%tmp_41_37_2 = fadd float %tmp_41_37_1, %add_res1_37_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2708 'fadd' 'tmp_41_37_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2709 [2/2] (8.41ns)   --->   "%add_res1_37_3 = fmul float %WEIGHT1_37_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2709 'fmul' 'add_res1_37_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2710 [2/4] (6.43ns)   --->   "%tmp_41_38_2 = fadd float %tmp_41_38_1, %add_res1_38_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2710 'fadd' 'tmp_41_38_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2711 [2/2] (8.41ns)   --->   "%add_res1_38_3 = fmul float %WEIGHT1_38_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2711 'fmul' 'add_res1_38_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2712 [2/4] (6.43ns)   --->   "%tmp_41_39_2 = fadd float %tmp_41_39_1, %add_res1_39_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2712 'fadd' 'tmp_41_39_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2713 [2/2] (8.41ns)   --->   "%add_res1_39_3 = fmul float %WEIGHT1_39_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2713 'fmul' 'add_res1_39_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2714 [2/4] (6.43ns)   --->   "%tmp_41_40_2 = fadd float %tmp_41_40_1, %add_res1_40_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2714 'fadd' 'tmp_41_40_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2715 [2/2] (8.41ns)   --->   "%add_res1_40_3 = fmul float %WEIGHT1_40_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2715 'fmul' 'add_res1_40_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2716 [2/4] (6.43ns)   --->   "%tmp_41_41_2 = fadd float %tmp_41_41_1, %add_res1_41_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2716 'fadd' 'tmp_41_41_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2717 [2/2] (8.41ns)   --->   "%add_res1_41_3 = fmul float %WEIGHT1_41_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2717 'fmul' 'add_res1_41_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2718 [2/4] (6.43ns)   --->   "%tmp_41_42_2 = fadd float %tmp_41_42_1, %add_res1_42_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2718 'fadd' 'tmp_41_42_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2719 [2/2] (8.41ns)   --->   "%add_res1_42_3 = fmul float %WEIGHT1_42_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2719 'fmul' 'add_res1_42_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2720 [2/4] (6.43ns)   --->   "%tmp_41_43_2 = fadd float %tmp_41_43_1, %add_res1_43_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2720 'fadd' 'tmp_41_43_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2721 [2/2] (8.41ns)   --->   "%add_res1_43_3 = fmul float %WEIGHT1_43_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2721 'fmul' 'add_res1_43_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2722 [2/4] (6.43ns)   --->   "%tmp_41_44_2 = fadd float %tmp_41_44_1, %add_res1_44_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2722 'fadd' 'tmp_41_44_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2723 [2/2] (8.41ns)   --->   "%add_res1_44_3 = fmul float %WEIGHT1_44_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2723 'fmul' 'add_res1_44_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2724 [2/4] (6.43ns)   --->   "%tmp_41_45_2 = fadd float %tmp_41_45_1, %add_res1_45_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2724 'fadd' 'tmp_41_45_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2725 [2/2] (8.41ns)   --->   "%add_res1_45_3 = fmul float %WEIGHT1_45_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2725 'fmul' 'add_res1_45_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2726 [2/4] (6.43ns)   --->   "%tmp_41_46_2 = fadd float %tmp_41_46_1, %add_res1_46_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2726 'fadd' 'tmp_41_46_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2727 [2/2] (8.41ns)   --->   "%add_res1_46_3 = fmul float %WEIGHT1_46_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2727 'fmul' 'add_res1_46_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2728 [2/4] (6.43ns)   --->   "%tmp_41_47_2 = fadd float %tmp_41_47_1, %add_res1_47_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2728 'fadd' 'tmp_41_47_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2729 [2/2] (8.41ns)   --->   "%add_res1_47_3 = fmul float %WEIGHT1_47_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2729 'fmul' 'add_res1_47_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2730 [2/4] (6.43ns)   --->   "%tmp_41_48_2 = fadd float %tmp_41_48_1, %add_res1_48_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2730 'fadd' 'tmp_41_48_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2731 [2/2] (8.41ns)   --->   "%add_res1_48_3 = fmul float %WEIGHT1_48_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2731 'fmul' 'add_res1_48_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2732 [2/4] (6.43ns)   --->   "%tmp_41_49_2 = fadd float %tmp_41_49_1, %add_res1_49_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2732 'fadd' 'tmp_41_49_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2733 [2/2] (8.41ns)   --->   "%add_res1_49_3 = fmul float %WEIGHT1_49_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2733 'fmul' 'add_res1_49_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2734 [2/4] (6.43ns)   --->   "%tmp_41_50_2 = fadd float %tmp_41_50_1, %add_res1_50_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2734 'fadd' 'tmp_41_50_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2735 [2/2] (8.41ns)   --->   "%add_res1_50_3 = fmul float %WEIGHT1_50_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2735 'fmul' 'add_res1_50_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2736 [2/4] (6.43ns)   --->   "%tmp_41_51_2 = fadd float %tmp_41_51_1, %add_res1_51_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2736 'fadd' 'tmp_41_51_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2737 [2/2] (8.41ns)   --->   "%add_res1_51_3 = fmul float %WEIGHT1_51_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2737 'fmul' 'add_res1_51_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2738 [2/4] (6.43ns)   --->   "%tmp_41_52_2 = fadd float %tmp_41_52_1, %add_res1_52_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2738 'fadd' 'tmp_41_52_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2739 [2/2] (8.41ns)   --->   "%add_res1_52_3 = fmul float %WEIGHT1_52_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2739 'fmul' 'add_res1_52_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2740 [2/4] (6.43ns)   --->   "%tmp_41_53_2 = fadd float %tmp_41_53_1, %add_res1_53_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2740 'fadd' 'tmp_41_53_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2741 [2/2] (8.41ns)   --->   "%add_res1_53_3 = fmul float %WEIGHT1_53_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2741 'fmul' 'add_res1_53_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2742 [2/4] (6.43ns)   --->   "%tmp_41_54_2 = fadd float %tmp_41_54_1, %add_res1_54_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2742 'fadd' 'tmp_41_54_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2743 [2/2] (8.41ns)   --->   "%add_res1_54_3 = fmul float %WEIGHT1_54_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2743 'fmul' 'add_res1_54_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2744 [2/4] (6.43ns)   --->   "%tmp_41_55_2 = fadd float %tmp_41_55_1, %add_res1_55_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2744 'fadd' 'tmp_41_55_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2745 [2/2] (8.41ns)   --->   "%add_res1_55_3 = fmul float %WEIGHT1_55_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2745 'fmul' 'add_res1_55_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2746 [2/4] (6.43ns)   --->   "%tmp_41_56_2 = fadd float %tmp_41_56_1, %add_res1_56_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2746 'fadd' 'tmp_41_56_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2747 [2/2] (8.41ns)   --->   "%add_res1_56_3 = fmul float %WEIGHT1_56_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2747 'fmul' 'add_res1_56_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2748 [2/4] (6.43ns)   --->   "%tmp_41_57_2 = fadd float %tmp_41_57_1, %add_res1_57_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2748 'fadd' 'tmp_41_57_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2749 [2/2] (8.41ns)   --->   "%add_res1_57_3 = fmul float %WEIGHT1_57_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2749 'fmul' 'add_res1_57_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2750 [2/4] (6.43ns)   --->   "%tmp_41_58_2 = fadd float %tmp_41_58_1, %add_res1_58_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2750 'fadd' 'tmp_41_58_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2751 [2/2] (8.41ns)   --->   "%add_res1_58_3 = fmul float %WEIGHT1_58_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2751 'fmul' 'add_res1_58_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2752 [2/4] (6.43ns)   --->   "%tmp_41_59_2 = fadd float %tmp_41_59_1, %add_res1_59_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2752 'fadd' 'tmp_41_59_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2753 [2/2] (8.41ns)   --->   "%add_res1_59_3 = fmul float %WEIGHT1_59_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2753 'fmul' 'add_res1_59_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2754 [2/4] (6.43ns)   --->   "%tmp_41_60_2 = fadd float %tmp_41_60_1, %add_res1_60_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2754 'fadd' 'tmp_41_60_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2755 [2/2] (8.41ns)   --->   "%add_res1_60_3 = fmul float %WEIGHT1_60_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2755 'fmul' 'add_res1_60_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2756 [2/4] (6.43ns)   --->   "%tmp_41_61_2 = fadd float %tmp_41_61_1, %add_res1_61_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2756 'fadd' 'tmp_41_61_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2757 [2/2] (8.41ns)   --->   "%add_res1_61_3 = fmul float %WEIGHT1_61_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2757 'fmul' 'add_res1_61_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2758 [2/4] (6.43ns)   --->   "%tmp_41_62_2 = fadd float %tmp_41_62_1, %add_res1_62_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2758 'fadd' 'tmp_41_62_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2759 [2/2] (8.41ns)   --->   "%add_res1_62_3 = fmul float %WEIGHT1_62_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2759 'fmul' 'add_res1_62_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2760 [2/4] (6.43ns)   --->   "%tmp_41_63_2 = fadd float %tmp_41_63_1, %add_res1_63_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2760 'fadd' 'tmp_41_63_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2761 [2/2] (8.41ns)   --->   "%add_res1_63_3 = fmul float %WEIGHT1_63_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2761 'fmul' 'add_res1_63_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.41>
ST_19 : Operation 2762 [1/4] (6.43ns)   --->   "%tmp_41_0_2 = fadd float %tmp_41_0_1, %add_res1_0_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2762 'fadd' 'tmp_41_0_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2763 [1/2] (8.41ns)   --->   "%add_res1_0_3 = fmul float %WEIGHT1_0_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2763 'fmul' 'add_res1_0_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2764 [1/4] (6.43ns)   --->   "%tmp_41_1_2 = fadd float %tmp_41_1_1, %add_res1_1_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2764 'fadd' 'tmp_41_1_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2765 [1/2] (8.41ns)   --->   "%add_res1_1_3 = fmul float %WEIGHT1_1_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2765 'fmul' 'add_res1_1_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2766 [1/4] (6.43ns)   --->   "%tmp_41_2_2 = fadd float %tmp_41_2_1, %add_res1_2_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2766 'fadd' 'tmp_41_2_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2767 [1/2] (8.41ns)   --->   "%add_res1_2_3 = fmul float %WEIGHT1_2_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2767 'fmul' 'add_res1_2_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2768 [1/4] (6.43ns)   --->   "%tmp_41_3_2 = fadd float %tmp_41_3_1, %add_res1_3_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2768 'fadd' 'tmp_41_3_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2769 [1/2] (8.41ns)   --->   "%add_res1_3_3 = fmul float %WEIGHT1_3_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2769 'fmul' 'add_res1_3_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2770 [1/4] (6.43ns)   --->   "%tmp_41_4_2 = fadd float %tmp_41_4_1, %add_res1_4_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2770 'fadd' 'tmp_41_4_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2771 [1/2] (8.41ns)   --->   "%add_res1_4_3 = fmul float %WEIGHT1_4_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2771 'fmul' 'add_res1_4_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2772 [1/4] (6.43ns)   --->   "%tmp_41_5_2 = fadd float %tmp_41_5_1, %add_res1_5_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2772 'fadd' 'tmp_41_5_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2773 [1/2] (8.41ns)   --->   "%add_res1_5_3 = fmul float %WEIGHT1_5_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2773 'fmul' 'add_res1_5_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2774 [1/4] (6.43ns)   --->   "%tmp_41_6_2 = fadd float %tmp_41_6_1, %add_res1_6_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2774 'fadd' 'tmp_41_6_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2775 [1/2] (8.41ns)   --->   "%add_res1_6_3 = fmul float %WEIGHT1_6_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2775 'fmul' 'add_res1_6_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2776 [1/4] (6.43ns)   --->   "%tmp_41_7_2 = fadd float %tmp_41_7_1, %add_res1_7_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2776 'fadd' 'tmp_41_7_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2777 [1/2] (8.41ns)   --->   "%add_res1_7_3 = fmul float %WEIGHT1_7_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2777 'fmul' 'add_res1_7_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2778 [1/4] (6.43ns)   --->   "%tmp_41_8_2 = fadd float %tmp_41_8_1, %add_res1_8_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2778 'fadd' 'tmp_41_8_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2779 [1/2] (8.41ns)   --->   "%add_res1_8_3 = fmul float %WEIGHT1_8_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2779 'fmul' 'add_res1_8_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2780 [1/4] (6.43ns)   --->   "%tmp_41_9_2 = fadd float %tmp_41_9_1, %add_res1_9_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2780 'fadd' 'tmp_41_9_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2781 [1/2] (8.41ns)   --->   "%add_res1_9_3 = fmul float %WEIGHT1_9_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2781 'fmul' 'add_res1_9_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2782 [1/4] (6.43ns)   --->   "%tmp_41_10_2 = fadd float %tmp_41_10_1, %add_res1_10_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2782 'fadd' 'tmp_41_10_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2783 [1/2] (8.41ns)   --->   "%add_res1_10_3 = fmul float %WEIGHT1_10_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2783 'fmul' 'add_res1_10_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2784 [1/4] (6.43ns)   --->   "%tmp_41_11_2 = fadd float %tmp_41_11_1, %add_res1_11_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2784 'fadd' 'tmp_41_11_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2785 [1/2] (8.41ns)   --->   "%add_res1_11_3 = fmul float %WEIGHT1_11_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2785 'fmul' 'add_res1_11_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2786 [1/4] (6.43ns)   --->   "%tmp_41_12_2 = fadd float %tmp_41_12_1, %add_res1_12_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2786 'fadd' 'tmp_41_12_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2787 [1/2] (8.41ns)   --->   "%add_res1_12_3 = fmul float %WEIGHT1_12_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2787 'fmul' 'add_res1_12_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2788 [1/4] (6.43ns)   --->   "%tmp_41_13_2 = fadd float %tmp_41_13_1, %add_res1_13_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2788 'fadd' 'tmp_41_13_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2789 [1/2] (8.41ns)   --->   "%add_res1_13_3 = fmul float %WEIGHT1_13_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2789 'fmul' 'add_res1_13_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2790 [1/4] (6.43ns)   --->   "%tmp_41_14_2 = fadd float %tmp_41_14_1, %add_res1_14_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2790 'fadd' 'tmp_41_14_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2791 [1/2] (8.41ns)   --->   "%add_res1_14_3 = fmul float %WEIGHT1_14_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2791 'fmul' 'add_res1_14_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2792 [1/4] (6.43ns)   --->   "%tmp_41_15_2 = fadd float %tmp_41_15_1, %add_res1_15_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2792 'fadd' 'tmp_41_15_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2793 [1/2] (8.41ns)   --->   "%add_res1_15_3 = fmul float %WEIGHT1_15_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2793 'fmul' 'add_res1_15_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2794 [1/4] (6.43ns)   --->   "%tmp_41_16_2 = fadd float %tmp_41_16_1, %add_res1_16_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2794 'fadd' 'tmp_41_16_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2795 [1/2] (8.41ns)   --->   "%add_res1_16_3 = fmul float %WEIGHT1_16_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2795 'fmul' 'add_res1_16_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2796 [1/4] (6.43ns)   --->   "%tmp_41_17_2 = fadd float %tmp_41_17_1, %add_res1_17_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2796 'fadd' 'tmp_41_17_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2797 [1/2] (8.41ns)   --->   "%add_res1_17_3 = fmul float %WEIGHT1_17_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2797 'fmul' 'add_res1_17_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2798 [1/4] (6.43ns)   --->   "%tmp_41_18_2 = fadd float %tmp_41_18_1, %add_res1_18_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2798 'fadd' 'tmp_41_18_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2799 [1/2] (8.41ns)   --->   "%add_res1_18_3 = fmul float %WEIGHT1_18_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2799 'fmul' 'add_res1_18_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2800 [1/4] (6.43ns)   --->   "%tmp_41_19_2 = fadd float %tmp_41_19_1, %add_res1_19_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2800 'fadd' 'tmp_41_19_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2801 [1/2] (8.41ns)   --->   "%add_res1_19_3 = fmul float %WEIGHT1_19_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2801 'fmul' 'add_res1_19_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2802 [1/4] (6.43ns)   --->   "%tmp_41_20_2 = fadd float %tmp_41_20_1, %add_res1_20_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2802 'fadd' 'tmp_41_20_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2803 [1/2] (8.41ns)   --->   "%add_res1_20_3 = fmul float %WEIGHT1_20_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2803 'fmul' 'add_res1_20_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2804 [1/4] (6.43ns)   --->   "%tmp_41_21_2 = fadd float %tmp_41_21_1, %add_res1_21_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2804 'fadd' 'tmp_41_21_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2805 [1/2] (8.41ns)   --->   "%add_res1_21_3 = fmul float %WEIGHT1_21_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2805 'fmul' 'add_res1_21_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2806 [1/4] (6.43ns)   --->   "%tmp_41_22_2 = fadd float %tmp_41_22_1, %add_res1_22_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2806 'fadd' 'tmp_41_22_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2807 [1/2] (8.41ns)   --->   "%add_res1_22_3 = fmul float %WEIGHT1_22_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2807 'fmul' 'add_res1_22_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2808 [1/4] (6.43ns)   --->   "%tmp_41_23_2 = fadd float %tmp_41_23_1, %add_res1_23_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2808 'fadd' 'tmp_41_23_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2809 [1/2] (8.41ns)   --->   "%add_res1_23_3 = fmul float %WEIGHT1_23_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2809 'fmul' 'add_res1_23_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2810 [1/4] (6.43ns)   --->   "%tmp_41_24_2 = fadd float %tmp_41_24_1, %add_res1_24_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2810 'fadd' 'tmp_41_24_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2811 [1/2] (8.41ns)   --->   "%add_res1_24_3 = fmul float %WEIGHT1_24_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2811 'fmul' 'add_res1_24_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2812 [1/4] (6.43ns)   --->   "%tmp_41_25_2 = fadd float %tmp_41_25_1, %add_res1_25_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2812 'fadd' 'tmp_41_25_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2813 [1/2] (8.41ns)   --->   "%add_res1_25_3 = fmul float %WEIGHT1_25_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2813 'fmul' 'add_res1_25_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2814 [1/4] (6.43ns)   --->   "%tmp_41_26_2 = fadd float %tmp_41_26_1, %add_res1_26_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2814 'fadd' 'tmp_41_26_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2815 [1/2] (8.41ns)   --->   "%add_res1_26_3 = fmul float %WEIGHT1_26_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2815 'fmul' 'add_res1_26_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2816 [1/4] (6.43ns)   --->   "%tmp_41_27_2 = fadd float %tmp_41_27_1, %add_res1_27_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2816 'fadd' 'tmp_41_27_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2817 [1/2] (8.41ns)   --->   "%add_res1_27_3 = fmul float %WEIGHT1_27_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2817 'fmul' 'add_res1_27_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2818 [1/4] (6.43ns)   --->   "%tmp_41_28_2 = fadd float %tmp_41_28_1, %add_res1_28_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2818 'fadd' 'tmp_41_28_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2819 [1/2] (8.41ns)   --->   "%add_res1_28_3 = fmul float %WEIGHT1_28_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2819 'fmul' 'add_res1_28_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2820 [1/4] (6.43ns)   --->   "%tmp_41_29_2 = fadd float %tmp_41_29_1, %add_res1_29_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2820 'fadd' 'tmp_41_29_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2821 [1/2] (8.41ns)   --->   "%add_res1_29_3 = fmul float %WEIGHT1_29_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2821 'fmul' 'add_res1_29_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2822 [1/4] (6.43ns)   --->   "%tmp_41_30_2 = fadd float %tmp_41_30_1, %add_res1_30_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2822 'fadd' 'tmp_41_30_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2823 [1/2] (8.41ns)   --->   "%add_res1_30_3 = fmul float %WEIGHT1_30_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2823 'fmul' 'add_res1_30_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2824 [1/4] (6.43ns)   --->   "%tmp_41_31_2 = fadd float %tmp_41_31_1, %add_res1_31_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2824 'fadd' 'tmp_41_31_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2825 [1/2] (8.41ns)   --->   "%add_res1_31_3 = fmul float %WEIGHT1_31_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2825 'fmul' 'add_res1_31_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2826 [1/4] (6.43ns)   --->   "%tmp_41_32_2 = fadd float %tmp_41_32_1, %add_res1_32_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2826 'fadd' 'tmp_41_32_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2827 [1/2] (8.41ns)   --->   "%add_res1_32_3 = fmul float %WEIGHT1_32_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2827 'fmul' 'add_res1_32_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2828 [1/4] (6.43ns)   --->   "%tmp_41_33_2 = fadd float %tmp_41_33_1, %add_res1_33_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2828 'fadd' 'tmp_41_33_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2829 [1/2] (8.41ns)   --->   "%add_res1_33_3 = fmul float %WEIGHT1_33_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2829 'fmul' 'add_res1_33_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2830 [1/4] (6.43ns)   --->   "%tmp_41_34_2 = fadd float %tmp_41_34_1, %add_res1_34_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2830 'fadd' 'tmp_41_34_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2831 [1/2] (8.41ns)   --->   "%add_res1_34_3 = fmul float %WEIGHT1_34_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2831 'fmul' 'add_res1_34_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2832 [1/4] (6.43ns)   --->   "%tmp_41_35_2 = fadd float %tmp_41_35_1, %add_res1_35_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2832 'fadd' 'tmp_41_35_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2833 [1/2] (8.41ns)   --->   "%add_res1_35_3 = fmul float %WEIGHT1_35_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2833 'fmul' 'add_res1_35_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2834 [1/4] (6.43ns)   --->   "%tmp_41_36_2 = fadd float %tmp_41_36_1, %add_res1_36_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2834 'fadd' 'tmp_41_36_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2835 [1/2] (8.41ns)   --->   "%add_res1_36_3 = fmul float %WEIGHT1_36_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2835 'fmul' 'add_res1_36_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2836 [1/4] (6.43ns)   --->   "%tmp_41_37_2 = fadd float %tmp_41_37_1, %add_res1_37_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2836 'fadd' 'tmp_41_37_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2837 [1/2] (8.41ns)   --->   "%add_res1_37_3 = fmul float %WEIGHT1_37_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2837 'fmul' 'add_res1_37_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2838 [1/4] (6.43ns)   --->   "%tmp_41_38_2 = fadd float %tmp_41_38_1, %add_res1_38_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2838 'fadd' 'tmp_41_38_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2839 [1/2] (8.41ns)   --->   "%add_res1_38_3 = fmul float %WEIGHT1_38_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2839 'fmul' 'add_res1_38_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2840 [1/4] (6.43ns)   --->   "%tmp_41_39_2 = fadd float %tmp_41_39_1, %add_res1_39_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2840 'fadd' 'tmp_41_39_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2841 [1/2] (8.41ns)   --->   "%add_res1_39_3 = fmul float %WEIGHT1_39_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2841 'fmul' 'add_res1_39_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2842 [1/4] (6.43ns)   --->   "%tmp_41_40_2 = fadd float %tmp_41_40_1, %add_res1_40_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2842 'fadd' 'tmp_41_40_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2843 [1/2] (8.41ns)   --->   "%add_res1_40_3 = fmul float %WEIGHT1_40_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2843 'fmul' 'add_res1_40_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2844 [1/4] (6.43ns)   --->   "%tmp_41_41_2 = fadd float %tmp_41_41_1, %add_res1_41_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2844 'fadd' 'tmp_41_41_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2845 [1/2] (8.41ns)   --->   "%add_res1_41_3 = fmul float %WEIGHT1_41_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2845 'fmul' 'add_res1_41_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2846 [1/4] (6.43ns)   --->   "%tmp_41_42_2 = fadd float %tmp_41_42_1, %add_res1_42_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2846 'fadd' 'tmp_41_42_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2847 [1/2] (8.41ns)   --->   "%add_res1_42_3 = fmul float %WEIGHT1_42_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2847 'fmul' 'add_res1_42_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2848 [1/4] (6.43ns)   --->   "%tmp_41_43_2 = fadd float %tmp_41_43_1, %add_res1_43_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2848 'fadd' 'tmp_41_43_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2849 [1/2] (8.41ns)   --->   "%add_res1_43_3 = fmul float %WEIGHT1_43_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2849 'fmul' 'add_res1_43_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2850 [1/4] (6.43ns)   --->   "%tmp_41_44_2 = fadd float %tmp_41_44_1, %add_res1_44_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2850 'fadd' 'tmp_41_44_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2851 [1/2] (8.41ns)   --->   "%add_res1_44_3 = fmul float %WEIGHT1_44_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2851 'fmul' 'add_res1_44_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2852 [1/4] (6.43ns)   --->   "%tmp_41_45_2 = fadd float %tmp_41_45_1, %add_res1_45_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2852 'fadd' 'tmp_41_45_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2853 [1/2] (8.41ns)   --->   "%add_res1_45_3 = fmul float %WEIGHT1_45_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2853 'fmul' 'add_res1_45_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2854 [1/4] (6.43ns)   --->   "%tmp_41_46_2 = fadd float %tmp_41_46_1, %add_res1_46_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2854 'fadd' 'tmp_41_46_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2855 [1/2] (8.41ns)   --->   "%add_res1_46_3 = fmul float %WEIGHT1_46_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2855 'fmul' 'add_res1_46_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2856 [1/4] (6.43ns)   --->   "%tmp_41_47_2 = fadd float %tmp_41_47_1, %add_res1_47_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2856 'fadd' 'tmp_41_47_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2857 [1/2] (8.41ns)   --->   "%add_res1_47_3 = fmul float %WEIGHT1_47_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2857 'fmul' 'add_res1_47_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2858 [1/4] (6.43ns)   --->   "%tmp_41_48_2 = fadd float %tmp_41_48_1, %add_res1_48_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2858 'fadd' 'tmp_41_48_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2859 [1/2] (8.41ns)   --->   "%add_res1_48_3 = fmul float %WEIGHT1_48_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2859 'fmul' 'add_res1_48_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2860 [1/4] (6.43ns)   --->   "%tmp_41_49_2 = fadd float %tmp_41_49_1, %add_res1_49_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2860 'fadd' 'tmp_41_49_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2861 [1/2] (8.41ns)   --->   "%add_res1_49_3 = fmul float %WEIGHT1_49_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2861 'fmul' 'add_res1_49_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2862 [1/4] (6.43ns)   --->   "%tmp_41_50_2 = fadd float %tmp_41_50_1, %add_res1_50_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2862 'fadd' 'tmp_41_50_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2863 [1/2] (8.41ns)   --->   "%add_res1_50_3 = fmul float %WEIGHT1_50_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2863 'fmul' 'add_res1_50_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2864 [1/4] (6.43ns)   --->   "%tmp_41_51_2 = fadd float %tmp_41_51_1, %add_res1_51_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2864 'fadd' 'tmp_41_51_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2865 [1/2] (8.41ns)   --->   "%add_res1_51_3 = fmul float %WEIGHT1_51_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2865 'fmul' 'add_res1_51_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2866 [1/4] (6.43ns)   --->   "%tmp_41_52_2 = fadd float %tmp_41_52_1, %add_res1_52_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2866 'fadd' 'tmp_41_52_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2867 [1/2] (8.41ns)   --->   "%add_res1_52_3 = fmul float %WEIGHT1_52_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2867 'fmul' 'add_res1_52_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2868 [1/4] (6.43ns)   --->   "%tmp_41_53_2 = fadd float %tmp_41_53_1, %add_res1_53_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2868 'fadd' 'tmp_41_53_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2869 [1/2] (8.41ns)   --->   "%add_res1_53_3 = fmul float %WEIGHT1_53_3_load, %IFM_3_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2869 'fmul' 'add_res1_53_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2870 [1/4] (6.43ns)   --->   "%tmp_41_54_2 = fadd float %tmp_41_54_1, %add_res1_54_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2870 'fadd' 'tmp_41_54_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2871 [1/2] (8.41ns)   --->   "%add_res1_54_3 = fmul float %WEIGHT1_54_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2871 'fmul' 'add_res1_54_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2872 [1/4] (6.43ns)   --->   "%tmp_41_55_2 = fadd float %tmp_41_55_1, %add_res1_55_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2872 'fadd' 'tmp_41_55_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2873 [1/2] (8.41ns)   --->   "%add_res1_55_3 = fmul float %WEIGHT1_55_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2873 'fmul' 'add_res1_55_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2874 [1/4] (6.43ns)   --->   "%tmp_41_56_2 = fadd float %tmp_41_56_1, %add_res1_56_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2874 'fadd' 'tmp_41_56_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2875 [1/2] (8.41ns)   --->   "%add_res1_56_3 = fmul float %WEIGHT1_56_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2875 'fmul' 'add_res1_56_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2876 [1/4] (6.43ns)   --->   "%tmp_41_57_2 = fadd float %tmp_41_57_1, %add_res1_57_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2876 'fadd' 'tmp_41_57_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2877 [1/2] (8.41ns)   --->   "%add_res1_57_3 = fmul float %WEIGHT1_57_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2877 'fmul' 'add_res1_57_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2878 [1/4] (6.43ns)   --->   "%tmp_41_58_2 = fadd float %tmp_41_58_1, %add_res1_58_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2878 'fadd' 'tmp_41_58_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2879 [1/2] (8.41ns)   --->   "%add_res1_58_3 = fmul float %WEIGHT1_58_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2879 'fmul' 'add_res1_58_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2880 [1/4] (6.43ns)   --->   "%tmp_41_59_2 = fadd float %tmp_41_59_1, %add_res1_59_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2880 'fadd' 'tmp_41_59_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2881 [1/2] (8.41ns)   --->   "%add_res1_59_3 = fmul float %WEIGHT1_59_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2881 'fmul' 'add_res1_59_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2882 [1/4] (6.43ns)   --->   "%tmp_41_60_2 = fadd float %tmp_41_60_1, %add_res1_60_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2882 'fadd' 'tmp_41_60_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2883 [1/2] (8.41ns)   --->   "%add_res1_60_3 = fmul float %WEIGHT1_60_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2883 'fmul' 'add_res1_60_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2884 [1/4] (6.43ns)   --->   "%tmp_41_61_2 = fadd float %tmp_41_61_1, %add_res1_61_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2884 'fadd' 'tmp_41_61_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2885 [1/2] (8.41ns)   --->   "%add_res1_61_3 = fmul float %WEIGHT1_61_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2885 'fmul' 'add_res1_61_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2886 [1/4] (6.43ns)   --->   "%tmp_41_62_2 = fadd float %tmp_41_62_1, %add_res1_62_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2886 'fadd' 'tmp_41_62_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2887 [1/2] (8.41ns)   --->   "%add_res1_62_3 = fmul float %WEIGHT1_62_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2887 'fmul' 'add_res1_62_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2888 [1/4] (6.43ns)   --->   "%tmp_41_63_2 = fadd float %tmp_41_63_1, %add_res1_63_2" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2888 'fadd' 'tmp_41_63_2' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2889 [1/2] (8.41ns)   --->   "%add_res1_63_3 = fmul float %WEIGHT1_63_3_load, %IFM_3_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2889 'fmul' 'add_res1_63_3' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 2890 [1/1] (0.00ns)   --->   "%WEIGHT1_0_4_addr = getelementptr [121 x float]* %WEIGHT1_0_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2890 'getelementptr' 'WEIGHT1_0_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2891 [1/1] (0.00ns)   --->   "%WEIGHT1_1_4_addr = getelementptr [121 x float]* %WEIGHT1_1_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2891 'getelementptr' 'WEIGHT1_1_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2892 [1/1] (0.00ns)   --->   "%WEIGHT1_2_4_addr = getelementptr [121 x float]* %WEIGHT1_2_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2892 'getelementptr' 'WEIGHT1_2_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2893 [1/1] (0.00ns)   --->   "%WEIGHT1_3_4_addr = getelementptr [121 x float]* %WEIGHT1_3_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2893 'getelementptr' 'WEIGHT1_3_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2894 [1/1] (0.00ns)   --->   "%WEIGHT1_4_4_addr = getelementptr [121 x float]* %WEIGHT1_4_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2894 'getelementptr' 'WEIGHT1_4_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2895 [1/1] (0.00ns)   --->   "%WEIGHT1_5_4_addr = getelementptr [121 x float]* %WEIGHT1_5_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2895 'getelementptr' 'WEIGHT1_5_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2896 [1/1] (0.00ns)   --->   "%WEIGHT1_6_4_addr = getelementptr [121 x float]* %WEIGHT1_6_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2896 'getelementptr' 'WEIGHT1_6_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2897 [1/1] (0.00ns)   --->   "%WEIGHT1_7_4_addr = getelementptr [121 x float]* %WEIGHT1_7_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2897 'getelementptr' 'WEIGHT1_7_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2898 [1/1] (0.00ns)   --->   "%WEIGHT1_8_4_addr = getelementptr [121 x float]* %WEIGHT1_8_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2898 'getelementptr' 'WEIGHT1_8_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2899 [1/1] (0.00ns)   --->   "%WEIGHT1_9_4_addr = getelementptr [121 x float]* %WEIGHT1_9_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2899 'getelementptr' 'WEIGHT1_9_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2900 [1/1] (0.00ns)   --->   "%WEIGHT1_10_4_addr = getelementptr [121 x float]* %WEIGHT1_10_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2900 'getelementptr' 'WEIGHT1_10_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2901 [1/1] (0.00ns)   --->   "%WEIGHT1_11_4_addr = getelementptr [121 x float]* %WEIGHT1_11_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2901 'getelementptr' 'WEIGHT1_11_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2902 [1/1] (0.00ns)   --->   "%WEIGHT1_12_4_addr = getelementptr [121 x float]* %WEIGHT1_12_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2902 'getelementptr' 'WEIGHT1_12_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2903 [1/1] (0.00ns)   --->   "%WEIGHT1_13_4_addr = getelementptr [121 x float]* %WEIGHT1_13_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2903 'getelementptr' 'WEIGHT1_13_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2904 [1/1] (0.00ns)   --->   "%WEIGHT1_14_4_addr = getelementptr [121 x float]* %WEIGHT1_14_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2904 'getelementptr' 'WEIGHT1_14_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2905 [1/1] (0.00ns)   --->   "%WEIGHT1_15_4_addr = getelementptr [121 x float]* %WEIGHT1_15_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2905 'getelementptr' 'WEIGHT1_15_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2906 [1/1] (0.00ns)   --->   "%WEIGHT1_16_4_addr = getelementptr [121 x float]* %WEIGHT1_16_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2906 'getelementptr' 'WEIGHT1_16_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2907 [1/1] (0.00ns)   --->   "%WEIGHT1_17_4_addr = getelementptr [121 x float]* %WEIGHT1_17_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2907 'getelementptr' 'WEIGHT1_17_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2908 [1/1] (0.00ns)   --->   "%WEIGHT1_18_4_addr = getelementptr [121 x float]* %WEIGHT1_18_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2908 'getelementptr' 'WEIGHT1_18_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2909 [1/1] (0.00ns)   --->   "%WEIGHT1_19_4_addr = getelementptr [121 x float]* %WEIGHT1_19_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2909 'getelementptr' 'WEIGHT1_19_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2910 [1/1] (0.00ns)   --->   "%WEIGHT1_20_4_addr = getelementptr [121 x float]* %WEIGHT1_20_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2910 'getelementptr' 'WEIGHT1_20_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2911 [1/1] (0.00ns)   --->   "%WEIGHT1_21_4_addr = getelementptr [121 x float]* %WEIGHT1_21_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2911 'getelementptr' 'WEIGHT1_21_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2912 [1/1] (0.00ns)   --->   "%WEIGHT1_22_4_addr = getelementptr [121 x float]* %WEIGHT1_22_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2912 'getelementptr' 'WEIGHT1_22_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2913 [1/1] (0.00ns)   --->   "%WEIGHT1_23_4_addr = getelementptr [121 x float]* %WEIGHT1_23_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2913 'getelementptr' 'WEIGHT1_23_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2914 [1/1] (0.00ns)   --->   "%WEIGHT1_24_4_addr = getelementptr [121 x float]* %WEIGHT1_24_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2914 'getelementptr' 'WEIGHT1_24_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2915 [1/1] (0.00ns)   --->   "%WEIGHT1_25_4_addr = getelementptr [121 x float]* %WEIGHT1_25_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2915 'getelementptr' 'WEIGHT1_25_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2916 [1/1] (0.00ns)   --->   "%WEIGHT1_26_4_addr = getelementptr [121 x float]* %WEIGHT1_26_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2916 'getelementptr' 'WEIGHT1_26_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2917 [1/1] (0.00ns)   --->   "%WEIGHT1_27_4_addr = getelementptr [121 x float]* %WEIGHT1_27_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2917 'getelementptr' 'WEIGHT1_27_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2918 [1/1] (0.00ns)   --->   "%WEIGHT1_28_4_addr = getelementptr [121 x float]* %WEIGHT1_28_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2918 'getelementptr' 'WEIGHT1_28_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2919 [1/1] (0.00ns)   --->   "%WEIGHT1_29_4_addr = getelementptr [121 x float]* %WEIGHT1_29_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2919 'getelementptr' 'WEIGHT1_29_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2920 [1/1] (0.00ns)   --->   "%WEIGHT1_30_4_addr = getelementptr [121 x float]* %WEIGHT1_30_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2920 'getelementptr' 'WEIGHT1_30_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2921 [1/1] (0.00ns)   --->   "%WEIGHT1_31_4_addr = getelementptr [121 x float]* %WEIGHT1_31_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2921 'getelementptr' 'WEIGHT1_31_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2922 [1/1] (0.00ns)   --->   "%WEIGHT1_32_4_addr = getelementptr [121 x float]* %WEIGHT1_32_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2922 'getelementptr' 'WEIGHT1_32_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2923 [1/1] (0.00ns)   --->   "%WEIGHT1_33_4_addr = getelementptr [121 x float]* %WEIGHT1_33_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2923 'getelementptr' 'WEIGHT1_33_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2924 [1/1] (0.00ns)   --->   "%WEIGHT1_34_4_addr = getelementptr [121 x float]* %WEIGHT1_34_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2924 'getelementptr' 'WEIGHT1_34_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2925 [1/1] (0.00ns)   --->   "%WEIGHT1_35_4_addr = getelementptr [121 x float]* %WEIGHT1_35_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2925 'getelementptr' 'WEIGHT1_35_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2926 [1/1] (0.00ns)   --->   "%WEIGHT1_36_4_addr = getelementptr [121 x float]* %WEIGHT1_36_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2926 'getelementptr' 'WEIGHT1_36_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2927 [1/1] (0.00ns)   --->   "%WEIGHT1_37_4_addr = getelementptr [121 x float]* %WEIGHT1_37_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2927 'getelementptr' 'WEIGHT1_37_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2928 [1/1] (0.00ns)   --->   "%WEIGHT1_38_4_addr = getelementptr [121 x float]* %WEIGHT1_38_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2928 'getelementptr' 'WEIGHT1_38_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2929 [1/1] (0.00ns)   --->   "%WEIGHT1_39_4_addr = getelementptr [121 x float]* %WEIGHT1_39_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2929 'getelementptr' 'WEIGHT1_39_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2930 [1/1] (0.00ns)   --->   "%WEIGHT1_40_4_addr = getelementptr [121 x float]* %WEIGHT1_40_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2930 'getelementptr' 'WEIGHT1_40_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2931 [1/1] (0.00ns)   --->   "%WEIGHT1_41_4_addr = getelementptr [121 x float]* %WEIGHT1_41_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2931 'getelementptr' 'WEIGHT1_41_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2932 [1/1] (0.00ns)   --->   "%WEIGHT1_42_4_addr = getelementptr [121 x float]* %WEIGHT1_42_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2932 'getelementptr' 'WEIGHT1_42_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2933 [1/1] (0.00ns)   --->   "%WEIGHT1_43_4_addr = getelementptr [121 x float]* %WEIGHT1_43_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2933 'getelementptr' 'WEIGHT1_43_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2934 [1/1] (0.00ns)   --->   "%WEIGHT1_44_4_addr = getelementptr [121 x float]* %WEIGHT1_44_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2934 'getelementptr' 'WEIGHT1_44_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2935 [1/1] (0.00ns)   --->   "%WEIGHT1_45_4_addr = getelementptr [121 x float]* %WEIGHT1_45_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2935 'getelementptr' 'WEIGHT1_45_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2936 [1/1] (0.00ns)   --->   "%WEIGHT1_46_4_addr = getelementptr [121 x float]* %WEIGHT1_46_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2936 'getelementptr' 'WEIGHT1_46_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2937 [1/1] (0.00ns)   --->   "%WEIGHT1_47_4_addr = getelementptr [121 x float]* %WEIGHT1_47_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2937 'getelementptr' 'WEIGHT1_47_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2938 [1/1] (0.00ns)   --->   "%WEIGHT1_48_4_addr = getelementptr [121 x float]* %WEIGHT1_48_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2938 'getelementptr' 'WEIGHT1_48_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2939 [1/1] (0.00ns)   --->   "%WEIGHT1_49_4_addr = getelementptr [121 x float]* %WEIGHT1_49_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2939 'getelementptr' 'WEIGHT1_49_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2940 [1/1] (0.00ns)   --->   "%WEIGHT1_50_4_addr = getelementptr [121 x float]* %WEIGHT1_50_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2940 'getelementptr' 'WEIGHT1_50_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2941 [1/1] (0.00ns)   --->   "%WEIGHT1_51_4_addr = getelementptr [121 x float]* %WEIGHT1_51_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2941 'getelementptr' 'WEIGHT1_51_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2942 [1/1] (0.00ns)   --->   "%WEIGHT1_52_4_addr = getelementptr [121 x float]* %WEIGHT1_52_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2942 'getelementptr' 'WEIGHT1_52_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2943 [1/1] (0.00ns)   --->   "%WEIGHT1_53_4_addr = getelementptr [121 x float]* %WEIGHT1_53_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2943 'getelementptr' 'WEIGHT1_53_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2944 [1/1] (0.00ns)   --->   "%WEIGHT1_54_4_addr = getelementptr [121 x float]* %WEIGHT1_54_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2944 'getelementptr' 'WEIGHT1_54_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2945 [1/1] (0.00ns)   --->   "%WEIGHT1_55_4_addr = getelementptr [121 x float]* %WEIGHT1_55_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2945 'getelementptr' 'WEIGHT1_55_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2946 [1/1] (0.00ns)   --->   "%WEIGHT1_56_4_addr = getelementptr [121 x float]* %WEIGHT1_56_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2946 'getelementptr' 'WEIGHT1_56_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2947 [1/1] (0.00ns)   --->   "%WEIGHT1_57_4_addr = getelementptr [121 x float]* %WEIGHT1_57_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2947 'getelementptr' 'WEIGHT1_57_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2948 [1/1] (0.00ns)   --->   "%WEIGHT1_58_4_addr = getelementptr [121 x float]* %WEIGHT1_58_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2948 'getelementptr' 'WEIGHT1_58_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2949 [1/1] (0.00ns)   --->   "%WEIGHT1_59_4_addr = getelementptr [121 x float]* %WEIGHT1_59_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2949 'getelementptr' 'WEIGHT1_59_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2950 [1/1] (0.00ns)   --->   "%WEIGHT1_60_4_addr = getelementptr [121 x float]* %WEIGHT1_60_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2950 'getelementptr' 'WEIGHT1_60_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2951 [1/1] (0.00ns)   --->   "%WEIGHT1_61_4_addr = getelementptr [121 x float]* %WEIGHT1_61_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2951 'getelementptr' 'WEIGHT1_61_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2952 [1/1] (0.00ns)   --->   "%WEIGHT1_62_4_addr = getelementptr [121 x float]* %WEIGHT1_62_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2952 'getelementptr' 'WEIGHT1_62_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2953 [1/1] (0.00ns)   --->   "%WEIGHT1_63_4_addr = getelementptr [121 x float]* %WEIGHT1_63_4, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2953 'getelementptr' 'WEIGHT1_63_4_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_20 : Operation 2954 [4/4] (6.43ns)   --->   "%tmp_41_0_3 = fadd float %tmp_41_0_2, %add_res1_0_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2954 'fadd' 'tmp_41_0_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2955 [2/2] (1.23ns)   --->   "%WEIGHT1_0_4_load = load float* %WEIGHT1_0_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2955 'load' 'WEIGHT1_0_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2956 [2/2] (1.23ns)   --->   "%IFM_4_load = load float* %IFM_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2956 'load' 'IFM_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_20 : Operation 2957 [4/4] (6.43ns)   --->   "%tmp_41_1_3 = fadd float %tmp_41_1_2, %add_res1_1_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2957 'fadd' 'tmp_41_1_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2958 [2/2] (1.23ns)   --->   "%WEIGHT1_1_4_load = load float* %WEIGHT1_1_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2958 'load' 'WEIGHT1_1_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2959 [4/4] (6.43ns)   --->   "%tmp_41_2_3 = fadd float %tmp_41_2_2, %add_res1_2_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2959 'fadd' 'tmp_41_2_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2960 [2/2] (1.23ns)   --->   "%WEIGHT1_2_4_load = load float* %WEIGHT1_2_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2960 'load' 'WEIGHT1_2_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2961 [4/4] (6.43ns)   --->   "%tmp_41_3_3 = fadd float %tmp_41_3_2, %add_res1_3_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2961 'fadd' 'tmp_41_3_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2962 [2/2] (1.23ns)   --->   "%WEIGHT1_3_4_load = load float* %WEIGHT1_3_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2962 'load' 'WEIGHT1_3_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2963 [4/4] (6.43ns)   --->   "%tmp_41_4_3 = fadd float %tmp_41_4_2, %add_res1_4_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2963 'fadd' 'tmp_41_4_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2964 [2/2] (1.23ns)   --->   "%WEIGHT1_4_4_load = load float* %WEIGHT1_4_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2964 'load' 'WEIGHT1_4_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2965 [4/4] (6.43ns)   --->   "%tmp_41_5_3 = fadd float %tmp_41_5_2, %add_res1_5_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2965 'fadd' 'tmp_41_5_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2966 [2/2] (1.23ns)   --->   "%WEIGHT1_5_4_load = load float* %WEIGHT1_5_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2966 'load' 'WEIGHT1_5_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2967 [4/4] (6.43ns)   --->   "%tmp_41_6_3 = fadd float %tmp_41_6_2, %add_res1_6_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2967 'fadd' 'tmp_41_6_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2968 [2/2] (1.23ns)   --->   "%WEIGHT1_6_4_load = load float* %WEIGHT1_6_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2968 'load' 'WEIGHT1_6_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2969 [4/4] (6.43ns)   --->   "%tmp_41_7_3 = fadd float %tmp_41_7_2, %add_res1_7_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2969 'fadd' 'tmp_41_7_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2970 [2/2] (1.23ns)   --->   "%WEIGHT1_7_4_load = load float* %WEIGHT1_7_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2970 'load' 'WEIGHT1_7_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2971 [4/4] (6.43ns)   --->   "%tmp_41_8_3 = fadd float %tmp_41_8_2, %add_res1_8_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2971 'fadd' 'tmp_41_8_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2972 [2/2] (1.23ns)   --->   "%WEIGHT1_8_4_load = load float* %WEIGHT1_8_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2972 'load' 'WEIGHT1_8_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2973 [4/4] (6.43ns)   --->   "%tmp_41_9_3 = fadd float %tmp_41_9_2, %add_res1_9_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2973 'fadd' 'tmp_41_9_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2974 [2/2] (1.23ns)   --->   "%WEIGHT1_9_4_load = load float* %WEIGHT1_9_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2974 'load' 'WEIGHT1_9_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2975 [4/4] (6.43ns)   --->   "%tmp_41_10_3 = fadd float %tmp_41_10_2, %add_res1_10_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2975 'fadd' 'tmp_41_10_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2976 [2/2] (1.23ns)   --->   "%WEIGHT1_10_4_load = load float* %WEIGHT1_10_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2976 'load' 'WEIGHT1_10_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2977 [4/4] (6.43ns)   --->   "%tmp_41_11_3 = fadd float %tmp_41_11_2, %add_res1_11_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2977 'fadd' 'tmp_41_11_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2978 [2/2] (1.23ns)   --->   "%WEIGHT1_11_4_load = load float* %WEIGHT1_11_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2978 'load' 'WEIGHT1_11_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2979 [4/4] (6.43ns)   --->   "%tmp_41_12_3 = fadd float %tmp_41_12_2, %add_res1_12_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2979 'fadd' 'tmp_41_12_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2980 [2/2] (1.23ns)   --->   "%WEIGHT1_12_4_load = load float* %WEIGHT1_12_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2980 'load' 'WEIGHT1_12_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2981 [4/4] (6.43ns)   --->   "%tmp_41_13_3 = fadd float %tmp_41_13_2, %add_res1_13_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2981 'fadd' 'tmp_41_13_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2982 [2/2] (1.23ns)   --->   "%WEIGHT1_13_4_load = load float* %WEIGHT1_13_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2982 'load' 'WEIGHT1_13_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2983 [4/4] (6.43ns)   --->   "%tmp_41_14_3 = fadd float %tmp_41_14_2, %add_res1_14_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2983 'fadd' 'tmp_41_14_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2984 [2/2] (1.23ns)   --->   "%WEIGHT1_14_4_load = load float* %WEIGHT1_14_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2984 'load' 'WEIGHT1_14_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2985 [4/4] (6.43ns)   --->   "%tmp_41_15_3 = fadd float %tmp_41_15_2, %add_res1_15_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2985 'fadd' 'tmp_41_15_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2986 [2/2] (1.23ns)   --->   "%WEIGHT1_15_4_load = load float* %WEIGHT1_15_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2986 'load' 'WEIGHT1_15_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2987 [4/4] (6.43ns)   --->   "%tmp_41_16_3 = fadd float %tmp_41_16_2, %add_res1_16_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2987 'fadd' 'tmp_41_16_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2988 [2/2] (1.23ns)   --->   "%WEIGHT1_16_4_load = load float* %WEIGHT1_16_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2988 'load' 'WEIGHT1_16_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2989 [4/4] (6.43ns)   --->   "%tmp_41_17_3 = fadd float %tmp_41_17_2, %add_res1_17_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2989 'fadd' 'tmp_41_17_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2990 [2/2] (1.23ns)   --->   "%WEIGHT1_17_4_load = load float* %WEIGHT1_17_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2990 'load' 'WEIGHT1_17_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2991 [4/4] (6.43ns)   --->   "%tmp_41_18_3 = fadd float %tmp_41_18_2, %add_res1_18_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2991 'fadd' 'tmp_41_18_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2992 [2/2] (1.23ns)   --->   "%WEIGHT1_18_4_load = load float* %WEIGHT1_18_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2992 'load' 'WEIGHT1_18_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2993 [4/4] (6.43ns)   --->   "%tmp_41_19_3 = fadd float %tmp_41_19_2, %add_res1_19_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2993 'fadd' 'tmp_41_19_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2994 [2/2] (1.23ns)   --->   "%WEIGHT1_19_4_load = load float* %WEIGHT1_19_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2994 'load' 'WEIGHT1_19_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2995 [4/4] (6.43ns)   --->   "%tmp_41_20_3 = fadd float %tmp_41_20_2, %add_res1_20_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2995 'fadd' 'tmp_41_20_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2996 [2/2] (1.23ns)   --->   "%WEIGHT1_20_4_load = load float* %WEIGHT1_20_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2996 'load' 'WEIGHT1_20_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2997 [4/4] (6.43ns)   --->   "%tmp_41_21_3 = fadd float %tmp_41_21_2, %add_res1_21_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2997 'fadd' 'tmp_41_21_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2998 [2/2] (1.23ns)   --->   "%WEIGHT1_21_4_load = load float* %WEIGHT1_21_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 2998 'load' 'WEIGHT1_21_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 2999 [4/4] (6.43ns)   --->   "%tmp_41_22_3 = fadd float %tmp_41_22_2, %add_res1_22_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 2999 'fadd' 'tmp_41_22_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3000 [2/2] (1.23ns)   --->   "%WEIGHT1_22_4_load = load float* %WEIGHT1_22_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3000 'load' 'WEIGHT1_22_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3001 [4/4] (6.43ns)   --->   "%tmp_41_23_3 = fadd float %tmp_41_23_2, %add_res1_23_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3001 'fadd' 'tmp_41_23_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3002 [2/2] (1.23ns)   --->   "%WEIGHT1_23_4_load = load float* %WEIGHT1_23_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3002 'load' 'WEIGHT1_23_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3003 [4/4] (6.43ns)   --->   "%tmp_41_24_3 = fadd float %tmp_41_24_2, %add_res1_24_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3003 'fadd' 'tmp_41_24_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3004 [2/2] (1.23ns)   --->   "%WEIGHT1_24_4_load = load float* %WEIGHT1_24_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3004 'load' 'WEIGHT1_24_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3005 [4/4] (6.43ns)   --->   "%tmp_41_25_3 = fadd float %tmp_41_25_2, %add_res1_25_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3005 'fadd' 'tmp_41_25_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3006 [2/2] (1.23ns)   --->   "%WEIGHT1_25_4_load = load float* %WEIGHT1_25_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3006 'load' 'WEIGHT1_25_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3007 [4/4] (6.43ns)   --->   "%tmp_41_26_3 = fadd float %tmp_41_26_2, %add_res1_26_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3007 'fadd' 'tmp_41_26_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3008 [2/2] (1.23ns)   --->   "%WEIGHT1_26_4_load = load float* %WEIGHT1_26_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3008 'load' 'WEIGHT1_26_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3009 [4/4] (6.43ns)   --->   "%tmp_41_27_3 = fadd float %tmp_41_27_2, %add_res1_27_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3009 'fadd' 'tmp_41_27_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3010 [2/2] (1.23ns)   --->   "%WEIGHT1_27_4_load = load float* %WEIGHT1_27_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3010 'load' 'WEIGHT1_27_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3011 [4/4] (6.43ns)   --->   "%tmp_41_28_3 = fadd float %tmp_41_28_2, %add_res1_28_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3011 'fadd' 'tmp_41_28_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3012 [2/2] (1.23ns)   --->   "%WEIGHT1_28_4_load = load float* %WEIGHT1_28_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3012 'load' 'WEIGHT1_28_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3013 [4/4] (6.43ns)   --->   "%tmp_41_29_3 = fadd float %tmp_41_29_2, %add_res1_29_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3013 'fadd' 'tmp_41_29_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3014 [2/2] (1.23ns)   --->   "%WEIGHT1_29_4_load = load float* %WEIGHT1_29_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3014 'load' 'WEIGHT1_29_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3015 [4/4] (6.43ns)   --->   "%tmp_41_30_3 = fadd float %tmp_41_30_2, %add_res1_30_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3015 'fadd' 'tmp_41_30_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3016 [2/2] (1.23ns)   --->   "%WEIGHT1_30_4_load = load float* %WEIGHT1_30_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3016 'load' 'WEIGHT1_30_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3017 [4/4] (6.43ns)   --->   "%tmp_41_31_3 = fadd float %tmp_41_31_2, %add_res1_31_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3017 'fadd' 'tmp_41_31_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3018 [2/2] (1.23ns)   --->   "%WEIGHT1_31_4_load = load float* %WEIGHT1_31_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3018 'load' 'WEIGHT1_31_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3019 [4/4] (6.43ns)   --->   "%tmp_41_32_3 = fadd float %tmp_41_32_2, %add_res1_32_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3019 'fadd' 'tmp_41_32_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3020 [2/2] (1.23ns)   --->   "%WEIGHT1_32_4_load = load float* %WEIGHT1_32_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3020 'load' 'WEIGHT1_32_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3021 [4/4] (6.43ns)   --->   "%tmp_41_33_3 = fadd float %tmp_41_33_2, %add_res1_33_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3021 'fadd' 'tmp_41_33_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3022 [2/2] (1.23ns)   --->   "%WEIGHT1_33_4_load = load float* %WEIGHT1_33_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3022 'load' 'WEIGHT1_33_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3023 [4/4] (6.43ns)   --->   "%tmp_41_34_3 = fadd float %tmp_41_34_2, %add_res1_34_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3023 'fadd' 'tmp_41_34_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3024 [2/2] (1.23ns)   --->   "%WEIGHT1_34_4_load = load float* %WEIGHT1_34_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3024 'load' 'WEIGHT1_34_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3025 [4/4] (6.43ns)   --->   "%tmp_41_35_3 = fadd float %tmp_41_35_2, %add_res1_35_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3025 'fadd' 'tmp_41_35_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3026 [2/2] (1.23ns)   --->   "%WEIGHT1_35_4_load = load float* %WEIGHT1_35_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3026 'load' 'WEIGHT1_35_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3027 [4/4] (6.43ns)   --->   "%tmp_41_36_3 = fadd float %tmp_41_36_2, %add_res1_36_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3027 'fadd' 'tmp_41_36_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3028 [2/2] (1.23ns)   --->   "%WEIGHT1_36_4_load = load float* %WEIGHT1_36_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3028 'load' 'WEIGHT1_36_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3029 [4/4] (6.43ns)   --->   "%tmp_41_37_3 = fadd float %tmp_41_37_2, %add_res1_37_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3029 'fadd' 'tmp_41_37_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3030 [2/2] (1.23ns)   --->   "%WEIGHT1_37_4_load = load float* %WEIGHT1_37_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3030 'load' 'WEIGHT1_37_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3031 [4/4] (6.43ns)   --->   "%tmp_41_38_3 = fadd float %tmp_41_38_2, %add_res1_38_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3031 'fadd' 'tmp_41_38_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3032 [2/2] (1.23ns)   --->   "%WEIGHT1_38_4_load = load float* %WEIGHT1_38_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3032 'load' 'WEIGHT1_38_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3033 [4/4] (6.43ns)   --->   "%tmp_41_39_3 = fadd float %tmp_41_39_2, %add_res1_39_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3033 'fadd' 'tmp_41_39_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3034 [2/2] (1.23ns)   --->   "%WEIGHT1_39_4_load = load float* %WEIGHT1_39_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3034 'load' 'WEIGHT1_39_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3035 [4/4] (6.43ns)   --->   "%tmp_41_40_3 = fadd float %tmp_41_40_2, %add_res1_40_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3035 'fadd' 'tmp_41_40_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3036 [2/2] (1.23ns)   --->   "%WEIGHT1_40_4_load = load float* %WEIGHT1_40_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3036 'load' 'WEIGHT1_40_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3037 [4/4] (6.43ns)   --->   "%tmp_41_41_3 = fadd float %tmp_41_41_2, %add_res1_41_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3037 'fadd' 'tmp_41_41_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3038 [2/2] (1.23ns)   --->   "%WEIGHT1_41_4_load = load float* %WEIGHT1_41_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3038 'load' 'WEIGHT1_41_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3039 [4/4] (6.43ns)   --->   "%tmp_41_42_3 = fadd float %tmp_41_42_2, %add_res1_42_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3039 'fadd' 'tmp_41_42_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3040 [2/2] (1.23ns)   --->   "%WEIGHT1_42_4_load = load float* %WEIGHT1_42_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3040 'load' 'WEIGHT1_42_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3041 [4/4] (6.43ns)   --->   "%tmp_41_43_3 = fadd float %tmp_41_43_2, %add_res1_43_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3041 'fadd' 'tmp_41_43_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3042 [2/2] (1.23ns)   --->   "%WEIGHT1_43_4_load = load float* %WEIGHT1_43_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3042 'load' 'WEIGHT1_43_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3043 [4/4] (6.43ns)   --->   "%tmp_41_44_3 = fadd float %tmp_41_44_2, %add_res1_44_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3043 'fadd' 'tmp_41_44_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3044 [2/2] (1.23ns)   --->   "%WEIGHT1_44_4_load = load float* %WEIGHT1_44_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3044 'load' 'WEIGHT1_44_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3045 [4/4] (6.43ns)   --->   "%tmp_41_45_3 = fadd float %tmp_41_45_2, %add_res1_45_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3045 'fadd' 'tmp_41_45_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3046 [2/2] (1.23ns)   --->   "%WEIGHT1_45_4_load = load float* %WEIGHT1_45_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3046 'load' 'WEIGHT1_45_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3047 [4/4] (6.43ns)   --->   "%tmp_41_46_3 = fadd float %tmp_41_46_2, %add_res1_46_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3047 'fadd' 'tmp_41_46_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3048 [2/2] (1.23ns)   --->   "%WEIGHT1_46_4_load = load float* %WEIGHT1_46_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3048 'load' 'WEIGHT1_46_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3049 [4/4] (6.43ns)   --->   "%tmp_41_47_3 = fadd float %tmp_41_47_2, %add_res1_47_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3049 'fadd' 'tmp_41_47_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3050 [2/2] (1.23ns)   --->   "%WEIGHT1_47_4_load = load float* %WEIGHT1_47_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3050 'load' 'WEIGHT1_47_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3051 [4/4] (6.43ns)   --->   "%tmp_41_48_3 = fadd float %tmp_41_48_2, %add_res1_48_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3051 'fadd' 'tmp_41_48_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3052 [2/2] (1.23ns)   --->   "%WEIGHT1_48_4_load = load float* %WEIGHT1_48_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3052 'load' 'WEIGHT1_48_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3053 [4/4] (6.43ns)   --->   "%tmp_41_49_3 = fadd float %tmp_41_49_2, %add_res1_49_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3053 'fadd' 'tmp_41_49_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3054 [2/2] (1.23ns)   --->   "%WEIGHT1_49_4_load = load float* %WEIGHT1_49_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3054 'load' 'WEIGHT1_49_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3055 [4/4] (6.43ns)   --->   "%tmp_41_50_3 = fadd float %tmp_41_50_2, %add_res1_50_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3055 'fadd' 'tmp_41_50_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3056 [2/2] (1.23ns)   --->   "%WEIGHT1_50_4_load = load float* %WEIGHT1_50_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3056 'load' 'WEIGHT1_50_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3057 [4/4] (6.43ns)   --->   "%tmp_41_51_3 = fadd float %tmp_41_51_2, %add_res1_51_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3057 'fadd' 'tmp_41_51_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3058 [2/2] (1.23ns)   --->   "%WEIGHT1_51_4_load = load float* %WEIGHT1_51_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3058 'load' 'WEIGHT1_51_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3059 [4/4] (6.43ns)   --->   "%tmp_41_52_3 = fadd float %tmp_41_52_2, %add_res1_52_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3059 'fadd' 'tmp_41_52_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3060 [2/2] (1.23ns)   --->   "%WEIGHT1_52_4_load = load float* %WEIGHT1_52_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3060 'load' 'WEIGHT1_52_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3061 [4/4] (6.43ns)   --->   "%tmp_41_53_3 = fadd float %tmp_41_53_2, %add_res1_53_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3061 'fadd' 'tmp_41_53_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3062 [2/2] (1.23ns)   --->   "%WEIGHT1_53_4_load = load float* %WEIGHT1_53_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3062 'load' 'WEIGHT1_53_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3063 [4/4] (6.43ns)   --->   "%tmp_41_54_3 = fadd float %tmp_41_54_2, %add_res1_54_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3063 'fadd' 'tmp_41_54_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3064 [2/2] (1.23ns)   --->   "%WEIGHT1_54_4_load = load float* %WEIGHT1_54_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3064 'load' 'WEIGHT1_54_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3065 [2/2] (1.23ns)   --->   "%IFM_4_load_1 = load float* %IFM_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3065 'load' 'IFM_4_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_20 : Operation 3066 [4/4] (6.43ns)   --->   "%tmp_41_55_3 = fadd float %tmp_41_55_2, %add_res1_55_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3066 'fadd' 'tmp_41_55_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3067 [2/2] (1.23ns)   --->   "%WEIGHT1_55_4_load = load float* %WEIGHT1_55_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3067 'load' 'WEIGHT1_55_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3068 [4/4] (6.43ns)   --->   "%tmp_41_56_3 = fadd float %tmp_41_56_2, %add_res1_56_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3068 'fadd' 'tmp_41_56_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3069 [2/2] (1.23ns)   --->   "%WEIGHT1_56_4_load = load float* %WEIGHT1_56_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3069 'load' 'WEIGHT1_56_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3070 [4/4] (6.43ns)   --->   "%tmp_41_57_3 = fadd float %tmp_41_57_2, %add_res1_57_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3070 'fadd' 'tmp_41_57_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3071 [2/2] (1.23ns)   --->   "%WEIGHT1_57_4_load = load float* %WEIGHT1_57_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3071 'load' 'WEIGHT1_57_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3072 [4/4] (6.43ns)   --->   "%tmp_41_58_3 = fadd float %tmp_41_58_2, %add_res1_58_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3072 'fadd' 'tmp_41_58_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3073 [2/2] (1.23ns)   --->   "%WEIGHT1_58_4_load = load float* %WEIGHT1_58_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3073 'load' 'WEIGHT1_58_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3074 [4/4] (6.43ns)   --->   "%tmp_41_59_3 = fadd float %tmp_41_59_2, %add_res1_59_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3074 'fadd' 'tmp_41_59_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3075 [2/2] (1.23ns)   --->   "%WEIGHT1_59_4_load = load float* %WEIGHT1_59_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3075 'load' 'WEIGHT1_59_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3076 [4/4] (6.43ns)   --->   "%tmp_41_60_3 = fadd float %tmp_41_60_2, %add_res1_60_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3076 'fadd' 'tmp_41_60_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3077 [2/2] (1.23ns)   --->   "%WEIGHT1_60_4_load = load float* %WEIGHT1_60_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3077 'load' 'WEIGHT1_60_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3078 [4/4] (6.43ns)   --->   "%tmp_41_61_3 = fadd float %tmp_41_61_2, %add_res1_61_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3078 'fadd' 'tmp_41_61_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3079 [2/2] (1.23ns)   --->   "%WEIGHT1_61_4_load = load float* %WEIGHT1_61_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3079 'load' 'WEIGHT1_61_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3080 [4/4] (6.43ns)   --->   "%tmp_41_62_3 = fadd float %tmp_41_62_2, %add_res1_62_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3080 'fadd' 'tmp_41_62_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3081 [2/2] (1.23ns)   --->   "%WEIGHT1_62_4_load = load float* %WEIGHT1_62_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3081 'load' 'WEIGHT1_62_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_20 : Operation 3082 [4/4] (6.43ns)   --->   "%tmp_41_63_3 = fadd float %tmp_41_63_2, %add_res1_63_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3082 'fadd' 'tmp_41_63_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3083 [2/2] (1.23ns)   --->   "%WEIGHT1_63_4_load = load float* %WEIGHT1_63_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3083 'load' 'WEIGHT1_63_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 3084 [3/4] (6.43ns)   --->   "%tmp_41_0_3 = fadd float %tmp_41_0_2, %add_res1_0_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3084 'fadd' 'tmp_41_0_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3085 [1/2] (1.23ns)   --->   "%WEIGHT1_0_4_load = load float* %WEIGHT1_0_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3085 'load' 'WEIGHT1_0_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3086 [1/2] (1.23ns)   --->   "%IFM_4_load = load float* %IFM_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3086 'load' 'IFM_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_21 : Operation 3087 [3/4] (6.43ns)   --->   "%tmp_41_1_3 = fadd float %tmp_41_1_2, %add_res1_1_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3087 'fadd' 'tmp_41_1_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3088 [1/2] (1.23ns)   --->   "%WEIGHT1_1_4_load = load float* %WEIGHT1_1_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3088 'load' 'WEIGHT1_1_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3089 [3/4] (6.43ns)   --->   "%tmp_41_2_3 = fadd float %tmp_41_2_2, %add_res1_2_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3089 'fadd' 'tmp_41_2_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3090 [1/2] (1.23ns)   --->   "%WEIGHT1_2_4_load = load float* %WEIGHT1_2_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3090 'load' 'WEIGHT1_2_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3091 [3/4] (6.43ns)   --->   "%tmp_41_3_3 = fadd float %tmp_41_3_2, %add_res1_3_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3091 'fadd' 'tmp_41_3_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3092 [1/2] (1.23ns)   --->   "%WEIGHT1_3_4_load = load float* %WEIGHT1_3_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3092 'load' 'WEIGHT1_3_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3093 [3/4] (6.43ns)   --->   "%tmp_41_4_3 = fadd float %tmp_41_4_2, %add_res1_4_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3093 'fadd' 'tmp_41_4_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3094 [1/2] (1.23ns)   --->   "%WEIGHT1_4_4_load = load float* %WEIGHT1_4_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3094 'load' 'WEIGHT1_4_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3095 [3/4] (6.43ns)   --->   "%tmp_41_5_3 = fadd float %tmp_41_5_2, %add_res1_5_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3095 'fadd' 'tmp_41_5_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3096 [1/2] (1.23ns)   --->   "%WEIGHT1_5_4_load = load float* %WEIGHT1_5_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3096 'load' 'WEIGHT1_5_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3097 [3/4] (6.43ns)   --->   "%tmp_41_6_3 = fadd float %tmp_41_6_2, %add_res1_6_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3097 'fadd' 'tmp_41_6_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3098 [1/2] (1.23ns)   --->   "%WEIGHT1_6_4_load = load float* %WEIGHT1_6_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3098 'load' 'WEIGHT1_6_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3099 [3/4] (6.43ns)   --->   "%tmp_41_7_3 = fadd float %tmp_41_7_2, %add_res1_7_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3099 'fadd' 'tmp_41_7_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3100 [1/2] (1.23ns)   --->   "%WEIGHT1_7_4_load = load float* %WEIGHT1_7_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3100 'load' 'WEIGHT1_7_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3101 [3/4] (6.43ns)   --->   "%tmp_41_8_3 = fadd float %tmp_41_8_2, %add_res1_8_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3101 'fadd' 'tmp_41_8_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3102 [1/2] (1.23ns)   --->   "%WEIGHT1_8_4_load = load float* %WEIGHT1_8_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3102 'load' 'WEIGHT1_8_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3103 [3/4] (6.43ns)   --->   "%tmp_41_9_3 = fadd float %tmp_41_9_2, %add_res1_9_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3103 'fadd' 'tmp_41_9_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3104 [1/2] (1.23ns)   --->   "%WEIGHT1_9_4_load = load float* %WEIGHT1_9_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3104 'load' 'WEIGHT1_9_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3105 [3/4] (6.43ns)   --->   "%tmp_41_10_3 = fadd float %tmp_41_10_2, %add_res1_10_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3105 'fadd' 'tmp_41_10_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3106 [1/2] (1.23ns)   --->   "%WEIGHT1_10_4_load = load float* %WEIGHT1_10_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3106 'load' 'WEIGHT1_10_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3107 [3/4] (6.43ns)   --->   "%tmp_41_11_3 = fadd float %tmp_41_11_2, %add_res1_11_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3107 'fadd' 'tmp_41_11_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3108 [1/2] (1.23ns)   --->   "%WEIGHT1_11_4_load = load float* %WEIGHT1_11_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3108 'load' 'WEIGHT1_11_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3109 [3/4] (6.43ns)   --->   "%tmp_41_12_3 = fadd float %tmp_41_12_2, %add_res1_12_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3109 'fadd' 'tmp_41_12_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3110 [1/2] (1.23ns)   --->   "%WEIGHT1_12_4_load = load float* %WEIGHT1_12_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3110 'load' 'WEIGHT1_12_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3111 [3/4] (6.43ns)   --->   "%tmp_41_13_3 = fadd float %tmp_41_13_2, %add_res1_13_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3111 'fadd' 'tmp_41_13_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3112 [1/2] (1.23ns)   --->   "%WEIGHT1_13_4_load = load float* %WEIGHT1_13_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3112 'load' 'WEIGHT1_13_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3113 [3/4] (6.43ns)   --->   "%tmp_41_14_3 = fadd float %tmp_41_14_2, %add_res1_14_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3113 'fadd' 'tmp_41_14_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3114 [1/2] (1.23ns)   --->   "%WEIGHT1_14_4_load = load float* %WEIGHT1_14_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3114 'load' 'WEIGHT1_14_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3115 [3/4] (6.43ns)   --->   "%tmp_41_15_3 = fadd float %tmp_41_15_2, %add_res1_15_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3115 'fadd' 'tmp_41_15_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3116 [1/2] (1.23ns)   --->   "%WEIGHT1_15_4_load = load float* %WEIGHT1_15_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3116 'load' 'WEIGHT1_15_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3117 [3/4] (6.43ns)   --->   "%tmp_41_16_3 = fadd float %tmp_41_16_2, %add_res1_16_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3117 'fadd' 'tmp_41_16_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3118 [1/2] (1.23ns)   --->   "%WEIGHT1_16_4_load = load float* %WEIGHT1_16_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3118 'load' 'WEIGHT1_16_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3119 [3/4] (6.43ns)   --->   "%tmp_41_17_3 = fadd float %tmp_41_17_2, %add_res1_17_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3119 'fadd' 'tmp_41_17_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3120 [1/2] (1.23ns)   --->   "%WEIGHT1_17_4_load = load float* %WEIGHT1_17_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3120 'load' 'WEIGHT1_17_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3121 [3/4] (6.43ns)   --->   "%tmp_41_18_3 = fadd float %tmp_41_18_2, %add_res1_18_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3121 'fadd' 'tmp_41_18_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3122 [1/2] (1.23ns)   --->   "%WEIGHT1_18_4_load = load float* %WEIGHT1_18_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3122 'load' 'WEIGHT1_18_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3123 [3/4] (6.43ns)   --->   "%tmp_41_19_3 = fadd float %tmp_41_19_2, %add_res1_19_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3123 'fadd' 'tmp_41_19_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3124 [1/2] (1.23ns)   --->   "%WEIGHT1_19_4_load = load float* %WEIGHT1_19_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3124 'load' 'WEIGHT1_19_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3125 [3/4] (6.43ns)   --->   "%tmp_41_20_3 = fadd float %tmp_41_20_2, %add_res1_20_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3125 'fadd' 'tmp_41_20_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3126 [1/2] (1.23ns)   --->   "%WEIGHT1_20_4_load = load float* %WEIGHT1_20_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3126 'load' 'WEIGHT1_20_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3127 [3/4] (6.43ns)   --->   "%tmp_41_21_3 = fadd float %tmp_41_21_2, %add_res1_21_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3127 'fadd' 'tmp_41_21_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3128 [1/2] (1.23ns)   --->   "%WEIGHT1_21_4_load = load float* %WEIGHT1_21_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3128 'load' 'WEIGHT1_21_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3129 [3/4] (6.43ns)   --->   "%tmp_41_22_3 = fadd float %tmp_41_22_2, %add_res1_22_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3129 'fadd' 'tmp_41_22_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3130 [1/2] (1.23ns)   --->   "%WEIGHT1_22_4_load = load float* %WEIGHT1_22_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3130 'load' 'WEIGHT1_22_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3131 [3/4] (6.43ns)   --->   "%tmp_41_23_3 = fadd float %tmp_41_23_2, %add_res1_23_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3131 'fadd' 'tmp_41_23_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3132 [1/2] (1.23ns)   --->   "%WEIGHT1_23_4_load = load float* %WEIGHT1_23_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3132 'load' 'WEIGHT1_23_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3133 [3/4] (6.43ns)   --->   "%tmp_41_24_3 = fadd float %tmp_41_24_2, %add_res1_24_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3133 'fadd' 'tmp_41_24_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3134 [1/2] (1.23ns)   --->   "%WEIGHT1_24_4_load = load float* %WEIGHT1_24_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3134 'load' 'WEIGHT1_24_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3135 [3/4] (6.43ns)   --->   "%tmp_41_25_3 = fadd float %tmp_41_25_2, %add_res1_25_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3135 'fadd' 'tmp_41_25_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3136 [1/2] (1.23ns)   --->   "%WEIGHT1_25_4_load = load float* %WEIGHT1_25_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3136 'load' 'WEIGHT1_25_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3137 [3/4] (6.43ns)   --->   "%tmp_41_26_3 = fadd float %tmp_41_26_2, %add_res1_26_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3137 'fadd' 'tmp_41_26_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3138 [1/2] (1.23ns)   --->   "%WEIGHT1_26_4_load = load float* %WEIGHT1_26_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3138 'load' 'WEIGHT1_26_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3139 [3/4] (6.43ns)   --->   "%tmp_41_27_3 = fadd float %tmp_41_27_2, %add_res1_27_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3139 'fadd' 'tmp_41_27_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3140 [1/2] (1.23ns)   --->   "%WEIGHT1_27_4_load = load float* %WEIGHT1_27_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3140 'load' 'WEIGHT1_27_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3141 [3/4] (6.43ns)   --->   "%tmp_41_28_3 = fadd float %tmp_41_28_2, %add_res1_28_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3141 'fadd' 'tmp_41_28_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3142 [1/2] (1.23ns)   --->   "%WEIGHT1_28_4_load = load float* %WEIGHT1_28_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3142 'load' 'WEIGHT1_28_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3143 [3/4] (6.43ns)   --->   "%tmp_41_29_3 = fadd float %tmp_41_29_2, %add_res1_29_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3143 'fadd' 'tmp_41_29_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3144 [1/2] (1.23ns)   --->   "%WEIGHT1_29_4_load = load float* %WEIGHT1_29_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3144 'load' 'WEIGHT1_29_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3145 [3/4] (6.43ns)   --->   "%tmp_41_30_3 = fadd float %tmp_41_30_2, %add_res1_30_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3145 'fadd' 'tmp_41_30_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3146 [1/2] (1.23ns)   --->   "%WEIGHT1_30_4_load = load float* %WEIGHT1_30_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3146 'load' 'WEIGHT1_30_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3147 [3/4] (6.43ns)   --->   "%tmp_41_31_3 = fadd float %tmp_41_31_2, %add_res1_31_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3147 'fadd' 'tmp_41_31_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3148 [1/2] (1.23ns)   --->   "%WEIGHT1_31_4_load = load float* %WEIGHT1_31_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3148 'load' 'WEIGHT1_31_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3149 [3/4] (6.43ns)   --->   "%tmp_41_32_3 = fadd float %tmp_41_32_2, %add_res1_32_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3149 'fadd' 'tmp_41_32_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3150 [1/2] (1.23ns)   --->   "%WEIGHT1_32_4_load = load float* %WEIGHT1_32_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3150 'load' 'WEIGHT1_32_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3151 [3/4] (6.43ns)   --->   "%tmp_41_33_3 = fadd float %tmp_41_33_2, %add_res1_33_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3151 'fadd' 'tmp_41_33_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3152 [1/2] (1.23ns)   --->   "%WEIGHT1_33_4_load = load float* %WEIGHT1_33_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3152 'load' 'WEIGHT1_33_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3153 [3/4] (6.43ns)   --->   "%tmp_41_34_3 = fadd float %tmp_41_34_2, %add_res1_34_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3153 'fadd' 'tmp_41_34_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3154 [1/2] (1.23ns)   --->   "%WEIGHT1_34_4_load = load float* %WEIGHT1_34_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3154 'load' 'WEIGHT1_34_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3155 [3/4] (6.43ns)   --->   "%tmp_41_35_3 = fadd float %tmp_41_35_2, %add_res1_35_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3155 'fadd' 'tmp_41_35_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3156 [1/2] (1.23ns)   --->   "%WEIGHT1_35_4_load = load float* %WEIGHT1_35_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3156 'load' 'WEIGHT1_35_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3157 [3/4] (6.43ns)   --->   "%tmp_41_36_3 = fadd float %tmp_41_36_2, %add_res1_36_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3157 'fadd' 'tmp_41_36_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3158 [1/2] (1.23ns)   --->   "%WEIGHT1_36_4_load = load float* %WEIGHT1_36_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3158 'load' 'WEIGHT1_36_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3159 [3/4] (6.43ns)   --->   "%tmp_41_37_3 = fadd float %tmp_41_37_2, %add_res1_37_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3159 'fadd' 'tmp_41_37_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3160 [1/2] (1.23ns)   --->   "%WEIGHT1_37_4_load = load float* %WEIGHT1_37_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3160 'load' 'WEIGHT1_37_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3161 [3/4] (6.43ns)   --->   "%tmp_41_38_3 = fadd float %tmp_41_38_2, %add_res1_38_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3161 'fadd' 'tmp_41_38_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3162 [1/2] (1.23ns)   --->   "%WEIGHT1_38_4_load = load float* %WEIGHT1_38_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3162 'load' 'WEIGHT1_38_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3163 [3/4] (6.43ns)   --->   "%tmp_41_39_3 = fadd float %tmp_41_39_2, %add_res1_39_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3163 'fadd' 'tmp_41_39_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3164 [1/2] (1.23ns)   --->   "%WEIGHT1_39_4_load = load float* %WEIGHT1_39_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3164 'load' 'WEIGHT1_39_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3165 [3/4] (6.43ns)   --->   "%tmp_41_40_3 = fadd float %tmp_41_40_2, %add_res1_40_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3165 'fadd' 'tmp_41_40_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3166 [1/2] (1.23ns)   --->   "%WEIGHT1_40_4_load = load float* %WEIGHT1_40_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3166 'load' 'WEIGHT1_40_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3167 [3/4] (6.43ns)   --->   "%tmp_41_41_3 = fadd float %tmp_41_41_2, %add_res1_41_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3167 'fadd' 'tmp_41_41_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3168 [1/2] (1.23ns)   --->   "%WEIGHT1_41_4_load = load float* %WEIGHT1_41_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3168 'load' 'WEIGHT1_41_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3169 [3/4] (6.43ns)   --->   "%tmp_41_42_3 = fadd float %tmp_41_42_2, %add_res1_42_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3169 'fadd' 'tmp_41_42_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3170 [1/2] (1.23ns)   --->   "%WEIGHT1_42_4_load = load float* %WEIGHT1_42_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3170 'load' 'WEIGHT1_42_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3171 [3/4] (6.43ns)   --->   "%tmp_41_43_3 = fadd float %tmp_41_43_2, %add_res1_43_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3171 'fadd' 'tmp_41_43_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3172 [1/2] (1.23ns)   --->   "%WEIGHT1_43_4_load = load float* %WEIGHT1_43_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3172 'load' 'WEIGHT1_43_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3173 [3/4] (6.43ns)   --->   "%tmp_41_44_3 = fadd float %tmp_41_44_2, %add_res1_44_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3173 'fadd' 'tmp_41_44_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3174 [1/2] (1.23ns)   --->   "%WEIGHT1_44_4_load = load float* %WEIGHT1_44_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3174 'load' 'WEIGHT1_44_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3175 [3/4] (6.43ns)   --->   "%tmp_41_45_3 = fadd float %tmp_41_45_2, %add_res1_45_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3175 'fadd' 'tmp_41_45_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3176 [1/2] (1.23ns)   --->   "%WEIGHT1_45_4_load = load float* %WEIGHT1_45_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3176 'load' 'WEIGHT1_45_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3177 [3/4] (6.43ns)   --->   "%tmp_41_46_3 = fadd float %tmp_41_46_2, %add_res1_46_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3177 'fadd' 'tmp_41_46_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3178 [1/2] (1.23ns)   --->   "%WEIGHT1_46_4_load = load float* %WEIGHT1_46_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3178 'load' 'WEIGHT1_46_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3179 [3/4] (6.43ns)   --->   "%tmp_41_47_3 = fadd float %tmp_41_47_2, %add_res1_47_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3179 'fadd' 'tmp_41_47_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3180 [1/2] (1.23ns)   --->   "%WEIGHT1_47_4_load = load float* %WEIGHT1_47_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3180 'load' 'WEIGHT1_47_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3181 [3/4] (6.43ns)   --->   "%tmp_41_48_3 = fadd float %tmp_41_48_2, %add_res1_48_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3181 'fadd' 'tmp_41_48_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3182 [1/2] (1.23ns)   --->   "%WEIGHT1_48_4_load = load float* %WEIGHT1_48_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3182 'load' 'WEIGHT1_48_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3183 [3/4] (6.43ns)   --->   "%tmp_41_49_3 = fadd float %tmp_41_49_2, %add_res1_49_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3183 'fadd' 'tmp_41_49_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3184 [1/2] (1.23ns)   --->   "%WEIGHT1_49_4_load = load float* %WEIGHT1_49_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3184 'load' 'WEIGHT1_49_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3185 [3/4] (6.43ns)   --->   "%tmp_41_50_3 = fadd float %tmp_41_50_2, %add_res1_50_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3185 'fadd' 'tmp_41_50_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3186 [1/2] (1.23ns)   --->   "%WEIGHT1_50_4_load = load float* %WEIGHT1_50_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3186 'load' 'WEIGHT1_50_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3187 [3/4] (6.43ns)   --->   "%tmp_41_51_3 = fadd float %tmp_41_51_2, %add_res1_51_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3187 'fadd' 'tmp_41_51_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3188 [1/2] (1.23ns)   --->   "%WEIGHT1_51_4_load = load float* %WEIGHT1_51_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3188 'load' 'WEIGHT1_51_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3189 [3/4] (6.43ns)   --->   "%tmp_41_52_3 = fadd float %tmp_41_52_2, %add_res1_52_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3189 'fadd' 'tmp_41_52_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3190 [1/2] (1.23ns)   --->   "%WEIGHT1_52_4_load = load float* %WEIGHT1_52_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3190 'load' 'WEIGHT1_52_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3191 [3/4] (6.43ns)   --->   "%tmp_41_53_3 = fadd float %tmp_41_53_2, %add_res1_53_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3191 'fadd' 'tmp_41_53_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3192 [1/2] (1.23ns)   --->   "%WEIGHT1_53_4_load = load float* %WEIGHT1_53_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3192 'load' 'WEIGHT1_53_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3193 [3/4] (6.43ns)   --->   "%tmp_41_54_3 = fadd float %tmp_41_54_2, %add_res1_54_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3193 'fadd' 'tmp_41_54_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3194 [1/2] (1.23ns)   --->   "%WEIGHT1_54_4_load = load float* %WEIGHT1_54_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3194 'load' 'WEIGHT1_54_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3195 [1/2] (1.23ns)   --->   "%IFM_4_load_1 = load float* %IFM_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3195 'load' 'IFM_4_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_21 : Operation 3196 [3/4] (6.43ns)   --->   "%tmp_41_55_3 = fadd float %tmp_41_55_2, %add_res1_55_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3196 'fadd' 'tmp_41_55_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3197 [1/2] (1.23ns)   --->   "%WEIGHT1_55_4_load = load float* %WEIGHT1_55_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3197 'load' 'WEIGHT1_55_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3198 [3/4] (6.43ns)   --->   "%tmp_41_56_3 = fadd float %tmp_41_56_2, %add_res1_56_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3198 'fadd' 'tmp_41_56_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3199 [1/2] (1.23ns)   --->   "%WEIGHT1_56_4_load = load float* %WEIGHT1_56_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3199 'load' 'WEIGHT1_56_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3200 [3/4] (6.43ns)   --->   "%tmp_41_57_3 = fadd float %tmp_41_57_2, %add_res1_57_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3200 'fadd' 'tmp_41_57_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3201 [1/2] (1.23ns)   --->   "%WEIGHT1_57_4_load = load float* %WEIGHT1_57_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3201 'load' 'WEIGHT1_57_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3202 [3/4] (6.43ns)   --->   "%tmp_41_58_3 = fadd float %tmp_41_58_2, %add_res1_58_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3202 'fadd' 'tmp_41_58_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3203 [1/2] (1.23ns)   --->   "%WEIGHT1_58_4_load = load float* %WEIGHT1_58_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3203 'load' 'WEIGHT1_58_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3204 [3/4] (6.43ns)   --->   "%tmp_41_59_3 = fadd float %tmp_41_59_2, %add_res1_59_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3204 'fadd' 'tmp_41_59_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3205 [1/2] (1.23ns)   --->   "%WEIGHT1_59_4_load = load float* %WEIGHT1_59_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3205 'load' 'WEIGHT1_59_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3206 [3/4] (6.43ns)   --->   "%tmp_41_60_3 = fadd float %tmp_41_60_2, %add_res1_60_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3206 'fadd' 'tmp_41_60_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3207 [1/2] (1.23ns)   --->   "%WEIGHT1_60_4_load = load float* %WEIGHT1_60_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3207 'load' 'WEIGHT1_60_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3208 [3/4] (6.43ns)   --->   "%tmp_41_61_3 = fadd float %tmp_41_61_2, %add_res1_61_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3208 'fadd' 'tmp_41_61_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3209 [1/2] (1.23ns)   --->   "%WEIGHT1_61_4_load = load float* %WEIGHT1_61_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3209 'load' 'WEIGHT1_61_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3210 [3/4] (6.43ns)   --->   "%tmp_41_62_3 = fadd float %tmp_41_62_2, %add_res1_62_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3210 'fadd' 'tmp_41_62_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3211 [1/2] (1.23ns)   --->   "%WEIGHT1_62_4_load = load float* %WEIGHT1_62_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3211 'load' 'WEIGHT1_62_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_21 : Operation 3212 [3/4] (6.43ns)   --->   "%tmp_41_63_3 = fadd float %tmp_41_63_2, %add_res1_63_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3212 'fadd' 'tmp_41_63_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3213 [1/2] (1.23ns)   --->   "%WEIGHT1_63_4_load = load float* %WEIGHT1_63_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3213 'load' 'WEIGHT1_63_4_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 22 <SV = 21> <Delay = 8.41>
ST_22 : Operation 3214 [2/4] (6.43ns)   --->   "%tmp_41_0_3 = fadd float %tmp_41_0_2, %add_res1_0_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3214 'fadd' 'tmp_41_0_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3215 [2/2] (8.41ns)   --->   "%add_res1_0_4 = fmul float %WEIGHT1_0_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3215 'fmul' 'add_res1_0_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3216 [2/4] (6.43ns)   --->   "%tmp_41_1_3 = fadd float %tmp_41_1_2, %add_res1_1_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3216 'fadd' 'tmp_41_1_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3217 [2/2] (8.41ns)   --->   "%add_res1_1_4 = fmul float %WEIGHT1_1_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3217 'fmul' 'add_res1_1_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3218 [2/4] (6.43ns)   --->   "%tmp_41_2_3 = fadd float %tmp_41_2_2, %add_res1_2_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3218 'fadd' 'tmp_41_2_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3219 [2/2] (8.41ns)   --->   "%add_res1_2_4 = fmul float %WEIGHT1_2_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3219 'fmul' 'add_res1_2_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3220 [2/4] (6.43ns)   --->   "%tmp_41_3_3 = fadd float %tmp_41_3_2, %add_res1_3_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3220 'fadd' 'tmp_41_3_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3221 [2/2] (8.41ns)   --->   "%add_res1_3_4 = fmul float %WEIGHT1_3_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3221 'fmul' 'add_res1_3_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3222 [2/4] (6.43ns)   --->   "%tmp_41_4_3 = fadd float %tmp_41_4_2, %add_res1_4_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3222 'fadd' 'tmp_41_4_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3223 [2/2] (8.41ns)   --->   "%add_res1_4_4 = fmul float %WEIGHT1_4_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3223 'fmul' 'add_res1_4_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3224 [2/4] (6.43ns)   --->   "%tmp_41_5_3 = fadd float %tmp_41_5_2, %add_res1_5_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3224 'fadd' 'tmp_41_5_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3225 [2/2] (8.41ns)   --->   "%add_res1_5_4 = fmul float %WEIGHT1_5_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3225 'fmul' 'add_res1_5_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3226 [2/4] (6.43ns)   --->   "%tmp_41_6_3 = fadd float %tmp_41_6_2, %add_res1_6_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3226 'fadd' 'tmp_41_6_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3227 [2/2] (8.41ns)   --->   "%add_res1_6_4 = fmul float %WEIGHT1_6_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3227 'fmul' 'add_res1_6_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3228 [2/4] (6.43ns)   --->   "%tmp_41_7_3 = fadd float %tmp_41_7_2, %add_res1_7_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3228 'fadd' 'tmp_41_7_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3229 [2/2] (8.41ns)   --->   "%add_res1_7_4 = fmul float %WEIGHT1_7_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3229 'fmul' 'add_res1_7_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3230 [2/4] (6.43ns)   --->   "%tmp_41_8_3 = fadd float %tmp_41_8_2, %add_res1_8_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3230 'fadd' 'tmp_41_8_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3231 [2/2] (8.41ns)   --->   "%add_res1_8_4 = fmul float %WEIGHT1_8_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3231 'fmul' 'add_res1_8_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3232 [2/4] (6.43ns)   --->   "%tmp_41_9_3 = fadd float %tmp_41_9_2, %add_res1_9_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3232 'fadd' 'tmp_41_9_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3233 [2/2] (8.41ns)   --->   "%add_res1_9_4 = fmul float %WEIGHT1_9_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3233 'fmul' 'add_res1_9_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3234 [2/4] (6.43ns)   --->   "%tmp_41_10_3 = fadd float %tmp_41_10_2, %add_res1_10_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3234 'fadd' 'tmp_41_10_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3235 [2/2] (8.41ns)   --->   "%add_res1_10_4 = fmul float %WEIGHT1_10_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3235 'fmul' 'add_res1_10_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3236 [2/4] (6.43ns)   --->   "%tmp_41_11_3 = fadd float %tmp_41_11_2, %add_res1_11_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3236 'fadd' 'tmp_41_11_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3237 [2/2] (8.41ns)   --->   "%add_res1_11_4 = fmul float %WEIGHT1_11_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3237 'fmul' 'add_res1_11_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3238 [2/4] (6.43ns)   --->   "%tmp_41_12_3 = fadd float %tmp_41_12_2, %add_res1_12_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3238 'fadd' 'tmp_41_12_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3239 [2/2] (8.41ns)   --->   "%add_res1_12_4 = fmul float %WEIGHT1_12_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3239 'fmul' 'add_res1_12_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3240 [2/4] (6.43ns)   --->   "%tmp_41_13_3 = fadd float %tmp_41_13_2, %add_res1_13_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3240 'fadd' 'tmp_41_13_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3241 [2/2] (8.41ns)   --->   "%add_res1_13_4 = fmul float %WEIGHT1_13_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3241 'fmul' 'add_res1_13_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3242 [2/4] (6.43ns)   --->   "%tmp_41_14_3 = fadd float %tmp_41_14_2, %add_res1_14_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3242 'fadd' 'tmp_41_14_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3243 [2/2] (8.41ns)   --->   "%add_res1_14_4 = fmul float %WEIGHT1_14_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3243 'fmul' 'add_res1_14_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3244 [2/4] (6.43ns)   --->   "%tmp_41_15_3 = fadd float %tmp_41_15_2, %add_res1_15_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3244 'fadd' 'tmp_41_15_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3245 [2/2] (8.41ns)   --->   "%add_res1_15_4 = fmul float %WEIGHT1_15_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3245 'fmul' 'add_res1_15_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3246 [2/4] (6.43ns)   --->   "%tmp_41_16_3 = fadd float %tmp_41_16_2, %add_res1_16_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3246 'fadd' 'tmp_41_16_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3247 [2/2] (8.41ns)   --->   "%add_res1_16_4 = fmul float %WEIGHT1_16_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3247 'fmul' 'add_res1_16_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3248 [2/4] (6.43ns)   --->   "%tmp_41_17_3 = fadd float %tmp_41_17_2, %add_res1_17_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3248 'fadd' 'tmp_41_17_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3249 [2/2] (8.41ns)   --->   "%add_res1_17_4 = fmul float %WEIGHT1_17_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3249 'fmul' 'add_res1_17_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3250 [2/4] (6.43ns)   --->   "%tmp_41_18_3 = fadd float %tmp_41_18_2, %add_res1_18_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3250 'fadd' 'tmp_41_18_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3251 [2/2] (8.41ns)   --->   "%add_res1_18_4 = fmul float %WEIGHT1_18_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3251 'fmul' 'add_res1_18_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3252 [2/4] (6.43ns)   --->   "%tmp_41_19_3 = fadd float %tmp_41_19_2, %add_res1_19_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3252 'fadd' 'tmp_41_19_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3253 [2/2] (8.41ns)   --->   "%add_res1_19_4 = fmul float %WEIGHT1_19_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3253 'fmul' 'add_res1_19_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3254 [2/4] (6.43ns)   --->   "%tmp_41_20_3 = fadd float %tmp_41_20_2, %add_res1_20_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3254 'fadd' 'tmp_41_20_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3255 [2/2] (8.41ns)   --->   "%add_res1_20_4 = fmul float %WEIGHT1_20_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3255 'fmul' 'add_res1_20_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3256 [2/4] (6.43ns)   --->   "%tmp_41_21_3 = fadd float %tmp_41_21_2, %add_res1_21_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3256 'fadd' 'tmp_41_21_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3257 [2/2] (8.41ns)   --->   "%add_res1_21_4 = fmul float %WEIGHT1_21_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3257 'fmul' 'add_res1_21_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3258 [2/4] (6.43ns)   --->   "%tmp_41_22_3 = fadd float %tmp_41_22_2, %add_res1_22_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3258 'fadd' 'tmp_41_22_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3259 [2/2] (8.41ns)   --->   "%add_res1_22_4 = fmul float %WEIGHT1_22_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3259 'fmul' 'add_res1_22_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3260 [2/4] (6.43ns)   --->   "%tmp_41_23_3 = fadd float %tmp_41_23_2, %add_res1_23_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3260 'fadd' 'tmp_41_23_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3261 [2/2] (8.41ns)   --->   "%add_res1_23_4 = fmul float %WEIGHT1_23_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3261 'fmul' 'add_res1_23_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3262 [2/4] (6.43ns)   --->   "%tmp_41_24_3 = fadd float %tmp_41_24_2, %add_res1_24_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3262 'fadd' 'tmp_41_24_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3263 [2/2] (8.41ns)   --->   "%add_res1_24_4 = fmul float %WEIGHT1_24_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3263 'fmul' 'add_res1_24_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3264 [2/4] (6.43ns)   --->   "%tmp_41_25_3 = fadd float %tmp_41_25_2, %add_res1_25_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3264 'fadd' 'tmp_41_25_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3265 [2/2] (8.41ns)   --->   "%add_res1_25_4 = fmul float %WEIGHT1_25_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3265 'fmul' 'add_res1_25_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3266 [2/4] (6.43ns)   --->   "%tmp_41_26_3 = fadd float %tmp_41_26_2, %add_res1_26_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3266 'fadd' 'tmp_41_26_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3267 [2/2] (8.41ns)   --->   "%add_res1_26_4 = fmul float %WEIGHT1_26_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3267 'fmul' 'add_res1_26_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3268 [2/4] (6.43ns)   --->   "%tmp_41_27_3 = fadd float %tmp_41_27_2, %add_res1_27_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3268 'fadd' 'tmp_41_27_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3269 [2/2] (8.41ns)   --->   "%add_res1_27_4 = fmul float %WEIGHT1_27_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3269 'fmul' 'add_res1_27_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3270 [2/4] (6.43ns)   --->   "%tmp_41_28_3 = fadd float %tmp_41_28_2, %add_res1_28_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3270 'fadd' 'tmp_41_28_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3271 [2/2] (8.41ns)   --->   "%add_res1_28_4 = fmul float %WEIGHT1_28_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3271 'fmul' 'add_res1_28_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3272 [2/4] (6.43ns)   --->   "%tmp_41_29_3 = fadd float %tmp_41_29_2, %add_res1_29_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3272 'fadd' 'tmp_41_29_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3273 [2/2] (8.41ns)   --->   "%add_res1_29_4 = fmul float %WEIGHT1_29_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3273 'fmul' 'add_res1_29_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3274 [2/4] (6.43ns)   --->   "%tmp_41_30_3 = fadd float %tmp_41_30_2, %add_res1_30_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3274 'fadd' 'tmp_41_30_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3275 [2/2] (8.41ns)   --->   "%add_res1_30_4 = fmul float %WEIGHT1_30_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3275 'fmul' 'add_res1_30_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3276 [2/4] (6.43ns)   --->   "%tmp_41_31_3 = fadd float %tmp_41_31_2, %add_res1_31_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3276 'fadd' 'tmp_41_31_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3277 [2/2] (8.41ns)   --->   "%add_res1_31_4 = fmul float %WEIGHT1_31_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3277 'fmul' 'add_res1_31_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3278 [2/4] (6.43ns)   --->   "%tmp_41_32_3 = fadd float %tmp_41_32_2, %add_res1_32_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3278 'fadd' 'tmp_41_32_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3279 [2/2] (8.41ns)   --->   "%add_res1_32_4 = fmul float %WEIGHT1_32_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3279 'fmul' 'add_res1_32_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3280 [2/4] (6.43ns)   --->   "%tmp_41_33_3 = fadd float %tmp_41_33_2, %add_res1_33_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3280 'fadd' 'tmp_41_33_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3281 [2/2] (8.41ns)   --->   "%add_res1_33_4 = fmul float %WEIGHT1_33_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3281 'fmul' 'add_res1_33_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3282 [2/4] (6.43ns)   --->   "%tmp_41_34_3 = fadd float %tmp_41_34_2, %add_res1_34_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3282 'fadd' 'tmp_41_34_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3283 [2/2] (8.41ns)   --->   "%add_res1_34_4 = fmul float %WEIGHT1_34_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3283 'fmul' 'add_res1_34_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3284 [2/4] (6.43ns)   --->   "%tmp_41_35_3 = fadd float %tmp_41_35_2, %add_res1_35_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3284 'fadd' 'tmp_41_35_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3285 [2/2] (8.41ns)   --->   "%add_res1_35_4 = fmul float %WEIGHT1_35_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3285 'fmul' 'add_res1_35_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3286 [2/4] (6.43ns)   --->   "%tmp_41_36_3 = fadd float %tmp_41_36_2, %add_res1_36_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3286 'fadd' 'tmp_41_36_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3287 [2/2] (8.41ns)   --->   "%add_res1_36_4 = fmul float %WEIGHT1_36_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3287 'fmul' 'add_res1_36_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3288 [2/4] (6.43ns)   --->   "%tmp_41_37_3 = fadd float %tmp_41_37_2, %add_res1_37_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3288 'fadd' 'tmp_41_37_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3289 [2/2] (8.41ns)   --->   "%add_res1_37_4 = fmul float %WEIGHT1_37_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3289 'fmul' 'add_res1_37_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3290 [2/4] (6.43ns)   --->   "%tmp_41_38_3 = fadd float %tmp_41_38_2, %add_res1_38_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3290 'fadd' 'tmp_41_38_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3291 [2/2] (8.41ns)   --->   "%add_res1_38_4 = fmul float %WEIGHT1_38_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3291 'fmul' 'add_res1_38_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3292 [2/4] (6.43ns)   --->   "%tmp_41_39_3 = fadd float %tmp_41_39_2, %add_res1_39_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3292 'fadd' 'tmp_41_39_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3293 [2/2] (8.41ns)   --->   "%add_res1_39_4 = fmul float %WEIGHT1_39_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3293 'fmul' 'add_res1_39_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3294 [2/4] (6.43ns)   --->   "%tmp_41_40_3 = fadd float %tmp_41_40_2, %add_res1_40_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3294 'fadd' 'tmp_41_40_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3295 [2/2] (8.41ns)   --->   "%add_res1_40_4 = fmul float %WEIGHT1_40_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3295 'fmul' 'add_res1_40_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3296 [2/4] (6.43ns)   --->   "%tmp_41_41_3 = fadd float %tmp_41_41_2, %add_res1_41_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3296 'fadd' 'tmp_41_41_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3297 [2/2] (8.41ns)   --->   "%add_res1_41_4 = fmul float %WEIGHT1_41_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3297 'fmul' 'add_res1_41_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3298 [2/4] (6.43ns)   --->   "%tmp_41_42_3 = fadd float %tmp_41_42_2, %add_res1_42_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3298 'fadd' 'tmp_41_42_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3299 [2/2] (8.41ns)   --->   "%add_res1_42_4 = fmul float %WEIGHT1_42_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3299 'fmul' 'add_res1_42_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3300 [2/4] (6.43ns)   --->   "%tmp_41_43_3 = fadd float %tmp_41_43_2, %add_res1_43_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3300 'fadd' 'tmp_41_43_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3301 [2/2] (8.41ns)   --->   "%add_res1_43_4 = fmul float %WEIGHT1_43_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3301 'fmul' 'add_res1_43_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3302 [2/4] (6.43ns)   --->   "%tmp_41_44_3 = fadd float %tmp_41_44_2, %add_res1_44_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3302 'fadd' 'tmp_41_44_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3303 [2/2] (8.41ns)   --->   "%add_res1_44_4 = fmul float %WEIGHT1_44_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3303 'fmul' 'add_res1_44_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3304 [2/4] (6.43ns)   --->   "%tmp_41_45_3 = fadd float %tmp_41_45_2, %add_res1_45_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3304 'fadd' 'tmp_41_45_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3305 [2/2] (8.41ns)   --->   "%add_res1_45_4 = fmul float %WEIGHT1_45_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3305 'fmul' 'add_res1_45_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3306 [2/4] (6.43ns)   --->   "%tmp_41_46_3 = fadd float %tmp_41_46_2, %add_res1_46_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3306 'fadd' 'tmp_41_46_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3307 [2/2] (8.41ns)   --->   "%add_res1_46_4 = fmul float %WEIGHT1_46_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3307 'fmul' 'add_res1_46_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3308 [2/4] (6.43ns)   --->   "%tmp_41_47_3 = fadd float %tmp_41_47_2, %add_res1_47_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3308 'fadd' 'tmp_41_47_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3309 [2/2] (8.41ns)   --->   "%add_res1_47_4 = fmul float %WEIGHT1_47_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3309 'fmul' 'add_res1_47_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3310 [2/4] (6.43ns)   --->   "%tmp_41_48_3 = fadd float %tmp_41_48_2, %add_res1_48_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3310 'fadd' 'tmp_41_48_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3311 [2/2] (8.41ns)   --->   "%add_res1_48_4 = fmul float %WEIGHT1_48_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3311 'fmul' 'add_res1_48_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3312 [2/4] (6.43ns)   --->   "%tmp_41_49_3 = fadd float %tmp_41_49_2, %add_res1_49_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3312 'fadd' 'tmp_41_49_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3313 [2/2] (8.41ns)   --->   "%add_res1_49_4 = fmul float %WEIGHT1_49_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3313 'fmul' 'add_res1_49_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3314 [2/4] (6.43ns)   --->   "%tmp_41_50_3 = fadd float %tmp_41_50_2, %add_res1_50_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3314 'fadd' 'tmp_41_50_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3315 [2/2] (8.41ns)   --->   "%add_res1_50_4 = fmul float %WEIGHT1_50_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3315 'fmul' 'add_res1_50_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3316 [2/4] (6.43ns)   --->   "%tmp_41_51_3 = fadd float %tmp_41_51_2, %add_res1_51_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3316 'fadd' 'tmp_41_51_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3317 [2/2] (8.41ns)   --->   "%add_res1_51_4 = fmul float %WEIGHT1_51_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3317 'fmul' 'add_res1_51_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3318 [2/4] (6.43ns)   --->   "%tmp_41_52_3 = fadd float %tmp_41_52_2, %add_res1_52_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3318 'fadd' 'tmp_41_52_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3319 [2/2] (8.41ns)   --->   "%add_res1_52_4 = fmul float %WEIGHT1_52_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3319 'fmul' 'add_res1_52_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3320 [2/4] (6.43ns)   --->   "%tmp_41_53_3 = fadd float %tmp_41_53_2, %add_res1_53_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3320 'fadd' 'tmp_41_53_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3321 [2/2] (8.41ns)   --->   "%add_res1_53_4 = fmul float %WEIGHT1_53_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3321 'fmul' 'add_res1_53_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3322 [2/4] (6.43ns)   --->   "%tmp_41_54_3 = fadd float %tmp_41_54_2, %add_res1_54_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3322 'fadd' 'tmp_41_54_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3323 [2/2] (8.41ns)   --->   "%add_res1_54_4 = fmul float %WEIGHT1_54_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3323 'fmul' 'add_res1_54_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3324 [2/4] (6.43ns)   --->   "%tmp_41_55_3 = fadd float %tmp_41_55_2, %add_res1_55_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3324 'fadd' 'tmp_41_55_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3325 [2/2] (8.41ns)   --->   "%add_res1_55_4 = fmul float %WEIGHT1_55_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3325 'fmul' 'add_res1_55_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3326 [2/4] (6.43ns)   --->   "%tmp_41_56_3 = fadd float %tmp_41_56_2, %add_res1_56_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3326 'fadd' 'tmp_41_56_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3327 [2/2] (8.41ns)   --->   "%add_res1_56_4 = fmul float %WEIGHT1_56_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3327 'fmul' 'add_res1_56_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3328 [2/4] (6.43ns)   --->   "%tmp_41_57_3 = fadd float %tmp_41_57_2, %add_res1_57_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3328 'fadd' 'tmp_41_57_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3329 [2/2] (8.41ns)   --->   "%add_res1_57_4 = fmul float %WEIGHT1_57_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3329 'fmul' 'add_res1_57_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3330 [2/4] (6.43ns)   --->   "%tmp_41_58_3 = fadd float %tmp_41_58_2, %add_res1_58_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3330 'fadd' 'tmp_41_58_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3331 [2/2] (8.41ns)   --->   "%add_res1_58_4 = fmul float %WEIGHT1_58_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3331 'fmul' 'add_res1_58_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3332 [2/4] (6.43ns)   --->   "%tmp_41_59_3 = fadd float %tmp_41_59_2, %add_res1_59_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3332 'fadd' 'tmp_41_59_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3333 [2/2] (8.41ns)   --->   "%add_res1_59_4 = fmul float %WEIGHT1_59_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3333 'fmul' 'add_res1_59_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3334 [2/4] (6.43ns)   --->   "%tmp_41_60_3 = fadd float %tmp_41_60_2, %add_res1_60_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3334 'fadd' 'tmp_41_60_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3335 [2/2] (8.41ns)   --->   "%add_res1_60_4 = fmul float %WEIGHT1_60_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3335 'fmul' 'add_res1_60_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3336 [2/4] (6.43ns)   --->   "%tmp_41_61_3 = fadd float %tmp_41_61_2, %add_res1_61_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3336 'fadd' 'tmp_41_61_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3337 [2/2] (8.41ns)   --->   "%add_res1_61_4 = fmul float %WEIGHT1_61_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3337 'fmul' 'add_res1_61_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3338 [2/4] (6.43ns)   --->   "%tmp_41_62_3 = fadd float %tmp_41_62_2, %add_res1_62_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3338 'fadd' 'tmp_41_62_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3339 [2/2] (8.41ns)   --->   "%add_res1_62_4 = fmul float %WEIGHT1_62_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3339 'fmul' 'add_res1_62_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3340 [2/4] (6.43ns)   --->   "%tmp_41_63_3 = fadd float %tmp_41_63_2, %add_res1_63_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3340 'fadd' 'tmp_41_63_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3341 [2/2] (8.41ns)   --->   "%add_res1_63_4 = fmul float %WEIGHT1_63_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3341 'fmul' 'add_res1_63_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.41>
ST_23 : Operation 3342 [1/4] (6.43ns)   --->   "%tmp_41_0_3 = fadd float %tmp_41_0_2, %add_res1_0_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3342 'fadd' 'tmp_41_0_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3343 [1/2] (8.41ns)   --->   "%add_res1_0_4 = fmul float %WEIGHT1_0_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3343 'fmul' 'add_res1_0_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3344 [1/4] (6.43ns)   --->   "%tmp_41_1_3 = fadd float %tmp_41_1_2, %add_res1_1_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3344 'fadd' 'tmp_41_1_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3345 [1/2] (8.41ns)   --->   "%add_res1_1_4 = fmul float %WEIGHT1_1_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3345 'fmul' 'add_res1_1_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3346 [1/4] (6.43ns)   --->   "%tmp_41_2_3 = fadd float %tmp_41_2_2, %add_res1_2_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3346 'fadd' 'tmp_41_2_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3347 [1/2] (8.41ns)   --->   "%add_res1_2_4 = fmul float %WEIGHT1_2_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3347 'fmul' 'add_res1_2_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3348 [1/4] (6.43ns)   --->   "%tmp_41_3_3 = fadd float %tmp_41_3_2, %add_res1_3_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3348 'fadd' 'tmp_41_3_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3349 [1/2] (8.41ns)   --->   "%add_res1_3_4 = fmul float %WEIGHT1_3_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3349 'fmul' 'add_res1_3_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3350 [1/4] (6.43ns)   --->   "%tmp_41_4_3 = fadd float %tmp_41_4_2, %add_res1_4_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3350 'fadd' 'tmp_41_4_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3351 [1/2] (8.41ns)   --->   "%add_res1_4_4 = fmul float %WEIGHT1_4_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3351 'fmul' 'add_res1_4_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3352 [1/4] (6.43ns)   --->   "%tmp_41_5_3 = fadd float %tmp_41_5_2, %add_res1_5_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3352 'fadd' 'tmp_41_5_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3353 [1/2] (8.41ns)   --->   "%add_res1_5_4 = fmul float %WEIGHT1_5_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3353 'fmul' 'add_res1_5_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3354 [1/4] (6.43ns)   --->   "%tmp_41_6_3 = fadd float %tmp_41_6_2, %add_res1_6_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3354 'fadd' 'tmp_41_6_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3355 [1/2] (8.41ns)   --->   "%add_res1_6_4 = fmul float %WEIGHT1_6_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3355 'fmul' 'add_res1_6_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3356 [1/4] (6.43ns)   --->   "%tmp_41_7_3 = fadd float %tmp_41_7_2, %add_res1_7_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3356 'fadd' 'tmp_41_7_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3357 [1/2] (8.41ns)   --->   "%add_res1_7_4 = fmul float %WEIGHT1_7_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3357 'fmul' 'add_res1_7_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3358 [1/4] (6.43ns)   --->   "%tmp_41_8_3 = fadd float %tmp_41_8_2, %add_res1_8_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3358 'fadd' 'tmp_41_8_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3359 [1/2] (8.41ns)   --->   "%add_res1_8_4 = fmul float %WEIGHT1_8_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3359 'fmul' 'add_res1_8_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3360 [1/4] (6.43ns)   --->   "%tmp_41_9_3 = fadd float %tmp_41_9_2, %add_res1_9_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3360 'fadd' 'tmp_41_9_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3361 [1/2] (8.41ns)   --->   "%add_res1_9_4 = fmul float %WEIGHT1_9_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3361 'fmul' 'add_res1_9_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3362 [1/4] (6.43ns)   --->   "%tmp_41_10_3 = fadd float %tmp_41_10_2, %add_res1_10_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3362 'fadd' 'tmp_41_10_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3363 [1/2] (8.41ns)   --->   "%add_res1_10_4 = fmul float %WEIGHT1_10_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3363 'fmul' 'add_res1_10_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3364 [1/4] (6.43ns)   --->   "%tmp_41_11_3 = fadd float %tmp_41_11_2, %add_res1_11_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3364 'fadd' 'tmp_41_11_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3365 [1/2] (8.41ns)   --->   "%add_res1_11_4 = fmul float %WEIGHT1_11_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3365 'fmul' 'add_res1_11_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3366 [1/4] (6.43ns)   --->   "%tmp_41_12_3 = fadd float %tmp_41_12_2, %add_res1_12_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3366 'fadd' 'tmp_41_12_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3367 [1/2] (8.41ns)   --->   "%add_res1_12_4 = fmul float %WEIGHT1_12_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3367 'fmul' 'add_res1_12_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3368 [1/4] (6.43ns)   --->   "%tmp_41_13_3 = fadd float %tmp_41_13_2, %add_res1_13_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3368 'fadd' 'tmp_41_13_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3369 [1/2] (8.41ns)   --->   "%add_res1_13_4 = fmul float %WEIGHT1_13_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3369 'fmul' 'add_res1_13_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3370 [1/4] (6.43ns)   --->   "%tmp_41_14_3 = fadd float %tmp_41_14_2, %add_res1_14_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3370 'fadd' 'tmp_41_14_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3371 [1/2] (8.41ns)   --->   "%add_res1_14_4 = fmul float %WEIGHT1_14_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3371 'fmul' 'add_res1_14_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3372 [1/4] (6.43ns)   --->   "%tmp_41_15_3 = fadd float %tmp_41_15_2, %add_res1_15_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3372 'fadd' 'tmp_41_15_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3373 [1/2] (8.41ns)   --->   "%add_res1_15_4 = fmul float %WEIGHT1_15_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3373 'fmul' 'add_res1_15_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3374 [1/4] (6.43ns)   --->   "%tmp_41_16_3 = fadd float %tmp_41_16_2, %add_res1_16_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3374 'fadd' 'tmp_41_16_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3375 [1/2] (8.41ns)   --->   "%add_res1_16_4 = fmul float %WEIGHT1_16_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3375 'fmul' 'add_res1_16_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3376 [1/4] (6.43ns)   --->   "%tmp_41_17_3 = fadd float %tmp_41_17_2, %add_res1_17_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3376 'fadd' 'tmp_41_17_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3377 [1/2] (8.41ns)   --->   "%add_res1_17_4 = fmul float %WEIGHT1_17_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3377 'fmul' 'add_res1_17_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3378 [1/4] (6.43ns)   --->   "%tmp_41_18_3 = fadd float %tmp_41_18_2, %add_res1_18_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3378 'fadd' 'tmp_41_18_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3379 [1/2] (8.41ns)   --->   "%add_res1_18_4 = fmul float %WEIGHT1_18_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3379 'fmul' 'add_res1_18_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3380 [1/4] (6.43ns)   --->   "%tmp_41_19_3 = fadd float %tmp_41_19_2, %add_res1_19_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3380 'fadd' 'tmp_41_19_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3381 [1/2] (8.41ns)   --->   "%add_res1_19_4 = fmul float %WEIGHT1_19_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3381 'fmul' 'add_res1_19_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3382 [1/4] (6.43ns)   --->   "%tmp_41_20_3 = fadd float %tmp_41_20_2, %add_res1_20_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3382 'fadd' 'tmp_41_20_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3383 [1/2] (8.41ns)   --->   "%add_res1_20_4 = fmul float %WEIGHT1_20_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3383 'fmul' 'add_res1_20_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3384 [1/4] (6.43ns)   --->   "%tmp_41_21_3 = fadd float %tmp_41_21_2, %add_res1_21_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3384 'fadd' 'tmp_41_21_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3385 [1/2] (8.41ns)   --->   "%add_res1_21_4 = fmul float %WEIGHT1_21_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3385 'fmul' 'add_res1_21_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3386 [1/4] (6.43ns)   --->   "%tmp_41_22_3 = fadd float %tmp_41_22_2, %add_res1_22_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3386 'fadd' 'tmp_41_22_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3387 [1/2] (8.41ns)   --->   "%add_res1_22_4 = fmul float %WEIGHT1_22_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3387 'fmul' 'add_res1_22_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3388 [1/4] (6.43ns)   --->   "%tmp_41_23_3 = fadd float %tmp_41_23_2, %add_res1_23_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3388 'fadd' 'tmp_41_23_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3389 [1/2] (8.41ns)   --->   "%add_res1_23_4 = fmul float %WEIGHT1_23_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3389 'fmul' 'add_res1_23_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3390 [1/4] (6.43ns)   --->   "%tmp_41_24_3 = fadd float %tmp_41_24_2, %add_res1_24_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3390 'fadd' 'tmp_41_24_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3391 [1/2] (8.41ns)   --->   "%add_res1_24_4 = fmul float %WEIGHT1_24_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3391 'fmul' 'add_res1_24_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3392 [1/4] (6.43ns)   --->   "%tmp_41_25_3 = fadd float %tmp_41_25_2, %add_res1_25_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3392 'fadd' 'tmp_41_25_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3393 [1/2] (8.41ns)   --->   "%add_res1_25_4 = fmul float %WEIGHT1_25_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3393 'fmul' 'add_res1_25_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3394 [1/4] (6.43ns)   --->   "%tmp_41_26_3 = fadd float %tmp_41_26_2, %add_res1_26_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3394 'fadd' 'tmp_41_26_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3395 [1/2] (8.41ns)   --->   "%add_res1_26_4 = fmul float %WEIGHT1_26_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3395 'fmul' 'add_res1_26_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3396 [1/4] (6.43ns)   --->   "%tmp_41_27_3 = fadd float %tmp_41_27_2, %add_res1_27_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3396 'fadd' 'tmp_41_27_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3397 [1/2] (8.41ns)   --->   "%add_res1_27_4 = fmul float %WEIGHT1_27_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3397 'fmul' 'add_res1_27_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3398 [1/4] (6.43ns)   --->   "%tmp_41_28_3 = fadd float %tmp_41_28_2, %add_res1_28_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3398 'fadd' 'tmp_41_28_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3399 [1/2] (8.41ns)   --->   "%add_res1_28_4 = fmul float %WEIGHT1_28_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3399 'fmul' 'add_res1_28_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3400 [1/4] (6.43ns)   --->   "%tmp_41_29_3 = fadd float %tmp_41_29_2, %add_res1_29_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3400 'fadd' 'tmp_41_29_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3401 [1/2] (8.41ns)   --->   "%add_res1_29_4 = fmul float %WEIGHT1_29_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3401 'fmul' 'add_res1_29_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3402 [1/4] (6.43ns)   --->   "%tmp_41_30_3 = fadd float %tmp_41_30_2, %add_res1_30_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3402 'fadd' 'tmp_41_30_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3403 [1/2] (8.41ns)   --->   "%add_res1_30_4 = fmul float %WEIGHT1_30_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3403 'fmul' 'add_res1_30_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3404 [1/4] (6.43ns)   --->   "%tmp_41_31_3 = fadd float %tmp_41_31_2, %add_res1_31_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3404 'fadd' 'tmp_41_31_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3405 [1/2] (8.41ns)   --->   "%add_res1_31_4 = fmul float %WEIGHT1_31_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3405 'fmul' 'add_res1_31_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3406 [1/4] (6.43ns)   --->   "%tmp_41_32_3 = fadd float %tmp_41_32_2, %add_res1_32_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3406 'fadd' 'tmp_41_32_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3407 [1/2] (8.41ns)   --->   "%add_res1_32_4 = fmul float %WEIGHT1_32_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3407 'fmul' 'add_res1_32_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3408 [1/4] (6.43ns)   --->   "%tmp_41_33_3 = fadd float %tmp_41_33_2, %add_res1_33_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3408 'fadd' 'tmp_41_33_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3409 [1/2] (8.41ns)   --->   "%add_res1_33_4 = fmul float %WEIGHT1_33_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3409 'fmul' 'add_res1_33_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3410 [1/4] (6.43ns)   --->   "%tmp_41_34_3 = fadd float %tmp_41_34_2, %add_res1_34_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3410 'fadd' 'tmp_41_34_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3411 [1/2] (8.41ns)   --->   "%add_res1_34_4 = fmul float %WEIGHT1_34_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3411 'fmul' 'add_res1_34_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3412 [1/4] (6.43ns)   --->   "%tmp_41_35_3 = fadd float %tmp_41_35_2, %add_res1_35_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3412 'fadd' 'tmp_41_35_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3413 [1/2] (8.41ns)   --->   "%add_res1_35_4 = fmul float %WEIGHT1_35_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3413 'fmul' 'add_res1_35_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3414 [1/4] (6.43ns)   --->   "%tmp_41_36_3 = fadd float %tmp_41_36_2, %add_res1_36_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3414 'fadd' 'tmp_41_36_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3415 [1/2] (8.41ns)   --->   "%add_res1_36_4 = fmul float %WEIGHT1_36_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3415 'fmul' 'add_res1_36_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3416 [1/4] (6.43ns)   --->   "%tmp_41_37_3 = fadd float %tmp_41_37_2, %add_res1_37_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3416 'fadd' 'tmp_41_37_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3417 [1/2] (8.41ns)   --->   "%add_res1_37_4 = fmul float %WEIGHT1_37_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3417 'fmul' 'add_res1_37_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3418 [1/4] (6.43ns)   --->   "%tmp_41_38_3 = fadd float %tmp_41_38_2, %add_res1_38_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3418 'fadd' 'tmp_41_38_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3419 [1/2] (8.41ns)   --->   "%add_res1_38_4 = fmul float %WEIGHT1_38_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3419 'fmul' 'add_res1_38_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3420 [1/4] (6.43ns)   --->   "%tmp_41_39_3 = fadd float %tmp_41_39_2, %add_res1_39_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3420 'fadd' 'tmp_41_39_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3421 [1/2] (8.41ns)   --->   "%add_res1_39_4 = fmul float %WEIGHT1_39_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3421 'fmul' 'add_res1_39_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3422 [1/4] (6.43ns)   --->   "%tmp_41_40_3 = fadd float %tmp_41_40_2, %add_res1_40_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3422 'fadd' 'tmp_41_40_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3423 [1/2] (8.41ns)   --->   "%add_res1_40_4 = fmul float %WEIGHT1_40_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3423 'fmul' 'add_res1_40_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3424 [1/4] (6.43ns)   --->   "%tmp_41_41_3 = fadd float %tmp_41_41_2, %add_res1_41_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3424 'fadd' 'tmp_41_41_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3425 [1/2] (8.41ns)   --->   "%add_res1_41_4 = fmul float %WEIGHT1_41_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3425 'fmul' 'add_res1_41_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3426 [1/4] (6.43ns)   --->   "%tmp_41_42_3 = fadd float %tmp_41_42_2, %add_res1_42_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3426 'fadd' 'tmp_41_42_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3427 [1/2] (8.41ns)   --->   "%add_res1_42_4 = fmul float %WEIGHT1_42_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3427 'fmul' 'add_res1_42_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3428 [1/4] (6.43ns)   --->   "%tmp_41_43_3 = fadd float %tmp_41_43_2, %add_res1_43_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3428 'fadd' 'tmp_41_43_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3429 [1/2] (8.41ns)   --->   "%add_res1_43_4 = fmul float %WEIGHT1_43_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3429 'fmul' 'add_res1_43_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3430 [1/4] (6.43ns)   --->   "%tmp_41_44_3 = fadd float %tmp_41_44_2, %add_res1_44_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3430 'fadd' 'tmp_41_44_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3431 [1/2] (8.41ns)   --->   "%add_res1_44_4 = fmul float %WEIGHT1_44_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3431 'fmul' 'add_res1_44_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3432 [1/4] (6.43ns)   --->   "%tmp_41_45_3 = fadd float %tmp_41_45_2, %add_res1_45_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3432 'fadd' 'tmp_41_45_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3433 [1/2] (8.41ns)   --->   "%add_res1_45_4 = fmul float %WEIGHT1_45_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3433 'fmul' 'add_res1_45_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3434 [1/4] (6.43ns)   --->   "%tmp_41_46_3 = fadd float %tmp_41_46_2, %add_res1_46_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3434 'fadd' 'tmp_41_46_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3435 [1/2] (8.41ns)   --->   "%add_res1_46_4 = fmul float %WEIGHT1_46_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3435 'fmul' 'add_res1_46_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3436 [1/4] (6.43ns)   --->   "%tmp_41_47_3 = fadd float %tmp_41_47_2, %add_res1_47_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3436 'fadd' 'tmp_41_47_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3437 [1/2] (8.41ns)   --->   "%add_res1_47_4 = fmul float %WEIGHT1_47_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3437 'fmul' 'add_res1_47_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3438 [1/4] (6.43ns)   --->   "%tmp_41_48_3 = fadd float %tmp_41_48_2, %add_res1_48_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3438 'fadd' 'tmp_41_48_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3439 [1/2] (8.41ns)   --->   "%add_res1_48_4 = fmul float %WEIGHT1_48_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3439 'fmul' 'add_res1_48_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3440 [1/4] (6.43ns)   --->   "%tmp_41_49_3 = fadd float %tmp_41_49_2, %add_res1_49_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3440 'fadd' 'tmp_41_49_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3441 [1/2] (8.41ns)   --->   "%add_res1_49_4 = fmul float %WEIGHT1_49_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3441 'fmul' 'add_res1_49_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3442 [1/4] (6.43ns)   --->   "%tmp_41_50_3 = fadd float %tmp_41_50_2, %add_res1_50_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3442 'fadd' 'tmp_41_50_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3443 [1/2] (8.41ns)   --->   "%add_res1_50_4 = fmul float %WEIGHT1_50_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3443 'fmul' 'add_res1_50_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3444 [1/4] (6.43ns)   --->   "%tmp_41_51_3 = fadd float %tmp_41_51_2, %add_res1_51_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3444 'fadd' 'tmp_41_51_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3445 [1/2] (8.41ns)   --->   "%add_res1_51_4 = fmul float %WEIGHT1_51_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3445 'fmul' 'add_res1_51_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3446 [1/4] (6.43ns)   --->   "%tmp_41_52_3 = fadd float %tmp_41_52_2, %add_res1_52_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3446 'fadd' 'tmp_41_52_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3447 [1/2] (8.41ns)   --->   "%add_res1_52_4 = fmul float %WEIGHT1_52_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3447 'fmul' 'add_res1_52_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3448 [1/4] (6.43ns)   --->   "%tmp_41_53_3 = fadd float %tmp_41_53_2, %add_res1_53_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3448 'fadd' 'tmp_41_53_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3449 [1/2] (8.41ns)   --->   "%add_res1_53_4 = fmul float %WEIGHT1_53_4_load, %IFM_4_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3449 'fmul' 'add_res1_53_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3450 [1/4] (6.43ns)   --->   "%tmp_41_54_3 = fadd float %tmp_41_54_2, %add_res1_54_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3450 'fadd' 'tmp_41_54_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3451 [1/2] (8.41ns)   --->   "%add_res1_54_4 = fmul float %WEIGHT1_54_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3451 'fmul' 'add_res1_54_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3452 [1/4] (6.43ns)   --->   "%tmp_41_55_3 = fadd float %tmp_41_55_2, %add_res1_55_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3452 'fadd' 'tmp_41_55_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3453 [1/2] (8.41ns)   --->   "%add_res1_55_4 = fmul float %WEIGHT1_55_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3453 'fmul' 'add_res1_55_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3454 [1/4] (6.43ns)   --->   "%tmp_41_56_3 = fadd float %tmp_41_56_2, %add_res1_56_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3454 'fadd' 'tmp_41_56_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3455 [1/2] (8.41ns)   --->   "%add_res1_56_4 = fmul float %WEIGHT1_56_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3455 'fmul' 'add_res1_56_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3456 [1/4] (6.43ns)   --->   "%tmp_41_57_3 = fadd float %tmp_41_57_2, %add_res1_57_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3456 'fadd' 'tmp_41_57_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3457 [1/2] (8.41ns)   --->   "%add_res1_57_4 = fmul float %WEIGHT1_57_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3457 'fmul' 'add_res1_57_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3458 [1/4] (6.43ns)   --->   "%tmp_41_58_3 = fadd float %tmp_41_58_2, %add_res1_58_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3458 'fadd' 'tmp_41_58_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3459 [1/2] (8.41ns)   --->   "%add_res1_58_4 = fmul float %WEIGHT1_58_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3459 'fmul' 'add_res1_58_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3460 [1/4] (6.43ns)   --->   "%tmp_41_59_3 = fadd float %tmp_41_59_2, %add_res1_59_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3460 'fadd' 'tmp_41_59_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3461 [1/2] (8.41ns)   --->   "%add_res1_59_4 = fmul float %WEIGHT1_59_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3461 'fmul' 'add_res1_59_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3462 [1/4] (6.43ns)   --->   "%tmp_41_60_3 = fadd float %tmp_41_60_2, %add_res1_60_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3462 'fadd' 'tmp_41_60_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3463 [1/2] (8.41ns)   --->   "%add_res1_60_4 = fmul float %WEIGHT1_60_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3463 'fmul' 'add_res1_60_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3464 [1/4] (6.43ns)   --->   "%tmp_41_61_3 = fadd float %tmp_41_61_2, %add_res1_61_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3464 'fadd' 'tmp_41_61_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3465 [1/2] (8.41ns)   --->   "%add_res1_61_4 = fmul float %WEIGHT1_61_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3465 'fmul' 'add_res1_61_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3466 [1/4] (6.43ns)   --->   "%tmp_41_62_3 = fadd float %tmp_41_62_2, %add_res1_62_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3466 'fadd' 'tmp_41_62_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3467 [1/2] (8.41ns)   --->   "%add_res1_62_4 = fmul float %WEIGHT1_62_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3467 'fmul' 'add_res1_62_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3468 [1/4] (6.43ns)   --->   "%tmp_41_63_3 = fadd float %tmp_41_63_2, %add_res1_63_3" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3468 'fadd' 'tmp_41_63_3' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3469 [1/2] (8.41ns)   --->   "%add_res1_63_4 = fmul float %WEIGHT1_63_4_load, %IFM_4_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3469 'fmul' 'add_res1_63_4' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 3470 [1/1] (0.00ns)   --->   "%WEIGHT1_0_5_addr = getelementptr [121 x float]* %WEIGHT1_0_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3470 'getelementptr' 'WEIGHT1_0_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3471 [1/1] (0.00ns)   --->   "%WEIGHT1_1_5_addr = getelementptr [121 x float]* %WEIGHT1_1_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3471 'getelementptr' 'WEIGHT1_1_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3472 [1/1] (0.00ns)   --->   "%WEIGHT1_2_5_addr = getelementptr [121 x float]* %WEIGHT1_2_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3472 'getelementptr' 'WEIGHT1_2_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3473 [1/1] (0.00ns)   --->   "%WEIGHT1_3_5_addr = getelementptr [121 x float]* %WEIGHT1_3_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3473 'getelementptr' 'WEIGHT1_3_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3474 [1/1] (0.00ns)   --->   "%WEIGHT1_4_5_addr = getelementptr [121 x float]* %WEIGHT1_4_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3474 'getelementptr' 'WEIGHT1_4_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3475 [1/1] (0.00ns)   --->   "%WEIGHT1_5_5_addr = getelementptr [121 x float]* %WEIGHT1_5_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3475 'getelementptr' 'WEIGHT1_5_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3476 [1/1] (0.00ns)   --->   "%WEIGHT1_6_5_addr = getelementptr [121 x float]* %WEIGHT1_6_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3476 'getelementptr' 'WEIGHT1_6_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3477 [1/1] (0.00ns)   --->   "%WEIGHT1_7_5_addr = getelementptr [121 x float]* %WEIGHT1_7_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3477 'getelementptr' 'WEIGHT1_7_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3478 [1/1] (0.00ns)   --->   "%WEIGHT1_8_5_addr = getelementptr [121 x float]* %WEIGHT1_8_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3478 'getelementptr' 'WEIGHT1_8_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3479 [1/1] (0.00ns)   --->   "%WEIGHT1_9_5_addr = getelementptr [121 x float]* %WEIGHT1_9_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3479 'getelementptr' 'WEIGHT1_9_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3480 [1/1] (0.00ns)   --->   "%WEIGHT1_10_5_addr = getelementptr [121 x float]* %WEIGHT1_10_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3480 'getelementptr' 'WEIGHT1_10_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3481 [1/1] (0.00ns)   --->   "%WEIGHT1_11_5_addr = getelementptr [121 x float]* %WEIGHT1_11_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3481 'getelementptr' 'WEIGHT1_11_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3482 [1/1] (0.00ns)   --->   "%WEIGHT1_12_5_addr = getelementptr [121 x float]* %WEIGHT1_12_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3482 'getelementptr' 'WEIGHT1_12_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3483 [1/1] (0.00ns)   --->   "%WEIGHT1_13_5_addr = getelementptr [121 x float]* %WEIGHT1_13_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3483 'getelementptr' 'WEIGHT1_13_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3484 [1/1] (0.00ns)   --->   "%WEIGHT1_14_5_addr = getelementptr [121 x float]* %WEIGHT1_14_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3484 'getelementptr' 'WEIGHT1_14_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3485 [1/1] (0.00ns)   --->   "%WEIGHT1_15_5_addr = getelementptr [121 x float]* %WEIGHT1_15_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3485 'getelementptr' 'WEIGHT1_15_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3486 [1/1] (0.00ns)   --->   "%WEIGHT1_16_5_addr = getelementptr [121 x float]* %WEIGHT1_16_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3486 'getelementptr' 'WEIGHT1_16_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3487 [1/1] (0.00ns)   --->   "%WEIGHT1_17_5_addr = getelementptr [121 x float]* %WEIGHT1_17_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3487 'getelementptr' 'WEIGHT1_17_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3488 [1/1] (0.00ns)   --->   "%WEIGHT1_18_5_addr = getelementptr [121 x float]* %WEIGHT1_18_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3488 'getelementptr' 'WEIGHT1_18_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3489 [1/1] (0.00ns)   --->   "%WEIGHT1_19_5_addr = getelementptr [121 x float]* %WEIGHT1_19_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3489 'getelementptr' 'WEIGHT1_19_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3490 [1/1] (0.00ns)   --->   "%WEIGHT1_20_5_addr = getelementptr [121 x float]* %WEIGHT1_20_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3490 'getelementptr' 'WEIGHT1_20_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3491 [1/1] (0.00ns)   --->   "%WEIGHT1_21_5_addr = getelementptr [121 x float]* %WEIGHT1_21_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3491 'getelementptr' 'WEIGHT1_21_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3492 [1/1] (0.00ns)   --->   "%WEIGHT1_22_5_addr = getelementptr [121 x float]* %WEIGHT1_22_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3492 'getelementptr' 'WEIGHT1_22_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3493 [1/1] (0.00ns)   --->   "%WEIGHT1_23_5_addr = getelementptr [121 x float]* %WEIGHT1_23_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3493 'getelementptr' 'WEIGHT1_23_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3494 [1/1] (0.00ns)   --->   "%WEIGHT1_24_5_addr = getelementptr [121 x float]* %WEIGHT1_24_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3494 'getelementptr' 'WEIGHT1_24_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3495 [1/1] (0.00ns)   --->   "%WEIGHT1_25_5_addr = getelementptr [121 x float]* %WEIGHT1_25_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3495 'getelementptr' 'WEIGHT1_25_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3496 [1/1] (0.00ns)   --->   "%WEIGHT1_26_5_addr = getelementptr [121 x float]* %WEIGHT1_26_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3496 'getelementptr' 'WEIGHT1_26_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3497 [1/1] (0.00ns)   --->   "%WEIGHT1_27_5_addr = getelementptr [121 x float]* %WEIGHT1_27_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3497 'getelementptr' 'WEIGHT1_27_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3498 [1/1] (0.00ns)   --->   "%WEIGHT1_28_5_addr = getelementptr [121 x float]* %WEIGHT1_28_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3498 'getelementptr' 'WEIGHT1_28_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3499 [1/1] (0.00ns)   --->   "%WEIGHT1_29_5_addr = getelementptr [121 x float]* %WEIGHT1_29_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3499 'getelementptr' 'WEIGHT1_29_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3500 [1/1] (0.00ns)   --->   "%WEIGHT1_30_5_addr = getelementptr [121 x float]* %WEIGHT1_30_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3500 'getelementptr' 'WEIGHT1_30_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3501 [1/1] (0.00ns)   --->   "%WEIGHT1_31_5_addr = getelementptr [121 x float]* %WEIGHT1_31_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3501 'getelementptr' 'WEIGHT1_31_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3502 [1/1] (0.00ns)   --->   "%WEIGHT1_32_5_addr = getelementptr [121 x float]* %WEIGHT1_32_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3502 'getelementptr' 'WEIGHT1_32_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3503 [1/1] (0.00ns)   --->   "%WEIGHT1_33_5_addr = getelementptr [121 x float]* %WEIGHT1_33_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3503 'getelementptr' 'WEIGHT1_33_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3504 [1/1] (0.00ns)   --->   "%WEIGHT1_34_5_addr = getelementptr [121 x float]* %WEIGHT1_34_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3504 'getelementptr' 'WEIGHT1_34_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3505 [1/1] (0.00ns)   --->   "%WEIGHT1_35_5_addr = getelementptr [121 x float]* %WEIGHT1_35_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3505 'getelementptr' 'WEIGHT1_35_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3506 [1/1] (0.00ns)   --->   "%WEIGHT1_36_5_addr = getelementptr [121 x float]* %WEIGHT1_36_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3506 'getelementptr' 'WEIGHT1_36_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3507 [1/1] (0.00ns)   --->   "%WEIGHT1_37_5_addr = getelementptr [121 x float]* %WEIGHT1_37_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3507 'getelementptr' 'WEIGHT1_37_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3508 [1/1] (0.00ns)   --->   "%WEIGHT1_38_5_addr = getelementptr [121 x float]* %WEIGHT1_38_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3508 'getelementptr' 'WEIGHT1_38_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3509 [1/1] (0.00ns)   --->   "%WEIGHT1_39_5_addr = getelementptr [121 x float]* %WEIGHT1_39_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3509 'getelementptr' 'WEIGHT1_39_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3510 [1/1] (0.00ns)   --->   "%WEIGHT1_40_5_addr = getelementptr [121 x float]* %WEIGHT1_40_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3510 'getelementptr' 'WEIGHT1_40_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3511 [1/1] (0.00ns)   --->   "%WEIGHT1_41_5_addr = getelementptr [121 x float]* %WEIGHT1_41_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3511 'getelementptr' 'WEIGHT1_41_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3512 [1/1] (0.00ns)   --->   "%WEIGHT1_42_5_addr = getelementptr [121 x float]* %WEIGHT1_42_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3512 'getelementptr' 'WEIGHT1_42_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3513 [1/1] (0.00ns)   --->   "%WEIGHT1_43_5_addr = getelementptr [121 x float]* %WEIGHT1_43_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3513 'getelementptr' 'WEIGHT1_43_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3514 [1/1] (0.00ns)   --->   "%WEIGHT1_44_5_addr = getelementptr [121 x float]* %WEIGHT1_44_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3514 'getelementptr' 'WEIGHT1_44_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3515 [1/1] (0.00ns)   --->   "%WEIGHT1_45_5_addr = getelementptr [121 x float]* %WEIGHT1_45_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3515 'getelementptr' 'WEIGHT1_45_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3516 [1/1] (0.00ns)   --->   "%WEIGHT1_46_5_addr = getelementptr [121 x float]* %WEIGHT1_46_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3516 'getelementptr' 'WEIGHT1_46_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3517 [1/1] (0.00ns)   --->   "%WEIGHT1_47_5_addr = getelementptr [121 x float]* %WEIGHT1_47_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3517 'getelementptr' 'WEIGHT1_47_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3518 [1/1] (0.00ns)   --->   "%WEIGHT1_48_5_addr = getelementptr [121 x float]* %WEIGHT1_48_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3518 'getelementptr' 'WEIGHT1_48_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3519 [1/1] (0.00ns)   --->   "%WEIGHT1_49_5_addr = getelementptr [121 x float]* %WEIGHT1_49_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3519 'getelementptr' 'WEIGHT1_49_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3520 [1/1] (0.00ns)   --->   "%WEIGHT1_50_5_addr = getelementptr [121 x float]* %WEIGHT1_50_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3520 'getelementptr' 'WEIGHT1_50_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3521 [1/1] (0.00ns)   --->   "%WEIGHT1_51_5_addr = getelementptr [121 x float]* %WEIGHT1_51_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3521 'getelementptr' 'WEIGHT1_51_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3522 [1/1] (0.00ns)   --->   "%WEIGHT1_52_5_addr = getelementptr [121 x float]* %WEIGHT1_52_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3522 'getelementptr' 'WEIGHT1_52_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3523 [1/1] (0.00ns)   --->   "%WEIGHT1_53_5_addr = getelementptr [121 x float]* %WEIGHT1_53_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3523 'getelementptr' 'WEIGHT1_53_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3524 [1/1] (0.00ns)   --->   "%WEIGHT1_54_5_addr = getelementptr [121 x float]* %WEIGHT1_54_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3524 'getelementptr' 'WEIGHT1_54_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3525 [1/1] (0.00ns)   --->   "%WEIGHT1_55_5_addr = getelementptr [121 x float]* %WEIGHT1_55_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3525 'getelementptr' 'WEIGHT1_55_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3526 [1/1] (0.00ns)   --->   "%WEIGHT1_56_5_addr = getelementptr [121 x float]* %WEIGHT1_56_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3526 'getelementptr' 'WEIGHT1_56_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3527 [1/1] (0.00ns)   --->   "%WEIGHT1_57_5_addr = getelementptr [121 x float]* %WEIGHT1_57_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3527 'getelementptr' 'WEIGHT1_57_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3528 [1/1] (0.00ns)   --->   "%WEIGHT1_58_5_addr = getelementptr [121 x float]* %WEIGHT1_58_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3528 'getelementptr' 'WEIGHT1_58_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3529 [1/1] (0.00ns)   --->   "%WEIGHT1_59_5_addr = getelementptr [121 x float]* %WEIGHT1_59_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3529 'getelementptr' 'WEIGHT1_59_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3530 [1/1] (0.00ns)   --->   "%WEIGHT1_60_5_addr = getelementptr [121 x float]* %WEIGHT1_60_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3530 'getelementptr' 'WEIGHT1_60_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3531 [1/1] (0.00ns)   --->   "%WEIGHT1_61_5_addr = getelementptr [121 x float]* %WEIGHT1_61_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3531 'getelementptr' 'WEIGHT1_61_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3532 [1/1] (0.00ns)   --->   "%WEIGHT1_62_5_addr = getelementptr [121 x float]* %WEIGHT1_62_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3532 'getelementptr' 'WEIGHT1_62_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3533 [1/1] (0.00ns)   --->   "%WEIGHT1_63_5_addr = getelementptr [121 x float]* %WEIGHT1_63_5, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3533 'getelementptr' 'WEIGHT1_63_5_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_24 : Operation 3534 [4/4] (6.43ns)   --->   "%tmp_41_0_4 = fadd float %tmp_41_0_3, %add_res1_0_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3534 'fadd' 'tmp_41_0_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3535 [2/2] (1.23ns)   --->   "%WEIGHT1_0_5_load = load float* %WEIGHT1_0_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3535 'load' 'WEIGHT1_0_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3536 [2/2] (1.23ns)   --->   "%IFM_5_load = load float* %IFM_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3536 'load' 'IFM_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_24 : Operation 3537 [4/4] (6.43ns)   --->   "%tmp_41_1_4 = fadd float %tmp_41_1_3, %add_res1_1_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3537 'fadd' 'tmp_41_1_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3538 [2/2] (1.23ns)   --->   "%WEIGHT1_1_5_load = load float* %WEIGHT1_1_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3538 'load' 'WEIGHT1_1_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3539 [4/4] (6.43ns)   --->   "%tmp_41_2_4 = fadd float %tmp_41_2_3, %add_res1_2_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3539 'fadd' 'tmp_41_2_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3540 [2/2] (1.23ns)   --->   "%WEIGHT1_2_5_load = load float* %WEIGHT1_2_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3540 'load' 'WEIGHT1_2_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3541 [4/4] (6.43ns)   --->   "%tmp_41_3_4 = fadd float %tmp_41_3_3, %add_res1_3_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3541 'fadd' 'tmp_41_3_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3542 [2/2] (1.23ns)   --->   "%WEIGHT1_3_5_load = load float* %WEIGHT1_3_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3542 'load' 'WEIGHT1_3_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3543 [4/4] (6.43ns)   --->   "%tmp_41_4_4 = fadd float %tmp_41_4_3, %add_res1_4_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3543 'fadd' 'tmp_41_4_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3544 [2/2] (1.23ns)   --->   "%WEIGHT1_4_5_load = load float* %WEIGHT1_4_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3544 'load' 'WEIGHT1_4_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3545 [4/4] (6.43ns)   --->   "%tmp_41_5_4 = fadd float %tmp_41_5_3, %add_res1_5_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3545 'fadd' 'tmp_41_5_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3546 [2/2] (1.23ns)   --->   "%WEIGHT1_5_5_load = load float* %WEIGHT1_5_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3546 'load' 'WEIGHT1_5_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3547 [4/4] (6.43ns)   --->   "%tmp_41_6_4 = fadd float %tmp_41_6_3, %add_res1_6_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3547 'fadd' 'tmp_41_6_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3548 [2/2] (1.23ns)   --->   "%WEIGHT1_6_5_load = load float* %WEIGHT1_6_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3548 'load' 'WEIGHT1_6_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3549 [4/4] (6.43ns)   --->   "%tmp_41_7_4 = fadd float %tmp_41_7_3, %add_res1_7_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3549 'fadd' 'tmp_41_7_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3550 [2/2] (1.23ns)   --->   "%WEIGHT1_7_5_load = load float* %WEIGHT1_7_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3550 'load' 'WEIGHT1_7_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3551 [4/4] (6.43ns)   --->   "%tmp_41_8_4 = fadd float %tmp_41_8_3, %add_res1_8_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3551 'fadd' 'tmp_41_8_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3552 [2/2] (1.23ns)   --->   "%WEIGHT1_8_5_load = load float* %WEIGHT1_8_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3552 'load' 'WEIGHT1_8_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3553 [4/4] (6.43ns)   --->   "%tmp_41_9_4 = fadd float %tmp_41_9_3, %add_res1_9_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3553 'fadd' 'tmp_41_9_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3554 [2/2] (1.23ns)   --->   "%WEIGHT1_9_5_load = load float* %WEIGHT1_9_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3554 'load' 'WEIGHT1_9_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3555 [4/4] (6.43ns)   --->   "%tmp_41_10_4 = fadd float %tmp_41_10_3, %add_res1_10_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3555 'fadd' 'tmp_41_10_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3556 [2/2] (1.23ns)   --->   "%WEIGHT1_10_5_load = load float* %WEIGHT1_10_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3556 'load' 'WEIGHT1_10_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3557 [4/4] (6.43ns)   --->   "%tmp_41_11_4 = fadd float %tmp_41_11_3, %add_res1_11_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3557 'fadd' 'tmp_41_11_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3558 [2/2] (1.23ns)   --->   "%WEIGHT1_11_5_load = load float* %WEIGHT1_11_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3558 'load' 'WEIGHT1_11_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3559 [4/4] (6.43ns)   --->   "%tmp_41_12_4 = fadd float %tmp_41_12_3, %add_res1_12_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3559 'fadd' 'tmp_41_12_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3560 [2/2] (1.23ns)   --->   "%WEIGHT1_12_5_load = load float* %WEIGHT1_12_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3560 'load' 'WEIGHT1_12_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3561 [4/4] (6.43ns)   --->   "%tmp_41_13_4 = fadd float %tmp_41_13_3, %add_res1_13_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3561 'fadd' 'tmp_41_13_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3562 [2/2] (1.23ns)   --->   "%WEIGHT1_13_5_load = load float* %WEIGHT1_13_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3562 'load' 'WEIGHT1_13_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3563 [4/4] (6.43ns)   --->   "%tmp_41_14_4 = fadd float %tmp_41_14_3, %add_res1_14_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3563 'fadd' 'tmp_41_14_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3564 [2/2] (1.23ns)   --->   "%WEIGHT1_14_5_load = load float* %WEIGHT1_14_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3564 'load' 'WEIGHT1_14_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3565 [4/4] (6.43ns)   --->   "%tmp_41_15_4 = fadd float %tmp_41_15_3, %add_res1_15_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3565 'fadd' 'tmp_41_15_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3566 [2/2] (1.23ns)   --->   "%WEIGHT1_15_5_load = load float* %WEIGHT1_15_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3566 'load' 'WEIGHT1_15_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3567 [4/4] (6.43ns)   --->   "%tmp_41_16_4 = fadd float %tmp_41_16_3, %add_res1_16_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3567 'fadd' 'tmp_41_16_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3568 [2/2] (1.23ns)   --->   "%WEIGHT1_16_5_load = load float* %WEIGHT1_16_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3568 'load' 'WEIGHT1_16_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3569 [4/4] (6.43ns)   --->   "%tmp_41_17_4 = fadd float %tmp_41_17_3, %add_res1_17_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3569 'fadd' 'tmp_41_17_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3570 [2/2] (1.23ns)   --->   "%WEIGHT1_17_5_load = load float* %WEIGHT1_17_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3570 'load' 'WEIGHT1_17_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3571 [4/4] (6.43ns)   --->   "%tmp_41_18_4 = fadd float %tmp_41_18_3, %add_res1_18_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3571 'fadd' 'tmp_41_18_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3572 [2/2] (1.23ns)   --->   "%WEIGHT1_18_5_load = load float* %WEIGHT1_18_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3572 'load' 'WEIGHT1_18_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3573 [4/4] (6.43ns)   --->   "%tmp_41_19_4 = fadd float %tmp_41_19_3, %add_res1_19_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3573 'fadd' 'tmp_41_19_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3574 [2/2] (1.23ns)   --->   "%WEIGHT1_19_5_load = load float* %WEIGHT1_19_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3574 'load' 'WEIGHT1_19_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3575 [4/4] (6.43ns)   --->   "%tmp_41_20_4 = fadd float %tmp_41_20_3, %add_res1_20_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3575 'fadd' 'tmp_41_20_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3576 [2/2] (1.23ns)   --->   "%WEIGHT1_20_5_load = load float* %WEIGHT1_20_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3576 'load' 'WEIGHT1_20_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3577 [4/4] (6.43ns)   --->   "%tmp_41_21_4 = fadd float %tmp_41_21_3, %add_res1_21_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3577 'fadd' 'tmp_41_21_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3578 [2/2] (1.23ns)   --->   "%WEIGHT1_21_5_load = load float* %WEIGHT1_21_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3578 'load' 'WEIGHT1_21_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3579 [4/4] (6.43ns)   --->   "%tmp_41_22_4 = fadd float %tmp_41_22_3, %add_res1_22_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3579 'fadd' 'tmp_41_22_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3580 [2/2] (1.23ns)   --->   "%WEIGHT1_22_5_load = load float* %WEIGHT1_22_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3580 'load' 'WEIGHT1_22_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3581 [4/4] (6.43ns)   --->   "%tmp_41_23_4 = fadd float %tmp_41_23_3, %add_res1_23_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3581 'fadd' 'tmp_41_23_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3582 [2/2] (1.23ns)   --->   "%WEIGHT1_23_5_load = load float* %WEIGHT1_23_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3582 'load' 'WEIGHT1_23_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3583 [4/4] (6.43ns)   --->   "%tmp_41_24_4 = fadd float %tmp_41_24_3, %add_res1_24_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3583 'fadd' 'tmp_41_24_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3584 [2/2] (1.23ns)   --->   "%WEIGHT1_24_5_load = load float* %WEIGHT1_24_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3584 'load' 'WEIGHT1_24_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3585 [4/4] (6.43ns)   --->   "%tmp_41_25_4 = fadd float %tmp_41_25_3, %add_res1_25_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3585 'fadd' 'tmp_41_25_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3586 [2/2] (1.23ns)   --->   "%WEIGHT1_25_5_load = load float* %WEIGHT1_25_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3586 'load' 'WEIGHT1_25_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3587 [4/4] (6.43ns)   --->   "%tmp_41_26_4 = fadd float %tmp_41_26_3, %add_res1_26_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3587 'fadd' 'tmp_41_26_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3588 [2/2] (1.23ns)   --->   "%WEIGHT1_26_5_load = load float* %WEIGHT1_26_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3588 'load' 'WEIGHT1_26_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3589 [4/4] (6.43ns)   --->   "%tmp_41_27_4 = fadd float %tmp_41_27_3, %add_res1_27_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3589 'fadd' 'tmp_41_27_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3590 [2/2] (1.23ns)   --->   "%WEIGHT1_27_5_load = load float* %WEIGHT1_27_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3590 'load' 'WEIGHT1_27_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3591 [4/4] (6.43ns)   --->   "%tmp_41_28_4 = fadd float %tmp_41_28_3, %add_res1_28_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3591 'fadd' 'tmp_41_28_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3592 [2/2] (1.23ns)   --->   "%WEIGHT1_28_5_load = load float* %WEIGHT1_28_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3592 'load' 'WEIGHT1_28_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3593 [4/4] (6.43ns)   --->   "%tmp_41_29_4 = fadd float %tmp_41_29_3, %add_res1_29_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3593 'fadd' 'tmp_41_29_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3594 [2/2] (1.23ns)   --->   "%WEIGHT1_29_5_load = load float* %WEIGHT1_29_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3594 'load' 'WEIGHT1_29_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3595 [4/4] (6.43ns)   --->   "%tmp_41_30_4 = fadd float %tmp_41_30_3, %add_res1_30_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3595 'fadd' 'tmp_41_30_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3596 [2/2] (1.23ns)   --->   "%WEIGHT1_30_5_load = load float* %WEIGHT1_30_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3596 'load' 'WEIGHT1_30_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3597 [4/4] (6.43ns)   --->   "%tmp_41_31_4 = fadd float %tmp_41_31_3, %add_res1_31_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3597 'fadd' 'tmp_41_31_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3598 [2/2] (1.23ns)   --->   "%WEIGHT1_31_5_load = load float* %WEIGHT1_31_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3598 'load' 'WEIGHT1_31_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3599 [4/4] (6.43ns)   --->   "%tmp_41_32_4 = fadd float %tmp_41_32_3, %add_res1_32_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3599 'fadd' 'tmp_41_32_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3600 [2/2] (1.23ns)   --->   "%WEIGHT1_32_5_load = load float* %WEIGHT1_32_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3600 'load' 'WEIGHT1_32_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3601 [4/4] (6.43ns)   --->   "%tmp_41_33_4 = fadd float %tmp_41_33_3, %add_res1_33_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3601 'fadd' 'tmp_41_33_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3602 [2/2] (1.23ns)   --->   "%WEIGHT1_33_5_load = load float* %WEIGHT1_33_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3602 'load' 'WEIGHT1_33_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3603 [4/4] (6.43ns)   --->   "%tmp_41_34_4 = fadd float %tmp_41_34_3, %add_res1_34_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3603 'fadd' 'tmp_41_34_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3604 [2/2] (1.23ns)   --->   "%WEIGHT1_34_5_load = load float* %WEIGHT1_34_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3604 'load' 'WEIGHT1_34_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3605 [4/4] (6.43ns)   --->   "%tmp_41_35_4 = fadd float %tmp_41_35_3, %add_res1_35_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3605 'fadd' 'tmp_41_35_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3606 [2/2] (1.23ns)   --->   "%WEIGHT1_35_5_load = load float* %WEIGHT1_35_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3606 'load' 'WEIGHT1_35_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3607 [4/4] (6.43ns)   --->   "%tmp_41_36_4 = fadd float %tmp_41_36_3, %add_res1_36_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3607 'fadd' 'tmp_41_36_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3608 [2/2] (1.23ns)   --->   "%WEIGHT1_36_5_load = load float* %WEIGHT1_36_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3608 'load' 'WEIGHT1_36_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3609 [4/4] (6.43ns)   --->   "%tmp_41_37_4 = fadd float %tmp_41_37_3, %add_res1_37_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3609 'fadd' 'tmp_41_37_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3610 [2/2] (1.23ns)   --->   "%WEIGHT1_37_5_load = load float* %WEIGHT1_37_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3610 'load' 'WEIGHT1_37_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3611 [4/4] (6.43ns)   --->   "%tmp_41_38_4 = fadd float %tmp_41_38_3, %add_res1_38_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3611 'fadd' 'tmp_41_38_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3612 [2/2] (1.23ns)   --->   "%WEIGHT1_38_5_load = load float* %WEIGHT1_38_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3612 'load' 'WEIGHT1_38_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3613 [4/4] (6.43ns)   --->   "%tmp_41_39_4 = fadd float %tmp_41_39_3, %add_res1_39_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3613 'fadd' 'tmp_41_39_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3614 [2/2] (1.23ns)   --->   "%WEIGHT1_39_5_load = load float* %WEIGHT1_39_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3614 'load' 'WEIGHT1_39_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3615 [4/4] (6.43ns)   --->   "%tmp_41_40_4 = fadd float %tmp_41_40_3, %add_res1_40_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3615 'fadd' 'tmp_41_40_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3616 [2/2] (1.23ns)   --->   "%WEIGHT1_40_5_load = load float* %WEIGHT1_40_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3616 'load' 'WEIGHT1_40_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3617 [4/4] (6.43ns)   --->   "%tmp_41_41_4 = fadd float %tmp_41_41_3, %add_res1_41_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3617 'fadd' 'tmp_41_41_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3618 [2/2] (1.23ns)   --->   "%WEIGHT1_41_5_load = load float* %WEIGHT1_41_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3618 'load' 'WEIGHT1_41_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3619 [4/4] (6.43ns)   --->   "%tmp_41_42_4 = fadd float %tmp_41_42_3, %add_res1_42_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3619 'fadd' 'tmp_41_42_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3620 [2/2] (1.23ns)   --->   "%WEIGHT1_42_5_load = load float* %WEIGHT1_42_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3620 'load' 'WEIGHT1_42_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3621 [4/4] (6.43ns)   --->   "%tmp_41_43_4 = fadd float %tmp_41_43_3, %add_res1_43_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3621 'fadd' 'tmp_41_43_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3622 [2/2] (1.23ns)   --->   "%WEIGHT1_43_5_load = load float* %WEIGHT1_43_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3622 'load' 'WEIGHT1_43_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3623 [4/4] (6.43ns)   --->   "%tmp_41_44_4 = fadd float %tmp_41_44_3, %add_res1_44_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3623 'fadd' 'tmp_41_44_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3624 [2/2] (1.23ns)   --->   "%WEIGHT1_44_5_load = load float* %WEIGHT1_44_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3624 'load' 'WEIGHT1_44_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3625 [4/4] (6.43ns)   --->   "%tmp_41_45_4 = fadd float %tmp_41_45_3, %add_res1_45_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3625 'fadd' 'tmp_41_45_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3626 [2/2] (1.23ns)   --->   "%WEIGHT1_45_5_load = load float* %WEIGHT1_45_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3626 'load' 'WEIGHT1_45_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3627 [4/4] (6.43ns)   --->   "%tmp_41_46_4 = fadd float %tmp_41_46_3, %add_res1_46_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3627 'fadd' 'tmp_41_46_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3628 [2/2] (1.23ns)   --->   "%WEIGHT1_46_5_load = load float* %WEIGHT1_46_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3628 'load' 'WEIGHT1_46_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3629 [4/4] (6.43ns)   --->   "%tmp_41_47_4 = fadd float %tmp_41_47_3, %add_res1_47_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3629 'fadd' 'tmp_41_47_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3630 [2/2] (1.23ns)   --->   "%WEIGHT1_47_5_load = load float* %WEIGHT1_47_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3630 'load' 'WEIGHT1_47_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3631 [4/4] (6.43ns)   --->   "%tmp_41_48_4 = fadd float %tmp_41_48_3, %add_res1_48_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3631 'fadd' 'tmp_41_48_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3632 [2/2] (1.23ns)   --->   "%WEIGHT1_48_5_load = load float* %WEIGHT1_48_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3632 'load' 'WEIGHT1_48_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3633 [4/4] (6.43ns)   --->   "%tmp_41_49_4 = fadd float %tmp_41_49_3, %add_res1_49_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3633 'fadd' 'tmp_41_49_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3634 [2/2] (1.23ns)   --->   "%WEIGHT1_49_5_load = load float* %WEIGHT1_49_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3634 'load' 'WEIGHT1_49_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3635 [4/4] (6.43ns)   --->   "%tmp_41_50_4 = fadd float %tmp_41_50_3, %add_res1_50_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3635 'fadd' 'tmp_41_50_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3636 [2/2] (1.23ns)   --->   "%WEIGHT1_50_5_load = load float* %WEIGHT1_50_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3636 'load' 'WEIGHT1_50_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3637 [4/4] (6.43ns)   --->   "%tmp_41_51_4 = fadd float %tmp_41_51_3, %add_res1_51_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3637 'fadd' 'tmp_41_51_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3638 [2/2] (1.23ns)   --->   "%WEIGHT1_51_5_load = load float* %WEIGHT1_51_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3638 'load' 'WEIGHT1_51_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3639 [4/4] (6.43ns)   --->   "%tmp_41_52_4 = fadd float %tmp_41_52_3, %add_res1_52_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3639 'fadd' 'tmp_41_52_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3640 [2/2] (1.23ns)   --->   "%WEIGHT1_52_5_load = load float* %WEIGHT1_52_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3640 'load' 'WEIGHT1_52_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3641 [4/4] (6.43ns)   --->   "%tmp_41_53_4 = fadd float %tmp_41_53_3, %add_res1_53_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3641 'fadd' 'tmp_41_53_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3642 [2/2] (1.23ns)   --->   "%WEIGHT1_53_5_load = load float* %WEIGHT1_53_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3642 'load' 'WEIGHT1_53_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3643 [4/4] (6.43ns)   --->   "%tmp_41_54_4 = fadd float %tmp_41_54_3, %add_res1_54_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3643 'fadd' 'tmp_41_54_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3644 [2/2] (1.23ns)   --->   "%WEIGHT1_54_5_load = load float* %WEIGHT1_54_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3644 'load' 'WEIGHT1_54_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3645 [2/2] (1.23ns)   --->   "%IFM_5_load_1 = load float* %IFM_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3645 'load' 'IFM_5_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_24 : Operation 3646 [4/4] (6.43ns)   --->   "%tmp_41_55_4 = fadd float %tmp_41_55_3, %add_res1_55_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3646 'fadd' 'tmp_41_55_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3647 [2/2] (1.23ns)   --->   "%WEIGHT1_55_5_load = load float* %WEIGHT1_55_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3647 'load' 'WEIGHT1_55_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3648 [4/4] (6.43ns)   --->   "%tmp_41_56_4 = fadd float %tmp_41_56_3, %add_res1_56_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3648 'fadd' 'tmp_41_56_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3649 [2/2] (1.23ns)   --->   "%WEIGHT1_56_5_load = load float* %WEIGHT1_56_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3649 'load' 'WEIGHT1_56_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3650 [4/4] (6.43ns)   --->   "%tmp_41_57_4 = fadd float %tmp_41_57_3, %add_res1_57_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3650 'fadd' 'tmp_41_57_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3651 [2/2] (1.23ns)   --->   "%WEIGHT1_57_5_load = load float* %WEIGHT1_57_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3651 'load' 'WEIGHT1_57_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3652 [4/4] (6.43ns)   --->   "%tmp_41_58_4 = fadd float %tmp_41_58_3, %add_res1_58_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3652 'fadd' 'tmp_41_58_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3653 [2/2] (1.23ns)   --->   "%WEIGHT1_58_5_load = load float* %WEIGHT1_58_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3653 'load' 'WEIGHT1_58_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3654 [4/4] (6.43ns)   --->   "%tmp_41_59_4 = fadd float %tmp_41_59_3, %add_res1_59_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3654 'fadd' 'tmp_41_59_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3655 [2/2] (1.23ns)   --->   "%WEIGHT1_59_5_load = load float* %WEIGHT1_59_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3655 'load' 'WEIGHT1_59_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3656 [4/4] (6.43ns)   --->   "%tmp_41_60_4 = fadd float %tmp_41_60_3, %add_res1_60_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3656 'fadd' 'tmp_41_60_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3657 [2/2] (1.23ns)   --->   "%WEIGHT1_60_5_load = load float* %WEIGHT1_60_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3657 'load' 'WEIGHT1_60_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3658 [4/4] (6.43ns)   --->   "%tmp_41_61_4 = fadd float %tmp_41_61_3, %add_res1_61_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3658 'fadd' 'tmp_41_61_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3659 [2/2] (1.23ns)   --->   "%WEIGHT1_61_5_load = load float* %WEIGHT1_61_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3659 'load' 'WEIGHT1_61_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3660 [4/4] (6.43ns)   --->   "%tmp_41_62_4 = fadd float %tmp_41_62_3, %add_res1_62_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3660 'fadd' 'tmp_41_62_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3661 [2/2] (1.23ns)   --->   "%WEIGHT1_62_5_load = load float* %WEIGHT1_62_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3661 'load' 'WEIGHT1_62_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_24 : Operation 3662 [4/4] (6.43ns)   --->   "%tmp_41_63_4 = fadd float %tmp_41_63_3, %add_res1_63_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3662 'fadd' 'tmp_41_63_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3663 [2/2] (1.23ns)   --->   "%WEIGHT1_63_5_load = load float* %WEIGHT1_63_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3663 'load' 'WEIGHT1_63_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 3664 [3/4] (6.43ns)   --->   "%tmp_41_0_4 = fadd float %tmp_41_0_3, %add_res1_0_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3664 'fadd' 'tmp_41_0_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3665 [1/2] (1.23ns)   --->   "%WEIGHT1_0_5_load = load float* %WEIGHT1_0_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3665 'load' 'WEIGHT1_0_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3666 [1/2] (1.23ns)   --->   "%IFM_5_load = load float* %IFM_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3666 'load' 'IFM_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_25 : Operation 3667 [3/4] (6.43ns)   --->   "%tmp_41_1_4 = fadd float %tmp_41_1_3, %add_res1_1_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3667 'fadd' 'tmp_41_1_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3668 [1/2] (1.23ns)   --->   "%WEIGHT1_1_5_load = load float* %WEIGHT1_1_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3668 'load' 'WEIGHT1_1_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3669 [3/4] (6.43ns)   --->   "%tmp_41_2_4 = fadd float %tmp_41_2_3, %add_res1_2_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3669 'fadd' 'tmp_41_2_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3670 [1/2] (1.23ns)   --->   "%WEIGHT1_2_5_load = load float* %WEIGHT1_2_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3670 'load' 'WEIGHT1_2_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3671 [3/4] (6.43ns)   --->   "%tmp_41_3_4 = fadd float %tmp_41_3_3, %add_res1_3_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3671 'fadd' 'tmp_41_3_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3672 [1/2] (1.23ns)   --->   "%WEIGHT1_3_5_load = load float* %WEIGHT1_3_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3672 'load' 'WEIGHT1_3_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3673 [3/4] (6.43ns)   --->   "%tmp_41_4_4 = fadd float %tmp_41_4_3, %add_res1_4_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3673 'fadd' 'tmp_41_4_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3674 [1/2] (1.23ns)   --->   "%WEIGHT1_4_5_load = load float* %WEIGHT1_4_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3674 'load' 'WEIGHT1_4_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3675 [3/4] (6.43ns)   --->   "%tmp_41_5_4 = fadd float %tmp_41_5_3, %add_res1_5_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3675 'fadd' 'tmp_41_5_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3676 [1/2] (1.23ns)   --->   "%WEIGHT1_5_5_load = load float* %WEIGHT1_5_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3676 'load' 'WEIGHT1_5_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3677 [3/4] (6.43ns)   --->   "%tmp_41_6_4 = fadd float %tmp_41_6_3, %add_res1_6_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3677 'fadd' 'tmp_41_6_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3678 [1/2] (1.23ns)   --->   "%WEIGHT1_6_5_load = load float* %WEIGHT1_6_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3678 'load' 'WEIGHT1_6_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3679 [3/4] (6.43ns)   --->   "%tmp_41_7_4 = fadd float %tmp_41_7_3, %add_res1_7_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3679 'fadd' 'tmp_41_7_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3680 [1/2] (1.23ns)   --->   "%WEIGHT1_7_5_load = load float* %WEIGHT1_7_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3680 'load' 'WEIGHT1_7_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3681 [3/4] (6.43ns)   --->   "%tmp_41_8_4 = fadd float %tmp_41_8_3, %add_res1_8_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3681 'fadd' 'tmp_41_8_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3682 [1/2] (1.23ns)   --->   "%WEIGHT1_8_5_load = load float* %WEIGHT1_8_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3682 'load' 'WEIGHT1_8_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3683 [3/4] (6.43ns)   --->   "%tmp_41_9_4 = fadd float %tmp_41_9_3, %add_res1_9_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3683 'fadd' 'tmp_41_9_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3684 [1/2] (1.23ns)   --->   "%WEIGHT1_9_5_load = load float* %WEIGHT1_9_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3684 'load' 'WEIGHT1_9_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3685 [3/4] (6.43ns)   --->   "%tmp_41_10_4 = fadd float %tmp_41_10_3, %add_res1_10_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3685 'fadd' 'tmp_41_10_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3686 [1/2] (1.23ns)   --->   "%WEIGHT1_10_5_load = load float* %WEIGHT1_10_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3686 'load' 'WEIGHT1_10_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3687 [3/4] (6.43ns)   --->   "%tmp_41_11_4 = fadd float %tmp_41_11_3, %add_res1_11_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3687 'fadd' 'tmp_41_11_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3688 [1/2] (1.23ns)   --->   "%WEIGHT1_11_5_load = load float* %WEIGHT1_11_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3688 'load' 'WEIGHT1_11_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3689 [3/4] (6.43ns)   --->   "%tmp_41_12_4 = fadd float %tmp_41_12_3, %add_res1_12_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3689 'fadd' 'tmp_41_12_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3690 [1/2] (1.23ns)   --->   "%WEIGHT1_12_5_load = load float* %WEIGHT1_12_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3690 'load' 'WEIGHT1_12_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3691 [3/4] (6.43ns)   --->   "%tmp_41_13_4 = fadd float %tmp_41_13_3, %add_res1_13_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3691 'fadd' 'tmp_41_13_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3692 [1/2] (1.23ns)   --->   "%WEIGHT1_13_5_load = load float* %WEIGHT1_13_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3692 'load' 'WEIGHT1_13_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3693 [3/4] (6.43ns)   --->   "%tmp_41_14_4 = fadd float %tmp_41_14_3, %add_res1_14_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3693 'fadd' 'tmp_41_14_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3694 [1/2] (1.23ns)   --->   "%WEIGHT1_14_5_load = load float* %WEIGHT1_14_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3694 'load' 'WEIGHT1_14_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3695 [3/4] (6.43ns)   --->   "%tmp_41_15_4 = fadd float %tmp_41_15_3, %add_res1_15_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3695 'fadd' 'tmp_41_15_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3696 [1/2] (1.23ns)   --->   "%WEIGHT1_15_5_load = load float* %WEIGHT1_15_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3696 'load' 'WEIGHT1_15_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3697 [3/4] (6.43ns)   --->   "%tmp_41_16_4 = fadd float %tmp_41_16_3, %add_res1_16_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3697 'fadd' 'tmp_41_16_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3698 [1/2] (1.23ns)   --->   "%WEIGHT1_16_5_load = load float* %WEIGHT1_16_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3698 'load' 'WEIGHT1_16_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3699 [3/4] (6.43ns)   --->   "%tmp_41_17_4 = fadd float %tmp_41_17_3, %add_res1_17_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3699 'fadd' 'tmp_41_17_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3700 [1/2] (1.23ns)   --->   "%WEIGHT1_17_5_load = load float* %WEIGHT1_17_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3700 'load' 'WEIGHT1_17_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3701 [3/4] (6.43ns)   --->   "%tmp_41_18_4 = fadd float %tmp_41_18_3, %add_res1_18_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3701 'fadd' 'tmp_41_18_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3702 [1/2] (1.23ns)   --->   "%WEIGHT1_18_5_load = load float* %WEIGHT1_18_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3702 'load' 'WEIGHT1_18_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3703 [3/4] (6.43ns)   --->   "%tmp_41_19_4 = fadd float %tmp_41_19_3, %add_res1_19_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3703 'fadd' 'tmp_41_19_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3704 [1/2] (1.23ns)   --->   "%WEIGHT1_19_5_load = load float* %WEIGHT1_19_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3704 'load' 'WEIGHT1_19_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3705 [3/4] (6.43ns)   --->   "%tmp_41_20_4 = fadd float %tmp_41_20_3, %add_res1_20_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3705 'fadd' 'tmp_41_20_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3706 [1/2] (1.23ns)   --->   "%WEIGHT1_20_5_load = load float* %WEIGHT1_20_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3706 'load' 'WEIGHT1_20_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3707 [3/4] (6.43ns)   --->   "%tmp_41_21_4 = fadd float %tmp_41_21_3, %add_res1_21_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3707 'fadd' 'tmp_41_21_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3708 [1/2] (1.23ns)   --->   "%WEIGHT1_21_5_load = load float* %WEIGHT1_21_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3708 'load' 'WEIGHT1_21_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3709 [3/4] (6.43ns)   --->   "%tmp_41_22_4 = fadd float %tmp_41_22_3, %add_res1_22_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3709 'fadd' 'tmp_41_22_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3710 [1/2] (1.23ns)   --->   "%WEIGHT1_22_5_load = load float* %WEIGHT1_22_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3710 'load' 'WEIGHT1_22_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3711 [3/4] (6.43ns)   --->   "%tmp_41_23_4 = fadd float %tmp_41_23_3, %add_res1_23_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3711 'fadd' 'tmp_41_23_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3712 [1/2] (1.23ns)   --->   "%WEIGHT1_23_5_load = load float* %WEIGHT1_23_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3712 'load' 'WEIGHT1_23_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3713 [3/4] (6.43ns)   --->   "%tmp_41_24_4 = fadd float %tmp_41_24_3, %add_res1_24_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3713 'fadd' 'tmp_41_24_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3714 [1/2] (1.23ns)   --->   "%WEIGHT1_24_5_load = load float* %WEIGHT1_24_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3714 'load' 'WEIGHT1_24_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3715 [3/4] (6.43ns)   --->   "%tmp_41_25_4 = fadd float %tmp_41_25_3, %add_res1_25_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3715 'fadd' 'tmp_41_25_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3716 [1/2] (1.23ns)   --->   "%WEIGHT1_25_5_load = load float* %WEIGHT1_25_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3716 'load' 'WEIGHT1_25_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3717 [3/4] (6.43ns)   --->   "%tmp_41_26_4 = fadd float %tmp_41_26_3, %add_res1_26_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3717 'fadd' 'tmp_41_26_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3718 [1/2] (1.23ns)   --->   "%WEIGHT1_26_5_load = load float* %WEIGHT1_26_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3718 'load' 'WEIGHT1_26_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3719 [3/4] (6.43ns)   --->   "%tmp_41_27_4 = fadd float %tmp_41_27_3, %add_res1_27_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3719 'fadd' 'tmp_41_27_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3720 [1/2] (1.23ns)   --->   "%WEIGHT1_27_5_load = load float* %WEIGHT1_27_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3720 'load' 'WEIGHT1_27_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3721 [3/4] (6.43ns)   --->   "%tmp_41_28_4 = fadd float %tmp_41_28_3, %add_res1_28_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3721 'fadd' 'tmp_41_28_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3722 [1/2] (1.23ns)   --->   "%WEIGHT1_28_5_load = load float* %WEIGHT1_28_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3722 'load' 'WEIGHT1_28_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3723 [3/4] (6.43ns)   --->   "%tmp_41_29_4 = fadd float %tmp_41_29_3, %add_res1_29_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3723 'fadd' 'tmp_41_29_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3724 [1/2] (1.23ns)   --->   "%WEIGHT1_29_5_load = load float* %WEIGHT1_29_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3724 'load' 'WEIGHT1_29_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3725 [3/4] (6.43ns)   --->   "%tmp_41_30_4 = fadd float %tmp_41_30_3, %add_res1_30_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3725 'fadd' 'tmp_41_30_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3726 [1/2] (1.23ns)   --->   "%WEIGHT1_30_5_load = load float* %WEIGHT1_30_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3726 'load' 'WEIGHT1_30_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3727 [3/4] (6.43ns)   --->   "%tmp_41_31_4 = fadd float %tmp_41_31_3, %add_res1_31_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3727 'fadd' 'tmp_41_31_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3728 [1/2] (1.23ns)   --->   "%WEIGHT1_31_5_load = load float* %WEIGHT1_31_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3728 'load' 'WEIGHT1_31_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3729 [3/4] (6.43ns)   --->   "%tmp_41_32_4 = fadd float %tmp_41_32_3, %add_res1_32_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3729 'fadd' 'tmp_41_32_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3730 [1/2] (1.23ns)   --->   "%WEIGHT1_32_5_load = load float* %WEIGHT1_32_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3730 'load' 'WEIGHT1_32_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3731 [3/4] (6.43ns)   --->   "%tmp_41_33_4 = fadd float %tmp_41_33_3, %add_res1_33_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3731 'fadd' 'tmp_41_33_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3732 [1/2] (1.23ns)   --->   "%WEIGHT1_33_5_load = load float* %WEIGHT1_33_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3732 'load' 'WEIGHT1_33_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3733 [3/4] (6.43ns)   --->   "%tmp_41_34_4 = fadd float %tmp_41_34_3, %add_res1_34_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3733 'fadd' 'tmp_41_34_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3734 [1/2] (1.23ns)   --->   "%WEIGHT1_34_5_load = load float* %WEIGHT1_34_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3734 'load' 'WEIGHT1_34_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3735 [3/4] (6.43ns)   --->   "%tmp_41_35_4 = fadd float %tmp_41_35_3, %add_res1_35_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3735 'fadd' 'tmp_41_35_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3736 [1/2] (1.23ns)   --->   "%WEIGHT1_35_5_load = load float* %WEIGHT1_35_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3736 'load' 'WEIGHT1_35_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3737 [3/4] (6.43ns)   --->   "%tmp_41_36_4 = fadd float %tmp_41_36_3, %add_res1_36_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3737 'fadd' 'tmp_41_36_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3738 [1/2] (1.23ns)   --->   "%WEIGHT1_36_5_load = load float* %WEIGHT1_36_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3738 'load' 'WEIGHT1_36_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3739 [3/4] (6.43ns)   --->   "%tmp_41_37_4 = fadd float %tmp_41_37_3, %add_res1_37_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3739 'fadd' 'tmp_41_37_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3740 [1/2] (1.23ns)   --->   "%WEIGHT1_37_5_load = load float* %WEIGHT1_37_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3740 'load' 'WEIGHT1_37_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3741 [3/4] (6.43ns)   --->   "%tmp_41_38_4 = fadd float %tmp_41_38_3, %add_res1_38_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3741 'fadd' 'tmp_41_38_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3742 [1/2] (1.23ns)   --->   "%WEIGHT1_38_5_load = load float* %WEIGHT1_38_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3742 'load' 'WEIGHT1_38_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3743 [3/4] (6.43ns)   --->   "%tmp_41_39_4 = fadd float %tmp_41_39_3, %add_res1_39_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3743 'fadd' 'tmp_41_39_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3744 [1/2] (1.23ns)   --->   "%WEIGHT1_39_5_load = load float* %WEIGHT1_39_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3744 'load' 'WEIGHT1_39_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3745 [3/4] (6.43ns)   --->   "%tmp_41_40_4 = fadd float %tmp_41_40_3, %add_res1_40_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3745 'fadd' 'tmp_41_40_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3746 [1/2] (1.23ns)   --->   "%WEIGHT1_40_5_load = load float* %WEIGHT1_40_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3746 'load' 'WEIGHT1_40_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3747 [3/4] (6.43ns)   --->   "%tmp_41_41_4 = fadd float %tmp_41_41_3, %add_res1_41_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3747 'fadd' 'tmp_41_41_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3748 [1/2] (1.23ns)   --->   "%WEIGHT1_41_5_load = load float* %WEIGHT1_41_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3748 'load' 'WEIGHT1_41_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3749 [3/4] (6.43ns)   --->   "%tmp_41_42_4 = fadd float %tmp_41_42_3, %add_res1_42_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3749 'fadd' 'tmp_41_42_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3750 [1/2] (1.23ns)   --->   "%WEIGHT1_42_5_load = load float* %WEIGHT1_42_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3750 'load' 'WEIGHT1_42_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3751 [3/4] (6.43ns)   --->   "%tmp_41_43_4 = fadd float %tmp_41_43_3, %add_res1_43_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3751 'fadd' 'tmp_41_43_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3752 [1/2] (1.23ns)   --->   "%WEIGHT1_43_5_load = load float* %WEIGHT1_43_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3752 'load' 'WEIGHT1_43_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3753 [3/4] (6.43ns)   --->   "%tmp_41_44_4 = fadd float %tmp_41_44_3, %add_res1_44_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3753 'fadd' 'tmp_41_44_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3754 [1/2] (1.23ns)   --->   "%WEIGHT1_44_5_load = load float* %WEIGHT1_44_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3754 'load' 'WEIGHT1_44_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3755 [3/4] (6.43ns)   --->   "%tmp_41_45_4 = fadd float %tmp_41_45_3, %add_res1_45_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3755 'fadd' 'tmp_41_45_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3756 [1/2] (1.23ns)   --->   "%WEIGHT1_45_5_load = load float* %WEIGHT1_45_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3756 'load' 'WEIGHT1_45_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3757 [3/4] (6.43ns)   --->   "%tmp_41_46_4 = fadd float %tmp_41_46_3, %add_res1_46_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3757 'fadd' 'tmp_41_46_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3758 [1/2] (1.23ns)   --->   "%WEIGHT1_46_5_load = load float* %WEIGHT1_46_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3758 'load' 'WEIGHT1_46_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3759 [3/4] (6.43ns)   --->   "%tmp_41_47_4 = fadd float %tmp_41_47_3, %add_res1_47_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3759 'fadd' 'tmp_41_47_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3760 [1/2] (1.23ns)   --->   "%WEIGHT1_47_5_load = load float* %WEIGHT1_47_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3760 'load' 'WEIGHT1_47_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3761 [3/4] (6.43ns)   --->   "%tmp_41_48_4 = fadd float %tmp_41_48_3, %add_res1_48_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3761 'fadd' 'tmp_41_48_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3762 [1/2] (1.23ns)   --->   "%WEIGHT1_48_5_load = load float* %WEIGHT1_48_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3762 'load' 'WEIGHT1_48_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3763 [3/4] (6.43ns)   --->   "%tmp_41_49_4 = fadd float %tmp_41_49_3, %add_res1_49_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3763 'fadd' 'tmp_41_49_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3764 [1/2] (1.23ns)   --->   "%WEIGHT1_49_5_load = load float* %WEIGHT1_49_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3764 'load' 'WEIGHT1_49_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3765 [3/4] (6.43ns)   --->   "%tmp_41_50_4 = fadd float %tmp_41_50_3, %add_res1_50_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3765 'fadd' 'tmp_41_50_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3766 [1/2] (1.23ns)   --->   "%WEIGHT1_50_5_load = load float* %WEIGHT1_50_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3766 'load' 'WEIGHT1_50_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3767 [3/4] (6.43ns)   --->   "%tmp_41_51_4 = fadd float %tmp_41_51_3, %add_res1_51_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3767 'fadd' 'tmp_41_51_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3768 [1/2] (1.23ns)   --->   "%WEIGHT1_51_5_load = load float* %WEIGHT1_51_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3768 'load' 'WEIGHT1_51_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3769 [3/4] (6.43ns)   --->   "%tmp_41_52_4 = fadd float %tmp_41_52_3, %add_res1_52_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3769 'fadd' 'tmp_41_52_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3770 [1/2] (1.23ns)   --->   "%WEIGHT1_52_5_load = load float* %WEIGHT1_52_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3770 'load' 'WEIGHT1_52_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3771 [3/4] (6.43ns)   --->   "%tmp_41_53_4 = fadd float %tmp_41_53_3, %add_res1_53_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3771 'fadd' 'tmp_41_53_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3772 [1/2] (1.23ns)   --->   "%WEIGHT1_53_5_load = load float* %WEIGHT1_53_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3772 'load' 'WEIGHT1_53_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3773 [3/4] (6.43ns)   --->   "%tmp_41_54_4 = fadd float %tmp_41_54_3, %add_res1_54_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3773 'fadd' 'tmp_41_54_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3774 [1/2] (1.23ns)   --->   "%WEIGHT1_54_5_load = load float* %WEIGHT1_54_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3774 'load' 'WEIGHT1_54_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3775 [1/2] (1.23ns)   --->   "%IFM_5_load_1 = load float* %IFM_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3775 'load' 'IFM_5_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_25 : Operation 3776 [3/4] (6.43ns)   --->   "%tmp_41_55_4 = fadd float %tmp_41_55_3, %add_res1_55_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3776 'fadd' 'tmp_41_55_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3777 [1/2] (1.23ns)   --->   "%WEIGHT1_55_5_load = load float* %WEIGHT1_55_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3777 'load' 'WEIGHT1_55_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3778 [3/4] (6.43ns)   --->   "%tmp_41_56_4 = fadd float %tmp_41_56_3, %add_res1_56_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3778 'fadd' 'tmp_41_56_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3779 [1/2] (1.23ns)   --->   "%WEIGHT1_56_5_load = load float* %WEIGHT1_56_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3779 'load' 'WEIGHT1_56_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3780 [3/4] (6.43ns)   --->   "%tmp_41_57_4 = fadd float %tmp_41_57_3, %add_res1_57_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3780 'fadd' 'tmp_41_57_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3781 [1/2] (1.23ns)   --->   "%WEIGHT1_57_5_load = load float* %WEIGHT1_57_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3781 'load' 'WEIGHT1_57_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3782 [3/4] (6.43ns)   --->   "%tmp_41_58_4 = fadd float %tmp_41_58_3, %add_res1_58_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3782 'fadd' 'tmp_41_58_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3783 [1/2] (1.23ns)   --->   "%WEIGHT1_58_5_load = load float* %WEIGHT1_58_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3783 'load' 'WEIGHT1_58_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3784 [3/4] (6.43ns)   --->   "%tmp_41_59_4 = fadd float %tmp_41_59_3, %add_res1_59_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3784 'fadd' 'tmp_41_59_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3785 [1/2] (1.23ns)   --->   "%WEIGHT1_59_5_load = load float* %WEIGHT1_59_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3785 'load' 'WEIGHT1_59_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3786 [3/4] (6.43ns)   --->   "%tmp_41_60_4 = fadd float %tmp_41_60_3, %add_res1_60_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3786 'fadd' 'tmp_41_60_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3787 [1/2] (1.23ns)   --->   "%WEIGHT1_60_5_load = load float* %WEIGHT1_60_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3787 'load' 'WEIGHT1_60_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3788 [3/4] (6.43ns)   --->   "%tmp_41_61_4 = fadd float %tmp_41_61_3, %add_res1_61_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3788 'fadd' 'tmp_41_61_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3789 [1/2] (1.23ns)   --->   "%WEIGHT1_61_5_load = load float* %WEIGHT1_61_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3789 'load' 'WEIGHT1_61_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3790 [3/4] (6.43ns)   --->   "%tmp_41_62_4 = fadd float %tmp_41_62_3, %add_res1_62_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3790 'fadd' 'tmp_41_62_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3791 [1/2] (1.23ns)   --->   "%WEIGHT1_62_5_load = load float* %WEIGHT1_62_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3791 'load' 'WEIGHT1_62_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_25 : Operation 3792 [3/4] (6.43ns)   --->   "%tmp_41_63_4 = fadd float %tmp_41_63_3, %add_res1_63_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3792 'fadd' 'tmp_41_63_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3793 [1/2] (1.23ns)   --->   "%WEIGHT1_63_5_load = load float* %WEIGHT1_63_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3793 'load' 'WEIGHT1_63_5_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 26 <SV = 25> <Delay = 8.41>
ST_26 : Operation 3794 [2/4] (6.43ns)   --->   "%tmp_41_0_4 = fadd float %tmp_41_0_3, %add_res1_0_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3794 'fadd' 'tmp_41_0_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3795 [2/2] (8.41ns)   --->   "%add_res1_0_5 = fmul float %WEIGHT1_0_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3795 'fmul' 'add_res1_0_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3796 [2/4] (6.43ns)   --->   "%tmp_41_1_4 = fadd float %tmp_41_1_3, %add_res1_1_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3796 'fadd' 'tmp_41_1_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3797 [2/2] (8.41ns)   --->   "%add_res1_1_5 = fmul float %WEIGHT1_1_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3797 'fmul' 'add_res1_1_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3798 [2/4] (6.43ns)   --->   "%tmp_41_2_4 = fadd float %tmp_41_2_3, %add_res1_2_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3798 'fadd' 'tmp_41_2_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3799 [2/2] (8.41ns)   --->   "%add_res1_2_5 = fmul float %WEIGHT1_2_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3799 'fmul' 'add_res1_2_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3800 [2/4] (6.43ns)   --->   "%tmp_41_3_4 = fadd float %tmp_41_3_3, %add_res1_3_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3800 'fadd' 'tmp_41_3_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3801 [2/2] (8.41ns)   --->   "%add_res1_3_5 = fmul float %WEIGHT1_3_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3801 'fmul' 'add_res1_3_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3802 [2/4] (6.43ns)   --->   "%tmp_41_4_4 = fadd float %tmp_41_4_3, %add_res1_4_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3802 'fadd' 'tmp_41_4_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3803 [2/2] (8.41ns)   --->   "%add_res1_4_5 = fmul float %WEIGHT1_4_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3803 'fmul' 'add_res1_4_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3804 [2/4] (6.43ns)   --->   "%tmp_41_5_4 = fadd float %tmp_41_5_3, %add_res1_5_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3804 'fadd' 'tmp_41_5_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3805 [2/2] (8.41ns)   --->   "%add_res1_5_5 = fmul float %WEIGHT1_5_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3805 'fmul' 'add_res1_5_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3806 [2/4] (6.43ns)   --->   "%tmp_41_6_4 = fadd float %tmp_41_6_3, %add_res1_6_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3806 'fadd' 'tmp_41_6_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3807 [2/2] (8.41ns)   --->   "%add_res1_6_5 = fmul float %WEIGHT1_6_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3807 'fmul' 'add_res1_6_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3808 [2/4] (6.43ns)   --->   "%tmp_41_7_4 = fadd float %tmp_41_7_3, %add_res1_7_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3808 'fadd' 'tmp_41_7_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3809 [2/2] (8.41ns)   --->   "%add_res1_7_5 = fmul float %WEIGHT1_7_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3809 'fmul' 'add_res1_7_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3810 [2/4] (6.43ns)   --->   "%tmp_41_8_4 = fadd float %tmp_41_8_3, %add_res1_8_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3810 'fadd' 'tmp_41_8_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3811 [2/2] (8.41ns)   --->   "%add_res1_8_5 = fmul float %WEIGHT1_8_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3811 'fmul' 'add_res1_8_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3812 [2/4] (6.43ns)   --->   "%tmp_41_9_4 = fadd float %tmp_41_9_3, %add_res1_9_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3812 'fadd' 'tmp_41_9_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3813 [2/2] (8.41ns)   --->   "%add_res1_9_5 = fmul float %WEIGHT1_9_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3813 'fmul' 'add_res1_9_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3814 [2/4] (6.43ns)   --->   "%tmp_41_10_4 = fadd float %tmp_41_10_3, %add_res1_10_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3814 'fadd' 'tmp_41_10_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3815 [2/2] (8.41ns)   --->   "%add_res1_10_5 = fmul float %WEIGHT1_10_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3815 'fmul' 'add_res1_10_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3816 [2/4] (6.43ns)   --->   "%tmp_41_11_4 = fadd float %tmp_41_11_3, %add_res1_11_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3816 'fadd' 'tmp_41_11_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3817 [2/2] (8.41ns)   --->   "%add_res1_11_5 = fmul float %WEIGHT1_11_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3817 'fmul' 'add_res1_11_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3818 [2/4] (6.43ns)   --->   "%tmp_41_12_4 = fadd float %tmp_41_12_3, %add_res1_12_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3818 'fadd' 'tmp_41_12_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3819 [2/2] (8.41ns)   --->   "%add_res1_12_5 = fmul float %WEIGHT1_12_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3819 'fmul' 'add_res1_12_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3820 [2/4] (6.43ns)   --->   "%tmp_41_13_4 = fadd float %tmp_41_13_3, %add_res1_13_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3820 'fadd' 'tmp_41_13_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3821 [2/2] (8.41ns)   --->   "%add_res1_13_5 = fmul float %WEIGHT1_13_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3821 'fmul' 'add_res1_13_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3822 [2/4] (6.43ns)   --->   "%tmp_41_14_4 = fadd float %tmp_41_14_3, %add_res1_14_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3822 'fadd' 'tmp_41_14_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3823 [2/2] (8.41ns)   --->   "%add_res1_14_5 = fmul float %WEIGHT1_14_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3823 'fmul' 'add_res1_14_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3824 [2/4] (6.43ns)   --->   "%tmp_41_15_4 = fadd float %tmp_41_15_3, %add_res1_15_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3824 'fadd' 'tmp_41_15_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3825 [2/2] (8.41ns)   --->   "%add_res1_15_5 = fmul float %WEIGHT1_15_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3825 'fmul' 'add_res1_15_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3826 [2/4] (6.43ns)   --->   "%tmp_41_16_4 = fadd float %tmp_41_16_3, %add_res1_16_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3826 'fadd' 'tmp_41_16_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3827 [2/2] (8.41ns)   --->   "%add_res1_16_5 = fmul float %WEIGHT1_16_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3827 'fmul' 'add_res1_16_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3828 [2/4] (6.43ns)   --->   "%tmp_41_17_4 = fadd float %tmp_41_17_3, %add_res1_17_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3828 'fadd' 'tmp_41_17_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3829 [2/2] (8.41ns)   --->   "%add_res1_17_5 = fmul float %WEIGHT1_17_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3829 'fmul' 'add_res1_17_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3830 [2/4] (6.43ns)   --->   "%tmp_41_18_4 = fadd float %tmp_41_18_3, %add_res1_18_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3830 'fadd' 'tmp_41_18_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3831 [2/2] (8.41ns)   --->   "%add_res1_18_5 = fmul float %WEIGHT1_18_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3831 'fmul' 'add_res1_18_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3832 [2/4] (6.43ns)   --->   "%tmp_41_19_4 = fadd float %tmp_41_19_3, %add_res1_19_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3832 'fadd' 'tmp_41_19_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3833 [2/2] (8.41ns)   --->   "%add_res1_19_5 = fmul float %WEIGHT1_19_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3833 'fmul' 'add_res1_19_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3834 [2/4] (6.43ns)   --->   "%tmp_41_20_4 = fadd float %tmp_41_20_3, %add_res1_20_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3834 'fadd' 'tmp_41_20_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3835 [2/2] (8.41ns)   --->   "%add_res1_20_5 = fmul float %WEIGHT1_20_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3835 'fmul' 'add_res1_20_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3836 [2/4] (6.43ns)   --->   "%tmp_41_21_4 = fadd float %tmp_41_21_3, %add_res1_21_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3836 'fadd' 'tmp_41_21_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3837 [2/2] (8.41ns)   --->   "%add_res1_21_5 = fmul float %WEIGHT1_21_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3837 'fmul' 'add_res1_21_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3838 [2/4] (6.43ns)   --->   "%tmp_41_22_4 = fadd float %tmp_41_22_3, %add_res1_22_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3838 'fadd' 'tmp_41_22_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3839 [2/2] (8.41ns)   --->   "%add_res1_22_5 = fmul float %WEIGHT1_22_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3839 'fmul' 'add_res1_22_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3840 [2/4] (6.43ns)   --->   "%tmp_41_23_4 = fadd float %tmp_41_23_3, %add_res1_23_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3840 'fadd' 'tmp_41_23_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3841 [2/2] (8.41ns)   --->   "%add_res1_23_5 = fmul float %WEIGHT1_23_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3841 'fmul' 'add_res1_23_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3842 [2/4] (6.43ns)   --->   "%tmp_41_24_4 = fadd float %tmp_41_24_3, %add_res1_24_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3842 'fadd' 'tmp_41_24_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3843 [2/2] (8.41ns)   --->   "%add_res1_24_5 = fmul float %WEIGHT1_24_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3843 'fmul' 'add_res1_24_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3844 [2/4] (6.43ns)   --->   "%tmp_41_25_4 = fadd float %tmp_41_25_3, %add_res1_25_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3844 'fadd' 'tmp_41_25_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3845 [2/2] (8.41ns)   --->   "%add_res1_25_5 = fmul float %WEIGHT1_25_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3845 'fmul' 'add_res1_25_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3846 [2/4] (6.43ns)   --->   "%tmp_41_26_4 = fadd float %tmp_41_26_3, %add_res1_26_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3846 'fadd' 'tmp_41_26_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3847 [2/2] (8.41ns)   --->   "%add_res1_26_5 = fmul float %WEIGHT1_26_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3847 'fmul' 'add_res1_26_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3848 [2/4] (6.43ns)   --->   "%tmp_41_27_4 = fadd float %tmp_41_27_3, %add_res1_27_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3848 'fadd' 'tmp_41_27_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3849 [2/2] (8.41ns)   --->   "%add_res1_27_5 = fmul float %WEIGHT1_27_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3849 'fmul' 'add_res1_27_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3850 [2/4] (6.43ns)   --->   "%tmp_41_28_4 = fadd float %tmp_41_28_3, %add_res1_28_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3850 'fadd' 'tmp_41_28_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3851 [2/2] (8.41ns)   --->   "%add_res1_28_5 = fmul float %WEIGHT1_28_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3851 'fmul' 'add_res1_28_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3852 [2/4] (6.43ns)   --->   "%tmp_41_29_4 = fadd float %tmp_41_29_3, %add_res1_29_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3852 'fadd' 'tmp_41_29_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3853 [2/2] (8.41ns)   --->   "%add_res1_29_5 = fmul float %WEIGHT1_29_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3853 'fmul' 'add_res1_29_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3854 [2/4] (6.43ns)   --->   "%tmp_41_30_4 = fadd float %tmp_41_30_3, %add_res1_30_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3854 'fadd' 'tmp_41_30_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3855 [2/2] (8.41ns)   --->   "%add_res1_30_5 = fmul float %WEIGHT1_30_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3855 'fmul' 'add_res1_30_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3856 [2/4] (6.43ns)   --->   "%tmp_41_31_4 = fadd float %tmp_41_31_3, %add_res1_31_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3856 'fadd' 'tmp_41_31_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3857 [2/2] (8.41ns)   --->   "%add_res1_31_5 = fmul float %WEIGHT1_31_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3857 'fmul' 'add_res1_31_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3858 [2/4] (6.43ns)   --->   "%tmp_41_32_4 = fadd float %tmp_41_32_3, %add_res1_32_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3858 'fadd' 'tmp_41_32_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3859 [2/2] (8.41ns)   --->   "%add_res1_32_5 = fmul float %WEIGHT1_32_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3859 'fmul' 'add_res1_32_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3860 [2/4] (6.43ns)   --->   "%tmp_41_33_4 = fadd float %tmp_41_33_3, %add_res1_33_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3860 'fadd' 'tmp_41_33_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3861 [2/2] (8.41ns)   --->   "%add_res1_33_5 = fmul float %WEIGHT1_33_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3861 'fmul' 'add_res1_33_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3862 [2/4] (6.43ns)   --->   "%tmp_41_34_4 = fadd float %tmp_41_34_3, %add_res1_34_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3862 'fadd' 'tmp_41_34_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3863 [2/2] (8.41ns)   --->   "%add_res1_34_5 = fmul float %WEIGHT1_34_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3863 'fmul' 'add_res1_34_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3864 [2/4] (6.43ns)   --->   "%tmp_41_35_4 = fadd float %tmp_41_35_3, %add_res1_35_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3864 'fadd' 'tmp_41_35_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3865 [2/2] (8.41ns)   --->   "%add_res1_35_5 = fmul float %WEIGHT1_35_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3865 'fmul' 'add_res1_35_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3866 [2/4] (6.43ns)   --->   "%tmp_41_36_4 = fadd float %tmp_41_36_3, %add_res1_36_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3866 'fadd' 'tmp_41_36_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3867 [2/2] (8.41ns)   --->   "%add_res1_36_5 = fmul float %WEIGHT1_36_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3867 'fmul' 'add_res1_36_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3868 [2/4] (6.43ns)   --->   "%tmp_41_37_4 = fadd float %tmp_41_37_3, %add_res1_37_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3868 'fadd' 'tmp_41_37_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3869 [2/2] (8.41ns)   --->   "%add_res1_37_5 = fmul float %WEIGHT1_37_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3869 'fmul' 'add_res1_37_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3870 [2/4] (6.43ns)   --->   "%tmp_41_38_4 = fadd float %tmp_41_38_3, %add_res1_38_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3870 'fadd' 'tmp_41_38_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3871 [2/2] (8.41ns)   --->   "%add_res1_38_5 = fmul float %WEIGHT1_38_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3871 'fmul' 'add_res1_38_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3872 [2/4] (6.43ns)   --->   "%tmp_41_39_4 = fadd float %tmp_41_39_3, %add_res1_39_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3872 'fadd' 'tmp_41_39_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3873 [2/2] (8.41ns)   --->   "%add_res1_39_5 = fmul float %WEIGHT1_39_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3873 'fmul' 'add_res1_39_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3874 [2/4] (6.43ns)   --->   "%tmp_41_40_4 = fadd float %tmp_41_40_3, %add_res1_40_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3874 'fadd' 'tmp_41_40_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3875 [2/2] (8.41ns)   --->   "%add_res1_40_5 = fmul float %WEIGHT1_40_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3875 'fmul' 'add_res1_40_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3876 [2/4] (6.43ns)   --->   "%tmp_41_41_4 = fadd float %tmp_41_41_3, %add_res1_41_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3876 'fadd' 'tmp_41_41_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3877 [2/2] (8.41ns)   --->   "%add_res1_41_5 = fmul float %WEIGHT1_41_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3877 'fmul' 'add_res1_41_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3878 [2/4] (6.43ns)   --->   "%tmp_41_42_4 = fadd float %tmp_41_42_3, %add_res1_42_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3878 'fadd' 'tmp_41_42_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3879 [2/2] (8.41ns)   --->   "%add_res1_42_5 = fmul float %WEIGHT1_42_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3879 'fmul' 'add_res1_42_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3880 [2/4] (6.43ns)   --->   "%tmp_41_43_4 = fadd float %tmp_41_43_3, %add_res1_43_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3880 'fadd' 'tmp_41_43_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3881 [2/2] (8.41ns)   --->   "%add_res1_43_5 = fmul float %WEIGHT1_43_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3881 'fmul' 'add_res1_43_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3882 [2/4] (6.43ns)   --->   "%tmp_41_44_4 = fadd float %tmp_41_44_3, %add_res1_44_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3882 'fadd' 'tmp_41_44_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3883 [2/2] (8.41ns)   --->   "%add_res1_44_5 = fmul float %WEIGHT1_44_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3883 'fmul' 'add_res1_44_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3884 [2/4] (6.43ns)   --->   "%tmp_41_45_4 = fadd float %tmp_41_45_3, %add_res1_45_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3884 'fadd' 'tmp_41_45_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3885 [2/2] (8.41ns)   --->   "%add_res1_45_5 = fmul float %WEIGHT1_45_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3885 'fmul' 'add_res1_45_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3886 [2/4] (6.43ns)   --->   "%tmp_41_46_4 = fadd float %tmp_41_46_3, %add_res1_46_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3886 'fadd' 'tmp_41_46_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3887 [2/2] (8.41ns)   --->   "%add_res1_46_5 = fmul float %WEIGHT1_46_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3887 'fmul' 'add_res1_46_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3888 [2/4] (6.43ns)   --->   "%tmp_41_47_4 = fadd float %tmp_41_47_3, %add_res1_47_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3888 'fadd' 'tmp_41_47_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3889 [2/2] (8.41ns)   --->   "%add_res1_47_5 = fmul float %WEIGHT1_47_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3889 'fmul' 'add_res1_47_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3890 [2/4] (6.43ns)   --->   "%tmp_41_48_4 = fadd float %tmp_41_48_3, %add_res1_48_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3890 'fadd' 'tmp_41_48_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3891 [2/2] (8.41ns)   --->   "%add_res1_48_5 = fmul float %WEIGHT1_48_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3891 'fmul' 'add_res1_48_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3892 [2/4] (6.43ns)   --->   "%tmp_41_49_4 = fadd float %tmp_41_49_3, %add_res1_49_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3892 'fadd' 'tmp_41_49_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3893 [2/2] (8.41ns)   --->   "%add_res1_49_5 = fmul float %WEIGHT1_49_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3893 'fmul' 'add_res1_49_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3894 [2/4] (6.43ns)   --->   "%tmp_41_50_4 = fadd float %tmp_41_50_3, %add_res1_50_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3894 'fadd' 'tmp_41_50_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3895 [2/2] (8.41ns)   --->   "%add_res1_50_5 = fmul float %WEIGHT1_50_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3895 'fmul' 'add_res1_50_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3896 [2/4] (6.43ns)   --->   "%tmp_41_51_4 = fadd float %tmp_41_51_3, %add_res1_51_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3896 'fadd' 'tmp_41_51_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3897 [2/2] (8.41ns)   --->   "%add_res1_51_5 = fmul float %WEIGHT1_51_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3897 'fmul' 'add_res1_51_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3898 [2/4] (6.43ns)   --->   "%tmp_41_52_4 = fadd float %tmp_41_52_3, %add_res1_52_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3898 'fadd' 'tmp_41_52_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3899 [2/2] (8.41ns)   --->   "%add_res1_52_5 = fmul float %WEIGHT1_52_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3899 'fmul' 'add_res1_52_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3900 [2/4] (6.43ns)   --->   "%tmp_41_53_4 = fadd float %tmp_41_53_3, %add_res1_53_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3900 'fadd' 'tmp_41_53_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3901 [2/2] (8.41ns)   --->   "%add_res1_53_5 = fmul float %WEIGHT1_53_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3901 'fmul' 'add_res1_53_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3902 [2/4] (6.43ns)   --->   "%tmp_41_54_4 = fadd float %tmp_41_54_3, %add_res1_54_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3902 'fadd' 'tmp_41_54_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3903 [2/2] (8.41ns)   --->   "%add_res1_54_5 = fmul float %WEIGHT1_54_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3903 'fmul' 'add_res1_54_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3904 [2/4] (6.43ns)   --->   "%tmp_41_55_4 = fadd float %tmp_41_55_3, %add_res1_55_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3904 'fadd' 'tmp_41_55_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3905 [2/2] (8.41ns)   --->   "%add_res1_55_5 = fmul float %WEIGHT1_55_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3905 'fmul' 'add_res1_55_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3906 [2/4] (6.43ns)   --->   "%tmp_41_56_4 = fadd float %tmp_41_56_3, %add_res1_56_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3906 'fadd' 'tmp_41_56_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3907 [2/2] (8.41ns)   --->   "%add_res1_56_5 = fmul float %WEIGHT1_56_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3907 'fmul' 'add_res1_56_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3908 [2/4] (6.43ns)   --->   "%tmp_41_57_4 = fadd float %tmp_41_57_3, %add_res1_57_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3908 'fadd' 'tmp_41_57_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3909 [2/2] (8.41ns)   --->   "%add_res1_57_5 = fmul float %WEIGHT1_57_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3909 'fmul' 'add_res1_57_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3910 [2/4] (6.43ns)   --->   "%tmp_41_58_4 = fadd float %tmp_41_58_3, %add_res1_58_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3910 'fadd' 'tmp_41_58_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3911 [2/2] (8.41ns)   --->   "%add_res1_58_5 = fmul float %WEIGHT1_58_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3911 'fmul' 'add_res1_58_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3912 [2/4] (6.43ns)   --->   "%tmp_41_59_4 = fadd float %tmp_41_59_3, %add_res1_59_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3912 'fadd' 'tmp_41_59_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3913 [2/2] (8.41ns)   --->   "%add_res1_59_5 = fmul float %WEIGHT1_59_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3913 'fmul' 'add_res1_59_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3914 [2/4] (6.43ns)   --->   "%tmp_41_60_4 = fadd float %tmp_41_60_3, %add_res1_60_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3914 'fadd' 'tmp_41_60_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3915 [2/2] (8.41ns)   --->   "%add_res1_60_5 = fmul float %WEIGHT1_60_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3915 'fmul' 'add_res1_60_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3916 [2/4] (6.43ns)   --->   "%tmp_41_61_4 = fadd float %tmp_41_61_3, %add_res1_61_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3916 'fadd' 'tmp_41_61_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3917 [2/2] (8.41ns)   --->   "%add_res1_61_5 = fmul float %WEIGHT1_61_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3917 'fmul' 'add_res1_61_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3918 [2/4] (6.43ns)   --->   "%tmp_41_62_4 = fadd float %tmp_41_62_3, %add_res1_62_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3918 'fadd' 'tmp_41_62_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3919 [2/2] (8.41ns)   --->   "%add_res1_62_5 = fmul float %WEIGHT1_62_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3919 'fmul' 'add_res1_62_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3920 [2/4] (6.43ns)   --->   "%tmp_41_63_4 = fadd float %tmp_41_63_3, %add_res1_63_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3920 'fadd' 'tmp_41_63_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3921 [2/2] (8.41ns)   --->   "%add_res1_63_5 = fmul float %WEIGHT1_63_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3921 'fmul' 'add_res1_63_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.41>
ST_27 : Operation 3922 [1/4] (6.43ns)   --->   "%tmp_41_0_4 = fadd float %tmp_41_0_3, %add_res1_0_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3922 'fadd' 'tmp_41_0_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3923 [1/2] (8.41ns)   --->   "%add_res1_0_5 = fmul float %WEIGHT1_0_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3923 'fmul' 'add_res1_0_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3924 [1/4] (6.43ns)   --->   "%tmp_41_1_4 = fadd float %tmp_41_1_3, %add_res1_1_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3924 'fadd' 'tmp_41_1_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3925 [1/2] (8.41ns)   --->   "%add_res1_1_5 = fmul float %WEIGHT1_1_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3925 'fmul' 'add_res1_1_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3926 [1/4] (6.43ns)   --->   "%tmp_41_2_4 = fadd float %tmp_41_2_3, %add_res1_2_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3926 'fadd' 'tmp_41_2_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3927 [1/2] (8.41ns)   --->   "%add_res1_2_5 = fmul float %WEIGHT1_2_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3927 'fmul' 'add_res1_2_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3928 [1/4] (6.43ns)   --->   "%tmp_41_3_4 = fadd float %tmp_41_3_3, %add_res1_3_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3928 'fadd' 'tmp_41_3_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3929 [1/2] (8.41ns)   --->   "%add_res1_3_5 = fmul float %WEIGHT1_3_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3929 'fmul' 'add_res1_3_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3930 [1/4] (6.43ns)   --->   "%tmp_41_4_4 = fadd float %tmp_41_4_3, %add_res1_4_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3930 'fadd' 'tmp_41_4_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3931 [1/2] (8.41ns)   --->   "%add_res1_4_5 = fmul float %WEIGHT1_4_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3931 'fmul' 'add_res1_4_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3932 [1/4] (6.43ns)   --->   "%tmp_41_5_4 = fadd float %tmp_41_5_3, %add_res1_5_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3932 'fadd' 'tmp_41_5_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3933 [1/2] (8.41ns)   --->   "%add_res1_5_5 = fmul float %WEIGHT1_5_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3933 'fmul' 'add_res1_5_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3934 [1/4] (6.43ns)   --->   "%tmp_41_6_4 = fadd float %tmp_41_6_3, %add_res1_6_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3934 'fadd' 'tmp_41_6_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3935 [1/2] (8.41ns)   --->   "%add_res1_6_5 = fmul float %WEIGHT1_6_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3935 'fmul' 'add_res1_6_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3936 [1/4] (6.43ns)   --->   "%tmp_41_7_4 = fadd float %tmp_41_7_3, %add_res1_7_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3936 'fadd' 'tmp_41_7_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3937 [1/2] (8.41ns)   --->   "%add_res1_7_5 = fmul float %WEIGHT1_7_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3937 'fmul' 'add_res1_7_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3938 [1/4] (6.43ns)   --->   "%tmp_41_8_4 = fadd float %tmp_41_8_3, %add_res1_8_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3938 'fadd' 'tmp_41_8_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3939 [1/2] (8.41ns)   --->   "%add_res1_8_5 = fmul float %WEIGHT1_8_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3939 'fmul' 'add_res1_8_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3940 [1/4] (6.43ns)   --->   "%tmp_41_9_4 = fadd float %tmp_41_9_3, %add_res1_9_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3940 'fadd' 'tmp_41_9_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3941 [1/2] (8.41ns)   --->   "%add_res1_9_5 = fmul float %WEIGHT1_9_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3941 'fmul' 'add_res1_9_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3942 [1/4] (6.43ns)   --->   "%tmp_41_10_4 = fadd float %tmp_41_10_3, %add_res1_10_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3942 'fadd' 'tmp_41_10_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3943 [1/2] (8.41ns)   --->   "%add_res1_10_5 = fmul float %WEIGHT1_10_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3943 'fmul' 'add_res1_10_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3944 [1/4] (6.43ns)   --->   "%tmp_41_11_4 = fadd float %tmp_41_11_3, %add_res1_11_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3944 'fadd' 'tmp_41_11_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3945 [1/2] (8.41ns)   --->   "%add_res1_11_5 = fmul float %WEIGHT1_11_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3945 'fmul' 'add_res1_11_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3946 [1/4] (6.43ns)   --->   "%tmp_41_12_4 = fadd float %tmp_41_12_3, %add_res1_12_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3946 'fadd' 'tmp_41_12_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3947 [1/2] (8.41ns)   --->   "%add_res1_12_5 = fmul float %WEIGHT1_12_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3947 'fmul' 'add_res1_12_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3948 [1/4] (6.43ns)   --->   "%tmp_41_13_4 = fadd float %tmp_41_13_3, %add_res1_13_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3948 'fadd' 'tmp_41_13_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3949 [1/2] (8.41ns)   --->   "%add_res1_13_5 = fmul float %WEIGHT1_13_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3949 'fmul' 'add_res1_13_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3950 [1/4] (6.43ns)   --->   "%tmp_41_14_4 = fadd float %tmp_41_14_3, %add_res1_14_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3950 'fadd' 'tmp_41_14_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3951 [1/2] (8.41ns)   --->   "%add_res1_14_5 = fmul float %WEIGHT1_14_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3951 'fmul' 'add_res1_14_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3952 [1/4] (6.43ns)   --->   "%tmp_41_15_4 = fadd float %tmp_41_15_3, %add_res1_15_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3952 'fadd' 'tmp_41_15_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3953 [1/2] (8.41ns)   --->   "%add_res1_15_5 = fmul float %WEIGHT1_15_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3953 'fmul' 'add_res1_15_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3954 [1/4] (6.43ns)   --->   "%tmp_41_16_4 = fadd float %tmp_41_16_3, %add_res1_16_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3954 'fadd' 'tmp_41_16_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3955 [1/2] (8.41ns)   --->   "%add_res1_16_5 = fmul float %WEIGHT1_16_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3955 'fmul' 'add_res1_16_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3956 [1/4] (6.43ns)   --->   "%tmp_41_17_4 = fadd float %tmp_41_17_3, %add_res1_17_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3956 'fadd' 'tmp_41_17_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3957 [1/2] (8.41ns)   --->   "%add_res1_17_5 = fmul float %WEIGHT1_17_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3957 'fmul' 'add_res1_17_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3958 [1/4] (6.43ns)   --->   "%tmp_41_18_4 = fadd float %tmp_41_18_3, %add_res1_18_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3958 'fadd' 'tmp_41_18_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3959 [1/2] (8.41ns)   --->   "%add_res1_18_5 = fmul float %WEIGHT1_18_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3959 'fmul' 'add_res1_18_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3960 [1/4] (6.43ns)   --->   "%tmp_41_19_4 = fadd float %tmp_41_19_3, %add_res1_19_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3960 'fadd' 'tmp_41_19_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3961 [1/2] (8.41ns)   --->   "%add_res1_19_5 = fmul float %WEIGHT1_19_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3961 'fmul' 'add_res1_19_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3962 [1/4] (6.43ns)   --->   "%tmp_41_20_4 = fadd float %tmp_41_20_3, %add_res1_20_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3962 'fadd' 'tmp_41_20_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3963 [1/2] (8.41ns)   --->   "%add_res1_20_5 = fmul float %WEIGHT1_20_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3963 'fmul' 'add_res1_20_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3964 [1/4] (6.43ns)   --->   "%tmp_41_21_4 = fadd float %tmp_41_21_3, %add_res1_21_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3964 'fadd' 'tmp_41_21_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3965 [1/2] (8.41ns)   --->   "%add_res1_21_5 = fmul float %WEIGHT1_21_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3965 'fmul' 'add_res1_21_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3966 [1/4] (6.43ns)   --->   "%tmp_41_22_4 = fadd float %tmp_41_22_3, %add_res1_22_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3966 'fadd' 'tmp_41_22_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3967 [1/2] (8.41ns)   --->   "%add_res1_22_5 = fmul float %WEIGHT1_22_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3967 'fmul' 'add_res1_22_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3968 [1/4] (6.43ns)   --->   "%tmp_41_23_4 = fadd float %tmp_41_23_3, %add_res1_23_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3968 'fadd' 'tmp_41_23_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3969 [1/2] (8.41ns)   --->   "%add_res1_23_5 = fmul float %WEIGHT1_23_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3969 'fmul' 'add_res1_23_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3970 [1/4] (6.43ns)   --->   "%tmp_41_24_4 = fadd float %tmp_41_24_3, %add_res1_24_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3970 'fadd' 'tmp_41_24_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3971 [1/2] (8.41ns)   --->   "%add_res1_24_5 = fmul float %WEIGHT1_24_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3971 'fmul' 'add_res1_24_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3972 [1/4] (6.43ns)   --->   "%tmp_41_25_4 = fadd float %tmp_41_25_3, %add_res1_25_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3972 'fadd' 'tmp_41_25_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3973 [1/2] (8.41ns)   --->   "%add_res1_25_5 = fmul float %WEIGHT1_25_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3973 'fmul' 'add_res1_25_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3974 [1/4] (6.43ns)   --->   "%tmp_41_26_4 = fadd float %tmp_41_26_3, %add_res1_26_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3974 'fadd' 'tmp_41_26_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3975 [1/2] (8.41ns)   --->   "%add_res1_26_5 = fmul float %WEIGHT1_26_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3975 'fmul' 'add_res1_26_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3976 [1/4] (6.43ns)   --->   "%tmp_41_27_4 = fadd float %tmp_41_27_3, %add_res1_27_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3976 'fadd' 'tmp_41_27_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3977 [1/2] (8.41ns)   --->   "%add_res1_27_5 = fmul float %WEIGHT1_27_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3977 'fmul' 'add_res1_27_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3978 [1/4] (6.43ns)   --->   "%tmp_41_28_4 = fadd float %tmp_41_28_3, %add_res1_28_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3978 'fadd' 'tmp_41_28_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3979 [1/2] (8.41ns)   --->   "%add_res1_28_5 = fmul float %WEIGHT1_28_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3979 'fmul' 'add_res1_28_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3980 [1/4] (6.43ns)   --->   "%tmp_41_29_4 = fadd float %tmp_41_29_3, %add_res1_29_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3980 'fadd' 'tmp_41_29_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3981 [1/2] (8.41ns)   --->   "%add_res1_29_5 = fmul float %WEIGHT1_29_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3981 'fmul' 'add_res1_29_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3982 [1/4] (6.43ns)   --->   "%tmp_41_30_4 = fadd float %tmp_41_30_3, %add_res1_30_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3982 'fadd' 'tmp_41_30_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3983 [1/2] (8.41ns)   --->   "%add_res1_30_5 = fmul float %WEIGHT1_30_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3983 'fmul' 'add_res1_30_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3984 [1/4] (6.43ns)   --->   "%tmp_41_31_4 = fadd float %tmp_41_31_3, %add_res1_31_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3984 'fadd' 'tmp_41_31_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3985 [1/2] (8.41ns)   --->   "%add_res1_31_5 = fmul float %WEIGHT1_31_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3985 'fmul' 'add_res1_31_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3986 [1/4] (6.43ns)   --->   "%tmp_41_32_4 = fadd float %tmp_41_32_3, %add_res1_32_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3986 'fadd' 'tmp_41_32_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3987 [1/2] (8.41ns)   --->   "%add_res1_32_5 = fmul float %WEIGHT1_32_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3987 'fmul' 'add_res1_32_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3988 [1/4] (6.43ns)   --->   "%tmp_41_33_4 = fadd float %tmp_41_33_3, %add_res1_33_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3988 'fadd' 'tmp_41_33_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3989 [1/2] (8.41ns)   --->   "%add_res1_33_5 = fmul float %WEIGHT1_33_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3989 'fmul' 'add_res1_33_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3990 [1/4] (6.43ns)   --->   "%tmp_41_34_4 = fadd float %tmp_41_34_3, %add_res1_34_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3990 'fadd' 'tmp_41_34_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3991 [1/2] (8.41ns)   --->   "%add_res1_34_5 = fmul float %WEIGHT1_34_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3991 'fmul' 'add_res1_34_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3992 [1/4] (6.43ns)   --->   "%tmp_41_35_4 = fadd float %tmp_41_35_3, %add_res1_35_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3992 'fadd' 'tmp_41_35_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3993 [1/2] (8.41ns)   --->   "%add_res1_35_5 = fmul float %WEIGHT1_35_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3993 'fmul' 'add_res1_35_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3994 [1/4] (6.43ns)   --->   "%tmp_41_36_4 = fadd float %tmp_41_36_3, %add_res1_36_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3994 'fadd' 'tmp_41_36_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3995 [1/2] (8.41ns)   --->   "%add_res1_36_5 = fmul float %WEIGHT1_36_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3995 'fmul' 'add_res1_36_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3996 [1/4] (6.43ns)   --->   "%tmp_41_37_4 = fadd float %tmp_41_37_3, %add_res1_37_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3996 'fadd' 'tmp_41_37_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3997 [1/2] (8.41ns)   --->   "%add_res1_37_5 = fmul float %WEIGHT1_37_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3997 'fmul' 'add_res1_37_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3998 [1/4] (6.43ns)   --->   "%tmp_41_38_4 = fadd float %tmp_41_38_3, %add_res1_38_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 3998 'fadd' 'tmp_41_38_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3999 [1/2] (8.41ns)   --->   "%add_res1_38_5 = fmul float %WEIGHT1_38_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 3999 'fmul' 'add_res1_38_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4000 [1/4] (6.43ns)   --->   "%tmp_41_39_4 = fadd float %tmp_41_39_3, %add_res1_39_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4000 'fadd' 'tmp_41_39_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4001 [1/2] (8.41ns)   --->   "%add_res1_39_5 = fmul float %WEIGHT1_39_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4001 'fmul' 'add_res1_39_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4002 [1/4] (6.43ns)   --->   "%tmp_41_40_4 = fadd float %tmp_41_40_3, %add_res1_40_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4002 'fadd' 'tmp_41_40_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4003 [1/2] (8.41ns)   --->   "%add_res1_40_5 = fmul float %WEIGHT1_40_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4003 'fmul' 'add_res1_40_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4004 [1/4] (6.43ns)   --->   "%tmp_41_41_4 = fadd float %tmp_41_41_3, %add_res1_41_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4004 'fadd' 'tmp_41_41_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4005 [1/2] (8.41ns)   --->   "%add_res1_41_5 = fmul float %WEIGHT1_41_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4005 'fmul' 'add_res1_41_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4006 [1/4] (6.43ns)   --->   "%tmp_41_42_4 = fadd float %tmp_41_42_3, %add_res1_42_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4006 'fadd' 'tmp_41_42_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4007 [1/2] (8.41ns)   --->   "%add_res1_42_5 = fmul float %WEIGHT1_42_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4007 'fmul' 'add_res1_42_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4008 [1/4] (6.43ns)   --->   "%tmp_41_43_4 = fadd float %tmp_41_43_3, %add_res1_43_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4008 'fadd' 'tmp_41_43_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4009 [1/2] (8.41ns)   --->   "%add_res1_43_5 = fmul float %WEIGHT1_43_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4009 'fmul' 'add_res1_43_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4010 [1/4] (6.43ns)   --->   "%tmp_41_44_4 = fadd float %tmp_41_44_3, %add_res1_44_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4010 'fadd' 'tmp_41_44_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4011 [1/2] (8.41ns)   --->   "%add_res1_44_5 = fmul float %WEIGHT1_44_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4011 'fmul' 'add_res1_44_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4012 [1/4] (6.43ns)   --->   "%tmp_41_45_4 = fadd float %tmp_41_45_3, %add_res1_45_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4012 'fadd' 'tmp_41_45_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4013 [1/2] (8.41ns)   --->   "%add_res1_45_5 = fmul float %WEIGHT1_45_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4013 'fmul' 'add_res1_45_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4014 [1/4] (6.43ns)   --->   "%tmp_41_46_4 = fadd float %tmp_41_46_3, %add_res1_46_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4014 'fadd' 'tmp_41_46_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4015 [1/2] (8.41ns)   --->   "%add_res1_46_5 = fmul float %WEIGHT1_46_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4015 'fmul' 'add_res1_46_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4016 [1/4] (6.43ns)   --->   "%tmp_41_47_4 = fadd float %tmp_41_47_3, %add_res1_47_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4016 'fadd' 'tmp_41_47_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4017 [1/2] (8.41ns)   --->   "%add_res1_47_5 = fmul float %WEIGHT1_47_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4017 'fmul' 'add_res1_47_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4018 [1/4] (6.43ns)   --->   "%tmp_41_48_4 = fadd float %tmp_41_48_3, %add_res1_48_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4018 'fadd' 'tmp_41_48_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4019 [1/2] (8.41ns)   --->   "%add_res1_48_5 = fmul float %WEIGHT1_48_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4019 'fmul' 'add_res1_48_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4020 [1/4] (6.43ns)   --->   "%tmp_41_49_4 = fadd float %tmp_41_49_3, %add_res1_49_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4020 'fadd' 'tmp_41_49_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4021 [1/2] (8.41ns)   --->   "%add_res1_49_5 = fmul float %WEIGHT1_49_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4021 'fmul' 'add_res1_49_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4022 [1/4] (6.43ns)   --->   "%tmp_41_50_4 = fadd float %tmp_41_50_3, %add_res1_50_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4022 'fadd' 'tmp_41_50_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4023 [1/2] (8.41ns)   --->   "%add_res1_50_5 = fmul float %WEIGHT1_50_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4023 'fmul' 'add_res1_50_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4024 [1/4] (6.43ns)   --->   "%tmp_41_51_4 = fadd float %tmp_41_51_3, %add_res1_51_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4024 'fadd' 'tmp_41_51_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4025 [1/2] (8.41ns)   --->   "%add_res1_51_5 = fmul float %WEIGHT1_51_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4025 'fmul' 'add_res1_51_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4026 [1/4] (6.43ns)   --->   "%tmp_41_52_4 = fadd float %tmp_41_52_3, %add_res1_52_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4026 'fadd' 'tmp_41_52_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4027 [1/2] (8.41ns)   --->   "%add_res1_52_5 = fmul float %WEIGHT1_52_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4027 'fmul' 'add_res1_52_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4028 [1/4] (6.43ns)   --->   "%tmp_41_53_4 = fadd float %tmp_41_53_3, %add_res1_53_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4028 'fadd' 'tmp_41_53_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4029 [1/2] (8.41ns)   --->   "%add_res1_53_5 = fmul float %WEIGHT1_53_5_load, %IFM_5_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4029 'fmul' 'add_res1_53_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4030 [1/4] (6.43ns)   --->   "%tmp_41_54_4 = fadd float %tmp_41_54_3, %add_res1_54_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4030 'fadd' 'tmp_41_54_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4031 [1/2] (8.41ns)   --->   "%add_res1_54_5 = fmul float %WEIGHT1_54_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4031 'fmul' 'add_res1_54_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4032 [1/4] (6.43ns)   --->   "%tmp_41_55_4 = fadd float %tmp_41_55_3, %add_res1_55_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4032 'fadd' 'tmp_41_55_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4033 [1/2] (8.41ns)   --->   "%add_res1_55_5 = fmul float %WEIGHT1_55_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4033 'fmul' 'add_res1_55_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4034 [1/4] (6.43ns)   --->   "%tmp_41_56_4 = fadd float %tmp_41_56_3, %add_res1_56_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4034 'fadd' 'tmp_41_56_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4035 [1/2] (8.41ns)   --->   "%add_res1_56_5 = fmul float %WEIGHT1_56_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4035 'fmul' 'add_res1_56_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4036 [1/4] (6.43ns)   --->   "%tmp_41_57_4 = fadd float %tmp_41_57_3, %add_res1_57_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4036 'fadd' 'tmp_41_57_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4037 [1/2] (8.41ns)   --->   "%add_res1_57_5 = fmul float %WEIGHT1_57_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4037 'fmul' 'add_res1_57_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4038 [1/4] (6.43ns)   --->   "%tmp_41_58_4 = fadd float %tmp_41_58_3, %add_res1_58_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4038 'fadd' 'tmp_41_58_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4039 [1/2] (8.41ns)   --->   "%add_res1_58_5 = fmul float %WEIGHT1_58_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4039 'fmul' 'add_res1_58_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4040 [1/4] (6.43ns)   --->   "%tmp_41_59_4 = fadd float %tmp_41_59_3, %add_res1_59_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4040 'fadd' 'tmp_41_59_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4041 [1/2] (8.41ns)   --->   "%add_res1_59_5 = fmul float %WEIGHT1_59_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4041 'fmul' 'add_res1_59_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4042 [1/4] (6.43ns)   --->   "%tmp_41_60_4 = fadd float %tmp_41_60_3, %add_res1_60_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4042 'fadd' 'tmp_41_60_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4043 [1/2] (8.41ns)   --->   "%add_res1_60_5 = fmul float %WEIGHT1_60_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4043 'fmul' 'add_res1_60_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4044 [1/4] (6.43ns)   --->   "%tmp_41_61_4 = fadd float %tmp_41_61_3, %add_res1_61_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4044 'fadd' 'tmp_41_61_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4045 [1/2] (8.41ns)   --->   "%add_res1_61_5 = fmul float %WEIGHT1_61_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4045 'fmul' 'add_res1_61_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4046 [1/4] (6.43ns)   --->   "%tmp_41_62_4 = fadd float %tmp_41_62_3, %add_res1_62_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4046 'fadd' 'tmp_41_62_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4047 [1/2] (8.41ns)   --->   "%add_res1_62_5 = fmul float %WEIGHT1_62_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4047 'fmul' 'add_res1_62_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4048 [1/4] (6.43ns)   --->   "%tmp_41_63_4 = fadd float %tmp_41_63_3, %add_res1_63_4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4048 'fadd' 'tmp_41_63_4' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4049 [1/2] (8.41ns)   --->   "%add_res1_63_5 = fmul float %WEIGHT1_63_5_load, %IFM_5_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4049 'fmul' 'add_res1_63_5' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 4050 [1/1] (0.00ns)   --->   "%WEIGHT1_0_6_addr = getelementptr [121 x float]* %WEIGHT1_0_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4050 'getelementptr' 'WEIGHT1_0_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4051 [1/1] (0.00ns)   --->   "%WEIGHT1_1_6_addr = getelementptr [121 x float]* %WEIGHT1_1_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4051 'getelementptr' 'WEIGHT1_1_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4052 [1/1] (0.00ns)   --->   "%WEIGHT1_2_6_addr = getelementptr [121 x float]* %WEIGHT1_2_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4052 'getelementptr' 'WEIGHT1_2_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4053 [1/1] (0.00ns)   --->   "%WEIGHT1_3_6_addr = getelementptr [121 x float]* %WEIGHT1_3_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4053 'getelementptr' 'WEIGHT1_3_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4054 [1/1] (0.00ns)   --->   "%WEIGHT1_4_6_addr = getelementptr [121 x float]* %WEIGHT1_4_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4054 'getelementptr' 'WEIGHT1_4_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4055 [1/1] (0.00ns)   --->   "%WEIGHT1_5_6_addr = getelementptr [121 x float]* %WEIGHT1_5_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4055 'getelementptr' 'WEIGHT1_5_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4056 [1/1] (0.00ns)   --->   "%WEIGHT1_6_6_addr = getelementptr [121 x float]* %WEIGHT1_6_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4056 'getelementptr' 'WEIGHT1_6_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4057 [1/1] (0.00ns)   --->   "%WEIGHT1_7_6_addr = getelementptr [121 x float]* %WEIGHT1_7_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4057 'getelementptr' 'WEIGHT1_7_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4058 [1/1] (0.00ns)   --->   "%WEIGHT1_8_6_addr = getelementptr [121 x float]* %WEIGHT1_8_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4058 'getelementptr' 'WEIGHT1_8_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4059 [1/1] (0.00ns)   --->   "%WEIGHT1_9_6_addr = getelementptr [121 x float]* %WEIGHT1_9_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4059 'getelementptr' 'WEIGHT1_9_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4060 [1/1] (0.00ns)   --->   "%WEIGHT1_10_6_addr = getelementptr [121 x float]* %WEIGHT1_10_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4060 'getelementptr' 'WEIGHT1_10_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4061 [1/1] (0.00ns)   --->   "%WEIGHT1_11_6_addr = getelementptr [121 x float]* %WEIGHT1_11_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4061 'getelementptr' 'WEIGHT1_11_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4062 [1/1] (0.00ns)   --->   "%WEIGHT1_12_6_addr = getelementptr [121 x float]* %WEIGHT1_12_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4062 'getelementptr' 'WEIGHT1_12_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4063 [1/1] (0.00ns)   --->   "%WEIGHT1_13_6_addr = getelementptr [121 x float]* %WEIGHT1_13_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4063 'getelementptr' 'WEIGHT1_13_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4064 [1/1] (0.00ns)   --->   "%WEIGHT1_14_6_addr = getelementptr [121 x float]* %WEIGHT1_14_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4064 'getelementptr' 'WEIGHT1_14_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4065 [1/1] (0.00ns)   --->   "%WEIGHT1_15_6_addr = getelementptr [121 x float]* %WEIGHT1_15_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4065 'getelementptr' 'WEIGHT1_15_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4066 [1/1] (0.00ns)   --->   "%WEIGHT1_16_6_addr = getelementptr [121 x float]* %WEIGHT1_16_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4066 'getelementptr' 'WEIGHT1_16_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4067 [1/1] (0.00ns)   --->   "%WEIGHT1_17_6_addr = getelementptr [121 x float]* %WEIGHT1_17_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4067 'getelementptr' 'WEIGHT1_17_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4068 [1/1] (0.00ns)   --->   "%WEIGHT1_18_6_addr = getelementptr [121 x float]* %WEIGHT1_18_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4068 'getelementptr' 'WEIGHT1_18_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4069 [1/1] (0.00ns)   --->   "%WEIGHT1_19_6_addr = getelementptr [121 x float]* %WEIGHT1_19_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4069 'getelementptr' 'WEIGHT1_19_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4070 [1/1] (0.00ns)   --->   "%WEIGHT1_20_6_addr = getelementptr [121 x float]* %WEIGHT1_20_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4070 'getelementptr' 'WEIGHT1_20_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4071 [1/1] (0.00ns)   --->   "%WEIGHT1_21_6_addr = getelementptr [121 x float]* %WEIGHT1_21_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4071 'getelementptr' 'WEIGHT1_21_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4072 [1/1] (0.00ns)   --->   "%WEIGHT1_22_6_addr = getelementptr [121 x float]* %WEIGHT1_22_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4072 'getelementptr' 'WEIGHT1_22_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4073 [1/1] (0.00ns)   --->   "%WEIGHT1_23_6_addr = getelementptr [121 x float]* %WEIGHT1_23_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4073 'getelementptr' 'WEIGHT1_23_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4074 [1/1] (0.00ns)   --->   "%WEIGHT1_24_6_addr = getelementptr [121 x float]* %WEIGHT1_24_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4074 'getelementptr' 'WEIGHT1_24_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4075 [1/1] (0.00ns)   --->   "%WEIGHT1_25_6_addr = getelementptr [121 x float]* %WEIGHT1_25_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4075 'getelementptr' 'WEIGHT1_25_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4076 [1/1] (0.00ns)   --->   "%WEIGHT1_26_6_addr = getelementptr [121 x float]* %WEIGHT1_26_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4076 'getelementptr' 'WEIGHT1_26_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4077 [1/1] (0.00ns)   --->   "%WEIGHT1_27_6_addr = getelementptr [121 x float]* %WEIGHT1_27_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4077 'getelementptr' 'WEIGHT1_27_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4078 [1/1] (0.00ns)   --->   "%WEIGHT1_28_6_addr = getelementptr [121 x float]* %WEIGHT1_28_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4078 'getelementptr' 'WEIGHT1_28_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4079 [1/1] (0.00ns)   --->   "%WEIGHT1_29_6_addr = getelementptr [121 x float]* %WEIGHT1_29_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4079 'getelementptr' 'WEIGHT1_29_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4080 [1/1] (0.00ns)   --->   "%WEIGHT1_30_6_addr = getelementptr [121 x float]* %WEIGHT1_30_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4080 'getelementptr' 'WEIGHT1_30_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4081 [1/1] (0.00ns)   --->   "%WEIGHT1_31_6_addr = getelementptr [121 x float]* %WEIGHT1_31_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4081 'getelementptr' 'WEIGHT1_31_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4082 [1/1] (0.00ns)   --->   "%WEIGHT1_32_6_addr = getelementptr [121 x float]* %WEIGHT1_32_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4082 'getelementptr' 'WEIGHT1_32_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4083 [1/1] (0.00ns)   --->   "%WEIGHT1_33_6_addr = getelementptr [121 x float]* %WEIGHT1_33_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4083 'getelementptr' 'WEIGHT1_33_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4084 [1/1] (0.00ns)   --->   "%WEIGHT1_34_6_addr = getelementptr [121 x float]* %WEIGHT1_34_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4084 'getelementptr' 'WEIGHT1_34_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4085 [1/1] (0.00ns)   --->   "%WEIGHT1_35_6_addr = getelementptr [121 x float]* %WEIGHT1_35_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4085 'getelementptr' 'WEIGHT1_35_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4086 [1/1] (0.00ns)   --->   "%WEIGHT1_36_6_addr = getelementptr [121 x float]* %WEIGHT1_36_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4086 'getelementptr' 'WEIGHT1_36_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4087 [1/1] (0.00ns)   --->   "%WEIGHT1_37_6_addr = getelementptr [121 x float]* %WEIGHT1_37_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4087 'getelementptr' 'WEIGHT1_37_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4088 [1/1] (0.00ns)   --->   "%WEIGHT1_38_6_addr = getelementptr [121 x float]* %WEIGHT1_38_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4088 'getelementptr' 'WEIGHT1_38_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4089 [1/1] (0.00ns)   --->   "%WEIGHT1_39_6_addr = getelementptr [121 x float]* %WEIGHT1_39_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4089 'getelementptr' 'WEIGHT1_39_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4090 [1/1] (0.00ns)   --->   "%WEIGHT1_40_6_addr = getelementptr [121 x float]* %WEIGHT1_40_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4090 'getelementptr' 'WEIGHT1_40_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4091 [1/1] (0.00ns)   --->   "%WEIGHT1_41_6_addr = getelementptr [121 x float]* %WEIGHT1_41_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4091 'getelementptr' 'WEIGHT1_41_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4092 [1/1] (0.00ns)   --->   "%WEIGHT1_42_6_addr = getelementptr [121 x float]* %WEIGHT1_42_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4092 'getelementptr' 'WEIGHT1_42_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4093 [1/1] (0.00ns)   --->   "%WEIGHT1_43_6_addr = getelementptr [121 x float]* %WEIGHT1_43_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4093 'getelementptr' 'WEIGHT1_43_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4094 [1/1] (0.00ns)   --->   "%WEIGHT1_44_6_addr = getelementptr [121 x float]* %WEIGHT1_44_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4094 'getelementptr' 'WEIGHT1_44_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4095 [1/1] (0.00ns)   --->   "%WEIGHT1_45_6_addr = getelementptr [121 x float]* %WEIGHT1_45_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4095 'getelementptr' 'WEIGHT1_45_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4096 [1/1] (0.00ns)   --->   "%WEIGHT1_46_6_addr = getelementptr [121 x float]* %WEIGHT1_46_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4096 'getelementptr' 'WEIGHT1_46_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4097 [1/1] (0.00ns)   --->   "%WEIGHT1_47_6_addr = getelementptr [121 x float]* %WEIGHT1_47_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4097 'getelementptr' 'WEIGHT1_47_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4098 [1/1] (0.00ns)   --->   "%WEIGHT1_48_6_addr = getelementptr [121 x float]* %WEIGHT1_48_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4098 'getelementptr' 'WEIGHT1_48_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4099 [1/1] (0.00ns)   --->   "%WEIGHT1_49_6_addr = getelementptr [121 x float]* %WEIGHT1_49_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4099 'getelementptr' 'WEIGHT1_49_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4100 [1/1] (0.00ns)   --->   "%WEIGHT1_50_6_addr = getelementptr [121 x float]* %WEIGHT1_50_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4100 'getelementptr' 'WEIGHT1_50_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4101 [1/1] (0.00ns)   --->   "%WEIGHT1_51_6_addr = getelementptr [121 x float]* %WEIGHT1_51_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4101 'getelementptr' 'WEIGHT1_51_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4102 [1/1] (0.00ns)   --->   "%WEIGHT1_52_6_addr = getelementptr [121 x float]* %WEIGHT1_52_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4102 'getelementptr' 'WEIGHT1_52_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4103 [1/1] (0.00ns)   --->   "%WEIGHT1_53_6_addr = getelementptr [121 x float]* %WEIGHT1_53_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4103 'getelementptr' 'WEIGHT1_53_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4104 [1/1] (0.00ns)   --->   "%WEIGHT1_54_6_addr = getelementptr [121 x float]* %WEIGHT1_54_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4104 'getelementptr' 'WEIGHT1_54_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4105 [1/1] (0.00ns)   --->   "%WEIGHT1_55_6_addr = getelementptr [121 x float]* %WEIGHT1_55_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4105 'getelementptr' 'WEIGHT1_55_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4106 [1/1] (0.00ns)   --->   "%WEIGHT1_56_6_addr = getelementptr [121 x float]* %WEIGHT1_56_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4106 'getelementptr' 'WEIGHT1_56_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4107 [1/1] (0.00ns)   --->   "%WEIGHT1_57_6_addr = getelementptr [121 x float]* %WEIGHT1_57_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4107 'getelementptr' 'WEIGHT1_57_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4108 [1/1] (0.00ns)   --->   "%WEIGHT1_58_6_addr = getelementptr [121 x float]* %WEIGHT1_58_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4108 'getelementptr' 'WEIGHT1_58_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4109 [1/1] (0.00ns)   --->   "%WEIGHT1_59_6_addr = getelementptr [121 x float]* %WEIGHT1_59_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4109 'getelementptr' 'WEIGHT1_59_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4110 [1/1] (0.00ns)   --->   "%WEIGHT1_60_6_addr = getelementptr [121 x float]* %WEIGHT1_60_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4110 'getelementptr' 'WEIGHT1_60_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4111 [1/1] (0.00ns)   --->   "%WEIGHT1_61_6_addr = getelementptr [121 x float]* %WEIGHT1_61_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4111 'getelementptr' 'WEIGHT1_61_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4112 [1/1] (0.00ns)   --->   "%WEIGHT1_62_6_addr = getelementptr [121 x float]* %WEIGHT1_62_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4112 'getelementptr' 'WEIGHT1_62_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4113 [1/1] (0.00ns)   --->   "%WEIGHT1_63_6_addr = getelementptr [121 x float]* %WEIGHT1_63_6, i64 0, i64 %tmp_41_cast" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4113 'getelementptr' 'WEIGHT1_63_6_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_28 : Operation 4114 [4/4] (6.43ns)   --->   "%tmp_41_0_5 = fadd float %tmp_41_0_4, %add_res1_0_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4114 'fadd' 'tmp_41_0_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4115 [2/2] (1.23ns)   --->   "%WEIGHT1_0_6_load = load float* %WEIGHT1_0_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4115 'load' 'WEIGHT1_0_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4116 [2/2] (1.23ns)   --->   "%IFM_6_load = load float* %IFM_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4116 'load' 'IFM_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_28 : Operation 4117 [4/4] (6.43ns)   --->   "%tmp_41_1_5 = fadd float %tmp_41_1_4, %add_res1_1_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4117 'fadd' 'tmp_41_1_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4118 [2/2] (1.23ns)   --->   "%WEIGHT1_1_6_load = load float* %WEIGHT1_1_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4118 'load' 'WEIGHT1_1_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4119 [4/4] (6.43ns)   --->   "%tmp_41_2_5 = fadd float %tmp_41_2_4, %add_res1_2_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4119 'fadd' 'tmp_41_2_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4120 [2/2] (1.23ns)   --->   "%WEIGHT1_2_6_load = load float* %WEIGHT1_2_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4120 'load' 'WEIGHT1_2_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4121 [4/4] (6.43ns)   --->   "%tmp_41_3_5 = fadd float %tmp_41_3_4, %add_res1_3_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4121 'fadd' 'tmp_41_3_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4122 [2/2] (1.23ns)   --->   "%WEIGHT1_3_6_load = load float* %WEIGHT1_3_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4122 'load' 'WEIGHT1_3_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4123 [4/4] (6.43ns)   --->   "%tmp_41_4_5 = fadd float %tmp_41_4_4, %add_res1_4_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4123 'fadd' 'tmp_41_4_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4124 [2/2] (1.23ns)   --->   "%WEIGHT1_4_6_load = load float* %WEIGHT1_4_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4124 'load' 'WEIGHT1_4_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4125 [4/4] (6.43ns)   --->   "%tmp_41_5_5 = fadd float %tmp_41_5_4, %add_res1_5_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4125 'fadd' 'tmp_41_5_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4126 [2/2] (1.23ns)   --->   "%WEIGHT1_5_6_load = load float* %WEIGHT1_5_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4126 'load' 'WEIGHT1_5_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4127 [4/4] (6.43ns)   --->   "%tmp_41_6_5 = fadd float %tmp_41_6_4, %add_res1_6_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4127 'fadd' 'tmp_41_6_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4128 [2/2] (1.23ns)   --->   "%WEIGHT1_6_6_load = load float* %WEIGHT1_6_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4128 'load' 'WEIGHT1_6_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4129 [4/4] (6.43ns)   --->   "%tmp_41_7_5 = fadd float %tmp_41_7_4, %add_res1_7_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4129 'fadd' 'tmp_41_7_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4130 [2/2] (1.23ns)   --->   "%WEIGHT1_7_6_load = load float* %WEIGHT1_7_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4130 'load' 'WEIGHT1_7_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4131 [4/4] (6.43ns)   --->   "%tmp_41_8_5 = fadd float %tmp_41_8_4, %add_res1_8_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4131 'fadd' 'tmp_41_8_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4132 [2/2] (1.23ns)   --->   "%WEIGHT1_8_6_load = load float* %WEIGHT1_8_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4132 'load' 'WEIGHT1_8_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4133 [4/4] (6.43ns)   --->   "%tmp_41_9_5 = fadd float %tmp_41_9_4, %add_res1_9_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4133 'fadd' 'tmp_41_9_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4134 [2/2] (1.23ns)   --->   "%WEIGHT1_9_6_load = load float* %WEIGHT1_9_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4134 'load' 'WEIGHT1_9_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4135 [4/4] (6.43ns)   --->   "%tmp_41_10_5 = fadd float %tmp_41_10_4, %add_res1_10_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4135 'fadd' 'tmp_41_10_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4136 [2/2] (1.23ns)   --->   "%WEIGHT1_10_6_load = load float* %WEIGHT1_10_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4136 'load' 'WEIGHT1_10_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4137 [4/4] (6.43ns)   --->   "%tmp_41_11_5 = fadd float %tmp_41_11_4, %add_res1_11_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4137 'fadd' 'tmp_41_11_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4138 [2/2] (1.23ns)   --->   "%WEIGHT1_11_6_load = load float* %WEIGHT1_11_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4138 'load' 'WEIGHT1_11_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4139 [4/4] (6.43ns)   --->   "%tmp_41_12_5 = fadd float %tmp_41_12_4, %add_res1_12_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4139 'fadd' 'tmp_41_12_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4140 [2/2] (1.23ns)   --->   "%WEIGHT1_12_6_load = load float* %WEIGHT1_12_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4140 'load' 'WEIGHT1_12_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4141 [4/4] (6.43ns)   --->   "%tmp_41_13_5 = fadd float %tmp_41_13_4, %add_res1_13_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4141 'fadd' 'tmp_41_13_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4142 [2/2] (1.23ns)   --->   "%WEIGHT1_13_6_load = load float* %WEIGHT1_13_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4142 'load' 'WEIGHT1_13_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4143 [4/4] (6.43ns)   --->   "%tmp_41_14_5 = fadd float %tmp_41_14_4, %add_res1_14_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4143 'fadd' 'tmp_41_14_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4144 [2/2] (1.23ns)   --->   "%WEIGHT1_14_6_load = load float* %WEIGHT1_14_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4144 'load' 'WEIGHT1_14_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4145 [4/4] (6.43ns)   --->   "%tmp_41_15_5 = fadd float %tmp_41_15_4, %add_res1_15_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4145 'fadd' 'tmp_41_15_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4146 [2/2] (1.23ns)   --->   "%WEIGHT1_15_6_load = load float* %WEIGHT1_15_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4146 'load' 'WEIGHT1_15_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4147 [4/4] (6.43ns)   --->   "%tmp_41_16_5 = fadd float %tmp_41_16_4, %add_res1_16_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4147 'fadd' 'tmp_41_16_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4148 [2/2] (1.23ns)   --->   "%WEIGHT1_16_6_load = load float* %WEIGHT1_16_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4148 'load' 'WEIGHT1_16_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4149 [4/4] (6.43ns)   --->   "%tmp_41_17_5 = fadd float %tmp_41_17_4, %add_res1_17_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4149 'fadd' 'tmp_41_17_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4150 [2/2] (1.23ns)   --->   "%WEIGHT1_17_6_load = load float* %WEIGHT1_17_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4150 'load' 'WEIGHT1_17_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4151 [4/4] (6.43ns)   --->   "%tmp_41_18_5 = fadd float %tmp_41_18_4, %add_res1_18_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4151 'fadd' 'tmp_41_18_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4152 [2/2] (1.23ns)   --->   "%WEIGHT1_18_6_load = load float* %WEIGHT1_18_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4152 'load' 'WEIGHT1_18_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4153 [4/4] (6.43ns)   --->   "%tmp_41_19_5 = fadd float %tmp_41_19_4, %add_res1_19_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4153 'fadd' 'tmp_41_19_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4154 [2/2] (1.23ns)   --->   "%WEIGHT1_19_6_load = load float* %WEIGHT1_19_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4154 'load' 'WEIGHT1_19_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4155 [4/4] (6.43ns)   --->   "%tmp_41_20_5 = fadd float %tmp_41_20_4, %add_res1_20_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4155 'fadd' 'tmp_41_20_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4156 [2/2] (1.23ns)   --->   "%WEIGHT1_20_6_load = load float* %WEIGHT1_20_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4156 'load' 'WEIGHT1_20_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4157 [4/4] (6.43ns)   --->   "%tmp_41_21_5 = fadd float %tmp_41_21_4, %add_res1_21_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4157 'fadd' 'tmp_41_21_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4158 [2/2] (1.23ns)   --->   "%WEIGHT1_21_6_load = load float* %WEIGHT1_21_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4158 'load' 'WEIGHT1_21_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4159 [4/4] (6.43ns)   --->   "%tmp_41_22_5 = fadd float %tmp_41_22_4, %add_res1_22_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4159 'fadd' 'tmp_41_22_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4160 [2/2] (1.23ns)   --->   "%WEIGHT1_22_6_load = load float* %WEIGHT1_22_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4160 'load' 'WEIGHT1_22_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4161 [4/4] (6.43ns)   --->   "%tmp_41_23_5 = fadd float %tmp_41_23_4, %add_res1_23_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4161 'fadd' 'tmp_41_23_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4162 [2/2] (1.23ns)   --->   "%WEIGHT1_23_6_load = load float* %WEIGHT1_23_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4162 'load' 'WEIGHT1_23_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4163 [4/4] (6.43ns)   --->   "%tmp_41_24_5 = fadd float %tmp_41_24_4, %add_res1_24_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4163 'fadd' 'tmp_41_24_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4164 [2/2] (1.23ns)   --->   "%WEIGHT1_24_6_load = load float* %WEIGHT1_24_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4164 'load' 'WEIGHT1_24_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4165 [4/4] (6.43ns)   --->   "%tmp_41_25_5 = fadd float %tmp_41_25_4, %add_res1_25_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4165 'fadd' 'tmp_41_25_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4166 [2/2] (1.23ns)   --->   "%WEIGHT1_25_6_load = load float* %WEIGHT1_25_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4166 'load' 'WEIGHT1_25_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4167 [4/4] (6.43ns)   --->   "%tmp_41_26_5 = fadd float %tmp_41_26_4, %add_res1_26_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4167 'fadd' 'tmp_41_26_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4168 [2/2] (1.23ns)   --->   "%WEIGHT1_26_6_load = load float* %WEIGHT1_26_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4168 'load' 'WEIGHT1_26_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4169 [4/4] (6.43ns)   --->   "%tmp_41_27_5 = fadd float %tmp_41_27_4, %add_res1_27_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4169 'fadd' 'tmp_41_27_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4170 [2/2] (1.23ns)   --->   "%WEIGHT1_27_6_load = load float* %WEIGHT1_27_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4170 'load' 'WEIGHT1_27_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4171 [4/4] (6.43ns)   --->   "%tmp_41_28_5 = fadd float %tmp_41_28_4, %add_res1_28_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4171 'fadd' 'tmp_41_28_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4172 [2/2] (1.23ns)   --->   "%WEIGHT1_28_6_load = load float* %WEIGHT1_28_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4172 'load' 'WEIGHT1_28_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4173 [4/4] (6.43ns)   --->   "%tmp_41_29_5 = fadd float %tmp_41_29_4, %add_res1_29_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4173 'fadd' 'tmp_41_29_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4174 [2/2] (1.23ns)   --->   "%WEIGHT1_29_6_load = load float* %WEIGHT1_29_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4174 'load' 'WEIGHT1_29_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4175 [4/4] (6.43ns)   --->   "%tmp_41_30_5 = fadd float %tmp_41_30_4, %add_res1_30_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4175 'fadd' 'tmp_41_30_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4176 [2/2] (1.23ns)   --->   "%WEIGHT1_30_6_load = load float* %WEIGHT1_30_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4176 'load' 'WEIGHT1_30_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4177 [4/4] (6.43ns)   --->   "%tmp_41_31_5 = fadd float %tmp_41_31_4, %add_res1_31_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4177 'fadd' 'tmp_41_31_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4178 [2/2] (1.23ns)   --->   "%WEIGHT1_31_6_load = load float* %WEIGHT1_31_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4178 'load' 'WEIGHT1_31_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4179 [4/4] (6.43ns)   --->   "%tmp_41_32_5 = fadd float %tmp_41_32_4, %add_res1_32_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4179 'fadd' 'tmp_41_32_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4180 [2/2] (1.23ns)   --->   "%WEIGHT1_32_6_load = load float* %WEIGHT1_32_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4180 'load' 'WEIGHT1_32_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4181 [4/4] (6.43ns)   --->   "%tmp_41_33_5 = fadd float %tmp_41_33_4, %add_res1_33_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4181 'fadd' 'tmp_41_33_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4182 [2/2] (1.23ns)   --->   "%WEIGHT1_33_6_load = load float* %WEIGHT1_33_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4182 'load' 'WEIGHT1_33_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4183 [4/4] (6.43ns)   --->   "%tmp_41_34_5 = fadd float %tmp_41_34_4, %add_res1_34_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4183 'fadd' 'tmp_41_34_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4184 [2/2] (1.23ns)   --->   "%WEIGHT1_34_6_load = load float* %WEIGHT1_34_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4184 'load' 'WEIGHT1_34_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4185 [4/4] (6.43ns)   --->   "%tmp_41_35_5 = fadd float %tmp_41_35_4, %add_res1_35_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4185 'fadd' 'tmp_41_35_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4186 [2/2] (1.23ns)   --->   "%WEIGHT1_35_6_load = load float* %WEIGHT1_35_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4186 'load' 'WEIGHT1_35_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4187 [4/4] (6.43ns)   --->   "%tmp_41_36_5 = fadd float %tmp_41_36_4, %add_res1_36_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4187 'fadd' 'tmp_41_36_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4188 [2/2] (1.23ns)   --->   "%WEIGHT1_36_6_load = load float* %WEIGHT1_36_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4188 'load' 'WEIGHT1_36_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4189 [4/4] (6.43ns)   --->   "%tmp_41_37_5 = fadd float %tmp_41_37_4, %add_res1_37_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4189 'fadd' 'tmp_41_37_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4190 [2/2] (1.23ns)   --->   "%WEIGHT1_37_6_load = load float* %WEIGHT1_37_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4190 'load' 'WEIGHT1_37_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4191 [4/4] (6.43ns)   --->   "%tmp_41_38_5 = fadd float %tmp_41_38_4, %add_res1_38_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4191 'fadd' 'tmp_41_38_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4192 [2/2] (1.23ns)   --->   "%WEIGHT1_38_6_load = load float* %WEIGHT1_38_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4192 'load' 'WEIGHT1_38_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4193 [4/4] (6.43ns)   --->   "%tmp_41_39_5 = fadd float %tmp_41_39_4, %add_res1_39_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4193 'fadd' 'tmp_41_39_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4194 [2/2] (1.23ns)   --->   "%WEIGHT1_39_6_load = load float* %WEIGHT1_39_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4194 'load' 'WEIGHT1_39_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4195 [4/4] (6.43ns)   --->   "%tmp_41_40_5 = fadd float %tmp_41_40_4, %add_res1_40_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4195 'fadd' 'tmp_41_40_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4196 [2/2] (1.23ns)   --->   "%WEIGHT1_40_6_load = load float* %WEIGHT1_40_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4196 'load' 'WEIGHT1_40_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4197 [4/4] (6.43ns)   --->   "%tmp_41_41_5 = fadd float %tmp_41_41_4, %add_res1_41_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4197 'fadd' 'tmp_41_41_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4198 [2/2] (1.23ns)   --->   "%WEIGHT1_41_6_load = load float* %WEIGHT1_41_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4198 'load' 'WEIGHT1_41_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4199 [4/4] (6.43ns)   --->   "%tmp_41_42_5 = fadd float %tmp_41_42_4, %add_res1_42_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4199 'fadd' 'tmp_41_42_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4200 [2/2] (1.23ns)   --->   "%WEIGHT1_42_6_load = load float* %WEIGHT1_42_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4200 'load' 'WEIGHT1_42_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4201 [4/4] (6.43ns)   --->   "%tmp_41_43_5 = fadd float %tmp_41_43_4, %add_res1_43_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4201 'fadd' 'tmp_41_43_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4202 [2/2] (1.23ns)   --->   "%WEIGHT1_43_6_load = load float* %WEIGHT1_43_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4202 'load' 'WEIGHT1_43_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4203 [4/4] (6.43ns)   --->   "%tmp_41_44_5 = fadd float %tmp_41_44_4, %add_res1_44_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4203 'fadd' 'tmp_41_44_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4204 [2/2] (1.23ns)   --->   "%WEIGHT1_44_6_load = load float* %WEIGHT1_44_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4204 'load' 'WEIGHT1_44_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4205 [4/4] (6.43ns)   --->   "%tmp_41_45_5 = fadd float %tmp_41_45_4, %add_res1_45_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4205 'fadd' 'tmp_41_45_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4206 [2/2] (1.23ns)   --->   "%WEIGHT1_45_6_load = load float* %WEIGHT1_45_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4206 'load' 'WEIGHT1_45_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4207 [4/4] (6.43ns)   --->   "%tmp_41_46_5 = fadd float %tmp_41_46_4, %add_res1_46_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4207 'fadd' 'tmp_41_46_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4208 [2/2] (1.23ns)   --->   "%WEIGHT1_46_6_load = load float* %WEIGHT1_46_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4208 'load' 'WEIGHT1_46_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4209 [4/4] (6.43ns)   --->   "%tmp_41_47_5 = fadd float %tmp_41_47_4, %add_res1_47_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4209 'fadd' 'tmp_41_47_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4210 [2/2] (1.23ns)   --->   "%WEIGHT1_47_6_load = load float* %WEIGHT1_47_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4210 'load' 'WEIGHT1_47_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4211 [4/4] (6.43ns)   --->   "%tmp_41_48_5 = fadd float %tmp_41_48_4, %add_res1_48_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4211 'fadd' 'tmp_41_48_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4212 [2/2] (1.23ns)   --->   "%WEIGHT1_48_6_load = load float* %WEIGHT1_48_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4212 'load' 'WEIGHT1_48_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4213 [4/4] (6.43ns)   --->   "%tmp_41_49_5 = fadd float %tmp_41_49_4, %add_res1_49_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4213 'fadd' 'tmp_41_49_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4214 [2/2] (1.23ns)   --->   "%WEIGHT1_49_6_load = load float* %WEIGHT1_49_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4214 'load' 'WEIGHT1_49_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4215 [4/4] (6.43ns)   --->   "%tmp_41_50_5 = fadd float %tmp_41_50_4, %add_res1_50_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4215 'fadd' 'tmp_41_50_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4216 [2/2] (1.23ns)   --->   "%WEIGHT1_50_6_load = load float* %WEIGHT1_50_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4216 'load' 'WEIGHT1_50_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4217 [4/4] (6.43ns)   --->   "%tmp_41_51_5 = fadd float %tmp_41_51_4, %add_res1_51_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4217 'fadd' 'tmp_41_51_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4218 [2/2] (1.23ns)   --->   "%WEIGHT1_51_6_load = load float* %WEIGHT1_51_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4218 'load' 'WEIGHT1_51_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4219 [4/4] (6.43ns)   --->   "%tmp_41_52_5 = fadd float %tmp_41_52_4, %add_res1_52_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4219 'fadd' 'tmp_41_52_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4220 [2/2] (1.23ns)   --->   "%WEIGHT1_52_6_load = load float* %WEIGHT1_52_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4220 'load' 'WEIGHT1_52_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4221 [4/4] (6.43ns)   --->   "%tmp_41_53_5 = fadd float %tmp_41_53_4, %add_res1_53_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4221 'fadd' 'tmp_41_53_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4222 [2/2] (1.23ns)   --->   "%WEIGHT1_53_6_load = load float* %WEIGHT1_53_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4222 'load' 'WEIGHT1_53_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4223 [4/4] (6.43ns)   --->   "%tmp_41_54_5 = fadd float %tmp_41_54_4, %add_res1_54_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4223 'fadd' 'tmp_41_54_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4224 [2/2] (1.23ns)   --->   "%WEIGHT1_54_6_load = load float* %WEIGHT1_54_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4224 'load' 'WEIGHT1_54_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4225 [2/2] (1.23ns)   --->   "%IFM_6_load_1 = load float* %IFM_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4225 'load' 'IFM_6_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_28 : Operation 4226 [4/4] (6.43ns)   --->   "%tmp_41_55_5 = fadd float %tmp_41_55_4, %add_res1_55_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4226 'fadd' 'tmp_41_55_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4227 [2/2] (1.23ns)   --->   "%WEIGHT1_55_6_load = load float* %WEIGHT1_55_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4227 'load' 'WEIGHT1_55_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4228 [4/4] (6.43ns)   --->   "%tmp_41_56_5 = fadd float %tmp_41_56_4, %add_res1_56_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4228 'fadd' 'tmp_41_56_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4229 [2/2] (1.23ns)   --->   "%WEIGHT1_56_6_load = load float* %WEIGHT1_56_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4229 'load' 'WEIGHT1_56_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4230 [4/4] (6.43ns)   --->   "%tmp_41_57_5 = fadd float %tmp_41_57_4, %add_res1_57_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4230 'fadd' 'tmp_41_57_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4231 [2/2] (1.23ns)   --->   "%WEIGHT1_57_6_load = load float* %WEIGHT1_57_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4231 'load' 'WEIGHT1_57_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4232 [4/4] (6.43ns)   --->   "%tmp_41_58_5 = fadd float %tmp_41_58_4, %add_res1_58_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4232 'fadd' 'tmp_41_58_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4233 [2/2] (1.23ns)   --->   "%WEIGHT1_58_6_load = load float* %WEIGHT1_58_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4233 'load' 'WEIGHT1_58_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4234 [4/4] (6.43ns)   --->   "%tmp_41_59_5 = fadd float %tmp_41_59_4, %add_res1_59_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4234 'fadd' 'tmp_41_59_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4235 [2/2] (1.23ns)   --->   "%WEIGHT1_59_6_load = load float* %WEIGHT1_59_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4235 'load' 'WEIGHT1_59_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4236 [4/4] (6.43ns)   --->   "%tmp_41_60_5 = fadd float %tmp_41_60_4, %add_res1_60_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4236 'fadd' 'tmp_41_60_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4237 [2/2] (1.23ns)   --->   "%WEIGHT1_60_6_load = load float* %WEIGHT1_60_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4237 'load' 'WEIGHT1_60_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4238 [4/4] (6.43ns)   --->   "%tmp_41_61_5 = fadd float %tmp_41_61_4, %add_res1_61_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4238 'fadd' 'tmp_41_61_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4239 [2/2] (1.23ns)   --->   "%WEIGHT1_61_6_load = load float* %WEIGHT1_61_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4239 'load' 'WEIGHT1_61_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4240 [4/4] (6.43ns)   --->   "%tmp_41_62_5 = fadd float %tmp_41_62_4, %add_res1_62_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4240 'fadd' 'tmp_41_62_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4241 [2/2] (1.23ns)   --->   "%WEIGHT1_62_6_load = load float* %WEIGHT1_62_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4241 'load' 'WEIGHT1_62_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_28 : Operation 4242 [4/4] (6.43ns)   --->   "%tmp_41_63_5 = fadd float %tmp_41_63_4, %add_res1_63_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4242 'fadd' 'tmp_41_63_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4243 [2/2] (1.23ns)   --->   "%WEIGHT1_63_6_load = load float* %WEIGHT1_63_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4243 'load' 'WEIGHT1_63_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 4244 [3/4] (6.43ns)   --->   "%tmp_41_0_5 = fadd float %tmp_41_0_4, %add_res1_0_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4244 'fadd' 'tmp_41_0_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4245 [1/2] (1.23ns)   --->   "%WEIGHT1_0_6_load = load float* %WEIGHT1_0_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4245 'load' 'WEIGHT1_0_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4246 [1/2] (1.23ns)   --->   "%IFM_6_load = load float* %IFM_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4246 'load' 'IFM_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_29 : Operation 4247 [3/4] (6.43ns)   --->   "%tmp_41_1_5 = fadd float %tmp_41_1_4, %add_res1_1_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4247 'fadd' 'tmp_41_1_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4248 [1/2] (1.23ns)   --->   "%WEIGHT1_1_6_load = load float* %WEIGHT1_1_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4248 'load' 'WEIGHT1_1_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4249 [3/4] (6.43ns)   --->   "%tmp_41_2_5 = fadd float %tmp_41_2_4, %add_res1_2_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4249 'fadd' 'tmp_41_2_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4250 [1/2] (1.23ns)   --->   "%WEIGHT1_2_6_load = load float* %WEIGHT1_2_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4250 'load' 'WEIGHT1_2_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4251 [3/4] (6.43ns)   --->   "%tmp_41_3_5 = fadd float %tmp_41_3_4, %add_res1_3_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4251 'fadd' 'tmp_41_3_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4252 [1/2] (1.23ns)   --->   "%WEIGHT1_3_6_load = load float* %WEIGHT1_3_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4252 'load' 'WEIGHT1_3_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4253 [3/4] (6.43ns)   --->   "%tmp_41_4_5 = fadd float %tmp_41_4_4, %add_res1_4_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4253 'fadd' 'tmp_41_4_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4254 [1/2] (1.23ns)   --->   "%WEIGHT1_4_6_load = load float* %WEIGHT1_4_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4254 'load' 'WEIGHT1_4_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4255 [3/4] (6.43ns)   --->   "%tmp_41_5_5 = fadd float %tmp_41_5_4, %add_res1_5_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4255 'fadd' 'tmp_41_5_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4256 [1/2] (1.23ns)   --->   "%WEIGHT1_5_6_load = load float* %WEIGHT1_5_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4256 'load' 'WEIGHT1_5_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4257 [3/4] (6.43ns)   --->   "%tmp_41_6_5 = fadd float %tmp_41_6_4, %add_res1_6_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4257 'fadd' 'tmp_41_6_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4258 [1/2] (1.23ns)   --->   "%WEIGHT1_6_6_load = load float* %WEIGHT1_6_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4258 'load' 'WEIGHT1_6_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4259 [3/4] (6.43ns)   --->   "%tmp_41_7_5 = fadd float %tmp_41_7_4, %add_res1_7_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4259 'fadd' 'tmp_41_7_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4260 [1/2] (1.23ns)   --->   "%WEIGHT1_7_6_load = load float* %WEIGHT1_7_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4260 'load' 'WEIGHT1_7_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4261 [3/4] (6.43ns)   --->   "%tmp_41_8_5 = fadd float %tmp_41_8_4, %add_res1_8_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4261 'fadd' 'tmp_41_8_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4262 [1/2] (1.23ns)   --->   "%WEIGHT1_8_6_load = load float* %WEIGHT1_8_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4262 'load' 'WEIGHT1_8_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4263 [3/4] (6.43ns)   --->   "%tmp_41_9_5 = fadd float %tmp_41_9_4, %add_res1_9_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4263 'fadd' 'tmp_41_9_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4264 [1/2] (1.23ns)   --->   "%WEIGHT1_9_6_load = load float* %WEIGHT1_9_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4264 'load' 'WEIGHT1_9_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4265 [3/4] (6.43ns)   --->   "%tmp_41_10_5 = fadd float %tmp_41_10_4, %add_res1_10_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4265 'fadd' 'tmp_41_10_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4266 [1/2] (1.23ns)   --->   "%WEIGHT1_10_6_load = load float* %WEIGHT1_10_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4266 'load' 'WEIGHT1_10_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4267 [3/4] (6.43ns)   --->   "%tmp_41_11_5 = fadd float %tmp_41_11_4, %add_res1_11_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4267 'fadd' 'tmp_41_11_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4268 [1/2] (1.23ns)   --->   "%WEIGHT1_11_6_load = load float* %WEIGHT1_11_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4268 'load' 'WEIGHT1_11_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4269 [3/4] (6.43ns)   --->   "%tmp_41_12_5 = fadd float %tmp_41_12_4, %add_res1_12_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4269 'fadd' 'tmp_41_12_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4270 [1/2] (1.23ns)   --->   "%WEIGHT1_12_6_load = load float* %WEIGHT1_12_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4270 'load' 'WEIGHT1_12_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4271 [3/4] (6.43ns)   --->   "%tmp_41_13_5 = fadd float %tmp_41_13_4, %add_res1_13_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4271 'fadd' 'tmp_41_13_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4272 [1/2] (1.23ns)   --->   "%WEIGHT1_13_6_load = load float* %WEIGHT1_13_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4272 'load' 'WEIGHT1_13_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4273 [3/4] (6.43ns)   --->   "%tmp_41_14_5 = fadd float %tmp_41_14_4, %add_res1_14_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4273 'fadd' 'tmp_41_14_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4274 [1/2] (1.23ns)   --->   "%WEIGHT1_14_6_load = load float* %WEIGHT1_14_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4274 'load' 'WEIGHT1_14_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4275 [3/4] (6.43ns)   --->   "%tmp_41_15_5 = fadd float %tmp_41_15_4, %add_res1_15_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4275 'fadd' 'tmp_41_15_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4276 [1/2] (1.23ns)   --->   "%WEIGHT1_15_6_load = load float* %WEIGHT1_15_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4276 'load' 'WEIGHT1_15_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4277 [3/4] (6.43ns)   --->   "%tmp_41_16_5 = fadd float %tmp_41_16_4, %add_res1_16_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4277 'fadd' 'tmp_41_16_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4278 [1/2] (1.23ns)   --->   "%WEIGHT1_16_6_load = load float* %WEIGHT1_16_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4278 'load' 'WEIGHT1_16_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4279 [3/4] (6.43ns)   --->   "%tmp_41_17_5 = fadd float %tmp_41_17_4, %add_res1_17_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4279 'fadd' 'tmp_41_17_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4280 [1/2] (1.23ns)   --->   "%WEIGHT1_17_6_load = load float* %WEIGHT1_17_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4280 'load' 'WEIGHT1_17_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4281 [3/4] (6.43ns)   --->   "%tmp_41_18_5 = fadd float %tmp_41_18_4, %add_res1_18_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4281 'fadd' 'tmp_41_18_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4282 [1/2] (1.23ns)   --->   "%WEIGHT1_18_6_load = load float* %WEIGHT1_18_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4282 'load' 'WEIGHT1_18_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4283 [3/4] (6.43ns)   --->   "%tmp_41_19_5 = fadd float %tmp_41_19_4, %add_res1_19_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4283 'fadd' 'tmp_41_19_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4284 [1/2] (1.23ns)   --->   "%WEIGHT1_19_6_load = load float* %WEIGHT1_19_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4284 'load' 'WEIGHT1_19_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4285 [3/4] (6.43ns)   --->   "%tmp_41_20_5 = fadd float %tmp_41_20_4, %add_res1_20_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4285 'fadd' 'tmp_41_20_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4286 [1/2] (1.23ns)   --->   "%WEIGHT1_20_6_load = load float* %WEIGHT1_20_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4286 'load' 'WEIGHT1_20_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4287 [3/4] (6.43ns)   --->   "%tmp_41_21_5 = fadd float %tmp_41_21_4, %add_res1_21_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4287 'fadd' 'tmp_41_21_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4288 [1/2] (1.23ns)   --->   "%WEIGHT1_21_6_load = load float* %WEIGHT1_21_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4288 'load' 'WEIGHT1_21_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4289 [3/4] (6.43ns)   --->   "%tmp_41_22_5 = fadd float %tmp_41_22_4, %add_res1_22_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4289 'fadd' 'tmp_41_22_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4290 [1/2] (1.23ns)   --->   "%WEIGHT1_22_6_load = load float* %WEIGHT1_22_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4290 'load' 'WEIGHT1_22_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4291 [3/4] (6.43ns)   --->   "%tmp_41_23_5 = fadd float %tmp_41_23_4, %add_res1_23_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4291 'fadd' 'tmp_41_23_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4292 [1/2] (1.23ns)   --->   "%WEIGHT1_23_6_load = load float* %WEIGHT1_23_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4292 'load' 'WEIGHT1_23_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4293 [3/4] (6.43ns)   --->   "%tmp_41_24_5 = fadd float %tmp_41_24_4, %add_res1_24_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4293 'fadd' 'tmp_41_24_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4294 [1/2] (1.23ns)   --->   "%WEIGHT1_24_6_load = load float* %WEIGHT1_24_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4294 'load' 'WEIGHT1_24_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4295 [3/4] (6.43ns)   --->   "%tmp_41_25_5 = fadd float %tmp_41_25_4, %add_res1_25_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4295 'fadd' 'tmp_41_25_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4296 [1/2] (1.23ns)   --->   "%WEIGHT1_25_6_load = load float* %WEIGHT1_25_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4296 'load' 'WEIGHT1_25_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4297 [3/4] (6.43ns)   --->   "%tmp_41_26_5 = fadd float %tmp_41_26_4, %add_res1_26_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4297 'fadd' 'tmp_41_26_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4298 [1/2] (1.23ns)   --->   "%WEIGHT1_26_6_load = load float* %WEIGHT1_26_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4298 'load' 'WEIGHT1_26_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4299 [3/4] (6.43ns)   --->   "%tmp_41_27_5 = fadd float %tmp_41_27_4, %add_res1_27_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4299 'fadd' 'tmp_41_27_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4300 [1/2] (1.23ns)   --->   "%WEIGHT1_27_6_load = load float* %WEIGHT1_27_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4300 'load' 'WEIGHT1_27_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4301 [3/4] (6.43ns)   --->   "%tmp_41_28_5 = fadd float %tmp_41_28_4, %add_res1_28_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4301 'fadd' 'tmp_41_28_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4302 [1/2] (1.23ns)   --->   "%WEIGHT1_28_6_load = load float* %WEIGHT1_28_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4302 'load' 'WEIGHT1_28_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4303 [3/4] (6.43ns)   --->   "%tmp_41_29_5 = fadd float %tmp_41_29_4, %add_res1_29_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4303 'fadd' 'tmp_41_29_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4304 [1/2] (1.23ns)   --->   "%WEIGHT1_29_6_load = load float* %WEIGHT1_29_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4304 'load' 'WEIGHT1_29_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4305 [3/4] (6.43ns)   --->   "%tmp_41_30_5 = fadd float %tmp_41_30_4, %add_res1_30_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4305 'fadd' 'tmp_41_30_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4306 [1/2] (1.23ns)   --->   "%WEIGHT1_30_6_load = load float* %WEIGHT1_30_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4306 'load' 'WEIGHT1_30_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4307 [3/4] (6.43ns)   --->   "%tmp_41_31_5 = fadd float %tmp_41_31_4, %add_res1_31_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4307 'fadd' 'tmp_41_31_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4308 [1/2] (1.23ns)   --->   "%WEIGHT1_31_6_load = load float* %WEIGHT1_31_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4308 'load' 'WEIGHT1_31_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4309 [3/4] (6.43ns)   --->   "%tmp_41_32_5 = fadd float %tmp_41_32_4, %add_res1_32_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4309 'fadd' 'tmp_41_32_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4310 [1/2] (1.23ns)   --->   "%WEIGHT1_32_6_load = load float* %WEIGHT1_32_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4310 'load' 'WEIGHT1_32_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4311 [3/4] (6.43ns)   --->   "%tmp_41_33_5 = fadd float %tmp_41_33_4, %add_res1_33_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4311 'fadd' 'tmp_41_33_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4312 [1/2] (1.23ns)   --->   "%WEIGHT1_33_6_load = load float* %WEIGHT1_33_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4312 'load' 'WEIGHT1_33_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4313 [3/4] (6.43ns)   --->   "%tmp_41_34_5 = fadd float %tmp_41_34_4, %add_res1_34_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4313 'fadd' 'tmp_41_34_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4314 [1/2] (1.23ns)   --->   "%WEIGHT1_34_6_load = load float* %WEIGHT1_34_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4314 'load' 'WEIGHT1_34_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4315 [3/4] (6.43ns)   --->   "%tmp_41_35_5 = fadd float %tmp_41_35_4, %add_res1_35_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4315 'fadd' 'tmp_41_35_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4316 [1/2] (1.23ns)   --->   "%WEIGHT1_35_6_load = load float* %WEIGHT1_35_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4316 'load' 'WEIGHT1_35_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4317 [3/4] (6.43ns)   --->   "%tmp_41_36_5 = fadd float %tmp_41_36_4, %add_res1_36_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4317 'fadd' 'tmp_41_36_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4318 [1/2] (1.23ns)   --->   "%WEIGHT1_36_6_load = load float* %WEIGHT1_36_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4318 'load' 'WEIGHT1_36_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4319 [3/4] (6.43ns)   --->   "%tmp_41_37_5 = fadd float %tmp_41_37_4, %add_res1_37_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4319 'fadd' 'tmp_41_37_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4320 [1/2] (1.23ns)   --->   "%WEIGHT1_37_6_load = load float* %WEIGHT1_37_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4320 'load' 'WEIGHT1_37_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4321 [3/4] (6.43ns)   --->   "%tmp_41_38_5 = fadd float %tmp_41_38_4, %add_res1_38_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4321 'fadd' 'tmp_41_38_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4322 [1/2] (1.23ns)   --->   "%WEIGHT1_38_6_load = load float* %WEIGHT1_38_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4322 'load' 'WEIGHT1_38_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4323 [3/4] (6.43ns)   --->   "%tmp_41_39_5 = fadd float %tmp_41_39_4, %add_res1_39_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4323 'fadd' 'tmp_41_39_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4324 [1/2] (1.23ns)   --->   "%WEIGHT1_39_6_load = load float* %WEIGHT1_39_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4324 'load' 'WEIGHT1_39_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4325 [3/4] (6.43ns)   --->   "%tmp_41_40_5 = fadd float %tmp_41_40_4, %add_res1_40_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4325 'fadd' 'tmp_41_40_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4326 [1/2] (1.23ns)   --->   "%WEIGHT1_40_6_load = load float* %WEIGHT1_40_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4326 'load' 'WEIGHT1_40_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4327 [3/4] (6.43ns)   --->   "%tmp_41_41_5 = fadd float %tmp_41_41_4, %add_res1_41_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4327 'fadd' 'tmp_41_41_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4328 [1/2] (1.23ns)   --->   "%WEIGHT1_41_6_load = load float* %WEIGHT1_41_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4328 'load' 'WEIGHT1_41_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4329 [3/4] (6.43ns)   --->   "%tmp_41_42_5 = fadd float %tmp_41_42_4, %add_res1_42_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4329 'fadd' 'tmp_41_42_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4330 [1/2] (1.23ns)   --->   "%WEIGHT1_42_6_load = load float* %WEIGHT1_42_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4330 'load' 'WEIGHT1_42_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4331 [3/4] (6.43ns)   --->   "%tmp_41_43_5 = fadd float %tmp_41_43_4, %add_res1_43_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4331 'fadd' 'tmp_41_43_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4332 [1/2] (1.23ns)   --->   "%WEIGHT1_43_6_load = load float* %WEIGHT1_43_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4332 'load' 'WEIGHT1_43_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4333 [3/4] (6.43ns)   --->   "%tmp_41_44_5 = fadd float %tmp_41_44_4, %add_res1_44_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4333 'fadd' 'tmp_41_44_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4334 [1/2] (1.23ns)   --->   "%WEIGHT1_44_6_load = load float* %WEIGHT1_44_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4334 'load' 'WEIGHT1_44_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4335 [3/4] (6.43ns)   --->   "%tmp_41_45_5 = fadd float %tmp_41_45_4, %add_res1_45_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4335 'fadd' 'tmp_41_45_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4336 [1/2] (1.23ns)   --->   "%WEIGHT1_45_6_load = load float* %WEIGHT1_45_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4336 'load' 'WEIGHT1_45_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4337 [3/4] (6.43ns)   --->   "%tmp_41_46_5 = fadd float %tmp_41_46_4, %add_res1_46_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4337 'fadd' 'tmp_41_46_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4338 [1/2] (1.23ns)   --->   "%WEIGHT1_46_6_load = load float* %WEIGHT1_46_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4338 'load' 'WEIGHT1_46_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4339 [3/4] (6.43ns)   --->   "%tmp_41_47_5 = fadd float %tmp_41_47_4, %add_res1_47_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4339 'fadd' 'tmp_41_47_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4340 [1/2] (1.23ns)   --->   "%WEIGHT1_47_6_load = load float* %WEIGHT1_47_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4340 'load' 'WEIGHT1_47_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4341 [3/4] (6.43ns)   --->   "%tmp_41_48_5 = fadd float %tmp_41_48_4, %add_res1_48_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4341 'fadd' 'tmp_41_48_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4342 [1/2] (1.23ns)   --->   "%WEIGHT1_48_6_load = load float* %WEIGHT1_48_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4342 'load' 'WEIGHT1_48_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4343 [3/4] (6.43ns)   --->   "%tmp_41_49_5 = fadd float %tmp_41_49_4, %add_res1_49_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4343 'fadd' 'tmp_41_49_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4344 [1/2] (1.23ns)   --->   "%WEIGHT1_49_6_load = load float* %WEIGHT1_49_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4344 'load' 'WEIGHT1_49_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4345 [3/4] (6.43ns)   --->   "%tmp_41_50_5 = fadd float %tmp_41_50_4, %add_res1_50_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4345 'fadd' 'tmp_41_50_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4346 [1/2] (1.23ns)   --->   "%WEIGHT1_50_6_load = load float* %WEIGHT1_50_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4346 'load' 'WEIGHT1_50_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4347 [3/4] (6.43ns)   --->   "%tmp_41_51_5 = fadd float %tmp_41_51_4, %add_res1_51_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4347 'fadd' 'tmp_41_51_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4348 [1/2] (1.23ns)   --->   "%WEIGHT1_51_6_load = load float* %WEIGHT1_51_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4348 'load' 'WEIGHT1_51_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4349 [3/4] (6.43ns)   --->   "%tmp_41_52_5 = fadd float %tmp_41_52_4, %add_res1_52_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4349 'fadd' 'tmp_41_52_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4350 [1/2] (1.23ns)   --->   "%WEIGHT1_52_6_load = load float* %WEIGHT1_52_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4350 'load' 'WEIGHT1_52_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4351 [3/4] (6.43ns)   --->   "%tmp_41_53_5 = fadd float %tmp_41_53_4, %add_res1_53_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4351 'fadd' 'tmp_41_53_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4352 [1/2] (1.23ns)   --->   "%WEIGHT1_53_6_load = load float* %WEIGHT1_53_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4352 'load' 'WEIGHT1_53_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4353 [3/4] (6.43ns)   --->   "%tmp_41_54_5 = fadd float %tmp_41_54_4, %add_res1_54_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4353 'fadd' 'tmp_41_54_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4354 [1/2] (1.23ns)   --->   "%WEIGHT1_54_6_load = load float* %WEIGHT1_54_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4354 'load' 'WEIGHT1_54_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4355 [1/2] (1.23ns)   --->   "%IFM_6_load_1 = load float* %IFM_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4355 'load' 'IFM_6_load_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_29 : Operation 4356 [3/4] (6.43ns)   --->   "%tmp_41_55_5 = fadd float %tmp_41_55_4, %add_res1_55_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4356 'fadd' 'tmp_41_55_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4357 [1/2] (1.23ns)   --->   "%WEIGHT1_55_6_load = load float* %WEIGHT1_55_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4357 'load' 'WEIGHT1_55_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4358 [3/4] (6.43ns)   --->   "%tmp_41_56_5 = fadd float %tmp_41_56_4, %add_res1_56_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4358 'fadd' 'tmp_41_56_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4359 [1/2] (1.23ns)   --->   "%WEIGHT1_56_6_load = load float* %WEIGHT1_56_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4359 'load' 'WEIGHT1_56_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4360 [3/4] (6.43ns)   --->   "%tmp_41_57_5 = fadd float %tmp_41_57_4, %add_res1_57_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4360 'fadd' 'tmp_41_57_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4361 [1/2] (1.23ns)   --->   "%WEIGHT1_57_6_load = load float* %WEIGHT1_57_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4361 'load' 'WEIGHT1_57_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4362 [3/4] (6.43ns)   --->   "%tmp_41_58_5 = fadd float %tmp_41_58_4, %add_res1_58_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4362 'fadd' 'tmp_41_58_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4363 [1/2] (1.23ns)   --->   "%WEIGHT1_58_6_load = load float* %WEIGHT1_58_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4363 'load' 'WEIGHT1_58_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4364 [3/4] (6.43ns)   --->   "%tmp_41_59_5 = fadd float %tmp_41_59_4, %add_res1_59_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4364 'fadd' 'tmp_41_59_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4365 [1/2] (1.23ns)   --->   "%WEIGHT1_59_6_load = load float* %WEIGHT1_59_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4365 'load' 'WEIGHT1_59_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4366 [3/4] (6.43ns)   --->   "%tmp_41_60_5 = fadd float %tmp_41_60_4, %add_res1_60_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4366 'fadd' 'tmp_41_60_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4367 [1/2] (1.23ns)   --->   "%WEIGHT1_60_6_load = load float* %WEIGHT1_60_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4367 'load' 'WEIGHT1_60_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4368 [3/4] (6.43ns)   --->   "%tmp_41_61_5 = fadd float %tmp_41_61_4, %add_res1_61_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4368 'fadd' 'tmp_41_61_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4369 [1/2] (1.23ns)   --->   "%WEIGHT1_61_6_load = load float* %WEIGHT1_61_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4369 'load' 'WEIGHT1_61_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4370 [3/4] (6.43ns)   --->   "%tmp_41_62_5 = fadd float %tmp_41_62_4, %add_res1_62_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4370 'fadd' 'tmp_41_62_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4371 [1/2] (1.23ns)   --->   "%WEIGHT1_62_6_load = load float* %WEIGHT1_62_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4371 'load' 'WEIGHT1_62_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_29 : Operation 4372 [3/4] (6.43ns)   --->   "%tmp_41_63_5 = fadd float %tmp_41_63_4, %add_res1_63_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4372 'fadd' 'tmp_41_63_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4373 [1/2] (1.23ns)   --->   "%WEIGHT1_63_6_load = load float* %WEIGHT1_63_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4373 'load' 'WEIGHT1_63_6_load' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 30 <SV = 29> <Delay = 8.41>
ST_30 : Operation 4374 [2/4] (6.43ns)   --->   "%tmp_41_0_5 = fadd float %tmp_41_0_4, %add_res1_0_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4374 'fadd' 'tmp_41_0_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4375 [2/2] (8.41ns)   --->   "%add_res1_0_6 = fmul float %WEIGHT1_0_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4375 'fmul' 'add_res1_0_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4376 [2/4] (6.43ns)   --->   "%tmp_41_1_5 = fadd float %tmp_41_1_4, %add_res1_1_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4376 'fadd' 'tmp_41_1_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4377 [2/2] (8.41ns)   --->   "%add_res1_1_6 = fmul float %WEIGHT1_1_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4377 'fmul' 'add_res1_1_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4378 [2/4] (6.43ns)   --->   "%tmp_41_2_5 = fadd float %tmp_41_2_4, %add_res1_2_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4378 'fadd' 'tmp_41_2_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4379 [2/2] (8.41ns)   --->   "%add_res1_2_6 = fmul float %WEIGHT1_2_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4379 'fmul' 'add_res1_2_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4380 [2/4] (6.43ns)   --->   "%tmp_41_3_5 = fadd float %tmp_41_3_4, %add_res1_3_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4380 'fadd' 'tmp_41_3_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4381 [2/2] (8.41ns)   --->   "%add_res1_3_6 = fmul float %WEIGHT1_3_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4381 'fmul' 'add_res1_3_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4382 [2/4] (6.43ns)   --->   "%tmp_41_4_5 = fadd float %tmp_41_4_4, %add_res1_4_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4382 'fadd' 'tmp_41_4_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4383 [2/2] (8.41ns)   --->   "%add_res1_4_6 = fmul float %WEIGHT1_4_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4383 'fmul' 'add_res1_4_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4384 [2/4] (6.43ns)   --->   "%tmp_41_5_5 = fadd float %tmp_41_5_4, %add_res1_5_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4384 'fadd' 'tmp_41_5_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4385 [2/2] (8.41ns)   --->   "%add_res1_5_6 = fmul float %WEIGHT1_5_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4385 'fmul' 'add_res1_5_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4386 [2/4] (6.43ns)   --->   "%tmp_41_6_5 = fadd float %tmp_41_6_4, %add_res1_6_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4386 'fadd' 'tmp_41_6_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4387 [2/2] (8.41ns)   --->   "%add_res1_6_6 = fmul float %WEIGHT1_6_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4387 'fmul' 'add_res1_6_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4388 [2/4] (6.43ns)   --->   "%tmp_41_7_5 = fadd float %tmp_41_7_4, %add_res1_7_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4388 'fadd' 'tmp_41_7_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4389 [2/2] (8.41ns)   --->   "%add_res1_7_6 = fmul float %WEIGHT1_7_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4389 'fmul' 'add_res1_7_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4390 [2/4] (6.43ns)   --->   "%tmp_41_8_5 = fadd float %tmp_41_8_4, %add_res1_8_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4390 'fadd' 'tmp_41_8_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4391 [2/2] (8.41ns)   --->   "%add_res1_8_6 = fmul float %WEIGHT1_8_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4391 'fmul' 'add_res1_8_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4392 [2/4] (6.43ns)   --->   "%tmp_41_9_5 = fadd float %tmp_41_9_4, %add_res1_9_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4392 'fadd' 'tmp_41_9_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4393 [2/2] (8.41ns)   --->   "%add_res1_9_6 = fmul float %WEIGHT1_9_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4393 'fmul' 'add_res1_9_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4394 [2/4] (6.43ns)   --->   "%tmp_41_10_5 = fadd float %tmp_41_10_4, %add_res1_10_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4394 'fadd' 'tmp_41_10_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4395 [2/2] (8.41ns)   --->   "%add_res1_10_6 = fmul float %WEIGHT1_10_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4395 'fmul' 'add_res1_10_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4396 [2/4] (6.43ns)   --->   "%tmp_41_11_5 = fadd float %tmp_41_11_4, %add_res1_11_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4396 'fadd' 'tmp_41_11_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4397 [2/2] (8.41ns)   --->   "%add_res1_11_6 = fmul float %WEIGHT1_11_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4397 'fmul' 'add_res1_11_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4398 [2/4] (6.43ns)   --->   "%tmp_41_12_5 = fadd float %tmp_41_12_4, %add_res1_12_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4398 'fadd' 'tmp_41_12_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4399 [2/2] (8.41ns)   --->   "%add_res1_12_6 = fmul float %WEIGHT1_12_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4399 'fmul' 'add_res1_12_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4400 [2/4] (6.43ns)   --->   "%tmp_41_13_5 = fadd float %tmp_41_13_4, %add_res1_13_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4400 'fadd' 'tmp_41_13_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4401 [2/2] (8.41ns)   --->   "%add_res1_13_6 = fmul float %WEIGHT1_13_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4401 'fmul' 'add_res1_13_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4402 [2/4] (6.43ns)   --->   "%tmp_41_14_5 = fadd float %tmp_41_14_4, %add_res1_14_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4402 'fadd' 'tmp_41_14_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4403 [2/2] (8.41ns)   --->   "%add_res1_14_6 = fmul float %WEIGHT1_14_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4403 'fmul' 'add_res1_14_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4404 [2/4] (6.43ns)   --->   "%tmp_41_15_5 = fadd float %tmp_41_15_4, %add_res1_15_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4404 'fadd' 'tmp_41_15_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4405 [2/2] (8.41ns)   --->   "%add_res1_15_6 = fmul float %WEIGHT1_15_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4405 'fmul' 'add_res1_15_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4406 [2/4] (6.43ns)   --->   "%tmp_41_16_5 = fadd float %tmp_41_16_4, %add_res1_16_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4406 'fadd' 'tmp_41_16_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4407 [2/2] (8.41ns)   --->   "%add_res1_16_6 = fmul float %WEIGHT1_16_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4407 'fmul' 'add_res1_16_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4408 [2/4] (6.43ns)   --->   "%tmp_41_17_5 = fadd float %tmp_41_17_4, %add_res1_17_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4408 'fadd' 'tmp_41_17_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4409 [2/2] (8.41ns)   --->   "%add_res1_17_6 = fmul float %WEIGHT1_17_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4409 'fmul' 'add_res1_17_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4410 [2/4] (6.43ns)   --->   "%tmp_41_18_5 = fadd float %tmp_41_18_4, %add_res1_18_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4410 'fadd' 'tmp_41_18_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4411 [2/2] (8.41ns)   --->   "%add_res1_18_6 = fmul float %WEIGHT1_18_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4411 'fmul' 'add_res1_18_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4412 [2/4] (6.43ns)   --->   "%tmp_41_19_5 = fadd float %tmp_41_19_4, %add_res1_19_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4412 'fadd' 'tmp_41_19_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4413 [2/2] (8.41ns)   --->   "%add_res1_19_6 = fmul float %WEIGHT1_19_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4413 'fmul' 'add_res1_19_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4414 [2/4] (6.43ns)   --->   "%tmp_41_20_5 = fadd float %tmp_41_20_4, %add_res1_20_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4414 'fadd' 'tmp_41_20_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4415 [2/2] (8.41ns)   --->   "%add_res1_20_6 = fmul float %WEIGHT1_20_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4415 'fmul' 'add_res1_20_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4416 [2/4] (6.43ns)   --->   "%tmp_41_21_5 = fadd float %tmp_41_21_4, %add_res1_21_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4416 'fadd' 'tmp_41_21_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4417 [2/2] (8.41ns)   --->   "%add_res1_21_6 = fmul float %WEIGHT1_21_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4417 'fmul' 'add_res1_21_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4418 [2/4] (6.43ns)   --->   "%tmp_41_22_5 = fadd float %tmp_41_22_4, %add_res1_22_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4418 'fadd' 'tmp_41_22_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4419 [2/2] (8.41ns)   --->   "%add_res1_22_6 = fmul float %WEIGHT1_22_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4419 'fmul' 'add_res1_22_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4420 [2/4] (6.43ns)   --->   "%tmp_41_23_5 = fadd float %tmp_41_23_4, %add_res1_23_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4420 'fadd' 'tmp_41_23_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4421 [2/2] (8.41ns)   --->   "%add_res1_23_6 = fmul float %WEIGHT1_23_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4421 'fmul' 'add_res1_23_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4422 [2/4] (6.43ns)   --->   "%tmp_41_24_5 = fadd float %tmp_41_24_4, %add_res1_24_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4422 'fadd' 'tmp_41_24_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4423 [2/2] (8.41ns)   --->   "%add_res1_24_6 = fmul float %WEIGHT1_24_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4423 'fmul' 'add_res1_24_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4424 [2/4] (6.43ns)   --->   "%tmp_41_25_5 = fadd float %tmp_41_25_4, %add_res1_25_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4424 'fadd' 'tmp_41_25_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4425 [2/2] (8.41ns)   --->   "%add_res1_25_6 = fmul float %WEIGHT1_25_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4425 'fmul' 'add_res1_25_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4426 [2/4] (6.43ns)   --->   "%tmp_41_26_5 = fadd float %tmp_41_26_4, %add_res1_26_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4426 'fadd' 'tmp_41_26_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4427 [2/2] (8.41ns)   --->   "%add_res1_26_6 = fmul float %WEIGHT1_26_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4427 'fmul' 'add_res1_26_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4428 [2/4] (6.43ns)   --->   "%tmp_41_27_5 = fadd float %tmp_41_27_4, %add_res1_27_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4428 'fadd' 'tmp_41_27_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4429 [2/2] (8.41ns)   --->   "%add_res1_27_6 = fmul float %WEIGHT1_27_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4429 'fmul' 'add_res1_27_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4430 [2/4] (6.43ns)   --->   "%tmp_41_28_5 = fadd float %tmp_41_28_4, %add_res1_28_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4430 'fadd' 'tmp_41_28_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4431 [2/2] (8.41ns)   --->   "%add_res1_28_6 = fmul float %WEIGHT1_28_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4431 'fmul' 'add_res1_28_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4432 [2/4] (6.43ns)   --->   "%tmp_41_29_5 = fadd float %tmp_41_29_4, %add_res1_29_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4432 'fadd' 'tmp_41_29_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4433 [2/2] (8.41ns)   --->   "%add_res1_29_6 = fmul float %WEIGHT1_29_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4433 'fmul' 'add_res1_29_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4434 [2/4] (6.43ns)   --->   "%tmp_41_30_5 = fadd float %tmp_41_30_4, %add_res1_30_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4434 'fadd' 'tmp_41_30_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4435 [2/2] (8.41ns)   --->   "%add_res1_30_6 = fmul float %WEIGHT1_30_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4435 'fmul' 'add_res1_30_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4436 [2/4] (6.43ns)   --->   "%tmp_41_31_5 = fadd float %tmp_41_31_4, %add_res1_31_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4436 'fadd' 'tmp_41_31_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4437 [2/2] (8.41ns)   --->   "%add_res1_31_6 = fmul float %WEIGHT1_31_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4437 'fmul' 'add_res1_31_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4438 [2/4] (6.43ns)   --->   "%tmp_41_32_5 = fadd float %tmp_41_32_4, %add_res1_32_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4438 'fadd' 'tmp_41_32_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4439 [2/2] (8.41ns)   --->   "%add_res1_32_6 = fmul float %WEIGHT1_32_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4439 'fmul' 'add_res1_32_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4440 [2/4] (6.43ns)   --->   "%tmp_41_33_5 = fadd float %tmp_41_33_4, %add_res1_33_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4440 'fadd' 'tmp_41_33_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4441 [2/2] (8.41ns)   --->   "%add_res1_33_6 = fmul float %WEIGHT1_33_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4441 'fmul' 'add_res1_33_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4442 [2/4] (6.43ns)   --->   "%tmp_41_34_5 = fadd float %tmp_41_34_4, %add_res1_34_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4442 'fadd' 'tmp_41_34_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4443 [2/2] (8.41ns)   --->   "%add_res1_34_6 = fmul float %WEIGHT1_34_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4443 'fmul' 'add_res1_34_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4444 [2/4] (6.43ns)   --->   "%tmp_41_35_5 = fadd float %tmp_41_35_4, %add_res1_35_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4444 'fadd' 'tmp_41_35_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4445 [2/2] (8.41ns)   --->   "%add_res1_35_6 = fmul float %WEIGHT1_35_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4445 'fmul' 'add_res1_35_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4446 [2/4] (6.43ns)   --->   "%tmp_41_36_5 = fadd float %tmp_41_36_4, %add_res1_36_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4446 'fadd' 'tmp_41_36_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4447 [2/2] (8.41ns)   --->   "%add_res1_36_6 = fmul float %WEIGHT1_36_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4447 'fmul' 'add_res1_36_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4448 [2/4] (6.43ns)   --->   "%tmp_41_37_5 = fadd float %tmp_41_37_4, %add_res1_37_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4448 'fadd' 'tmp_41_37_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4449 [2/2] (8.41ns)   --->   "%add_res1_37_6 = fmul float %WEIGHT1_37_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4449 'fmul' 'add_res1_37_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4450 [2/4] (6.43ns)   --->   "%tmp_41_38_5 = fadd float %tmp_41_38_4, %add_res1_38_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4450 'fadd' 'tmp_41_38_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4451 [2/2] (8.41ns)   --->   "%add_res1_38_6 = fmul float %WEIGHT1_38_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4451 'fmul' 'add_res1_38_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4452 [2/4] (6.43ns)   --->   "%tmp_41_39_5 = fadd float %tmp_41_39_4, %add_res1_39_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4452 'fadd' 'tmp_41_39_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4453 [2/2] (8.41ns)   --->   "%add_res1_39_6 = fmul float %WEIGHT1_39_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4453 'fmul' 'add_res1_39_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4454 [2/4] (6.43ns)   --->   "%tmp_41_40_5 = fadd float %tmp_41_40_4, %add_res1_40_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4454 'fadd' 'tmp_41_40_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4455 [2/2] (8.41ns)   --->   "%add_res1_40_6 = fmul float %WEIGHT1_40_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4455 'fmul' 'add_res1_40_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4456 [2/4] (6.43ns)   --->   "%tmp_41_41_5 = fadd float %tmp_41_41_4, %add_res1_41_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4456 'fadd' 'tmp_41_41_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4457 [2/2] (8.41ns)   --->   "%add_res1_41_6 = fmul float %WEIGHT1_41_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4457 'fmul' 'add_res1_41_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4458 [2/4] (6.43ns)   --->   "%tmp_41_42_5 = fadd float %tmp_41_42_4, %add_res1_42_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4458 'fadd' 'tmp_41_42_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4459 [2/2] (8.41ns)   --->   "%add_res1_42_6 = fmul float %WEIGHT1_42_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4459 'fmul' 'add_res1_42_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4460 [2/4] (6.43ns)   --->   "%tmp_41_43_5 = fadd float %tmp_41_43_4, %add_res1_43_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4460 'fadd' 'tmp_41_43_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4461 [2/2] (8.41ns)   --->   "%add_res1_43_6 = fmul float %WEIGHT1_43_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4461 'fmul' 'add_res1_43_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4462 [2/4] (6.43ns)   --->   "%tmp_41_44_5 = fadd float %tmp_41_44_4, %add_res1_44_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4462 'fadd' 'tmp_41_44_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4463 [2/2] (8.41ns)   --->   "%add_res1_44_6 = fmul float %WEIGHT1_44_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4463 'fmul' 'add_res1_44_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4464 [2/4] (6.43ns)   --->   "%tmp_41_45_5 = fadd float %tmp_41_45_4, %add_res1_45_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4464 'fadd' 'tmp_41_45_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4465 [2/2] (8.41ns)   --->   "%add_res1_45_6 = fmul float %WEIGHT1_45_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4465 'fmul' 'add_res1_45_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4466 [2/4] (6.43ns)   --->   "%tmp_41_46_5 = fadd float %tmp_41_46_4, %add_res1_46_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4466 'fadd' 'tmp_41_46_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4467 [2/2] (8.41ns)   --->   "%add_res1_46_6 = fmul float %WEIGHT1_46_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4467 'fmul' 'add_res1_46_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4468 [2/4] (6.43ns)   --->   "%tmp_41_47_5 = fadd float %tmp_41_47_4, %add_res1_47_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4468 'fadd' 'tmp_41_47_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4469 [2/2] (8.41ns)   --->   "%add_res1_47_6 = fmul float %WEIGHT1_47_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4469 'fmul' 'add_res1_47_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4470 [2/4] (6.43ns)   --->   "%tmp_41_48_5 = fadd float %tmp_41_48_4, %add_res1_48_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4470 'fadd' 'tmp_41_48_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4471 [2/2] (8.41ns)   --->   "%add_res1_48_6 = fmul float %WEIGHT1_48_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4471 'fmul' 'add_res1_48_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4472 [2/4] (6.43ns)   --->   "%tmp_41_49_5 = fadd float %tmp_41_49_4, %add_res1_49_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4472 'fadd' 'tmp_41_49_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4473 [2/2] (8.41ns)   --->   "%add_res1_49_6 = fmul float %WEIGHT1_49_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4473 'fmul' 'add_res1_49_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4474 [2/4] (6.43ns)   --->   "%tmp_41_50_5 = fadd float %tmp_41_50_4, %add_res1_50_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4474 'fadd' 'tmp_41_50_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4475 [2/2] (8.41ns)   --->   "%add_res1_50_6 = fmul float %WEIGHT1_50_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4475 'fmul' 'add_res1_50_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4476 [2/4] (6.43ns)   --->   "%tmp_41_51_5 = fadd float %tmp_41_51_4, %add_res1_51_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4476 'fadd' 'tmp_41_51_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4477 [2/2] (8.41ns)   --->   "%add_res1_51_6 = fmul float %WEIGHT1_51_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4477 'fmul' 'add_res1_51_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4478 [2/4] (6.43ns)   --->   "%tmp_41_52_5 = fadd float %tmp_41_52_4, %add_res1_52_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4478 'fadd' 'tmp_41_52_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4479 [2/2] (8.41ns)   --->   "%add_res1_52_6 = fmul float %WEIGHT1_52_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4479 'fmul' 'add_res1_52_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4480 [2/4] (6.43ns)   --->   "%tmp_41_53_5 = fadd float %tmp_41_53_4, %add_res1_53_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4480 'fadd' 'tmp_41_53_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4481 [2/2] (8.41ns)   --->   "%add_res1_53_6 = fmul float %WEIGHT1_53_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4481 'fmul' 'add_res1_53_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4482 [2/4] (6.43ns)   --->   "%tmp_41_54_5 = fadd float %tmp_41_54_4, %add_res1_54_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4482 'fadd' 'tmp_41_54_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4483 [2/2] (8.41ns)   --->   "%add_res1_54_6 = fmul float %WEIGHT1_54_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4483 'fmul' 'add_res1_54_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4484 [2/4] (6.43ns)   --->   "%tmp_41_55_5 = fadd float %tmp_41_55_4, %add_res1_55_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4484 'fadd' 'tmp_41_55_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4485 [2/2] (8.41ns)   --->   "%add_res1_55_6 = fmul float %WEIGHT1_55_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4485 'fmul' 'add_res1_55_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4486 [2/4] (6.43ns)   --->   "%tmp_41_56_5 = fadd float %tmp_41_56_4, %add_res1_56_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4486 'fadd' 'tmp_41_56_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4487 [2/2] (8.41ns)   --->   "%add_res1_56_6 = fmul float %WEIGHT1_56_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4487 'fmul' 'add_res1_56_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4488 [2/4] (6.43ns)   --->   "%tmp_41_57_5 = fadd float %tmp_41_57_4, %add_res1_57_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4488 'fadd' 'tmp_41_57_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4489 [2/2] (8.41ns)   --->   "%add_res1_57_6 = fmul float %WEIGHT1_57_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4489 'fmul' 'add_res1_57_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4490 [2/4] (6.43ns)   --->   "%tmp_41_58_5 = fadd float %tmp_41_58_4, %add_res1_58_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4490 'fadd' 'tmp_41_58_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4491 [2/2] (8.41ns)   --->   "%add_res1_58_6 = fmul float %WEIGHT1_58_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4491 'fmul' 'add_res1_58_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4492 [2/4] (6.43ns)   --->   "%tmp_41_59_5 = fadd float %tmp_41_59_4, %add_res1_59_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4492 'fadd' 'tmp_41_59_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4493 [2/2] (8.41ns)   --->   "%add_res1_59_6 = fmul float %WEIGHT1_59_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4493 'fmul' 'add_res1_59_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4494 [2/4] (6.43ns)   --->   "%tmp_41_60_5 = fadd float %tmp_41_60_4, %add_res1_60_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4494 'fadd' 'tmp_41_60_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4495 [2/2] (8.41ns)   --->   "%add_res1_60_6 = fmul float %WEIGHT1_60_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4495 'fmul' 'add_res1_60_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4496 [2/4] (6.43ns)   --->   "%tmp_41_61_5 = fadd float %tmp_41_61_4, %add_res1_61_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4496 'fadd' 'tmp_41_61_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4497 [2/2] (8.41ns)   --->   "%add_res1_61_6 = fmul float %WEIGHT1_61_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4497 'fmul' 'add_res1_61_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4498 [2/4] (6.43ns)   --->   "%tmp_41_62_5 = fadd float %tmp_41_62_4, %add_res1_62_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4498 'fadd' 'tmp_41_62_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4499 [2/2] (8.41ns)   --->   "%add_res1_62_6 = fmul float %WEIGHT1_62_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4499 'fmul' 'add_res1_62_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4500 [2/4] (6.43ns)   --->   "%tmp_41_63_5 = fadd float %tmp_41_63_4, %add_res1_63_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4500 'fadd' 'tmp_41_63_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4501 [2/2] (8.41ns)   --->   "%add_res1_63_6 = fmul float %WEIGHT1_63_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4501 'fmul' 'add_res1_63_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.41>
ST_31 : Operation 4502 [1/4] (6.43ns)   --->   "%tmp_41_0_5 = fadd float %tmp_41_0_4, %add_res1_0_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4502 'fadd' 'tmp_41_0_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4503 [1/2] (8.41ns)   --->   "%add_res1_0_6 = fmul float %WEIGHT1_0_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4503 'fmul' 'add_res1_0_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4504 [1/4] (6.43ns)   --->   "%tmp_41_1_5 = fadd float %tmp_41_1_4, %add_res1_1_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4504 'fadd' 'tmp_41_1_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4505 [1/2] (8.41ns)   --->   "%add_res1_1_6 = fmul float %WEIGHT1_1_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4505 'fmul' 'add_res1_1_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4506 [1/4] (6.43ns)   --->   "%tmp_41_2_5 = fadd float %tmp_41_2_4, %add_res1_2_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4506 'fadd' 'tmp_41_2_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4507 [1/2] (8.41ns)   --->   "%add_res1_2_6 = fmul float %WEIGHT1_2_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4507 'fmul' 'add_res1_2_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4508 [1/4] (6.43ns)   --->   "%tmp_41_3_5 = fadd float %tmp_41_3_4, %add_res1_3_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4508 'fadd' 'tmp_41_3_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4509 [1/2] (8.41ns)   --->   "%add_res1_3_6 = fmul float %WEIGHT1_3_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4509 'fmul' 'add_res1_3_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4510 [1/4] (6.43ns)   --->   "%tmp_41_4_5 = fadd float %tmp_41_4_4, %add_res1_4_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4510 'fadd' 'tmp_41_4_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4511 [1/2] (8.41ns)   --->   "%add_res1_4_6 = fmul float %WEIGHT1_4_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4511 'fmul' 'add_res1_4_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4512 [1/4] (6.43ns)   --->   "%tmp_41_5_5 = fadd float %tmp_41_5_4, %add_res1_5_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4512 'fadd' 'tmp_41_5_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4513 [1/2] (8.41ns)   --->   "%add_res1_5_6 = fmul float %WEIGHT1_5_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4513 'fmul' 'add_res1_5_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4514 [1/4] (6.43ns)   --->   "%tmp_41_6_5 = fadd float %tmp_41_6_4, %add_res1_6_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4514 'fadd' 'tmp_41_6_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4515 [1/2] (8.41ns)   --->   "%add_res1_6_6 = fmul float %WEIGHT1_6_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4515 'fmul' 'add_res1_6_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4516 [1/4] (6.43ns)   --->   "%tmp_41_7_5 = fadd float %tmp_41_7_4, %add_res1_7_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4516 'fadd' 'tmp_41_7_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4517 [1/2] (8.41ns)   --->   "%add_res1_7_6 = fmul float %WEIGHT1_7_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4517 'fmul' 'add_res1_7_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4518 [1/4] (6.43ns)   --->   "%tmp_41_8_5 = fadd float %tmp_41_8_4, %add_res1_8_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4518 'fadd' 'tmp_41_8_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4519 [1/2] (8.41ns)   --->   "%add_res1_8_6 = fmul float %WEIGHT1_8_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4519 'fmul' 'add_res1_8_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4520 [1/4] (6.43ns)   --->   "%tmp_41_9_5 = fadd float %tmp_41_9_4, %add_res1_9_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4520 'fadd' 'tmp_41_9_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4521 [1/2] (8.41ns)   --->   "%add_res1_9_6 = fmul float %WEIGHT1_9_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4521 'fmul' 'add_res1_9_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4522 [1/4] (6.43ns)   --->   "%tmp_41_10_5 = fadd float %tmp_41_10_4, %add_res1_10_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4522 'fadd' 'tmp_41_10_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4523 [1/2] (8.41ns)   --->   "%add_res1_10_6 = fmul float %WEIGHT1_10_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4523 'fmul' 'add_res1_10_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4524 [1/4] (6.43ns)   --->   "%tmp_41_11_5 = fadd float %tmp_41_11_4, %add_res1_11_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4524 'fadd' 'tmp_41_11_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4525 [1/2] (8.41ns)   --->   "%add_res1_11_6 = fmul float %WEIGHT1_11_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4525 'fmul' 'add_res1_11_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4526 [1/4] (6.43ns)   --->   "%tmp_41_12_5 = fadd float %tmp_41_12_4, %add_res1_12_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4526 'fadd' 'tmp_41_12_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4527 [1/2] (8.41ns)   --->   "%add_res1_12_6 = fmul float %WEIGHT1_12_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4527 'fmul' 'add_res1_12_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4528 [1/4] (6.43ns)   --->   "%tmp_41_13_5 = fadd float %tmp_41_13_4, %add_res1_13_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4528 'fadd' 'tmp_41_13_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4529 [1/2] (8.41ns)   --->   "%add_res1_13_6 = fmul float %WEIGHT1_13_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4529 'fmul' 'add_res1_13_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4530 [1/4] (6.43ns)   --->   "%tmp_41_14_5 = fadd float %tmp_41_14_4, %add_res1_14_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4530 'fadd' 'tmp_41_14_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4531 [1/2] (8.41ns)   --->   "%add_res1_14_6 = fmul float %WEIGHT1_14_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4531 'fmul' 'add_res1_14_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4532 [1/4] (6.43ns)   --->   "%tmp_41_15_5 = fadd float %tmp_41_15_4, %add_res1_15_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4532 'fadd' 'tmp_41_15_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4533 [1/2] (8.41ns)   --->   "%add_res1_15_6 = fmul float %WEIGHT1_15_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4533 'fmul' 'add_res1_15_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4534 [1/4] (6.43ns)   --->   "%tmp_41_16_5 = fadd float %tmp_41_16_4, %add_res1_16_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4534 'fadd' 'tmp_41_16_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4535 [1/2] (8.41ns)   --->   "%add_res1_16_6 = fmul float %WEIGHT1_16_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4535 'fmul' 'add_res1_16_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4536 [1/4] (6.43ns)   --->   "%tmp_41_17_5 = fadd float %tmp_41_17_4, %add_res1_17_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4536 'fadd' 'tmp_41_17_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4537 [1/2] (8.41ns)   --->   "%add_res1_17_6 = fmul float %WEIGHT1_17_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4537 'fmul' 'add_res1_17_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4538 [1/4] (6.43ns)   --->   "%tmp_41_18_5 = fadd float %tmp_41_18_4, %add_res1_18_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4538 'fadd' 'tmp_41_18_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4539 [1/2] (8.41ns)   --->   "%add_res1_18_6 = fmul float %WEIGHT1_18_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4539 'fmul' 'add_res1_18_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4540 [1/4] (6.43ns)   --->   "%tmp_41_19_5 = fadd float %tmp_41_19_4, %add_res1_19_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4540 'fadd' 'tmp_41_19_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4541 [1/2] (8.41ns)   --->   "%add_res1_19_6 = fmul float %WEIGHT1_19_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4541 'fmul' 'add_res1_19_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4542 [1/4] (6.43ns)   --->   "%tmp_41_20_5 = fadd float %tmp_41_20_4, %add_res1_20_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4542 'fadd' 'tmp_41_20_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4543 [1/2] (8.41ns)   --->   "%add_res1_20_6 = fmul float %WEIGHT1_20_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4543 'fmul' 'add_res1_20_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4544 [1/4] (6.43ns)   --->   "%tmp_41_21_5 = fadd float %tmp_41_21_4, %add_res1_21_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4544 'fadd' 'tmp_41_21_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4545 [1/2] (8.41ns)   --->   "%add_res1_21_6 = fmul float %WEIGHT1_21_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4545 'fmul' 'add_res1_21_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4546 [1/4] (6.43ns)   --->   "%tmp_41_22_5 = fadd float %tmp_41_22_4, %add_res1_22_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4546 'fadd' 'tmp_41_22_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4547 [1/2] (8.41ns)   --->   "%add_res1_22_6 = fmul float %WEIGHT1_22_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4547 'fmul' 'add_res1_22_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4548 [1/4] (6.43ns)   --->   "%tmp_41_23_5 = fadd float %tmp_41_23_4, %add_res1_23_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4548 'fadd' 'tmp_41_23_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4549 [1/2] (8.41ns)   --->   "%add_res1_23_6 = fmul float %WEIGHT1_23_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4549 'fmul' 'add_res1_23_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4550 [1/4] (6.43ns)   --->   "%tmp_41_24_5 = fadd float %tmp_41_24_4, %add_res1_24_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4550 'fadd' 'tmp_41_24_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4551 [1/2] (8.41ns)   --->   "%add_res1_24_6 = fmul float %WEIGHT1_24_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4551 'fmul' 'add_res1_24_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4552 [1/4] (6.43ns)   --->   "%tmp_41_25_5 = fadd float %tmp_41_25_4, %add_res1_25_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4552 'fadd' 'tmp_41_25_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4553 [1/2] (8.41ns)   --->   "%add_res1_25_6 = fmul float %WEIGHT1_25_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4553 'fmul' 'add_res1_25_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4554 [1/4] (6.43ns)   --->   "%tmp_41_26_5 = fadd float %tmp_41_26_4, %add_res1_26_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4554 'fadd' 'tmp_41_26_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4555 [1/2] (8.41ns)   --->   "%add_res1_26_6 = fmul float %WEIGHT1_26_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4555 'fmul' 'add_res1_26_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4556 [1/4] (6.43ns)   --->   "%tmp_41_27_5 = fadd float %tmp_41_27_4, %add_res1_27_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4556 'fadd' 'tmp_41_27_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4557 [1/2] (8.41ns)   --->   "%add_res1_27_6 = fmul float %WEIGHT1_27_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4557 'fmul' 'add_res1_27_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4558 [1/4] (6.43ns)   --->   "%tmp_41_28_5 = fadd float %tmp_41_28_4, %add_res1_28_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4558 'fadd' 'tmp_41_28_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4559 [1/2] (8.41ns)   --->   "%add_res1_28_6 = fmul float %WEIGHT1_28_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4559 'fmul' 'add_res1_28_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4560 [1/4] (6.43ns)   --->   "%tmp_41_29_5 = fadd float %tmp_41_29_4, %add_res1_29_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4560 'fadd' 'tmp_41_29_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4561 [1/2] (8.41ns)   --->   "%add_res1_29_6 = fmul float %WEIGHT1_29_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4561 'fmul' 'add_res1_29_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4562 [1/4] (6.43ns)   --->   "%tmp_41_30_5 = fadd float %tmp_41_30_4, %add_res1_30_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4562 'fadd' 'tmp_41_30_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4563 [1/2] (8.41ns)   --->   "%add_res1_30_6 = fmul float %WEIGHT1_30_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4563 'fmul' 'add_res1_30_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4564 [1/4] (6.43ns)   --->   "%tmp_41_31_5 = fadd float %tmp_41_31_4, %add_res1_31_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4564 'fadd' 'tmp_41_31_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4565 [1/2] (8.41ns)   --->   "%add_res1_31_6 = fmul float %WEIGHT1_31_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4565 'fmul' 'add_res1_31_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4566 [1/4] (6.43ns)   --->   "%tmp_41_32_5 = fadd float %tmp_41_32_4, %add_res1_32_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4566 'fadd' 'tmp_41_32_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4567 [1/2] (8.41ns)   --->   "%add_res1_32_6 = fmul float %WEIGHT1_32_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4567 'fmul' 'add_res1_32_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4568 [1/4] (6.43ns)   --->   "%tmp_41_33_5 = fadd float %tmp_41_33_4, %add_res1_33_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4568 'fadd' 'tmp_41_33_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4569 [1/2] (8.41ns)   --->   "%add_res1_33_6 = fmul float %WEIGHT1_33_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4569 'fmul' 'add_res1_33_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4570 [1/4] (6.43ns)   --->   "%tmp_41_34_5 = fadd float %tmp_41_34_4, %add_res1_34_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4570 'fadd' 'tmp_41_34_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4571 [1/2] (8.41ns)   --->   "%add_res1_34_6 = fmul float %WEIGHT1_34_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4571 'fmul' 'add_res1_34_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4572 [1/4] (6.43ns)   --->   "%tmp_41_35_5 = fadd float %tmp_41_35_4, %add_res1_35_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4572 'fadd' 'tmp_41_35_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4573 [1/2] (8.41ns)   --->   "%add_res1_35_6 = fmul float %WEIGHT1_35_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4573 'fmul' 'add_res1_35_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4574 [1/4] (6.43ns)   --->   "%tmp_41_36_5 = fadd float %tmp_41_36_4, %add_res1_36_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4574 'fadd' 'tmp_41_36_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4575 [1/2] (8.41ns)   --->   "%add_res1_36_6 = fmul float %WEIGHT1_36_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4575 'fmul' 'add_res1_36_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4576 [1/4] (6.43ns)   --->   "%tmp_41_37_5 = fadd float %tmp_41_37_4, %add_res1_37_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4576 'fadd' 'tmp_41_37_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4577 [1/2] (8.41ns)   --->   "%add_res1_37_6 = fmul float %WEIGHT1_37_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4577 'fmul' 'add_res1_37_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4578 [1/4] (6.43ns)   --->   "%tmp_41_38_5 = fadd float %tmp_41_38_4, %add_res1_38_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4578 'fadd' 'tmp_41_38_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4579 [1/2] (8.41ns)   --->   "%add_res1_38_6 = fmul float %WEIGHT1_38_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4579 'fmul' 'add_res1_38_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4580 [1/4] (6.43ns)   --->   "%tmp_41_39_5 = fadd float %tmp_41_39_4, %add_res1_39_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4580 'fadd' 'tmp_41_39_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4581 [1/2] (8.41ns)   --->   "%add_res1_39_6 = fmul float %WEIGHT1_39_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4581 'fmul' 'add_res1_39_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4582 [1/4] (6.43ns)   --->   "%tmp_41_40_5 = fadd float %tmp_41_40_4, %add_res1_40_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4582 'fadd' 'tmp_41_40_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4583 [1/2] (8.41ns)   --->   "%add_res1_40_6 = fmul float %WEIGHT1_40_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4583 'fmul' 'add_res1_40_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4584 [1/4] (6.43ns)   --->   "%tmp_41_41_5 = fadd float %tmp_41_41_4, %add_res1_41_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4584 'fadd' 'tmp_41_41_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4585 [1/2] (8.41ns)   --->   "%add_res1_41_6 = fmul float %WEIGHT1_41_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4585 'fmul' 'add_res1_41_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4586 [1/4] (6.43ns)   --->   "%tmp_41_42_5 = fadd float %tmp_41_42_4, %add_res1_42_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4586 'fadd' 'tmp_41_42_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4587 [1/2] (8.41ns)   --->   "%add_res1_42_6 = fmul float %WEIGHT1_42_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4587 'fmul' 'add_res1_42_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4588 [1/4] (6.43ns)   --->   "%tmp_41_43_5 = fadd float %tmp_41_43_4, %add_res1_43_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4588 'fadd' 'tmp_41_43_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4589 [1/2] (8.41ns)   --->   "%add_res1_43_6 = fmul float %WEIGHT1_43_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4589 'fmul' 'add_res1_43_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4590 [1/4] (6.43ns)   --->   "%tmp_41_44_5 = fadd float %tmp_41_44_4, %add_res1_44_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4590 'fadd' 'tmp_41_44_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4591 [1/2] (8.41ns)   --->   "%add_res1_44_6 = fmul float %WEIGHT1_44_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4591 'fmul' 'add_res1_44_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4592 [1/4] (6.43ns)   --->   "%tmp_41_45_5 = fadd float %tmp_41_45_4, %add_res1_45_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4592 'fadd' 'tmp_41_45_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4593 [1/2] (8.41ns)   --->   "%add_res1_45_6 = fmul float %WEIGHT1_45_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4593 'fmul' 'add_res1_45_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4594 [1/4] (6.43ns)   --->   "%tmp_41_46_5 = fadd float %tmp_41_46_4, %add_res1_46_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4594 'fadd' 'tmp_41_46_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4595 [1/2] (8.41ns)   --->   "%add_res1_46_6 = fmul float %WEIGHT1_46_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4595 'fmul' 'add_res1_46_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4596 [1/4] (6.43ns)   --->   "%tmp_41_47_5 = fadd float %tmp_41_47_4, %add_res1_47_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4596 'fadd' 'tmp_41_47_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4597 [1/2] (8.41ns)   --->   "%add_res1_47_6 = fmul float %WEIGHT1_47_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4597 'fmul' 'add_res1_47_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4598 [1/4] (6.43ns)   --->   "%tmp_41_48_5 = fadd float %tmp_41_48_4, %add_res1_48_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4598 'fadd' 'tmp_41_48_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4599 [1/2] (8.41ns)   --->   "%add_res1_48_6 = fmul float %WEIGHT1_48_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4599 'fmul' 'add_res1_48_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4600 [1/4] (6.43ns)   --->   "%tmp_41_49_5 = fadd float %tmp_41_49_4, %add_res1_49_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4600 'fadd' 'tmp_41_49_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4601 [1/2] (8.41ns)   --->   "%add_res1_49_6 = fmul float %WEIGHT1_49_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4601 'fmul' 'add_res1_49_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4602 [1/4] (6.43ns)   --->   "%tmp_41_50_5 = fadd float %tmp_41_50_4, %add_res1_50_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4602 'fadd' 'tmp_41_50_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4603 [1/2] (8.41ns)   --->   "%add_res1_50_6 = fmul float %WEIGHT1_50_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4603 'fmul' 'add_res1_50_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4604 [1/4] (6.43ns)   --->   "%tmp_41_51_5 = fadd float %tmp_41_51_4, %add_res1_51_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4604 'fadd' 'tmp_41_51_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4605 [1/2] (8.41ns)   --->   "%add_res1_51_6 = fmul float %WEIGHT1_51_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4605 'fmul' 'add_res1_51_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4606 [1/4] (6.43ns)   --->   "%tmp_41_52_5 = fadd float %tmp_41_52_4, %add_res1_52_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4606 'fadd' 'tmp_41_52_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4607 [1/2] (8.41ns)   --->   "%add_res1_52_6 = fmul float %WEIGHT1_52_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4607 'fmul' 'add_res1_52_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4608 [1/4] (6.43ns)   --->   "%tmp_41_53_5 = fadd float %tmp_41_53_4, %add_res1_53_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4608 'fadd' 'tmp_41_53_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4609 [1/2] (8.41ns)   --->   "%add_res1_53_6 = fmul float %WEIGHT1_53_6_load, %IFM_6_load" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4609 'fmul' 'add_res1_53_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4610 [1/4] (6.43ns)   --->   "%tmp_41_54_5 = fadd float %tmp_41_54_4, %add_res1_54_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4610 'fadd' 'tmp_41_54_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4611 [1/2] (8.41ns)   --->   "%add_res1_54_6 = fmul float %WEIGHT1_54_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4611 'fmul' 'add_res1_54_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4612 [1/4] (6.43ns)   --->   "%tmp_41_55_5 = fadd float %tmp_41_55_4, %add_res1_55_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4612 'fadd' 'tmp_41_55_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4613 [1/2] (8.41ns)   --->   "%add_res1_55_6 = fmul float %WEIGHT1_55_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4613 'fmul' 'add_res1_55_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4614 [1/4] (6.43ns)   --->   "%tmp_41_56_5 = fadd float %tmp_41_56_4, %add_res1_56_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4614 'fadd' 'tmp_41_56_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4615 [1/2] (8.41ns)   --->   "%add_res1_56_6 = fmul float %WEIGHT1_56_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4615 'fmul' 'add_res1_56_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4616 [1/4] (6.43ns)   --->   "%tmp_41_57_5 = fadd float %tmp_41_57_4, %add_res1_57_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4616 'fadd' 'tmp_41_57_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4617 [1/2] (8.41ns)   --->   "%add_res1_57_6 = fmul float %WEIGHT1_57_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4617 'fmul' 'add_res1_57_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4618 [1/4] (6.43ns)   --->   "%tmp_41_58_5 = fadd float %tmp_41_58_4, %add_res1_58_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4618 'fadd' 'tmp_41_58_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4619 [1/2] (8.41ns)   --->   "%add_res1_58_6 = fmul float %WEIGHT1_58_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4619 'fmul' 'add_res1_58_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4620 [1/4] (6.43ns)   --->   "%tmp_41_59_5 = fadd float %tmp_41_59_4, %add_res1_59_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4620 'fadd' 'tmp_41_59_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4621 [1/2] (8.41ns)   --->   "%add_res1_59_6 = fmul float %WEIGHT1_59_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4621 'fmul' 'add_res1_59_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4622 [1/4] (6.43ns)   --->   "%tmp_41_60_5 = fadd float %tmp_41_60_4, %add_res1_60_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4622 'fadd' 'tmp_41_60_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4623 [1/2] (8.41ns)   --->   "%add_res1_60_6 = fmul float %WEIGHT1_60_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4623 'fmul' 'add_res1_60_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4624 [1/4] (6.43ns)   --->   "%tmp_41_61_5 = fadd float %tmp_41_61_4, %add_res1_61_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4624 'fadd' 'tmp_41_61_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4625 [1/2] (8.41ns)   --->   "%add_res1_61_6 = fmul float %WEIGHT1_61_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4625 'fmul' 'add_res1_61_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4626 [1/4] (6.43ns)   --->   "%tmp_41_62_5 = fadd float %tmp_41_62_4, %add_res1_62_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4626 'fadd' 'tmp_41_62_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4627 [1/2] (8.41ns)   --->   "%add_res1_62_6 = fmul float %WEIGHT1_62_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4627 'fmul' 'add_res1_62_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4628 [1/4] (6.43ns)   --->   "%tmp_41_63_5 = fadd float %tmp_41_63_4, %add_res1_63_5" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4628 'fadd' 'tmp_41_63_5' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4629 [1/2] (8.41ns)   --->   "%add_res1_63_6 = fmul float %WEIGHT1_63_6_load, %IFM_6_load_1" [LURAM-Test/TEST_REF.cpp:110]   --->   Operation 4629 'fmul' 'add_res1_63_6' <Predicate = (!exitcond_flatten7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 4630 [4/4] (6.43ns)   --->   "%tmp_41_0_6 = fadd float %tmp_41_0_5, %add_res1_0_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4630 'fadd' 'tmp_41_0_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4631 [4/4] (6.43ns)   --->   "%tmp_41_1_6 = fadd float %tmp_41_1_5, %add_res1_1_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4631 'fadd' 'tmp_41_1_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4632 [4/4] (6.43ns)   --->   "%tmp_41_2_6 = fadd float %tmp_41_2_5, %add_res1_2_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4632 'fadd' 'tmp_41_2_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4633 [4/4] (6.43ns)   --->   "%tmp_41_3_6 = fadd float %tmp_41_3_5, %add_res1_3_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4633 'fadd' 'tmp_41_3_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4634 [4/4] (6.43ns)   --->   "%tmp_41_4_6 = fadd float %tmp_41_4_5, %add_res1_4_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4634 'fadd' 'tmp_41_4_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4635 [4/4] (6.43ns)   --->   "%tmp_41_5_6 = fadd float %tmp_41_5_5, %add_res1_5_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4635 'fadd' 'tmp_41_5_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4636 [4/4] (6.43ns)   --->   "%tmp_41_6_6 = fadd float %tmp_41_6_5, %add_res1_6_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4636 'fadd' 'tmp_41_6_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4637 [4/4] (6.43ns)   --->   "%tmp_41_7_6 = fadd float %tmp_41_7_5, %add_res1_7_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4637 'fadd' 'tmp_41_7_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4638 [4/4] (6.43ns)   --->   "%tmp_41_8_6 = fadd float %tmp_41_8_5, %add_res1_8_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4638 'fadd' 'tmp_41_8_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4639 [4/4] (6.43ns)   --->   "%tmp_41_9_6 = fadd float %tmp_41_9_5, %add_res1_9_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4639 'fadd' 'tmp_41_9_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4640 [4/4] (6.43ns)   --->   "%tmp_41_10_6 = fadd float %tmp_41_10_5, %add_res1_10_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4640 'fadd' 'tmp_41_10_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4641 [4/4] (6.43ns)   --->   "%tmp_41_11_6 = fadd float %tmp_41_11_5, %add_res1_11_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4641 'fadd' 'tmp_41_11_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4642 [4/4] (6.43ns)   --->   "%tmp_41_12_6 = fadd float %tmp_41_12_5, %add_res1_12_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4642 'fadd' 'tmp_41_12_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4643 [4/4] (6.43ns)   --->   "%tmp_41_13_6 = fadd float %tmp_41_13_5, %add_res1_13_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4643 'fadd' 'tmp_41_13_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4644 [4/4] (6.43ns)   --->   "%tmp_41_14_6 = fadd float %tmp_41_14_5, %add_res1_14_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4644 'fadd' 'tmp_41_14_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4645 [4/4] (6.43ns)   --->   "%tmp_41_15_6 = fadd float %tmp_41_15_5, %add_res1_15_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4645 'fadd' 'tmp_41_15_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4646 [4/4] (6.43ns)   --->   "%tmp_41_16_6 = fadd float %tmp_41_16_5, %add_res1_16_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4646 'fadd' 'tmp_41_16_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4647 [4/4] (6.43ns)   --->   "%tmp_41_17_6 = fadd float %tmp_41_17_5, %add_res1_17_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4647 'fadd' 'tmp_41_17_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4648 [4/4] (6.43ns)   --->   "%tmp_41_18_6 = fadd float %tmp_41_18_5, %add_res1_18_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4648 'fadd' 'tmp_41_18_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4649 [4/4] (6.43ns)   --->   "%tmp_41_19_6 = fadd float %tmp_41_19_5, %add_res1_19_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4649 'fadd' 'tmp_41_19_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4650 [4/4] (6.43ns)   --->   "%tmp_41_20_6 = fadd float %tmp_41_20_5, %add_res1_20_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4650 'fadd' 'tmp_41_20_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4651 [4/4] (6.43ns)   --->   "%tmp_41_21_6 = fadd float %tmp_41_21_5, %add_res1_21_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4651 'fadd' 'tmp_41_21_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4652 [4/4] (6.43ns)   --->   "%tmp_41_22_6 = fadd float %tmp_41_22_5, %add_res1_22_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4652 'fadd' 'tmp_41_22_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4653 [4/4] (6.43ns)   --->   "%tmp_41_23_6 = fadd float %tmp_41_23_5, %add_res1_23_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4653 'fadd' 'tmp_41_23_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4654 [4/4] (6.43ns)   --->   "%tmp_41_24_6 = fadd float %tmp_41_24_5, %add_res1_24_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4654 'fadd' 'tmp_41_24_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4655 [4/4] (6.43ns)   --->   "%tmp_41_25_6 = fadd float %tmp_41_25_5, %add_res1_25_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4655 'fadd' 'tmp_41_25_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4656 [4/4] (6.43ns)   --->   "%tmp_41_26_6 = fadd float %tmp_41_26_5, %add_res1_26_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4656 'fadd' 'tmp_41_26_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4657 [4/4] (6.43ns)   --->   "%tmp_41_27_6 = fadd float %tmp_41_27_5, %add_res1_27_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4657 'fadd' 'tmp_41_27_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4658 [4/4] (6.43ns)   --->   "%tmp_41_28_6 = fadd float %tmp_41_28_5, %add_res1_28_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4658 'fadd' 'tmp_41_28_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4659 [4/4] (6.43ns)   --->   "%tmp_41_29_6 = fadd float %tmp_41_29_5, %add_res1_29_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4659 'fadd' 'tmp_41_29_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4660 [4/4] (6.43ns)   --->   "%tmp_41_30_6 = fadd float %tmp_41_30_5, %add_res1_30_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4660 'fadd' 'tmp_41_30_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4661 [4/4] (6.43ns)   --->   "%tmp_41_31_6 = fadd float %tmp_41_31_5, %add_res1_31_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4661 'fadd' 'tmp_41_31_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4662 [4/4] (6.43ns)   --->   "%tmp_41_32_6 = fadd float %tmp_41_32_5, %add_res1_32_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4662 'fadd' 'tmp_41_32_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4663 [4/4] (6.43ns)   --->   "%tmp_41_33_6 = fadd float %tmp_41_33_5, %add_res1_33_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4663 'fadd' 'tmp_41_33_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4664 [4/4] (6.43ns)   --->   "%tmp_41_34_6 = fadd float %tmp_41_34_5, %add_res1_34_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4664 'fadd' 'tmp_41_34_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4665 [4/4] (6.43ns)   --->   "%tmp_41_35_6 = fadd float %tmp_41_35_5, %add_res1_35_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4665 'fadd' 'tmp_41_35_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4666 [4/4] (6.43ns)   --->   "%tmp_41_36_6 = fadd float %tmp_41_36_5, %add_res1_36_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4666 'fadd' 'tmp_41_36_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4667 [4/4] (6.43ns)   --->   "%tmp_41_37_6 = fadd float %tmp_41_37_5, %add_res1_37_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4667 'fadd' 'tmp_41_37_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4668 [4/4] (6.43ns)   --->   "%tmp_41_38_6 = fadd float %tmp_41_38_5, %add_res1_38_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4668 'fadd' 'tmp_41_38_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4669 [4/4] (6.43ns)   --->   "%tmp_41_39_6 = fadd float %tmp_41_39_5, %add_res1_39_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4669 'fadd' 'tmp_41_39_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4670 [4/4] (6.43ns)   --->   "%tmp_41_40_6 = fadd float %tmp_41_40_5, %add_res1_40_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4670 'fadd' 'tmp_41_40_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4671 [4/4] (6.43ns)   --->   "%tmp_41_41_6 = fadd float %tmp_41_41_5, %add_res1_41_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4671 'fadd' 'tmp_41_41_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4672 [4/4] (6.43ns)   --->   "%tmp_41_42_6 = fadd float %tmp_41_42_5, %add_res1_42_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4672 'fadd' 'tmp_41_42_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4673 [4/4] (6.43ns)   --->   "%tmp_41_43_6 = fadd float %tmp_41_43_5, %add_res1_43_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4673 'fadd' 'tmp_41_43_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4674 [4/4] (6.43ns)   --->   "%tmp_41_44_6 = fadd float %tmp_41_44_5, %add_res1_44_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4674 'fadd' 'tmp_41_44_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4675 [4/4] (6.43ns)   --->   "%tmp_41_45_6 = fadd float %tmp_41_45_5, %add_res1_45_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4675 'fadd' 'tmp_41_45_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4676 [4/4] (6.43ns)   --->   "%tmp_41_46_6 = fadd float %tmp_41_46_5, %add_res1_46_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4676 'fadd' 'tmp_41_46_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4677 [4/4] (6.43ns)   --->   "%tmp_41_47_6 = fadd float %tmp_41_47_5, %add_res1_47_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4677 'fadd' 'tmp_41_47_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4678 [4/4] (6.43ns)   --->   "%tmp_41_48_6 = fadd float %tmp_41_48_5, %add_res1_48_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4678 'fadd' 'tmp_41_48_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4679 [4/4] (6.43ns)   --->   "%tmp_41_49_6 = fadd float %tmp_41_49_5, %add_res1_49_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4679 'fadd' 'tmp_41_49_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4680 [4/4] (6.43ns)   --->   "%tmp_41_50_6 = fadd float %tmp_41_50_5, %add_res1_50_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4680 'fadd' 'tmp_41_50_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4681 [4/4] (6.43ns)   --->   "%tmp_41_51_6 = fadd float %tmp_41_51_5, %add_res1_51_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4681 'fadd' 'tmp_41_51_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4682 [4/4] (6.43ns)   --->   "%tmp_41_52_6 = fadd float %tmp_41_52_5, %add_res1_52_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4682 'fadd' 'tmp_41_52_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4683 [4/4] (6.43ns)   --->   "%tmp_41_53_6 = fadd float %tmp_41_53_5, %add_res1_53_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4683 'fadd' 'tmp_41_53_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4684 [4/4] (6.43ns)   --->   "%tmp_41_54_6 = fadd float %tmp_41_54_5, %add_res1_54_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4684 'fadd' 'tmp_41_54_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4685 [4/4] (6.43ns)   --->   "%tmp_41_55_6 = fadd float %tmp_41_55_5, %add_res1_55_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4685 'fadd' 'tmp_41_55_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4686 [4/4] (6.43ns)   --->   "%tmp_41_56_6 = fadd float %tmp_41_56_5, %add_res1_56_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4686 'fadd' 'tmp_41_56_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4687 [4/4] (6.43ns)   --->   "%tmp_41_57_6 = fadd float %tmp_41_57_5, %add_res1_57_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4687 'fadd' 'tmp_41_57_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4688 [4/4] (6.43ns)   --->   "%tmp_41_58_6 = fadd float %tmp_41_58_5, %add_res1_58_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4688 'fadd' 'tmp_41_58_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4689 [4/4] (6.43ns)   --->   "%tmp_41_59_6 = fadd float %tmp_41_59_5, %add_res1_59_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4689 'fadd' 'tmp_41_59_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4690 [4/4] (6.43ns)   --->   "%tmp_41_60_6 = fadd float %tmp_41_60_5, %add_res1_60_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4690 'fadd' 'tmp_41_60_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4691 [4/4] (6.43ns)   --->   "%tmp_41_61_6 = fadd float %tmp_41_61_5, %add_res1_61_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4691 'fadd' 'tmp_41_61_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4692 [4/4] (6.43ns)   --->   "%tmp_41_62_6 = fadd float %tmp_41_62_5, %add_res1_62_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4692 'fadd' 'tmp_41_62_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4693 [4/4] (6.43ns)   --->   "%tmp_41_63_6 = fadd float %tmp_41_63_5, %add_res1_63_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4693 'fadd' 'tmp_41_63_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 4694 [3/4] (6.43ns)   --->   "%tmp_41_0_6 = fadd float %tmp_41_0_5, %add_res1_0_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4694 'fadd' 'tmp_41_0_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4695 [3/4] (6.43ns)   --->   "%tmp_41_1_6 = fadd float %tmp_41_1_5, %add_res1_1_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4695 'fadd' 'tmp_41_1_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4696 [3/4] (6.43ns)   --->   "%tmp_41_2_6 = fadd float %tmp_41_2_5, %add_res1_2_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4696 'fadd' 'tmp_41_2_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4697 [3/4] (6.43ns)   --->   "%tmp_41_3_6 = fadd float %tmp_41_3_5, %add_res1_3_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4697 'fadd' 'tmp_41_3_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4698 [3/4] (6.43ns)   --->   "%tmp_41_4_6 = fadd float %tmp_41_4_5, %add_res1_4_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4698 'fadd' 'tmp_41_4_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4699 [3/4] (6.43ns)   --->   "%tmp_41_5_6 = fadd float %tmp_41_5_5, %add_res1_5_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4699 'fadd' 'tmp_41_5_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4700 [3/4] (6.43ns)   --->   "%tmp_41_6_6 = fadd float %tmp_41_6_5, %add_res1_6_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4700 'fadd' 'tmp_41_6_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4701 [3/4] (6.43ns)   --->   "%tmp_41_7_6 = fadd float %tmp_41_7_5, %add_res1_7_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4701 'fadd' 'tmp_41_7_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4702 [3/4] (6.43ns)   --->   "%tmp_41_8_6 = fadd float %tmp_41_8_5, %add_res1_8_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4702 'fadd' 'tmp_41_8_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4703 [3/4] (6.43ns)   --->   "%tmp_41_9_6 = fadd float %tmp_41_9_5, %add_res1_9_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4703 'fadd' 'tmp_41_9_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4704 [3/4] (6.43ns)   --->   "%tmp_41_10_6 = fadd float %tmp_41_10_5, %add_res1_10_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4704 'fadd' 'tmp_41_10_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4705 [3/4] (6.43ns)   --->   "%tmp_41_11_6 = fadd float %tmp_41_11_5, %add_res1_11_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4705 'fadd' 'tmp_41_11_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4706 [3/4] (6.43ns)   --->   "%tmp_41_12_6 = fadd float %tmp_41_12_5, %add_res1_12_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4706 'fadd' 'tmp_41_12_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4707 [3/4] (6.43ns)   --->   "%tmp_41_13_6 = fadd float %tmp_41_13_5, %add_res1_13_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4707 'fadd' 'tmp_41_13_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4708 [3/4] (6.43ns)   --->   "%tmp_41_14_6 = fadd float %tmp_41_14_5, %add_res1_14_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4708 'fadd' 'tmp_41_14_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4709 [3/4] (6.43ns)   --->   "%tmp_41_15_6 = fadd float %tmp_41_15_5, %add_res1_15_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4709 'fadd' 'tmp_41_15_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4710 [3/4] (6.43ns)   --->   "%tmp_41_16_6 = fadd float %tmp_41_16_5, %add_res1_16_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4710 'fadd' 'tmp_41_16_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4711 [3/4] (6.43ns)   --->   "%tmp_41_17_6 = fadd float %tmp_41_17_5, %add_res1_17_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4711 'fadd' 'tmp_41_17_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4712 [3/4] (6.43ns)   --->   "%tmp_41_18_6 = fadd float %tmp_41_18_5, %add_res1_18_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4712 'fadd' 'tmp_41_18_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4713 [3/4] (6.43ns)   --->   "%tmp_41_19_6 = fadd float %tmp_41_19_5, %add_res1_19_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4713 'fadd' 'tmp_41_19_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4714 [3/4] (6.43ns)   --->   "%tmp_41_20_6 = fadd float %tmp_41_20_5, %add_res1_20_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4714 'fadd' 'tmp_41_20_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4715 [3/4] (6.43ns)   --->   "%tmp_41_21_6 = fadd float %tmp_41_21_5, %add_res1_21_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4715 'fadd' 'tmp_41_21_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4716 [3/4] (6.43ns)   --->   "%tmp_41_22_6 = fadd float %tmp_41_22_5, %add_res1_22_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4716 'fadd' 'tmp_41_22_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4717 [3/4] (6.43ns)   --->   "%tmp_41_23_6 = fadd float %tmp_41_23_5, %add_res1_23_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4717 'fadd' 'tmp_41_23_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4718 [3/4] (6.43ns)   --->   "%tmp_41_24_6 = fadd float %tmp_41_24_5, %add_res1_24_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4718 'fadd' 'tmp_41_24_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4719 [3/4] (6.43ns)   --->   "%tmp_41_25_6 = fadd float %tmp_41_25_5, %add_res1_25_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4719 'fadd' 'tmp_41_25_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4720 [3/4] (6.43ns)   --->   "%tmp_41_26_6 = fadd float %tmp_41_26_5, %add_res1_26_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4720 'fadd' 'tmp_41_26_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4721 [3/4] (6.43ns)   --->   "%tmp_41_27_6 = fadd float %tmp_41_27_5, %add_res1_27_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4721 'fadd' 'tmp_41_27_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4722 [3/4] (6.43ns)   --->   "%tmp_41_28_6 = fadd float %tmp_41_28_5, %add_res1_28_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4722 'fadd' 'tmp_41_28_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4723 [3/4] (6.43ns)   --->   "%tmp_41_29_6 = fadd float %tmp_41_29_5, %add_res1_29_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4723 'fadd' 'tmp_41_29_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4724 [3/4] (6.43ns)   --->   "%tmp_41_30_6 = fadd float %tmp_41_30_5, %add_res1_30_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4724 'fadd' 'tmp_41_30_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4725 [3/4] (6.43ns)   --->   "%tmp_41_31_6 = fadd float %tmp_41_31_5, %add_res1_31_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4725 'fadd' 'tmp_41_31_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4726 [3/4] (6.43ns)   --->   "%tmp_41_32_6 = fadd float %tmp_41_32_5, %add_res1_32_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4726 'fadd' 'tmp_41_32_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4727 [3/4] (6.43ns)   --->   "%tmp_41_33_6 = fadd float %tmp_41_33_5, %add_res1_33_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4727 'fadd' 'tmp_41_33_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4728 [3/4] (6.43ns)   --->   "%tmp_41_34_6 = fadd float %tmp_41_34_5, %add_res1_34_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4728 'fadd' 'tmp_41_34_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4729 [3/4] (6.43ns)   --->   "%tmp_41_35_6 = fadd float %tmp_41_35_5, %add_res1_35_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4729 'fadd' 'tmp_41_35_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4730 [3/4] (6.43ns)   --->   "%tmp_41_36_6 = fadd float %tmp_41_36_5, %add_res1_36_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4730 'fadd' 'tmp_41_36_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4731 [3/4] (6.43ns)   --->   "%tmp_41_37_6 = fadd float %tmp_41_37_5, %add_res1_37_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4731 'fadd' 'tmp_41_37_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4732 [3/4] (6.43ns)   --->   "%tmp_41_38_6 = fadd float %tmp_41_38_5, %add_res1_38_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4732 'fadd' 'tmp_41_38_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4733 [3/4] (6.43ns)   --->   "%tmp_41_39_6 = fadd float %tmp_41_39_5, %add_res1_39_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4733 'fadd' 'tmp_41_39_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4734 [3/4] (6.43ns)   --->   "%tmp_41_40_6 = fadd float %tmp_41_40_5, %add_res1_40_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4734 'fadd' 'tmp_41_40_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4735 [3/4] (6.43ns)   --->   "%tmp_41_41_6 = fadd float %tmp_41_41_5, %add_res1_41_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4735 'fadd' 'tmp_41_41_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4736 [3/4] (6.43ns)   --->   "%tmp_41_42_6 = fadd float %tmp_41_42_5, %add_res1_42_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4736 'fadd' 'tmp_41_42_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4737 [3/4] (6.43ns)   --->   "%tmp_41_43_6 = fadd float %tmp_41_43_5, %add_res1_43_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4737 'fadd' 'tmp_41_43_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4738 [3/4] (6.43ns)   --->   "%tmp_41_44_6 = fadd float %tmp_41_44_5, %add_res1_44_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4738 'fadd' 'tmp_41_44_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4739 [3/4] (6.43ns)   --->   "%tmp_41_45_6 = fadd float %tmp_41_45_5, %add_res1_45_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4739 'fadd' 'tmp_41_45_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4740 [3/4] (6.43ns)   --->   "%tmp_41_46_6 = fadd float %tmp_41_46_5, %add_res1_46_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4740 'fadd' 'tmp_41_46_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4741 [3/4] (6.43ns)   --->   "%tmp_41_47_6 = fadd float %tmp_41_47_5, %add_res1_47_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4741 'fadd' 'tmp_41_47_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4742 [3/4] (6.43ns)   --->   "%tmp_41_48_6 = fadd float %tmp_41_48_5, %add_res1_48_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4742 'fadd' 'tmp_41_48_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4743 [3/4] (6.43ns)   --->   "%tmp_41_49_6 = fadd float %tmp_41_49_5, %add_res1_49_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4743 'fadd' 'tmp_41_49_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4744 [3/4] (6.43ns)   --->   "%tmp_41_50_6 = fadd float %tmp_41_50_5, %add_res1_50_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4744 'fadd' 'tmp_41_50_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4745 [3/4] (6.43ns)   --->   "%tmp_41_51_6 = fadd float %tmp_41_51_5, %add_res1_51_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4745 'fadd' 'tmp_41_51_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4746 [3/4] (6.43ns)   --->   "%tmp_41_52_6 = fadd float %tmp_41_52_5, %add_res1_52_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4746 'fadd' 'tmp_41_52_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4747 [3/4] (6.43ns)   --->   "%tmp_41_53_6 = fadd float %tmp_41_53_5, %add_res1_53_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4747 'fadd' 'tmp_41_53_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4748 [3/4] (6.43ns)   --->   "%tmp_41_54_6 = fadd float %tmp_41_54_5, %add_res1_54_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4748 'fadd' 'tmp_41_54_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4749 [3/4] (6.43ns)   --->   "%tmp_41_55_6 = fadd float %tmp_41_55_5, %add_res1_55_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4749 'fadd' 'tmp_41_55_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4750 [3/4] (6.43ns)   --->   "%tmp_41_56_6 = fadd float %tmp_41_56_5, %add_res1_56_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4750 'fadd' 'tmp_41_56_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4751 [3/4] (6.43ns)   --->   "%tmp_41_57_6 = fadd float %tmp_41_57_5, %add_res1_57_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4751 'fadd' 'tmp_41_57_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4752 [3/4] (6.43ns)   --->   "%tmp_41_58_6 = fadd float %tmp_41_58_5, %add_res1_58_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4752 'fadd' 'tmp_41_58_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4753 [3/4] (6.43ns)   --->   "%tmp_41_59_6 = fadd float %tmp_41_59_5, %add_res1_59_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4753 'fadd' 'tmp_41_59_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4754 [3/4] (6.43ns)   --->   "%tmp_41_60_6 = fadd float %tmp_41_60_5, %add_res1_60_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4754 'fadd' 'tmp_41_60_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4755 [3/4] (6.43ns)   --->   "%tmp_41_61_6 = fadd float %tmp_41_61_5, %add_res1_61_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4755 'fadd' 'tmp_41_61_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4756 [3/4] (6.43ns)   --->   "%tmp_41_62_6 = fadd float %tmp_41_62_5, %add_res1_62_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4756 'fadd' 'tmp_41_62_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4757 [3/4] (6.43ns)   --->   "%tmp_41_63_6 = fadd float %tmp_41_63_5, %add_res1_63_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4757 'fadd' 'tmp_41_63_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 4758 [2/4] (6.43ns)   --->   "%tmp_41_0_6 = fadd float %tmp_41_0_5, %add_res1_0_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4758 'fadd' 'tmp_41_0_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4759 [2/4] (6.43ns)   --->   "%tmp_41_1_6 = fadd float %tmp_41_1_5, %add_res1_1_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4759 'fadd' 'tmp_41_1_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4760 [2/4] (6.43ns)   --->   "%tmp_41_2_6 = fadd float %tmp_41_2_5, %add_res1_2_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4760 'fadd' 'tmp_41_2_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4761 [2/4] (6.43ns)   --->   "%tmp_41_3_6 = fadd float %tmp_41_3_5, %add_res1_3_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4761 'fadd' 'tmp_41_3_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4762 [2/4] (6.43ns)   --->   "%tmp_41_4_6 = fadd float %tmp_41_4_5, %add_res1_4_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4762 'fadd' 'tmp_41_4_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4763 [2/4] (6.43ns)   --->   "%tmp_41_5_6 = fadd float %tmp_41_5_5, %add_res1_5_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4763 'fadd' 'tmp_41_5_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4764 [2/4] (6.43ns)   --->   "%tmp_41_6_6 = fadd float %tmp_41_6_5, %add_res1_6_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4764 'fadd' 'tmp_41_6_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4765 [2/4] (6.43ns)   --->   "%tmp_41_7_6 = fadd float %tmp_41_7_5, %add_res1_7_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4765 'fadd' 'tmp_41_7_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4766 [2/4] (6.43ns)   --->   "%tmp_41_8_6 = fadd float %tmp_41_8_5, %add_res1_8_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4766 'fadd' 'tmp_41_8_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4767 [2/4] (6.43ns)   --->   "%tmp_41_9_6 = fadd float %tmp_41_9_5, %add_res1_9_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4767 'fadd' 'tmp_41_9_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4768 [2/4] (6.43ns)   --->   "%tmp_41_10_6 = fadd float %tmp_41_10_5, %add_res1_10_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4768 'fadd' 'tmp_41_10_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4769 [2/4] (6.43ns)   --->   "%tmp_41_11_6 = fadd float %tmp_41_11_5, %add_res1_11_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4769 'fadd' 'tmp_41_11_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4770 [2/4] (6.43ns)   --->   "%tmp_41_12_6 = fadd float %tmp_41_12_5, %add_res1_12_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4770 'fadd' 'tmp_41_12_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4771 [2/4] (6.43ns)   --->   "%tmp_41_13_6 = fadd float %tmp_41_13_5, %add_res1_13_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4771 'fadd' 'tmp_41_13_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4772 [2/4] (6.43ns)   --->   "%tmp_41_14_6 = fadd float %tmp_41_14_5, %add_res1_14_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4772 'fadd' 'tmp_41_14_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4773 [2/4] (6.43ns)   --->   "%tmp_41_15_6 = fadd float %tmp_41_15_5, %add_res1_15_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4773 'fadd' 'tmp_41_15_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4774 [2/4] (6.43ns)   --->   "%tmp_41_16_6 = fadd float %tmp_41_16_5, %add_res1_16_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4774 'fadd' 'tmp_41_16_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4775 [2/4] (6.43ns)   --->   "%tmp_41_17_6 = fadd float %tmp_41_17_5, %add_res1_17_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4775 'fadd' 'tmp_41_17_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4776 [2/4] (6.43ns)   --->   "%tmp_41_18_6 = fadd float %tmp_41_18_5, %add_res1_18_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4776 'fadd' 'tmp_41_18_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4777 [2/4] (6.43ns)   --->   "%tmp_41_19_6 = fadd float %tmp_41_19_5, %add_res1_19_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4777 'fadd' 'tmp_41_19_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4778 [2/4] (6.43ns)   --->   "%tmp_41_20_6 = fadd float %tmp_41_20_5, %add_res1_20_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4778 'fadd' 'tmp_41_20_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4779 [2/4] (6.43ns)   --->   "%tmp_41_21_6 = fadd float %tmp_41_21_5, %add_res1_21_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4779 'fadd' 'tmp_41_21_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4780 [2/4] (6.43ns)   --->   "%tmp_41_22_6 = fadd float %tmp_41_22_5, %add_res1_22_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4780 'fadd' 'tmp_41_22_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4781 [2/4] (6.43ns)   --->   "%tmp_41_23_6 = fadd float %tmp_41_23_5, %add_res1_23_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4781 'fadd' 'tmp_41_23_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4782 [2/4] (6.43ns)   --->   "%tmp_41_24_6 = fadd float %tmp_41_24_5, %add_res1_24_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4782 'fadd' 'tmp_41_24_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4783 [2/4] (6.43ns)   --->   "%tmp_41_25_6 = fadd float %tmp_41_25_5, %add_res1_25_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4783 'fadd' 'tmp_41_25_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4784 [2/4] (6.43ns)   --->   "%tmp_41_26_6 = fadd float %tmp_41_26_5, %add_res1_26_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4784 'fadd' 'tmp_41_26_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4785 [2/4] (6.43ns)   --->   "%tmp_41_27_6 = fadd float %tmp_41_27_5, %add_res1_27_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4785 'fadd' 'tmp_41_27_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4786 [2/4] (6.43ns)   --->   "%tmp_41_28_6 = fadd float %tmp_41_28_5, %add_res1_28_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4786 'fadd' 'tmp_41_28_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4787 [2/4] (6.43ns)   --->   "%tmp_41_29_6 = fadd float %tmp_41_29_5, %add_res1_29_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4787 'fadd' 'tmp_41_29_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4788 [2/4] (6.43ns)   --->   "%tmp_41_30_6 = fadd float %tmp_41_30_5, %add_res1_30_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4788 'fadd' 'tmp_41_30_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4789 [2/4] (6.43ns)   --->   "%tmp_41_31_6 = fadd float %tmp_41_31_5, %add_res1_31_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4789 'fadd' 'tmp_41_31_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4790 [2/4] (6.43ns)   --->   "%tmp_41_32_6 = fadd float %tmp_41_32_5, %add_res1_32_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4790 'fadd' 'tmp_41_32_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4791 [2/4] (6.43ns)   --->   "%tmp_41_33_6 = fadd float %tmp_41_33_5, %add_res1_33_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4791 'fadd' 'tmp_41_33_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4792 [2/4] (6.43ns)   --->   "%tmp_41_34_6 = fadd float %tmp_41_34_5, %add_res1_34_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4792 'fadd' 'tmp_41_34_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4793 [2/4] (6.43ns)   --->   "%tmp_41_35_6 = fadd float %tmp_41_35_5, %add_res1_35_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4793 'fadd' 'tmp_41_35_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4794 [2/4] (6.43ns)   --->   "%tmp_41_36_6 = fadd float %tmp_41_36_5, %add_res1_36_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4794 'fadd' 'tmp_41_36_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4795 [2/4] (6.43ns)   --->   "%tmp_41_37_6 = fadd float %tmp_41_37_5, %add_res1_37_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4795 'fadd' 'tmp_41_37_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4796 [2/4] (6.43ns)   --->   "%tmp_41_38_6 = fadd float %tmp_41_38_5, %add_res1_38_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4796 'fadd' 'tmp_41_38_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4797 [2/4] (6.43ns)   --->   "%tmp_41_39_6 = fadd float %tmp_41_39_5, %add_res1_39_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4797 'fadd' 'tmp_41_39_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4798 [2/4] (6.43ns)   --->   "%tmp_41_40_6 = fadd float %tmp_41_40_5, %add_res1_40_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4798 'fadd' 'tmp_41_40_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4799 [2/4] (6.43ns)   --->   "%tmp_41_41_6 = fadd float %tmp_41_41_5, %add_res1_41_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4799 'fadd' 'tmp_41_41_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4800 [2/4] (6.43ns)   --->   "%tmp_41_42_6 = fadd float %tmp_41_42_5, %add_res1_42_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4800 'fadd' 'tmp_41_42_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4801 [2/4] (6.43ns)   --->   "%tmp_41_43_6 = fadd float %tmp_41_43_5, %add_res1_43_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4801 'fadd' 'tmp_41_43_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4802 [2/4] (6.43ns)   --->   "%tmp_41_44_6 = fadd float %tmp_41_44_5, %add_res1_44_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4802 'fadd' 'tmp_41_44_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4803 [2/4] (6.43ns)   --->   "%tmp_41_45_6 = fadd float %tmp_41_45_5, %add_res1_45_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4803 'fadd' 'tmp_41_45_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4804 [2/4] (6.43ns)   --->   "%tmp_41_46_6 = fadd float %tmp_41_46_5, %add_res1_46_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4804 'fadd' 'tmp_41_46_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4805 [2/4] (6.43ns)   --->   "%tmp_41_47_6 = fadd float %tmp_41_47_5, %add_res1_47_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4805 'fadd' 'tmp_41_47_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4806 [2/4] (6.43ns)   --->   "%tmp_41_48_6 = fadd float %tmp_41_48_5, %add_res1_48_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4806 'fadd' 'tmp_41_48_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4807 [2/4] (6.43ns)   --->   "%tmp_41_49_6 = fadd float %tmp_41_49_5, %add_res1_49_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4807 'fadd' 'tmp_41_49_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4808 [2/4] (6.43ns)   --->   "%tmp_41_50_6 = fadd float %tmp_41_50_5, %add_res1_50_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4808 'fadd' 'tmp_41_50_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4809 [2/4] (6.43ns)   --->   "%tmp_41_51_6 = fadd float %tmp_41_51_5, %add_res1_51_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4809 'fadd' 'tmp_41_51_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4810 [2/4] (6.43ns)   --->   "%tmp_41_52_6 = fadd float %tmp_41_52_5, %add_res1_52_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4810 'fadd' 'tmp_41_52_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4811 [2/4] (6.43ns)   --->   "%tmp_41_53_6 = fadd float %tmp_41_53_5, %add_res1_53_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4811 'fadd' 'tmp_41_53_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4812 [2/4] (6.43ns)   --->   "%tmp_41_54_6 = fadd float %tmp_41_54_5, %add_res1_54_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4812 'fadd' 'tmp_41_54_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4813 [2/4] (6.43ns)   --->   "%tmp_41_55_6 = fadd float %tmp_41_55_5, %add_res1_55_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4813 'fadd' 'tmp_41_55_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4814 [2/4] (6.43ns)   --->   "%tmp_41_56_6 = fadd float %tmp_41_56_5, %add_res1_56_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4814 'fadd' 'tmp_41_56_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4815 [2/4] (6.43ns)   --->   "%tmp_41_57_6 = fadd float %tmp_41_57_5, %add_res1_57_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4815 'fadd' 'tmp_41_57_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4816 [2/4] (6.43ns)   --->   "%tmp_41_58_6 = fadd float %tmp_41_58_5, %add_res1_58_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4816 'fadd' 'tmp_41_58_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4817 [2/4] (6.43ns)   --->   "%tmp_41_59_6 = fadd float %tmp_41_59_5, %add_res1_59_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4817 'fadd' 'tmp_41_59_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4818 [2/4] (6.43ns)   --->   "%tmp_41_60_6 = fadd float %tmp_41_60_5, %add_res1_60_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4818 'fadd' 'tmp_41_60_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4819 [2/4] (6.43ns)   --->   "%tmp_41_61_6 = fadd float %tmp_41_61_5, %add_res1_61_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4819 'fadd' 'tmp_41_61_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4820 [2/4] (6.43ns)   --->   "%tmp_41_62_6 = fadd float %tmp_41_62_5, %add_res1_62_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4820 'fadd' 'tmp_41_62_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4821 [2/4] (6.43ns)   --->   "%tmp_41_63_6 = fadd float %tmp_41_63_5, %add_res1_63_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4821 'fadd' 'tmp_41_63_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.67>
ST_35 : Operation 4822 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1521, i64 1521, i64 1521)"   --->   Operation 4822 'speclooptripcount' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_35 : Operation 4823 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 4823 'specregionbegin' 'tmp_27' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_35 : Operation 4824 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LURAM-Test/TEST_REF.cpp:102]   --->   Operation 4824 'specpipeline' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_35 : Operation 4825 [1/4] (6.43ns)   --->   "%tmp_41_0_6 = fadd float %tmp_41_0_5, %add_res1_0_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4825 'fadd' 'tmp_41_0_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4826 [1/1] (1.23ns)   --->   "store float %tmp_41_0_6, float* %OFM_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4826 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4827 [1/4] (6.43ns)   --->   "%tmp_41_1_6 = fadd float %tmp_41_1_5, %add_res1_1_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4827 'fadd' 'tmp_41_1_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4828 [1/1] (1.23ns)   --->   "store float %tmp_41_1_6, float* %OFM_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4828 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4829 [1/4] (6.43ns)   --->   "%tmp_41_2_6 = fadd float %tmp_41_2_5, %add_res1_2_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4829 'fadd' 'tmp_41_2_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4830 [1/1] (1.23ns)   --->   "store float %tmp_41_2_6, float* %OFM_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4830 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4831 [1/4] (6.43ns)   --->   "%tmp_41_3_6 = fadd float %tmp_41_3_5, %add_res1_3_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4831 'fadd' 'tmp_41_3_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4832 [1/1] (1.23ns)   --->   "store float %tmp_41_3_6, float* %OFM_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4832 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4833 [1/4] (6.43ns)   --->   "%tmp_41_4_6 = fadd float %tmp_41_4_5, %add_res1_4_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4833 'fadd' 'tmp_41_4_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4834 [1/1] (1.23ns)   --->   "store float %tmp_41_4_6, float* %OFM_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4834 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4835 [1/4] (6.43ns)   --->   "%tmp_41_5_6 = fadd float %tmp_41_5_5, %add_res1_5_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4835 'fadd' 'tmp_41_5_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4836 [1/1] (1.23ns)   --->   "store float %tmp_41_5_6, float* %OFM_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4836 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4837 [1/4] (6.43ns)   --->   "%tmp_41_6_6 = fadd float %tmp_41_6_5, %add_res1_6_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4837 'fadd' 'tmp_41_6_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4838 [1/1] (1.23ns)   --->   "store float %tmp_41_6_6, float* %OFM_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4838 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4839 [1/4] (6.43ns)   --->   "%tmp_41_7_6 = fadd float %tmp_41_7_5, %add_res1_7_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4839 'fadd' 'tmp_41_7_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4840 [1/1] (1.23ns)   --->   "store float %tmp_41_7_6, float* %OFM_7_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4840 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4841 [1/4] (6.43ns)   --->   "%tmp_41_8_6 = fadd float %tmp_41_8_5, %add_res1_8_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4841 'fadd' 'tmp_41_8_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4842 [1/1] (1.23ns)   --->   "store float %tmp_41_8_6, float* %OFM_8_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4842 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4843 [1/4] (6.43ns)   --->   "%tmp_41_9_6 = fadd float %tmp_41_9_5, %add_res1_9_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4843 'fadd' 'tmp_41_9_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4844 [1/1] (1.23ns)   --->   "store float %tmp_41_9_6, float* %OFM_9_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4844 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4845 [1/4] (6.43ns)   --->   "%tmp_41_10_6 = fadd float %tmp_41_10_5, %add_res1_10_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4845 'fadd' 'tmp_41_10_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4846 [1/1] (1.23ns)   --->   "store float %tmp_41_10_6, float* %OFM_10_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4846 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4847 [1/4] (6.43ns)   --->   "%tmp_41_11_6 = fadd float %tmp_41_11_5, %add_res1_11_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4847 'fadd' 'tmp_41_11_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4848 [1/1] (1.23ns)   --->   "store float %tmp_41_11_6, float* %OFM_11_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4848 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4849 [1/4] (6.43ns)   --->   "%tmp_41_12_6 = fadd float %tmp_41_12_5, %add_res1_12_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4849 'fadd' 'tmp_41_12_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4850 [1/1] (1.23ns)   --->   "store float %tmp_41_12_6, float* %OFM_12_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4850 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4851 [1/4] (6.43ns)   --->   "%tmp_41_13_6 = fadd float %tmp_41_13_5, %add_res1_13_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4851 'fadd' 'tmp_41_13_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4852 [1/1] (1.23ns)   --->   "store float %tmp_41_13_6, float* %OFM_13_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4852 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4853 [1/4] (6.43ns)   --->   "%tmp_41_14_6 = fadd float %tmp_41_14_5, %add_res1_14_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4853 'fadd' 'tmp_41_14_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4854 [1/1] (1.23ns)   --->   "store float %tmp_41_14_6, float* %OFM_14_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4854 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4855 [1/4] (6.43ns)   --->   "%tmp_41_15_6 = fadd float %tmp_41_15_5, %add_res1_15_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4855 'fadd' 'tmp_41_15_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4856 [1/1] (1.23ns)   --->   "store float %tmp_41_15_6, float* %OFM_15_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4856 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4857 [1/4] (6.43ns)   --->   "%tmp_41_16_6 = fadd float %tmp_41_16_5, %add_res1_16_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4857 'fadd' 'tmp_41_16_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4858 [1/1] (1.23ns)   --->   "store float %tmp_41_16_6, float* %OFM_16_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4858 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4859 [1/4] (6.43ns)   --->   "%tmp_41_17_6 = fadd float %tmp_41_17_5, %add_res1_17_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4859 'fadd' 'tmp_41_17_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4860 [1/1] (1.23ns)   --->   "store float %tmp_41_17_6, float* %OFM_17_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4860 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4861 [1/4] (6.43ns)   --->   "%tmp_41_18_6 = fadd float %tmp_41_18_5, %add_res1_18_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4861 'fadd' 'tmp_41_18_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4862 [1/1] (1.23ns)   --->   "store float %tmp_41_18_6, float* %OFM_18_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4862 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4863 [1/4] (6.43ns)   --->   "%tmp_41_19_6 = fadd float %tmp_41_19_5, %add_res1_19_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4863 'fadd' 'tmp_41_19_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4864 [1/1] (1.23ns)   --->   "store float %tmp_41_19_6, float* %OFM_19_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4864 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4865 [1/4] (6.43ns)   --->   "%tmp_41_20_6 = fadd float %tmp_41_20_5, %add_res1_20_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4865 'fadd' 'tmp_41_20_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4866 [1/1] (1.23ns)   --->   "store float %tmp_41_20_6, float* %OFM_20_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4866 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4867 [1/4] (6.43ns)   --->   "%tmp_41_21_6 = fadd float %tmp_41_21_5, %add_res1_21_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4867 'fadd' 'tmp_41_21_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4868 [1/1] (1.23ns)   --->   "store float %tmp_41_21_6, float* %OFM_21_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4868 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4869 [1/4] (6.43ns)   --->   "%tmp_41_22_6 = fadd float %tmp_41_22_5, %add_res1_22_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4869 'fadd' 'tmp_41_22_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4870 [1/1] (1.23ns)   --->   "store float %tmp_41_22_6, float* %OFM_22_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4870 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4871 [1/4] (6.43ns)   --->   "%tmp_41_23_6 = fadd float %tmp_41_23_5, %add_res1_23_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4871 'fadd' 'tmp_41_23_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4872 [1/1] (1.23ns)   --->   "store float %tmp_41_23_6, float* %OFM_23_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4872 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4873 [1/4] (6.43ns)   --->   "%tmp_41_24_6 = fadd float %tmp_41_24_5, %add_res1_24_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4873 'fadd' 'tmp_41_24_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4874 [1/1] (1.23ns)   --->   "store float %tmp_41_24_6, float* %OFM_24_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4874 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4875 [1/4] (6.43ns)   --->   "%tmp_41_25_6 = fadd float %tmp_41_25_5, %add_res1_25_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4875 'fadd' 'tmp_41_25_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4876 [1/1] (1.23ns)   --->   "store float %tmp_41_25_6, float* %OFM_25_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4876 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4877 [1/4] (6.43ns)   --->   "%tmp_41_26_6 = fadd float %tmp_41_26_5, %add_res1_26_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4877 'fadd' 'tmp_41_26_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4878 [1/1] (1.23ns)   --->   "store float %tmp_41_26_6, float* %OFM_26_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4878 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4879 [1/4] (6.43ns)   --->   "%tmp_41_27_6 = fadd float %tmp_41_27_5, %add_res1_27_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4879 'fadd' 'tmp_41_27_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4880 [1/1] (1.23ns)   --->   "store float %tmp_41_27_6, float* %OFM_27_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4880 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4881 [1/4] (6.43ns)   --->   "%tmp_41_28_6 = fadd float %tmp_41_28_5, %add_res1_28_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4881 'fadd' 'tmp_41_28_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4882 [1/1] (1.23ns)   --->   "store float %tmp_41_28_6, float* %OFM_28_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4882 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4883 [1/4] (6.43ns)   --->   "%tmp_41_29_6 = fadd float %tmp_41_29_5, %add_res1_29_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4883 'fadd' 'tmp_41_29_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4884 [1/1] (1.23ns)   --->   "store float %tmp_41_29_6, float* %OFM_29_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4884 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4885 [1/4] (6.43ns)   --->   "%tmp_41_30_6 = fadd float %tmp_41_30_5, %add_res1_30_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4885 'fadd' 'tmp_41_30_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4886 [1/1] (1.23ns)   --->   "store float %tmp_41_30_6, float* %OFM_30_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4886 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4887 [1/4] (6.43ns)   --->   "%tmp_41_31_6 = fadd float %tmp_41_31_5, %add_res1_31_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4887 'fadd' 'tmp_41_31_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4888 [1/1] (1.23ns)   --->   "store float %tmp_41_31_6, float* %OFM_31_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4888 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4889 [1/4] (6.43ns)   --->   "%tmp_41_32_6 = fadd float %tmp_41_32_5, %add_res1_32_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4889 'fadd' 'tmp_41_32_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4890 [1/1] (1.23ns)   --->   "store float %tmp_41_32_6, float* %OFM_32_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4890 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4891 [1/4] (6.43ns)   --->   "%tmp_41_33_6 = fadd float %tmp_41_33_5, %add_res1_33_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4891 'fadd' 'tmp_41_33_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4892 [1/1] (1.23ns)   --->   "store float %tmp_41_33_6, float* %OFM_33_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4892 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4893 [1/4] (6.43ns)   --->   "%tmp_41_34_6 = fadd float %tmp_41_34_5, %add_res1_34_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4893 'fadd' 'tmp_41_34_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4894 [1/1] (1.23ns)   --->   "store float %tmp_41_34_6, float* %OFM_34_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4894 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4895 [1/4] (6.43ns)   --->   "%tmp_41_35_6 = fadd float %tmp_41_35_5, %add_res1_35_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4895 'fadd' 'tmp_41_35_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4896 [1/1] (1.23ns)   --->   "store float %tmp_41_35_6, float* %OFM_35_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4896 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4897 [1/4] (6.43ns)   --->   "%tmp_41_36_6 = fadd float %tmp_41_36_5, %add_res1_36_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4897 'fadd' 'tmp_41_36_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4898 [1/1] (1.23ns)   --->   "store float %tmp_41_36_6, float* %OFM_36_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4898 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4899 [1/4] (6.43ns)   --->   "%tmp_41_37_6 = fadd float %tmp_41_37_5, %add_res1_37_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4899 'fadd' 'tmp_41_37_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4900 [1/1] (1.23ns)   --->   "store float %tmp_41_37_6, float* %OFM_37_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4900 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4901 [1/4] (6.43ns)   --->   "%tmp_41_38_6 = fadd float %tmp_41_38_5, %add_res1_38_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4901 'fadd' 'tmp_41_38_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4902 [1/1] (1.23ns)   --->   "store float %tmp_41_38_6, float* %OFM_38_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4902 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4903 [1/4] (6.43ns)   --->   "%tmp_41_39_6 = fadd float %tmp_41_39_5, %add_res1_39_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4903 'fadd' 'tmp_41_39_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4904 [1/1] (1.23ns)   --->   "store float %tmp_41_39_6, float* %OFM_39_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4904 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4905 [1/4] (6.43ns)   --->   "%tmp_41_40_6 = fadd float %tmp_41_40_5, %add_res1_40_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4905 'fadd' 'tmp_41_40_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4906 [1/1] (1.23ns)   --->   "store float %tmp_41_40_6, float* %OFM_40_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4906 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4907 [1/4] (6.43ns)   --->   "%tmp_41_41_6 = fadd float %tmp_41_41_5, %add_res1_41_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4907 'fadd' 'tmp_41_41_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4908 [1/1] (1.23ns)   --->   "store float %tmp_41_41_6, float* %OFM_41_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4908 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4909 [1/4] (6.43ns)   --->   "%tmp_41_42_6 = fadd float %tmp_41_42_5, %add_res1_42_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4909 'fadd' 'tmp_41_42_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4910 [1/1] (1.23ns)   --->   "store float %tmp_41_42_6, float* %OFM_42_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4910 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4911 [1/4] (6.43ns)   --->   "%tmp_41_43_6 = fadd float %tmp_41_43_5, %add_res1_43_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4911 'fadd' 'tmp_41_43_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4912 [1/1] (1.23ns)   --->   "store float %tmp_41_43_6, float* %OFM_43_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4912 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4913 [1/4] (6.43ns)   --->   "%tmp_41_44_6 = fadd float %tmp_41_44_5, %add_res1_44_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4913 'fadd' 'tmp_41_44_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4914 [1/1] (1.23ns)   --->   "store float %tmp_41_44_6, float* %OFM_44_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4914 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4915 [1/4] (6.43ns)   --->   "%tmp_41_45_6 = fadd float %tmp_41_45_5, %add_res1_45_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4915 'fadd' 'tmp_41_45_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4916 [1/1] (1.23ns)   --->   "store float %tmp_41_45_6, float* %OFM_45_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4916 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4917 [1/4] (6.43ns)   --->   "%tmp_41_46_6 = fadd float %tmp_41_46_5, %add_res1_46_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4917 'fadd' 'tmp_41_46_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4918 [1/1] (1.23ns)   --->   "store float %tmp_41_46_6, float* %OFM_46_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4918 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4919 [1/4] (6.43ns)   --->   "%tmp_41_47_6 = fadd float %tmp_41_47_5, %add_res1_47_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4919 'fadd' 'tmp_41_47_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4920 [1/1] (1.23ns)   --->   "store float %tmp_41_47_6, float* %OFM_47_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4920 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4921 [1/4] (6.43ns)   --->   "%tmp_41_48_6 = fadd float %tmp_41_48_5, %add_res1_48_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4921 'fadd' 'tmp_41_48_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4922 [1/1] (1.23ns)   --->   "store float %tmp_41_48_6, float* %OFM_48_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4922 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4923 [1/4] (6.43ns)   --->   "%tmp_41_49_6 = fadd float %tmp_41_49_5, %add_res1_49_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4923 'fadd' 'tmp_41_49_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4924 [1/1] (1.23ns)   --->   "store float %tmp_41_49_6, float* %OFM_49_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4924 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4925 [1/4] (6.43ns)   --->   "%tmp_41_50_6 = fadd float %tmp_41_50_5, %add_res1_50_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4925 'fadd' 'tmp_41_50_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4926 [1/1] (1.23ns)   --->   "store float %tmp_41_50_6, float* %OFM_50_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4926 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4927 [1/4] (6.43ns)   --->   "%tmp_41_51_6 = fadd float %tmp_41_51_5, %add_res1_51_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4927 'fadd' 'tmp_41_51_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4928 [1/1] (1.23ns)   --->   "store float %tmp_41_51_6, float* %OFM_51_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4928 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4929 [1/4] (6.43ns)   --->   "%tmp_41_52_6 = fadd float %tmp_41_52_5, %add_res1_52_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4929 'fadd' 'tmp_41_52_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4930 [1/1] (1.23ns)   --->   "store float %tmp_41_52_6, float* %OFM_52_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4930 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4931 [1/4] (6.43ns)   --->   "%tmp_41_53_6 = fadd float %tmp_41_53_5, %add_res1_53_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4931 'fadd' 'tmp_41_53_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4932 [1/1] (1.23ns)   --->   "store float %tmp_41_53_6, float* %OFM_53_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4932 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4933 [1/4] (6.43ns)   --->   "%tmp_41_54_6 = fadd float %tmp_41_54_5, %add_res1_54_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4933 'fadd' 'tmp_41_54_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4934 [1/1] (1.23ns)   --->   "store float %tmp_41_54_6, float* %OFM_54_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4934 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4935 [1/4] (6.43ns)   --->   "%tmp_41_55_6 = fadd float %tmp_41_55_5, %add_res1_55_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4935 'fadd' 'tmp_41_55_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4936 [1/1] (1.23ns)   --->   "store float %tmp_41_55_6, float* %OFM_55_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4936 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4937 [1/4] (6.43ns)   --->   "%tmp_41_56_6 = fadd float %tmp_41_56_5, %add_res1_56_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4937 'fadd' 'tmp_41_56_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4938 [1/1] (1.23ns)   --->   "store float %tmp_41_56_6, float* %OFM_56_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4938 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4939 [1/4] (6.43ns)   --->   "%tmp_41_57_6 = fadd float %tmp_41_57_5, %add_res1_57_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4939 'fadd' 'tmp_41_57_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4940 [1/1] (1.23ns)   --->   "store float %tmp_41_57_6, float* %OFM_57_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4940 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4941 [1/4] (6.43ns)   --->   "%tmp_41_58_6 = fadd float %tmp_41_58_5, %add_res1_58_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4941 'fadd' 'tmp_41_58_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4942 [1/1] (1.23ns)   --->   "store float %tmp_41_58_6, float* %OFM_58_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4942 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4943 [1/4] (6.43ns)   --->   "%tmp_41_59_6 = fadd float %tmp_41_59_5, %add_res1_59_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4943 'fadd' 'tmp_41_59_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4944 [1/1] (1.23ns)   --->   "store float %tmp_41_59_6, float* %OFM_59_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4944 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4945 [1/4] (6.43ns)   --->   "%tmp_41_60_6 = fadd float %tmp_41_60_5, %add_res1_60_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4945 'fadd' 'tmp_41_60_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4946 [1/1] (1.23ns)   --->   "store float %tmp_41_60_6, float* %OFM_60_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4946 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4947 [1/4] (6.43ns)   --->   "%tmp_41_61_6 = fadd float %tmp_41_61_5, %add_res1_61_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4947 'fadd' 'tmp_41_61_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4948 [1/1] (1.23ns)   --->   "store float %tmp_41_61_6, float* %OFM_61_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4948 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4949 [1/4] (6.43ns)   --->   "%tmp_41_62_6 = fadd float %tmp_41_62_5, %add_res1_62_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4949 'fadd' 'tmp_41_62_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4950 [1/1] (1.23ns)   --->   "store float %tmp_41_62_6, float* %OFM_62_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4950 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4951 [1/4] (6.43ns)   --->   "%tmp_41_63_6 = fadd float %tmp_41_63_5, %add_res1_63_6" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4951 'fadd' 'tmp_41_63_6' <Predicate = (!exitcond_flatten7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4952 [1/1] (1.23ns)   --->   "store float %tmp_41_63_6, float* %OFM_63_addr, align 4" [LURAM-Test/TEST_REF.cpp:111]   --->   Operation 4952 'store' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_35 : Operation 4953 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_27)" [LURAM-Test/TEST_REF.cpp:114]   --->   Operation 4953 'specregionend' 'empty' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_35 : Operation 4954 [1/1] (0.00ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:100]   --->   Operation 4954 'br' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>

State 36 <SV = 4> <Delay = 0.00>
ST_36 : Operation 4955 [1/1] (0.00ns)   --->   "ret void" [LURAM-Test/TEST_REF.cpp:118]   --->   Operation 4955 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.02ns
The critical path consists of the following:
	wire read on port 'custom_Tc' [1037]  (0 ns)
	'add' operation ('tmp_s', LURAM-Test/TEST_REF.cpp:100) [1042]  (1.02 ns)
	'icmp' operation ('tmp_28', LURAM-Test/TEST_REF.cpp:100) [1047]  (0.991 ns)
	'select' operation ('smax3', LURAM-Test/TEST_REF.cpp:100) [1048]  (0 ns)
	'sub' operation ('tmp_30', LURAM-Test/TEST_REF.cpp:94) [1049]  (1.02 ns)

 <State 2>: 7.95ns
The critical path consists of the following:
	'mul' operation ('bound', LURAM-Test/TEST_REF.cpp:94) [1052]  (3.42 ns)
	'mul' operation ('bound2', LURAM-Test/TEST_REF.cpp:94) [1055]  (4.53 ns)

 <State 3>: 5.45ns
The critical path consists of the following:
	'mul' operation ('bound3', LURAM-Test/TEST_REF.cpp:94) [1058]  (5.45 ns)

 <State 4>: 8.04ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', LURAM-Test/TEST_REF.cpp:94) with incoming values : ('indvar_flatten_next6', LURAM-Test/TEST_REF.cpp:94) [1065]  (0 ns)
	'icmp' operation ('exitcond_flatten', LURAM-Test/TEST_REF.cpp:94) [1077]  (1.22 ns)
	'select' operation ('exitcond_flatten_mid_4', LURAM-Test/TEST_REF.cpp:94) [1087]  (0.179 ns)
	'select' operation ('trr_mid1', LURAM-Test/TEST_REF.cpp:94) [1089]  (0.449 ns)
	'add' operation ('trr_1', LURAM-Test/TEST_REF.cpp:98) [1548]  (1.02 ns)
	'sub' operation ('tmp_32_mid1', LURAM-Test/TEST_REF.cpp:110) [1550]  (1.02 ns)
	'select' operation ('tmp_50', LURAM-Test/TEST_REF.cpp:110) [1554]  (0.398 ns)
	'mul' operation ('tmp_36', LURAM-Test/TEST_REF.cpp:110) [1555]  (0.494 ns)
	'add' operation ('tmp_37', LURAM-Test/TEST_REF.cpp:110) [1561]  (2.04 ns)
	'getelementptr' operation ('IFM_0_addr', LURAM-Test/TEST_REF.cpp:110) [1563]  (0 ns)
	'load' operation ('IFM_0_load', LURAM-Test/TEST_REF.cpp:110) on array 'IFM_0' [1635]  (1.24 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'load' operation ('WEIGHT1_0_0_load', LURAM-Test/TEST_REF.cpp:110) on array 'WEIGHT1_0_0' [1634]  (1.24 ns)

 <State 6>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1', LURAM-Test/TEST_REF.cpp:110) [1636]  (8.42 ns)

 <State 7>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1', LURAM-Test/TEST_REF.cpp:110) [1636]  (8.42 ns)

 <State 8>: 7.67ns
The critical path consists of the following:
	'load' operation ('OFM_0_load', LURAM-Test/TEST_REF.cpp:111) on array 'OFM_0' [1637]  (1.24 ns)
	'fadd' operation ('tmp_33', LURAM-Test/TEST_REF.cpp:111) [1638]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_33', LURAM-Test/TEST_REF.cpp:111) [1638]  (6.44 ns)

 <State 10>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1_0_1', LURAM-Test/TEST_REF.cpp:110) [1641]  (8.42 ns)

 <State 11>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1_0_1', LURAM-Test/TEST_REF.cpp:110) [1641]  (8.42 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_1', LURAM-Test/TEST_REF.cpp:111) [1642]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_1', LURAM-Test/TEST_REF.cpp:111) [1642]  (6.44 ns)

 <State 14>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1_0_2', LURAM-Test/TEST_REF.cpp:110) [1645]  (8.42 ns)

 <State 15>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1_0_2', LURAM-Test/TEST_REF.cpp:110) [1645]  (8.42 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_2', LURAM-Test/TEST_REF.cpp:111) [1646]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_2', LURAM-Test/TEST_REF.cpp:111) [1646]  (6.44 ns)

 <State 18>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1_0_3', LURAM-Test/TEST_REF.cpp:110) [1649]  (8.42 ns)

 <State 19>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1_0_3', LURAM-Test/TEST_REF.cpp:110) [1649]  (8.42 ns)

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_3', LURAM-Test/TEST_REF.cpp:111) [1650]  (6.44 ns)

 <State 21>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_3', LURAM-Test/TEST_REF.cpp:111) [1650]  (6.44 ns)

 <State 22>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1_0_4', LURAM-Test/TEST_REF.cpp:110) [1653]  (8.42 ns)

 <State 23>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1_0_4', LURAM-Test/TEST_REF.cpp:110) [1653]  (8.42 ns)

 <State 24>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_4', LURAM-Test/TEST_REF.cpp:111) [1654]  (6.44 ns)

 <State 25>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_4', LURAM-Test/TEST_REF.cpp:111) [1654]  (6.44 ns)

 <State 26>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1_0_5', LURAM-Test/TEST_REF.cpp:110) [1657]  (8.42 ns)

 <State 27>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1_0_5', LURAM-Test/TEST_REF.cpp:110) [1657]  (8.42 ns)

 <State 28>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_5', LURAM-Test/TEST_REF.cpp:111) [1658]  (6.44 ns)

 <State 29>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_5', LURAM-Test/TEST_REF.cpp:111) [1658]  (6.44 ns)

 <State 30>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1_0_6', LURAM-Test/TEST_REF.cpp:110) [1661]  (8.42 ns)

 <State 31>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('add_res1_0_6', LURAM-Test/TEST_REF.cpp:110) [1661]  (8.42 ns)

 <State 32>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_6', LURAM-Test/TEST_REF.cpp:111) [1662]  (6.44 ns)

 <State 33>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_6', LURAM-Test/TEST_REF.cpp:111) [1662]  (6.44 ns)

 <State 34>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_6', LURAM-Test/TEST_REF.cpp:111) [1662]  (6.44 ns)

 <State 35>: 7.67ns
The critical path consists of the following:
	'fadd' operation ('tmp_41_0_6', LURAM-Test/TEST_REF.cpp:111) [1662]  (6.44 ns)
	'store' operation (LURAM-Test/TEST_REF.cpp:111) of variable 'tmp_41_0_6', LURAM-Test/TEST_REF.cpp:111 on array 'OFM_0' [1663]  (1.24 ns)

 <State 36>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
