$date
	Sat Jul 15 16:04:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module datamemory_tb $end
$var wire 32 ! readdata [31:0] $end
$var reg 10 " address [9:0] $end
$var reg 1 # memread $end
$var reg 1 $ memwrite $end
$var reg 32 % writedata [31:0] $end
$scope module uut $end
$var wire 10 & address [9:0] $end
$var wire 1 # memread $end
$var wire 1 $ memwrite $end
$var wire 32 ' writedata [31:0] $end
$var reg 32 ( readdata [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
x$
x#
bx "
bx !
$end
#1
b0 "
b0 &
1$
0#
#2
b11000000000000000000000011110000 %
b11000000000000000000000011110000 '
#3
b1 "
b1 &
#4
b111100000000 %
b111100000000 '
#5
b10 "
b10 &
#6
b1111000000000000 %
b1111000000000000 '
#7
b11 "
b11 &
#8
b11110000000000000000 %
b11110000000000000000 '
#9
b101000101 "
b101000101 &
#10
b11110000000000000000111100000000 %
b11110000000000000000111100000000 '
#11
b1100000101 "
b1100000101 &
#12
b10010000011000000000111100000000 %
b10010000011000000000111100000000 '
#13
b1011100000 "
b1011100000 &
#14
b11000111000000110000111100000000 %
b11000111000000110000111100000000 '
#15
b11000111000000110000111100000000 !
b11000111000000110000111100000000 (
0$
1#
#16
b11000000000000000000000011110000 !
b11000000000000000000000011110000 (
b0 "
b0 &
#18
b111100000000 !
b111100000000 (
b1 "
b1 &
#20
b1111000000000000 !
b1111000000000000 (
b10 "
b10 &
#22
b11110000000000000000 !
b11110000000000000000 (
b11 "
b11 &
#24
b11110000000000000000111100000000 !
b11110000000000000000111100000000 (
b101000101 "
b101000101 &
#26
b10010000011000000000111100000000 !
b10010000011000000000111100000000 (
b1100000101 "
b1100000101 &
#28
b11000111000000110000111100000000 !
b11000111000000110000111100000000 (
b1011100000 "
b1011100000 &
#29
