
*** Running vivado
    with args -log miniRV_SoC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source miniRV_SoC.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source miniRV_SoC.tcl -notrace
Command: synth_design -top miniRV_SoC -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 468.449 ; gain = 100.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'miniRV_SoC' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.runs/synth_1/.Xil/Vivado-11588-PA32/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.runs/synth_1/.Xil/Vivado-11588-PA32/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'myCPU' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (2#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/SEXT.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (4#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/SEXT.v:4]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:146]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:155]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:164]
WARNING: [Synth 8-151] case item 3'b111 is unreachable [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:171]
INFO: [Synth 8-6157] synthesizing module 'RF' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (5#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALU.v:4]
INFO: [Synth 8-226] default block is never used [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALU.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALU.v:4]
INFO: [Synth 8-6157] synthesizing module 'Ctrl' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Ctrl.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl' (7#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'STORE' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/STORE.v:4]
INFO: [Synth 8-226] default block is never used [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/STORE.v:15]
INFO: [Synth 8-6155] done synthesizing module 'STORE' (8#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/STORE.v:4]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF_ID.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (9#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF_ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID_EX.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (10#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (11#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (12#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/MEM_WB.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'MEM_wsel' does not match port width (2) of module 'MEM_WB' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:322]
INFO: [Synth 8-6157] synthesizing module 'DATA_RISK' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/DATA_RISK.v:3]
INFO: [Synth 8-226] default block is never used [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/DATA_RISK.v:66]
INFO: [Synth 8-226] default block is never used [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/DATA_RISK.v:75]
INFO: [Synth 8-226] default block is never used [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/DATA_RISK.v:84]
INFO: [Synth 8-226] default block is never used [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/DATA_RISK.v:91]
INFO: [Synth 8-226] default block is never used [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/DATA_RISK.v:119]
INFO: [Synth 8-226] default block is never used [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/DATA_RISK.v:128]
INFO: [Synth 8-226] default block is never used [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/DATA_RISK.v:137]
INFO: [Synth 8-226] default block is never used [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/DATA_RISK.v:144]
INFO: [Synth 8-6155] done synthesizing module 'DATA_RISK' (13#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/DATA_RISK.v:3]
INFO: [Synth 8-6155] done synthesizing module 'myCPU' (14#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'IROM' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.runs/synth_1/.Xil/Vivado-11588-PA32/realtime/IROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (15#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.runs/synth_1/.Xil/Vivado-11588-PA32/realtime/IROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Bridge' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Bridge' (16#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v:5]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.runs/synth_1/.Xil/Vivado-11588-PA32/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (17#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.runs/synth_1/.Xil/Vivado-11588-PA32/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dig' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/dig.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/counter.v:3]
	Parameter END bound to: 24999 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (18#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dig' (19#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/dig.v:3]
INFO: [Synth 8-6157] synthesizing module 'led' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/led.v:3]
INFO: [Synth 8-6155] done synthesizing module 'led' (20#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/led.v:3]
INFO: [Synth 8-6157] synthesizing module 'switch' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/switch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'switch' (21#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/switch.v:3]
INFO: [Synth 8-6157] synthesizing module 'button' [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/button.v:3]
INFO: [Synth 8-6155] done synthesizing module 'button' (22#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/button.v:3]
INFO: [Synth 8-6155] done synthesizing module 'miniRV_SoC' (23#1) [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v:5]
WARNING: [Synth 8-3331] design led has unconnected port wdata[31]
WARNING: [Synth 8-3331] design led has unconnected port wdata[30]
WARNING: [Synth 8-3331] design led has unconnected port wdata[29]
WARNING: [Synth 8-3331] design led has unconnected port wdata[28]
WARNING: [Synth 8-3331] design led has unconnected port wdata[27]
WARNING: [Synth 8-3331] design led has unconnected port wdata[26]
WARNING: [Synth 8-3331] design led has unconnected port wdata[25]
WARNING: [Synth 8-3331] design led has unconnected port wdata[24]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[6]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[5]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[4]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[3]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[2]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[1]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 524.902 ; gain = 157.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 524.902 ; gain = 157.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 524.902 ; gain = 157.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'Clkgen'
Finished Parsing XDC File [e:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'Clkgen'
Parsing XDC File [e:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM/IROM_in_context.xdc] for cell 'Mem_IROM'
Finished Parsing XDC File [e:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM/IROM_in_context.xdc] for cell 'Mem_IROM'
Parsing XDC File [e:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM/DRAM_in_context.xdc] for cell 'Mem_DRAM'
Finished Parsing XDC File [e:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM/DRAM_in_context.xdc] for cell 'Mem_DRAM'
Parsing XDC File [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/constrs_1/new/miniRV_clock.xdc]
WARNING: [Constraints 18-619] A clock with name 'fpga_clk' already exists, overwriting the previous clock with the same name. [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/constrs_1/new/miniRV_clock.xdc:2]
Finished Parsing XDC File [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/constrs_1/new/miniRV_clock.xdc]
Parsing XDC File [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/constrs_1/new/miniRV_SoC.xdc]
Finished Parsing XDC File [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/constrs_1/new/miniRV_SoC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/constrs_1/new/miniRV_SoC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/miniRV_SoC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/miniRV_SoC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.730 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 890.730 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 890.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 890.730 ; gain = 522.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 890.730 ; gain = 522.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for fpga_clk. (constraint file  e:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fpga_clk. (constraint file  e:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mem_IROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mem_DRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 890.730 ; gain = 522.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "r_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "l_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jr_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "l_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jr_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "store_op" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "access_sw" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "access_btn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "access_dig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "access_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 890.730 ; gain = 522.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 22    
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 15    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module miniRV_SoC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RF 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
Module Ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module STORE 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module DATA_RISK 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module myCPU 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Bridge 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dig 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module led 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module switch 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module button 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "l_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jr_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Bridge/access_btn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Bridge/access_sw" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Bridge/access_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Bridge/access_dig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[6]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[5]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[4]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[3]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[2]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[1]
WARNING: [Synth 8-3331] design SEXT has unconnected port imm[0]
INFO: [Synth 8-3886] merging instance 'Core_cpu/U_IF_ID/ID_pc4_reg[0]' (FDRE) to 'Core_cpu/U_IF_ID/ID_pc_reg[0]'
INFO: [Synth 8-3886] merging instance 'Core_cpu/U_ID_EX/EX_pc4_reg[0]' (FDRE) to 'Core_cpu/U_ID_EX/EX_pc_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_switch/rdata_reg[24]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[24]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_switch/rdata_reg[25]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[25]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_switch/rdata_reg[26]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[26]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_switch/rdata_reg[27]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[27]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_switch/rdata_reg[28]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[28]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_switch/rdata_reg[29]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[29]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_switch/rdata_reg[30]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[30]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_switch/rdata_reg[31]' (FDR) to 'u_button/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[31]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[5]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[6]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[7]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[8]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[9]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[10]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[11]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[12]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[13]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[14]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[15]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[16]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[17]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[18]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[19]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[20]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[21]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_button/rdata_reg[22]' (FDR) to 'u_button/rdata_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_button/rdata_reg[23] )
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[15][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[14][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[13][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[12][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[11][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[10][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[9][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[8][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[7][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[6][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[5][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[4][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[3][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[2][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[1][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[0][0]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[15][1]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[14][1]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[13][1]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[12][1]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[11][1]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[10][1]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[9][1]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[8][1]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[7][1]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[6][1]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[5][1]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[4][1]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[3][1]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[2][1]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[1][1]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[0][1]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[15][2]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[14][2]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[13][2]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[12][2]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[11][2]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[10][2]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[9][2]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[8][2]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[7][2]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[6][2]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[5][2]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[4][2]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[3][2]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[2][2]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[1][2]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[0][2]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[15][3]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[14][3]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[13][3]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[12][3]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[11][3]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[10][3]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[9][3]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[8][3]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[7][3]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[6][3]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[5][3]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[4][3]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[3][3]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[2][3]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[1][3]' (FD) to 'u_dig/led_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_dig/led_reg[0][3]' (FD) to 'u_dig/led_reg[1][6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_dig/led_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_dig/led_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_dig/DN_DP_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1002.031 ; gain = 634.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+---------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------+-----------+----------------------+---------------+
|Core_cpu    | U_RF/regs_reg | Implied   | 32 x 32              | RAM32M x 18   | 
+------------+---------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clkgen/clk_out1' to pin 'Clkgen/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'fpga_clk'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1002.031 ; gain = 634.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 1034.941 ; gain = 667.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------+-----------+----------------------+---------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------+-----------+----------------------+---------------+
|Core_cpu    | U_RF/regs_reg | Implied   | 32 x 32              | RAM32M x 18   | 
+------------+---------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 1034.941 ; gain = 667.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 1034.941 ; gain = 667.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 1034.941 ; gain = 667.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 1034.941 ; gain = 667.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 1034.941 ; gain = 667.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 1034.941 ; gain = 667.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 1034.941 ; gain = 667.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |IROM          |         1|
|3     |DRAM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |DRAM   |     1|
|2     |IROM   |     1|
|3     |cpuclk |     1|
|4     |BUFG   |     1|
|5     |CARRY4 |    52|
|6     |LUT1   |     6|
|7     |LUT2   |   128|
|8     |LUT3   |   168|
|9     |LUT4   |    86|
|10    |LUT5   |   253|
|11    |LUT6   |   888|
|12    |MUXF7  |     2|
|13    |RAM32M |    18|
|14    |FDCE   |    66|
|15    |FDPE   |     7|
|16    |FDRE   |   646|
|17    |IBUF   |    30|
|18    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------+------+
|      |Instance      |Module  |Cells |
+------+--------------+--------+------+
|1     |top           |        |  2457|
|2     |  Core_cpu    |myCPU   |  2066|
|3     |    U_ALU     |ALU     |    40|
|4     |    U_EX_MEM  |EX_MEM  |   434|
|5     |    U_ID_EX   |ID_EX   |  1057|
|6     |    U_IF_ID   |IF_ID   |   226|
|7     |    U_MEM_WB  |MEM_WB  |   260|
|8     |    U_NPC     |NPC     |    16|
|9     |    U_PC      |PC      |    33|
|10    |  u_button    |button  |     5|
|11    |  u_dig       |dig     |   182|
|12    |    u_counter |counter |    51|
|13    |  u_led       |led     |    24|
|14    |  u_switch    |switch  |    24|
+------+--------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 1034.941 ; gain = 667.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 1034.941 ; gain = 301.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 1034.941 ; gain = 667.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
211 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 1034.941 ; gain = 678.570
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1034.941 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/cpu/proj_miniRV/proj_pipeline/proj_pipeline.runs/synth_1/miniRV_SoC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file miniRV_SoC_utilization_synth.rpt -pb miniRV_SoC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 30 09:31:06 2024...
