ARM GAS  D:\Temp\ccO3eVV0.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_msp.c **** /**
   3:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Src/stm32f1xx_hal_msp.c ****   *
  10:Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Src/stm32f1xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Src/stm32f1xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Src/stm32f1xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Src/stm32f1xx_hal_msp.c ****   *
  18:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32f1xx_hal_msp.c ****   */
  20:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32f1xx_hal_msp.c **** 
  22:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32f1xx_hal_msp.c **** 
  26:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32f1xx_hal_msp.c **** 
  28:Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Src/stm32f1xx_hal_msp.c **** 
  31:Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Src/stm32f1xx_hal_msp.c **** 
ARM GAS  D:\Temp\ccO3eVV0.s 			page 2


  33:Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Src/stm32f1xx_hal_msp.c ****  
  36:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Src/stm32f1xx_hal_msp.c **** 
  38:Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Src/stm32f1xx_hal_msp.c **** 
  41:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Src/stm32f1xx_hal_msp.c **** 
  43:Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Src/stm32f1xx_hal_msp.c **** 
  46:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Src/stm32f1xx_hal_msp.c **** 
  48:Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32f1xx_hal_msp.c **** 
  51:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Src/stm32f1xx_hal_msp.c **** 
  56:Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Src/stm32f1xx_hal_msp.c **** 
  58:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Src/stm32f1xx_hal_msp.c **** 
  60:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Src/stm32f1xx_hal_msp.c **** /**
  62:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Src/stm32f1xx_hal_msp.c ****   */
  64:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  66:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Src/stm32f1xx_hal_msp.c **** 
  68:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Src/stm32f1xx_hal_msp.c **** 
  70:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  38              		.loc 1 70 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 70 3 view .LVU2
  41              		.loc 1 70 3 view .LVU3
  42 0004 114B     		ldr	r3, .L3
  43 0006 9A69     		ldr	r2, [r3, #24]
  44 0008 42F00102 		orr	r2, r2, #1
  45 000c 9A61     		str	r2, [r3, #24]
ARM GAS  D:\Temp\ccO3eVV0.s 			page 3


  46              		.loc 1 70 3 view .LVU4
  47 000e 9A69     		ldr	r2, [r3, #24]
  48 0010 02F00102 		and	r2, r2, #1
  49 0014 0092     		str	r2, [sp]
  50              		.loc 1 70 3 view .LVU5
  51 0016 009A     		ldr	r2, [sp]
  52              	.LBE2:
  71:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 71 3 view .LVU6
  54              	.LBB3:
  55              		.loc 1 71 3 view .LVU7
  56              		.loc 1 71 3 view .LVU8
  57 0018 DA69     		ldr	r2, [r3, #28]
  58 001a 42F08052 		orr	r2, r2, #268435456
  59 001e DA61     		str	r2, [r3, #28]
  60              		.loc 1 71 3 view .LVU9
  61 0020 DB69     		ldr	r3, [r3, #28]
  62 0022 03F08053 		and	r3, r3, #268435456
  63 0026 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU10
  65 0028 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  72:Src/stm32f1xx_hal_msp.c **** 
  73:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  67              		.loc 1 75 3 view .LVU11
  68 002a 0022     		movs	r2, #0
  69 002c 0F21     		movs	r1, #15
  70 002e 6FF00100 		mvn	r0, #1
  71 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  72              	.LVL0:
  76:Src/stm32f1xx_hal_msp.c **** 
  77:Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  78:Src/stm32f1xx_hal_msp.c ****   */
  79:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  73              		.loc 1 79 3 view .LVU12
  74              	.LBB4:
  75              		.loc 1 79 3 view .LVU13
  76 0036 064A     		ldr	r2, .L3+4
  77 0038 5368     		ldr	r3, [r2, #4]
  78              	.LVL1:
  79              		.loc 1 79 3 view .LVU14
  80 003a 23F0E063 		bic	r3, r3, #117440512
  81              	.LVL2:
  82              		.loc 1 79 3 view .LVU15
  83 003e 43F00073 		orr	r3, r3, #33554432
  84              	.LVL3:
  85              		.loc 1 79 3 view .LVU16
  86 0042 5360     		str	r3, [r2, #4]
  87              	.LBE4:
  80:Src/stm32f1xx_hal_msp.c **** 
  81:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Src/stm32f1xx_hal_msp.c **** 
  83:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Src/stm32f1xx_hal_msp.c **** }
  88              		.loc 1 84 1 is_stmt 0 view .LVU17
ARM GAS  D:\Temp\ccO3eVV0.s 			page 4


  89 0044 03B0     		add	sp, sp, #12
  90              	.LCFI2:
  91              		.cfi_def_cfa_offset 4
  92              		@ sp needed
  93 0046 5DF804FB 		ldr	pc, [sp], #4
  94              	.L4:
  95 004a 00BF     		.align	2
  96              	.L3:
  97 004c 00100240 		.word	1073876992
  98 0050 00000140 		.word	1073807360
  99              		.cfi_endproc
 100              	.LFE65:
 102              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 103              		.align	1
 104              		.global	HAL_TIM_Base_MspInit
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu softvfp
 110              	HAL_TIM_Base_MspInit:
 111              	.LVL4:
 112              	.LFB66:
  85:Src/stm32f1xx_hal_msp.c **** 
  86:Src/stm32f1xx_hal_msp.c **** /**
  87:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  88:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  90:Src/stm32f1xx_hal_msp.c **** * @retval None
  91:Src/stm32f1xx_hal_msp.c **** */
  92:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  93:Src/stm32f1xx_hal_msp.c **** {
 113              		.loc 1 93 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 8
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
  94:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 118              		.loc 1 94 3 view .LVU19
 119              		.loc 1 94 15 is_stmt 0 view .LVU20
 120 0000 0368     		ldr	r3, [r0]
 121              		.loc 1 94 5 view .LVU21
 122 0002 B3F1804F 		cmp	r3, #1073741824
 123 0006 00D0     		beq	.L11
 124 0008 7047     		bx	lr
 125              	.L11:
  93:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 126              		.loc 1 93 1 view .LVU22
 127 000a 82B0     		sub	sp, sp, #8
 128              	.LCFI3:
 129              		.cfi_def_cfa_offset 8
  95:Src/stm32f1xx_hal_msp.c ****   {
  96:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  97:Src/stm32f1xx_hal_msp.c **** 
  98:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  99:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 130              		.loc 1 100 5 is_stmt 1 view .LVU23
ARM GAS  D:\Temp\ccO3eVV0.s 			page 5


 131              	.LBB5:
 132              		.loc 1 100 5 view .LVU24
 133              		.loc 1 100 5 view .LVU25
 134 000c 03F50433 		add	r3, r3, #135168
 135 0010 DA69     		ldr	r2, [r3, #28]
 136 0012 42F00102 		orr	r2, r2, #1
 137 0016 DA61     		str	r2, [r3, #28]
 138              		.loc 1 100 5 view .LVU26
 139 0018 DB69     		ldr	r3, [r3, #28]
 140 001a 03F00103 		and	r3, r3, #1
 141 001e 0193     		str	r3, [sp, #4]
 142              		.loc 1 100 5 view .LVU27
 143 0020 019B     		ldr	r3, [sp, #4]
 144              	.LBE5:
 101:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 102:Src/stm32f1xx_hal_msp.c **** 
 103:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 104:Src/stm32f1xx_hal_msp.c ****   }
 105:Src/stm32f1xx_hal_msp.c **** 
 106:Src/stm32f1xx_hal_msp.c **** }
 145              		.loc 1 106 1 is_stmt 0 view .LVU28
 146 0022 02B0     		add	sp, sp, #8
 147              	.LCFI4:
 148              		.cfi_def_cfa_offset 0
 149              		@ sp needed
 150 0024 7047     		bx	lr
 151              		.cfi_endproc
 152              	.LFE66:
 154              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 155              		.align	1
 156              		.global	HAL_TIM_Base_MspDeInit
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu softvfp
 162              	HAL_TIM_Base_MspDeInit:
 163              	.LVL5:
 164              	.LFB67:
 107:Src/stm32f1xx_hal_msp.c **** 
 108:Src/stm32f1xx_hal_msp.c **** /**
 109:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 110:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 111:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 112:Src/stm32f1xx_hal_msp.c **** * @retval None
 113:Src/stm32f1xx_hal_msp.c **** */
 114:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 115:Src/stm32f1xx_hal_msp.c **** {
 165              		.loc 1 115 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		@ link register save eliminated.
 116:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 170              		.loc 1 116 3 view .LVU30
 171              		.loc 1 116 15 is_stmt 0 view .LVU31
 172 0000 0368     		ldr	r3, [r0]
 173              		.loc 1 116 5 view .LVU32
ARM GAS  D:\Temp\ccO3eVV0.s 			page 6


 174 0002 B3F1804F 		cmp	r3, #1073741824
 175 0006 00D0     		beq	.L14
 176              	.L12:
 117:Src/stm32f1xx_hal_msp.c ****   {
 118:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 119:Src/stm32f1xx_hal_msp.c **** 
 120:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 121:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 122:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 123:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 124:Src/stm32f1xx_hal_msp.c **** 
 125:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 126:Src/stm32f1xx_hal_msp.c ****   }
 127:Src/stm32f1xx_hal_msp.c **** 
 128:Src/stm32f1xx_hal_msp.c **** }
 177              		.loc 1 128 1 view .LVU33
 178 0008 7047     		bx	lr
 179              	.L14:
 122:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 180              		.loc 1 122 5 is_stmt 1 view .LVU34
 181 000a 034A     		ldr	r2, .L15
 182 000c D369     		ldr	r3, [r2, #28]
 183 000e 23F00103 		bic	r3, r3, #1
 184 0012 D361     		str	r3, [r2, #28]
 185              		.loc 1 128 1 is_stmt 0 view .LVU35
 186 0014 F8E7     		b	.L12
 187              	.L16:
 188 0016 00BF     		.align	2
 189              	.L15:
 190 0018 00100240 		.word	1073876992
 191              		.cfi_endproc
 192              	.LFE67:
 194              		.text
 195              	.Letext0:
 196              		.file 2 "d:\\stm32\\gnu mcu eclipse\\arm embedded gcc\\8.2.1-1.4-20190214-0604\\arm-none-eabi\\inc
 197              		.file 3 "d:\\stm32\\gnu mcu eclipse\\arm embedded gcc\\8.2.1-1.4-20190214-0604\\arm-none-eabi\\inc
 198              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 199              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 200              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 201              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 202              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 203              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 204              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 205              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  D:\Temp\ccO3eVV0.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
  D:\Temp\ccO3eVV0.s:16     .text.HAL_MspInit:0000000000000000 $t
  D:\Temp\ccO3eVV0.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
  D:\Temp\ccO3eVV0.s:97     .text.HAL_MspInit:000000000000004c $d
  D:\Temp\ccO3eVV0.s:103    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
  D:\Temp\ccO3eVV0.s:110    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
  D:\Temp\ccO3eVV0.s:155    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
  D:\Temp\ccO3eVV0.s:162    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
  D:\Temp\ccO3eVV0.s:190    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
