# blocks


```verilog
module debounce (
   output o_switch ,
   input i_clk ,
   input i_reset ,
   input i_switch
);
```


