ARM GAS  /tmp/cc1pPSNA.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32f7xx_it.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.NMI_Handler,"ax",%progbits
  17              		.align	1
  18              		.global	NMI_Handler
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	NMI_Handler:
  26              	.LFB141:
  27              		.file 1 "Core/Src/stm32f7xx_it.c"
   1:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f7xx_it.c **** /**
   3:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f7xx_it.c ****   * @file    stm32f7xx_it.c
   5:Core/Src/stm32f7xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f7xx_it.c ****   * @attention
   8:Core/Src/stm32f7xx_it.c ****   *
   9:Core/Src/stm32f7xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f7xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f7xx_it.c ****   *
  12:Core/Src/stm32f7xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f7xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f7xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f7xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f7xx_it.c ****   *
  17:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f7xx_it.c ****   */
  19:Core/Src/stm32f7xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f7xx_it.c **** 
  21:Core/Src/stm32f7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f7xx_it.c **** #include "main.h"
  23:Core/Src/stm32f7xx_it.c **** #include "stm32f7xx_it.h"
  24:Core/Src/stm32f7xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f7xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f7xx_it.c **** 
  28:Core/Src/stm32f7xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f7xx_it.c **** 
  31:Core/Src/stm32f7xx_it.c **** /* USER CODE END TD */
ARM GAS  /tmp/cc1pPSNA.s 			page 2


  32:Core/Src/stm32f7xx_it.c **** 
  33:Core/Src/stm32f7xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f7xx_it.c **** 
  36:Core/Src/stm32f7xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f7xx_it.c **** 
  38:Core/Src/stm32f7xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f7xx_it.c **** 
  41:Core/Src/stm32f7xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f7xx_it.c **** 
  43:Core/Src/stm32f7xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f7xx_it.c **** 
  46:Core/Src/stm32f7xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f7xx_it.c **** 
  48:Core/Src/stm32f7xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f7xx_it.c **** 
  51:Core/Src/stm32f7xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f7xx_it.c **** 
  53:Core/Src/stm32f7xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f7xx_it.c **** 
  56:Core/Src/stm32f7xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f7xx_it.c **** 
  58:Core/Src/stm32f7xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f7xx_it.c **** extern I2C_HandleTypeDef hi2c4;
  60:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN EV */
  61:Core/Src/stm32f7xx_it.c **** 
  62:Core/Src/stm32f7xx_it.c **** /* USER CODE END EV */
  63:Core/Src/stm32f7xx_it.c **** 
  64:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
  65:Core/Src/stm32f7xx_it.c **** /*           Cortex-M7 Processor Interruption and Exception Handlers          */
  66:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32f7xx_it.c **** /**
  68:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Non maskable interrupt.
  69:Core/Src/stm32f7xx_it.c ****   */
  70:Core/Src/stm32f7xx_it.c **** void NMI_Handler(void)
  71:Core/Src/stm32f7xx_it.c **** {
  28              		.loc 1 71 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  72:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  73:Core/Src/stm32f7xx_it.c **** 
  74:Core/Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  76:Core/Src/stm32f7xx_it.c **** 
  77:Core/Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  78:Core/Src/stm32f7xx_it.c **** }
  33              		.loc 1 78 1 view .LVU1
  34 0000 7047     		bx	lr
  35              		.cfi_endproc
  36              	.LFE141:
  38              		.section	.text.HardFault_Handler,"ax",%progbits
ARM GAS  /tmp/cc1pPSNA.s 			page 3


  39              		.align	1
  40              		.global	HardFault_Handler
  41              		.syntax unified
  42              		.thumb
  43              		.thumb_func
  44              		.fpu fpv5-d16
  46              	HardFault_Handler:
  47              	.LFB142:
  79:Core/Src/stm32f7xx_it.c **** 
  80:Core/Src/stm32f7xx_it.c **** /**
  81:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Hard fault interrupt.
  82:Core/Src/stm32f7xx_it.c ****   */
  83:Core/Src/stm32f7xx_it.c **** void HardFault_Handler(void)
  84:Core/Src/stm32f7xx_it.c **** {
  48              		.loc 1 84 1 view -0
  49              		.cfi_startproc
  50              		@ Volatile: function does not return.
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53              		@ link register save eliminated.
  54              	.L3:
  85:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  86:Core/Src/stm32f7xx_it.c **** 
  87:Core/Src/stm32f7xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  88:Core/Src/stm32f7xx_it.c ****   while (1)
  55              		.loc 1 88 3 discriminator 1 view .LVU3
  89:Core/Src/stm32f7xx_it.c ****   {
  90:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  91:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  92:Core/Src/stm32f7xx_it.c ****   }
  56              		.loc 1 92 3 discriminator 1 view .LVU4
  88:Core/Src/stm32f7xx_it.c ****   {
  57              		.loc 1 88 9 discriminator 1 view .LVU5
  58 0000 FEE7     		b	.L3
  59              		.cfi_endproc
  60              	.LFE142:
  62              		.section	.text.MemManage_Handler,"ax",%progbits
  63              		.align	1
  64              		.global	MemManage_Handler
  65              		.syntax unified
  66              		.thumb
  67              		.thumb_func
  68              		.fpu fpv5-d16
  70              	MemManage_Handler:
  71              	.LFB143:
  93:Core/Src/stm32f7xx_it.c **** }
  94:Core/Src/stm32f7xx_it.c **** 
  95:Core/Src/stm32f7xx_it.c **** /**
  96:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Memory management fault.
  97:Core/Src/stm32f7xx_it.c ****   */
  98:Core/Src/stm32f7xx_it.c **** void MemManage_Handler(void)
  99:Core/Src/stm32f7xx_it.c **** {
  72              		.loc 1 99 1 view -0
  73              		.cfi_startproc
  74              		@ Volatile: function does not return.
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc1pPSNA.s 			page 4


  77              		@ link register save eliminated.
  78              	.L5:
 100:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 101:Core/Src/stm32f7xx_it.c **** 
 102:Core/Src/stm32f7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 103:Core/Src/stm32f7xx_it.c ****   while (1)
  79              		.loc 1 103 3 discriminator 1 view .LVU7
 104:Core/Src/stm32f7xx_it.c ****   {
 105:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 107:Core/Src/stm32f7xx_it.c ****   }
  80              		.loc 1 107 3 discriminator 1 view .LVU8
 103:Core/Src/stm32f7xx_it.c ****   {
  81              		.loc 1 103 9 discriminator 1 view .LVU9
  82 0000 FEE7     		b	.L5
  83              		.cfi_endproc
  84              	.LFE143:
  86              		.section	.text.BusFault_Handler,"ax",%progbits
  87              		.align	1
  88              		.global	BusFault_Handler
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  92              		.fpu fpv5-d16
  94              	BusFault_Handler:
  95              	.LFB144:
 108:Core/Src/stm32f7xx_it.c **** }
 109:Core/Src/stm32f7xx_it.c **** 
 110:Core/Src/stm32f7xx_it.c **** /**
 111:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 112:Core/Src/stm32f7xx_it.c ****   */
 113:Core/Src/stm32f7xx_it.c **** void BusFault_Handler(void)
 114:Core/Src/stm32f7xx_it.c **** {
  96              		.loc 1 114 1 view -0
  97              		.cfi_startproc
  98              		@ Volatile: function does not return.
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102              	.L7:
 115:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 116:Core/Src/stm32f7xx_it.c **** 
 117:Core/Src/stm32f7xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 118:Core/Src/stm32f7xx_it.c ****   while (1)
 103              		.loc 1 118 3 discriminator 1 view .LVU11
 119:Core/Src/stm32f7xx_it.c ****   {
 120:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 121:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 122:Core/Src/stm32f7xx_it.c ****   }
 104              		.loc 1 122 3 discriminator 1 view .LVU12
 118:Core/Src/stm32f7xx_it.c ****   {
 105              		.loc 1 118 9 discriminator 1 view .LVU13
 106 0000 FEE7     		b	.L7
 107              		.cfi_endproc
 108              	.LFE144:
 110              		.section	.text.UsageFault_Handler,"ax",%progbits
 111              		.align	1
ARM GAS  /tmp/cc1pPSNA.s 			page 5


 112              		.global	UsageFault_Handler
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 116              		.fpu fpv5-d16
 118              	UsageFault_Handler:
 119              	.LFB145:
 123:Core/Src/stm32f7xx_it.c **** }
 124:Core/Src/stm32f7xx_it.c **** 
 125:Core/Src/stm32f7xx_it.c **** /**
 126:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 127:Core/Src/stm32f7xx_it.c ****   */
 128:Core/Src/stm32f7xx_it.c **** void UsageFault_Handler(void)
 129:Core/Src/stm32f7xx_it.c **** {
 120              		.loc 1 129 1 view -0
 121              		.cfi_startproc
 122              		@ Volatile: function does not return.
 123              		@ args = 0, pretend = 0, frame = 0
 124              		@ frame_needed = 0, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126              	.L9:
 130:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 131:Core/Src/stm32f7xx_it.c **** 
 132:Core/Src/stm32f7xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 133:Core/Src/stm32f7xx_it.c ****   while (1)
 127              		.loc 1 133 3 discriminator 1 view .LVU15
 134:Core/Src/stm32f7xx_it.c ****   {
 135:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 136:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 137:Core/Src/stm32f7xx_it.c ****   }
 128              		.loc 1 137 3 discriminator 1 view .LVU16
 133:Core/Src/stm32f7xx_it.c ****   {
 129              		.loc 1 133 9 discriminator 1 view .LVU17
 130 0000 FEE7     		b	.L9
 131              		.cfi_endproc
 132              	.LFE145:
 134              		.section	.text.SVC_Handler,"ax",%progbits
 135              		.align	1
 136              		.global	SVC_Handler
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu fpv5-d16
 142              	SVC_Handler:
 143              	.LFB146:
 138:Core/Src/stm32f7xx_it.c **** }
 139:Core/Src/stm32f7xx_it.c **** 
 140:Core/Src/stm32f7xx_it.c **** /**
 141:Core/Src/stm32f7xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 142:Core/Src/stm32f7xx_it.c ****   */
 143:Core/Src/stm32f7xx_it.c **** void SVC_Handler(void)
 144:Core/Src/stm32f7xx_it.c **** {
 144              		.loc 1 144 1 view -0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		@ link register save eliminated.
ARM GAS  /tmp/cc1pPSNA.s 			page 6


 145:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 146:Core/Src/stm32f7xx_it.c **** 
 147:Core/Src/stm32f7xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 148:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 149:Core/Src/stm32f7xx_it.c **** 
 150:Core/Src/stm32f7xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 151:Core/Src/stm32f7xx_it.c **** }
 149              		.loc 1 151 1 view .LVU19
 150 0000 7047     		bx	lr
 151              		.cfi_endproc
 152              	.LFE146:
 154              		.section	.text.DebugMon_Handler,"ax",%progbits
 155              		.align	1
 156              		.global	DebugMon_Handler
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu fpv5-d16
 162              	DebugMon_Handler:
 163              	.LFB147:
 152:Core/Src/stm32f7xx_it.c **** 
 153:Core/Src/stm32f7xx_it.c **** /**
 154:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Debug monitor.
 155:Core/Src/stm32f7xx_it.c ****   */
 156:Core/Src/stm32f7xx_it.c **** void DebugMon_Handler(void)
 157:Core/Src/stm32f7xx_it.c **** {
 164              		.loc 1 157 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 158:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 159:Core/Src/stm32f7xx_it.c **** 
 160:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 161:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 162:Core/Src/stm32f7xx_it.c **** 
 163:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 164:Core/Src/stm32f7xx_it.c **** }
 169              		.loc 1 164 1 view .LVU21
 170 0000 7047     		bx	lr
 171              		.cfi_endproc
 172              	.LFE147:
 174              		.section	.text.PendSV_Handler,"ax",%progbits
 175              		.align	1
 176              		.global	PendSV_Handler
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 180              		.fpu fpv5-d16
 182              	PendSV_Handler:
 183              	.LFB148:
 165:Core/Src/stm32f7xx_it.c **** 
 166:Core/Src/stm32f7xx_it.c **** /**
 167:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Pendable request for system service.
 168:Core/Src/stm32f7xx_it.c ****   */
 169:Core/Src/stm32f7xx_it.c **** void PendSV_Handler(void)
 170:Core/Src/stm32f7xx_it.c **** {
ARM GAS  /tmp/cc1pPSNA.s 			page 7


 184              		.loc 1 170 1 view -0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 0
 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188              		@ link register save eliminated.
 171:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 172:Core/Src/stm32f7xx_it.c **** 
 173:Core/Src/stm32f7xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 174:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 175:Core/Src/stm32f7xx_it.c **** 
 176:Core/Src/stm32f7xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 177:Core/Src/stm32f7xx_it.c **** }
 189              		.loc 1 177 1 view .LVU23
 190 0000 7047     		bx	lr
 191              		.cfi_endproc
 192              	.LFE148:
 194              		.section	.text.SysTick_Handler,"ax",%progbits
 195              		.align	1
 196              		.global	SysTick_Handler
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 200              		.fpu fpv5-d16
 202              	SysTick_Handler:
 203              	.LFB149:
 178:Core/Src/stm32f7xx_it.c **** 
 179:Core/Src/stm32f7xx_it.c **** /**
 180:Core/Src/stm32f7xx_it.c ****   * @brief This function handles System tick timer.
 181:Core/Src/stm32f7xx_it.c ****   */
 182:Core/Src/stm32f7xx_it.c **** void SysTick_Handler(void)
 183:Core/Src/stm32f7xx_it.c **** {
 204              		.loc 1 183 1 view -0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208 0000 08B5     		push	{r3, lr}
 209              	.LCFI0:
 210              		.cfi_def_cfa_offset 8
 211              		.cfi_offset 3, -8
 212              		.cfi_offset 14, -4
 184:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 185:Core/Src/stm32f7xx_it.c **** 
 186:Core/Src/stm32f7xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 187:Core/Src/stm32f7xx_it.c ****   HAL_IncTick();
 213              		.loc 1 187 3 view .LVU25
 214 0002 FFF7FEFF 		bl	HAL_IncTick
 215              	.LVL0:
 188:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 189:Core/Src/stm32f7xx_it.c **** 
 190:Core/Src/stm32f7xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 191:Core/Src/stm32f7xx_it.c **** }
 216              		.loc 1 191 1 is_stmt 0 view .LVU26
 217 0006 08BD     		pop	{r3, pc}
 218              		.cfi_endproc
 219              	.LFE149:
 221              		.section	.text.I2C4_EV_IRQHandler,"ax",%progbits
 222              		.align	1
ARM GAS  /tmp/cc1pPSNA.s 			page 8


 223              		.global	I2C4_EV_IRQHandler
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 227              		.fpu fpv5-d16
 229              	I2C4_EV_IRQHandler:
 230              	.LFB150:
 192:Core/Src/stm32f7xx_it.c **** 
 193:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
 194:Core/Src/stm32f7xx_it.c **** /* STM32F7xx Peripheral Interrupt Handlers                                    */
 195:Core/Src/stm32f7xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 196:Core/Src/stm32f7xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 197:Core/Src/stm32f7xx_it.c **** /* please refer to the startup file (startup_stm32f7xx.s).                    */
 198:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
 199:Core/Src/stm32f7xx_it.c **** 
 200:Core/Src/stm32f7xx_it.c **** /**
 201:Core/Src/stm32f7xx_it.c ****   * @brief This function handles I2C4 event interrupt.
 202:Core/Src/stm32f7xx_it.c ****   */
 203:Core/Src/stm32f7xx_it.c **** void I2C4_EV_IRQHandler(void)
 204:Core/Src/stm32f7xx_it.c **** {
 231              		.loc 1 204 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235 0000 08B5     		push	{r3, lr}
 236              	.LCFI1:
 237              		.cfi_def_cfa_offset 8
 238              		.cfi_offset 3, -8
 239              		.cfi_offset 14, -4
 205:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN I2C4_EV_IRQn 0 */
 206:Core/Src/stm32f7xx_it.c **** 
 207:Core/Src/stm32f7xx_it.c ****   /* USER CODE END I2C4_EV_IRQn 0 */
 208:Core/Src/stm32f7xx_it.c ****   HAL_I2C_EV_IRQHandler(&hi2c4);
 240              		.loc 1 208 3 view .LVU28
 241 0002 0248     		ldr	r0, .L17
 242 0004 FFF7FEFF 		bl	HAL_I2C_EV_IRQHandler
 243              	.LVL1:
 209:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN I2C4_EV_IRQn 1 */
 210:Core/Src/stm32f7xx_it.c **** 
 211:Core/Src/stm32f7xx_it.c ****   /* USER CODE END I2C4_EV_IRQn 1 */
 212:Core/Src/stm32f7xx_it.c **** }
 244              		.loc 1 212 1 is_stmt 0 view .LVU29
 245 0008 08BD     		pop	{r3, pc}
 246              	.L18:
 247 000a 00BF     		.align	2
 248              	.L17:
 249 000c 00000000 		.word	hi2c4
 250              		.cfi_endproc
 251              	.LFE150:
 253              		.section	.text.I2C4_ER_IRQHandler,"ax",%progbits
 254              		.align	1
 255              		.global	I2C4_ER_IRQHandler
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 259              		.fpu fpv5-d16
 261              	I2C4_ER_IRQHandler:
ARM GAS  /tmp/cc1pPSNA.s 			page 9


 262              	.LFB151:
 213:Core/Src/stm32f7xx_it.c **** 
 214:Core/Src/stm32f7xx_it.c **** /**
 215:Core/Src/stm32f7xx_it.c ****   * @brief This function handles I2C4 error interrupt.
 216:Core/Src/stm32f7xx_it.c ****   */
 217:Core/Src/stm32f7xx_it.c **** void I2C4_ER_IRQHandler(void)
 218:Core/Src/stm32f7xx_it.c **** {
 263              		.loc 1 218 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267 0000 08B5     		push	{r3, lr}
 268              	.LCFI2:
 269              		.cfi_def_cfa_offset 8
 270              		.cfi_offset 3, -8
 271              		.cfi_offset 14, -4
 219:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN I2C4_ER_IRQn 0 */
 220:Core/Src/stm32f7xx_it.c **** 
 221:Core/Src/stm32f7xx_it.c ****   /* USER CODE END I2C4_ER_IRQn 0 */
 222:Core/Src/stm32f7xx_it.c ****   HAL_I2C_ER_IRQHandler(&hi2c4);
 272              		.loc 1 222 3 view .LVU31
 273 0002 0248     		ldr	r0, .L21
 274 0004 FFF7FEFF 		bl	HAL_I2C_ER_IRQHandler
 275              	.LVL2:
 223:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN I2C4_ER_IRQn 1 */
 224:Core/Src/stm32f7xx_it.c **** 
 225:Core/Src/stm32f7xx_it.c ****   /* USER CODE END I2C4_ER_IRQn 1 */
 226:Core/Src/stm32f7xx_it.c **** }
 276              		.loc 1 226 1 is_stmt 0 view .LVU32
 277 0008 08BD     		pop	{r3, pc}
 278              	.L22:
 279 000a 00BF     		.align	2
 280              	.L21:
 281 000c 00000000 		.word	hi2c4
 282              		.cfi_endproc
 283              	.LFE151:
 285              		.text
 286              	.Letext0:
 287              		.file 2 "/home/user/STM32Toolchain/gcc-arm-none-eabi-9-2020-q2-update-x86_64-linux/gcc-arm-none-ea
 288              		.file 3 "/home/user/STM32Toolchain/gcc-arm-none-eabi-9-2020-q2-update-x86_64-linux/gcc-arm-none-ea
 289              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 290              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 291              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f769xx.h"
 292              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 293              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 294              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 295              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  /tmp/cc1pPSNA.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_it.c
     /tmp/cc1pPSNA.s:17     .text.NMI_Handler:0000000000000000 $t
     /tmp/cc1pPSNA.s:25     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cc1pPSNA.s:39     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cc1pPSNA.s:46     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cc1pPSNA.s:63     .text.MemManage_Handler:0000000000000000 $t
     /tmp/cc1pPSNA.s:70     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/cc1pPSNA.s:87     .text.BusFault_Handler:0000000000000000 $t
     /tmp/cc1pPSNA.s:94     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/cc1pPSNA.s:111    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/cc1pPSNA.s:118    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/cc1pPSNA.s:135    .text.SVC_Handler:0000000000000000 $t
     /tmp/cc1pPSNA.s:142    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/cc1pPSNA.s:155    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/cc1pPSNA.s:162    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/cc1pPSNA.s:175    .text.PendSV_Handler:0000000000000000 $t
     /tmp/cc1pPSNA.s:182    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/cc1pPSNA.s:195    .text.SysTick_Handler:0000000000000000 $t
     /tmp/cc1pPSNA.s:202    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/cc1pPSNA.s:222    .text.I2C4_EV_IRQHandler:0000000000000000 $t
     /tmp/cc1pPSNA.s:229    .text.I2C4_EV_IRQHandler:0000000000000000 I2C4_EV_IRQHandler
     /tmp/cc1pPSNA.s:249    .text.I2C4_EV_IRQHandler:000000000000000c $d
     /tmp/cc1pPSNA.s:254    .text.I2C4_ER_IRQHandler:0000000000000000 $t
     /tmp/cc1pPSNA.s:261    .text.I2C4_ER_IRQHandler:0000000000000000 I2C4_ER_IRQHandler
     /tmp/cc1pPSNA.s:281    .text.I2C4_ER_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_I2C_EV_IRQHandler
hi2c4
HAL_I2C_ER_IRQHandler
