#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Nov 21 14:55:30 2017
# Process ID: 7276
# Current directory: C:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.runs/design_1_axis_data_fifo_0_0_synth_1
# Command line: vivado.exe -log design_1_axis_data_fifo_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_data_fifo_0_0.tcl
# Log file: C:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.runs/design_1_axis_data_fifo_0_0_synth_1/design_1_axis_data_fifo_0_0.vds
# Journal file: C:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.runs/design_1_axis_data_fifo_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axis_data_fifo_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 399.086 ; gain = 99.320
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_15_axis_data_fifo' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f1e5/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (4#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_15_axis_data_fifo' (31#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f1e5/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (32#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:36 ; elapsed = 00:01:36 . Memory (MB): peak = 620.027 ; gain = 320.262
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:36 . Memory (MB): peak = 620.027 ; gain = 320.262
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 724.340 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:50 ; elapsed = 00:01:50 . Memory (MB): peak = 724.340 ; gain = 424.574
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:50 ; elapsed = 00:01:50 . Memory (MB): peak = 724.340 ; gain = 424.574
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:50 . Memory (MB): peak = 724.340 ; gain = 424.574
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:50 ; elapsed = 00:01:51 . Memory (MB): peak = 724.340 ; gain = 424.574
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 724.340 ; gain = 424.574
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 743.777 ; gain = 444.012
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 743.777 ; gain = 444.012
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 763.066 ; gain = 463.301
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 763.066 ; gain = 463.301
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 763.066 ; gain = 463.301
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 763.066 ; gain = 463.301
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 763.066 ; gain = 463.301
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 763.066 ; gain = 463.301
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 763.066 ; gain = 463.301

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     9|
|3     |LUT2     |    16|
|4     |LUT3     |     7|
|5     |LUT4     |    30|
|6     |LUT5     |     6|
|7     |LUT6     |     7|
|8     |MUXCY    |    20|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |SRL16E   |     1|
|12    |FDRE     |   105|
|13    |FDSE     |    12|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 763.066 ; gain = 463.301
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 767.488 ; gain = 476.555
