
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v
# synth_design -part xc7z020clg484-3 -top Channel_Accumulator -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top Channel_Accumulator -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 92257 
WARNING: [Synth 8-2507] parameter declaration becomes local in generic_fifo_sc_a with formal parameter declaration list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:217]
WARNING: [Synth 8-2507] parameter declaration becomes local in dpram with formal parameter declaration list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:317]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1510.766 ; gain = 62.395 ; free physical = 239116 ; free virtual = 307368
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Channel_Accumulator' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:31]
INFO: [Synth 8-6157] synthesizing module 'Channel' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:368]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:211]
	Parameter dw bound to: 16 - type: integer 
	Parameter aw bound to: 3 - type: integer 
	Parameter max_size bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dpram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:301]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter NUM_WORDS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dpram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:301]
WARNING: [Synth 8-3848] Net din_nc in module/entity generic_fifo_sc_a does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:231]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_a' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:211]
INFO: [Synth 8-4471] merging register 'mat_val_rd_en_reg_reg' into 'vec_val_rd_en_reg_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:422]
WARNING: [Synth 8-6014] Unused sequential element mat_val_rd_en_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:422]
INFO: [Synth 8-6155] done synthesizing module 'Channel' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:368]
INFO: [Synth 8-6157] synthesizing module 'Accumulator' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:96]
	Parameter FIFO_DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_a__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:211]
	Parameter dw bound to: 8 - type: integer 
	Parameter aw bound to: 3 - type: integer 
	Parameter max_size bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dpram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:301]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter NUM_WORDS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dpram__parameterized0' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:301]
WARNING: [Synth 8-3848] Net din_nc in module/entity generic_fifo_sc_a__parameterized0 does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:231]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_a__parameterized0' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:211]
WARNING: [Synth 8-5788] Register last_reg in module Accumulator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:180]
WARNING: [Synth 8-5788] Register row_id_rd_en_reg_reg in module Accumulator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:181]
WARNING: [Synth 8-5788] Register mult_rd_en_reg_reg in module Accumulator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:182]
WARNING: [Synth 8-5788] Register wr_addr_delay_reg in module Accumulator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:161]
WARNING: [Synth 8-5788] Register wr_data_delay_reg in module Accumulator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:146]
WARNING: [Synth 8-5788] Register wr_addr_reg in module Accumulator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:183]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:96]
INFO: [Synth 8-6155] done synthesizing module 'Channel_Accumulator' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1540.906 ; gain = 92.535 ; free physical = 239142 ; free virtual = 307394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1540.906 ; gain = 92.535 ; free physical = 239142 ; free virtual = 307394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1548.902 ; gain = 100.531 ; free physical = 239142 ; free virtual = 307394
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-4471] merging register 'mult_rd_en_reg_reg' into 'row_id_rd_en_reg_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v:182]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.906 ; gain = 108.535 ; free physical = 239129 ; free virtual = 307381
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 10    
+---RAMs : 
	              128 Bit         RAMs := 2     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module generic_fifo_sc_a 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module Channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dpram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module generic_fifo_sc_a__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module Accumulator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element CH0/fifo_mult/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element A0/fifo_data_out/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element A0/fifo_addr_out/u0/ram_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1703.676 ; gain = 255.305 ; free physical = 238957 ; free virtual = 307210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------+-----------------------------+-----------+----------------------+--------------+
|Module Name         | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+--------------------+-----------------------------+-----------+----------------------+--------------+
|Channel_Accumulator | CH0/fifo_mult/u0/ram_reg    | Implied   | 8 x 16               | RAM32M x 3   | 
|Channel_Accumulator | A0/fifo_data_out/u0/ram_reg | Implied   | 8 x 16               | RAM32M x 3   | 
|Channel_Accumulator | A0/fifo_addr_out/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
+--------------------+-----------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1703.676 ; gain = 255.305 ; free physical = 238957 ; free virtual = 307210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------+-----------------------------+-----------+----------------------+--------------+
|Module Name         | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+--------------------+-----------------------------+-----------+----------------------+--------------+
|Channel_Accumulator | CH0/fifo_mult/u0/ram_reg    | Implied   | 8 x 16               | RAM32M x 3   | 
|Channel_Accumulator | A0/fifo_data_out/u0/ram_reg | Implied   | 8 x 16               | RAM32M x 3   | 
|Channel_Accumulator | A0/fifo_addr_out/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
+--------------------+-----------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1703.676 ; gain = 255.305 ; free physical = 238955 ; free virtual = 307209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.676 ; gain = 255.305 ; free physical = 238956 ; free virtual = 307209
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.676 ; gain = 255.305 ; free physical = 238956 ; free virtual = 307209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.676 ; gain = 255.305 ; free physical = 238956 ; free virtual = 307209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.676 ; gain = 255.305 ; free physical = 238956 ; free virtual = 307209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.676 ; gain = 255.305 ; free physical = 238956 ; free virtual = 307209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.676 ; gain = 255.305 ; free physical = 238956 ; free virtual = 307209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |     4|
|3     |LUT2   |    35|
|4     |LUT3   |    26|
|5     |LUT4   |    26|
|6     |LUT5   |     6|
|7     |LUT6   |    47|
|8     |RAM32M |     8|
|9     |FDCE   |    39|
|10    |FDRE   |    92|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------------------------------+------+
|      |Instance          |Module                            |Cells |
+------+------------------+----------------------------------+------+
|1     |top               |                                  |   297|
|2     |  A0              |Accumulator                       |   139|
|3     |    fifo_addr_out |generic_fifo_sc_a__parameterized0 |    22|
|4     |      u0          |dpram__parameterized0             |    10|
|5     |    fifo_data_out |generic_fifo_sc_a_0               |    38|
|6     |      u0          |dpram_1                           |    19|
|7     |  CH0             |Channel                           |   158|
|8     |    fifo_mult     |generic_fifo_sc_a                 |    40|
|9     |      u0          |dpram                             |    23|
+------+------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.676 ; gain = 255.305 ; free physical = 238956 ; free virtual = 307209
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.676 ; gain = 255.305 ; free physical = 238957 ; free virtual = 307211
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.676 ; gain = 255.305 ; free physical = 238968 ; free virtual = 307221
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.840 ; gain = 0.000 ; free physical = 238867 ; free virtual = 307120
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1845.840 ; gain = 397.566 ; free physical = 238920 ; free virtual = 307173
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.496 ; gain = 562.656 ; free physical = 238483 ; free virtual = 306736
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2408.496 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.508 ; gain = 0.000 ; free physical = 238479 ; free virtual = 306733
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2541.785 ; gain = 0.004 ; free physical = 238481 ; free virtual = 306735

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1034142a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238481 ; free virtual = 306735

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1034142a8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18b4dc050

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b0a73222

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b0a73222

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 112a2ec98

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 112a2ec98

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736
Ending Logic Optimization Task | Checksum: 112a2ec98

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 112a2ec98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 112a2ec98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736
Ending Netlist Obfuscation Task | Checksum: 112a2ec98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.785 ; gain = 0.000 ; free physical = 238483 ; free virtual = 306736
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2541.785 ; gain = 0.004 ; free physical = 238483 ; free virtual = 306736
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 112a2ec98
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module Channel_Accumulator ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2573.781 ; gain = 0.000 ; free physical = 238430 ; free virtual = 306683
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2597.770 ; gain = 23.988 ; free physical = 238401 ; free virtual = 306655
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.137 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2599.770 ; gain = 25.988 ; free physical = 238400 ; free virtual = 306654
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2796.961 ; gain = 199.191 ; free physical = 238401 ; free virtual = 306655
Power optimization passes: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2796.961 ; gain = 223.180 ; free physical = 238401 ; free virtual = 306655

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238447 ; free virtual = 306700


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design Channel_Accumulator ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 7 accepted clusters 7

Number of Slice Registers augmented: 4 newly gated: 6 Total: 131
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/11 RAMS dropped: 0/0 Clusters dropped: 0/7 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: f76d0ef7

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238378 ; free virtual = 306632
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: f76d0ef7
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2796.961 ; gain = 255.176 ; free physical = 238450 ; free virtual = 306703
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28700384 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 66a61cf7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238482 ; free virtual = 306736
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 66a61cf7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238482 ; free virtual = 306736
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 5dc18836

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238482 ; free virtual = 306736
INFO: [Opt 31-389] Phase Remap created 2 cells and removed 4 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 148135acd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238482 ; free virtual = 306736
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               2  |               4  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 120ba2c92

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238482 ; free virtual = 306736

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238482 ; free virtual = 306736
Ending Netlist Obfuscation Task | Checksum: 120ba2c92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238482 ; free virtual = 306736
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238472 ; free virtual = 306726
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f4526ff3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238472 ; free virtual = 306726
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238469 ; free virtual = 306722

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c54973c7

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238475 ; free virtual = 306729

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14ec9ec1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238475 ; free virtual = 306728

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14ec9ec1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238475 ; free virtual = 306729
Phase 1 Placer Initialization | Checksum: 14ec9ec1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238474 ; free virtual = 306728

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fe9f0347

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238459 ; free virtual = 306712

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238443 ; free virtual = 306697

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 10f7de1f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238443 ; free virtual = 306697
Phase 2 Global Placement | Checksum: eb4c9500

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238442 ; free virtual = 306696

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: eb4c9500

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238442 ; free virtual = 306696

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25a984820

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238442 ; free virtual = 306696

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d586853c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238442 ; free virtual = 306696

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25fd945ef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238442 ; free virtual = 306696

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 202f29193

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238438 ; free virtual = 306691

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c01684da

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238438 ; free virtual = 306692

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15a59c32f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238438 ; free virtual = 306692
Phase 3 Detail Placement | Checksum: 15a59c32f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238438 ; free virtual = 306692

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1835ff47f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1835ff47f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238443 ; free virtual = 306696
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.728. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 135bf6f71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238444 ; free virtual = 306697
Phase 4.1 Post Commit Optimization | Checksum: 135bf6f71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238444 ; free virtual = 306697

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 135bf6f71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238446 ; free virtual = 306699

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 135bf6f71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238446 ; free virtual = 306699

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238446 ; free virtual = 306699
Phase 4.4 Final Placement Cleanup | Checksum: 168638849

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238446 ; free virtual = 306699
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 168638849

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238446 ; free virtual = 306699
Ending Placer Task | Checksum: 102a41247

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238462 ; free virtual = 306715
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238462 ; free virtual = 306715
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238433 ; free virtual = 306686
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238433 ; free virtual = 306686
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 238438 ; free virtual = 306693
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 156ea743 ConstDB: 0 ShapeSum: ed356b04 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "out_rd_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_rd_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_empty" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_empty". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vec_val_empty" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vec_val_empty". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_empty" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_empty". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fetcher_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fetcher_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vec_val[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vec_val[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vec_val[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vec_val[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vec_val[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vec_val[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vec_val[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vec_val[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vec_val[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vec_val[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vec_val[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vec_val[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vec_val[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vec_val[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vec_val[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vec_val[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 12c88859f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240456 ; free virtual = 308710
Post Restoration Checksum: NetGraph: e0538516 NumContArr: 4c350089 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12c88859f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240456 ; free virtual = 308710

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12c88859f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240424 ; free virtual = 308678

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12c88859f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240424 ; free virtual = 308678
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 7ac7cc2b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240412 ; free virtual = 308666
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.796  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 9b7243a2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240408 ; free virtual = 308663

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2ad0218a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240419 ; free virtual = 308673

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.558  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1de5b5491

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240410 ; free virtual = 308664
Phase 4 Rip-up And Reroute | Checksum: 1de5b5491

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240410 ; free virtual = 308664

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1de5b5491

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240410 ; free virtual = 308664

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1de5b5491

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240410 ; free virtual = 308664
Phase 5 Delay and Skew Optimization | Checksum: 1de5b5491

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240411 ; free virtual = 308665

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19aead66a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240410 ; free virtual = 308664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.558  | TNS=0.000  | WHS=0.079  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19aead66a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240410 ; free virtual = 308664
Phase 6 Post Hold Fix | Checksum: 19aead66a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240410 ; free virtual = 308664

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0215388 %
  Global Horizontal Routing Utilization  = 0.0229885 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19aead66a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240407 ; free virtual = 308661

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19aead66a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240406 ; free virtual = 308660

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bb2c5fca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240404 ; free virtual = 308658

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.558  | TNS=0.000  | WHS=0.079  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1bb2c5fca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240404 ; free virtual = 308658
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240436 ; free virtual = 308690

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240435 ; free virtual = 308689
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240437 ; free virtual = 308691
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240433 ; free virtual = 308688
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.961 ; gain = 0.000 ; free physical = 240445 ; free virtual = 308701
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2853.016 ; gain = 0.000 ; free physical = 239366 ; free virtual = 307620
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 03:11:35 2022...
