===============================================
Clock cycle           0
Read data = 00000000
hit_miss = x
read_write_cache = x
Request number =  x
Cache[2][133:128] = 000000
===============================================
===============================================
Clock cycle           1
Read data = Xxxxxxxx
hit_miss = x
read_write_cache = x
Request number =  x
Cache[2][133:128] = 000000
===============================================
===============================================
Clock cycle           2
Read data = Xxxxxxxx
hit_miss = 0
read_write_cache = 1
Request number =  0
Cache[2][133:128] = 000000
===============================================
===============================================
Clock cycle           3
Read data = 00000000
hit_miss = 1
read_write_cache = 1
Request number =  0
Cache[2][133:128] = 110110
===============================================
===============================================
Clock cycle           4
Read data = 000003ab
hit_miss = 1
read_write_cache = 0
Request number =  1
Cache[2][133:128] = 110110
===============================================
===============================================
Clock cycle           5
Read data = 00000000
hit_miss = 1
read_write_cache = 1
Request number =  2
Cache[2][133:128] = 110110
===============================================
===============================================
Clock cycle           6
Read data = 000003ac
hit_miss = 1
read_write_cache = 0
Request number =  3
Cache[2][133:128] = 110110
===============================================
===============================================
Clock cycle           7
Read data = 00000000
hit_miss = 0
read_write_cache = 0
Request number =  4
Cache[2][133:128] = 110110
===============================================
===============================================
Clock cycle           8
Read data = 00000000
hit_miss = 1
read_write_cache = 0
Request number =  4
Cache[2][133:128] = 110110
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 0
read_write_cache = 0
Request number =  5
Cache[2][133:128] = 110110
===============================================
===============================================
Clock cycle          10
Read data = 00000000
hit_miss = 0
read_write_cache = 0
Request number =  5
Cache[2][133:128] = 110110
===============================================
===============================================
Clock cycle          11
Read data = 00000000
hit_miss = 1
read_write_cache = 0
Request number =  5
Cache[2][133:128] = 100100
===============================================
===============================================
Clock cycle          12
Read data = 00000000
hit_miss = 0
read_write_cache = 0
Request number =  6
Cache[2][133:128] = 100100
===============================================
===============================================
Clock cycle          13
Read data = 00000000
hit_miss = 0
read_write_cache = 0
Request number =  6
Cache[2][133:128] = 100100
===============================================
===============================================
Clock cycle          14
Read data = 00000000
hit_miss = 0
read_write_cache = 0
Request number =  6
Cache[2][133:128] = 100100
===============================================
===============================================
Clock cycle          15
Read data = 00000000
hit_miss = 0
read_write_cache = 0
Request number =  6
Cache[2][133:128] = 100100
===============================================
===============================================
Clock cycle          16
Read data = 00000000
hit_miss = 0
read_write_cache = 0
Request number =  6
Cache[2][133:128] = 100100
===============================================
===============================================
Clock cycle          17
Read data = 00000000
hit_miss = 0
read_write_cache = 0
Request number =  6
Cache[2][133:128] = 100100
===============================================
===============================================
Clock cycle          18
Read data = 00000000
hit_miss = 0
read_write_cache = 0
Request number =  6
Cache[2][133:128] = 100100
===============================================
===============================================
Clock cycle          19
Read data = 00000000
hit_miss = 0
read_write_cache = 0
Request number =  6
Cache[2][133:128] = 100100
===============================================
