// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_76 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_344_p2;
reg   [0:0] icmp_ln86_reg_1332;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1332_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1332_pp0_iter3_reg;
wire   [0:0] icmp_ln86_654_fu_350_p2;
reg   [0:0] icmp_ln86_654_reg_1343;
wire   [0:0] icmp_ln86_655_fu_356_p2;
reg   [0:0] icmp_ln86_655_reg_1348;
reg   [0:0] icmp_ln86_655_reg_1348_pp0_iter1_reg;
reg   [0:0] icmp_ln86_655_reg_1348_pp0_iter2_reg;
wire   [0:0] icmp_ln86_656_fu_362_p2;
reg   [0:0] icmp_ln86_656_reg_1354;
wire   [0:0] icmp_ln86_657_fu_368_p2;
reg   [0:0] icmp_ln86_657_reg_1360;
reg   [0:0] icmp_ln86_657_reg_1360_pp0_iter1_reg;
wire   [0:0] icmp_ln86_658_fu_374_p2;
reg   [0:0] icmp_ln86_658_reg_1366;
reg   [0:0] icmp_ln86_658_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_658_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_658_reg_1366_pp0_iter3_reg;
wire   [0:0] icmp_ln86_659_fu_380_p2;
reg   [0:0] icmp_ln86_659_reg_1372;
reg   [0:0] icmp_ln86_659_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_659_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_659_reg_1372_pp0_iter3_reg;
wire   [0:0] icmp_ln86_660_fu_386_p2;
reg   [0:0] icmp_ln86_660_reg_1378;
wire   [0:0] icmp_ln86_661_fu_392_p2;
reg   [0:0] icmp_ln86_661_reg_1384;
reg   [0:0] icmp_ln86_661_reg_1384_pp0_iter1_reg;
wire   [0:0] icmp_ln86_662_fu_398_p2;
reg   [0:0] icmp_ln86_662_reg_1390;
reg   [0:0] icmp_ln86_662_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_662_reg_1390_pp0_iter2_reg;
wire   [0:0] icmp_ln86_663_fu_404_p2;
reg   [0:0] icmp_ln86_663_reg_1396;
reg   [0:0] icmp_ln86_663_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_663_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_663_reg_1396_pp0_iter3_reg;
wire   [0:0] icmp_ln86_664_fu_410_p2;
reg   [0:0] icmp_ln86_664_reg_1402;
reg   [0:0] icmp_ln86_664_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_664_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_664_reg_1402_pp0_iter3_reg;
wire   [0:0] icmp_ln86_665_fu_416_p2;
reg   [0:0] icmp_ln86_665_reg_1408;
reg   [0:0] icmp_ln86_665_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_665_reg_1408_pp0_iter2_reg;
reg   [0:0] icmp_ln86_665_reg_1408_pp0_iter3_reg;
reg   [0:0] icmp_ln86_665_reg_1408_pp0_iter4_reg;
wire   [0:0] icmp_ln86_666_fu_422_p2;
reg   [0:0] icmp_ln86_666_reg_1414;
reg   [0:0] icmp_ln86_666_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_666_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_666_reg_1414_pp0_iter3_reg;
reg   [0:0] icmp_ln86_666_reg_1414_pp0_iter4_reg;
reg   [0:0] icmp_ln86_666_reg_1414_pp0_iter5_reg;
wire   [0:0] icmp_ln86_667_fu_428_p2;
reg   [0:0] icmp_ln86_667_reg_1420;
reg   [0:0] icmp_ln86_667_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_667_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_667_reg_1420_pp0_iter3_reg;
reg   [0:0] icmp_ln86_667_reg_1420_pp0_iter4_reg;
reg   [0:0] icmp_ln86_667_reg_1420_pp0_iter5_reg;
reg   [0:0] icmp_ln86_667_reg_1420_pp0_iter6_reg;
wire   [0:0] icmp_ln86_668_fu_434_p2;
reg   [0:0] icmp_ln86_668_reg_1426;
reg   [0:0] icmp_ln86_668_reg_1426_pp0_iter1_reg;
wire   [0:0] icmp_ln86_669_fu_440_p2;
reg   [0:0] icmp_ln86_669_reg_1431;
wire   [0:0] icmp_ln86_670_fu_446_p2;
reg   [0:0] icmp_ln86_670_reg_1436;
reg   [0:0] icmp_ln86_670_reg_1436_pp0_iter1_reg;
wire   [0:0] icmp_ln86_671_fu_452_p2;
reg   [0:0] icmp_ln86_671_reg_1441;
reg   [0:0] icmp_ln86_671_reg_1441_pp0_iter1_reg;
wire   [0:0] icmp_ln86_672_fu_458_p2;
reg   [0:0] icmp_ln86_672_reg_1446;
reg   [0:0] icmp_ln86_672_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_672_reg_1446_pp0_iter2_reg;
wire   [0:0] icmp_ln86_673_fu_464_p2;
reg   [0:0] icmp_ln86_673_reg_1451;
reg   [0:0] icmp_ln86_673_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_673_reg_1451_pp0_iter2_reg;
wire   [0:0] icmp_ln86_674_fu_470_p2;
reg   [0:0] icmp_ln86_674_reg_1456;
reg   [0:0] icmp_ln86_674_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_674_reg_1456_pp0_iter2_reg;
wire   [0:0] icmp_ln86_675_fu_476_p2;
reg   [0:0] icmp_ln86_675_reg_1461;
reg   [0:0] icmp_ln86_675_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_675_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_675_reg_1461_pp0_iter3_reg;
wire   [0:0] icmp_ln86_676_fu_482_p2;
reg   [0:0] icmp_ln86_676_reg_1466;
reg   [0:0] icmp_ln86_676_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_676_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_676_reg_1466_pp0_iter3_reg;
wire   [0:0] icmp_ln86_677_fu_488_p2;
reg   [0:0] icmp_ln86_677_reg_1471;
reg   [0:0] icmp_ln86_677_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_677_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_677_reg_1471_pp0_iter3_reg;
wire   [0:0] icmp_ln86_678_fu_494_p2;
reg   [0:0] icmp_ln86_678_reg_1476;
reg   [0:0] icmp_ln86_678_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_678_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_678_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_678_reg_1476_pp0_iter4_reg;
wire   [0:0] icmp_ln86_679_fu_500_p2;
reg   [0:0] icmp_ln86_679_reg_1481;
reg   [0:0] icmp_ln86_679_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_679_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_679_reg_1481_pp0_iter3_reg;
reg   [0:0] icmp_ln86_679_reg_1481_pp0_iter4_reg;
wire   [0:0] icmp_ln86_680_fu_506_p2;
reg   [0:0] icmp_ln86_680_reg_1486;
reg   [0:0] icmp_ln86_680_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_680_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_680_reg_1486_pp0_iter3_reg;
reg   [0:0] icmp_ln86_680_reg_1486_pp0_iter4_reg;
wire   [0:0] icmp_ln86_681_fu_512_p2;
reg   [0:0] icmp_ln86_681_reg_1491;
reg   [0:0] icmp_ln86_681_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_681_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_681_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_681_reg_1491_pp0_iter4_reg;
reg   [0:0] icmp_ln86_681_reg_1491_pp0_iter5_reg;
wire   [0:0] icmp_ln86_682_fu_518_p2;
reg   [0:0] icmp_ln86_682_reg_1496;
reg   [0:0] icmp_ln86_682_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_682_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_682_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_682_reg_1496_pp0_iter4_reg;
reg   [0:0] icmp_ln86_682_reg_1496_pp0_iter5_reg;
wire   [0:0] icmp_ln86_683_fu_524_p2;
reg   [0:0] icmp_ln86_683_reg_1501;
reg   [0:0] icmp_ln86_683_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_683_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_683_reg_1501_pp0_iter3_reg;
reg   [0:0] icmp_ln86_683_reg_1501_pp0_iter4_reg;
reg   [0:0] icmp_ln86_683_reg_1501_pp0_iter5_reg;
reg   [0:0] icmp_ln86_683_reg_1501_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_530_p2;
reg   [0:0] and_ln102_reg_1506;
reg   [0:0] and_ln102_reg_1506_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1506_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_541_p2;
reg   [0:0] and_ln104_reg_1516;
wire   [0:0] and_ln102_805_fu_546_p2;
reg   [0:0] and_ln102_805_reg_1522;
wire   [0:0] and_ln104_117_fu_555_p2;
reg   [0:0] and_ln104_117_reg_1529;
wire   [0:0] and_ln102_809_fu_560_p2;
reg   [0:0] and_ln102_809_reg_1534;
wire   [0:0] and_ln102_810_fu_570_p2;
reg   [0:0] and_ln102_810_reg_1540;
wire   [0:0] or_ln117_fu_586_p2;
reg   [0:0] or_ln117_reg_1546;
wire   [0:0] xor_ln104_fu_592_p2;
reg   [0:0] xor_ln104_reg_1551;
wire   [0:0] and_ln102_806_fu_597_p2;
reg   [0:0] and_ln102_806_reg_1557;
wire   [0:0] and_ln104_118_fu_606_p2;
reg   [0:0] and_ln104_118_reg_1563;
reg   [0:0] and_ln104_118_reg_1563_pp0_iter3_reg;
wire   [0:0] and_ln102_811_fu_616_p2;
reg   [0:0] and_ln102_811_reg_1569;
wire   [3:0] select_ln117_640_fu_717_p3;
reg   [3:0] select_ln117_640_reg_1574;
wire   [0:0] or_ln117_580_fu_724_p2;
reg   [0:0] or_ln117_580_reg_1579;
wire   [0:0] and_ln102_804_fu_729_p2;
reg   [0:0] and_ln102_804_reg_1585;
wire   [0:0] and_ln104_116_fu_738_p2;
reg   [0:0] and_ln104_116_reg_1591;
wire   [0:0] and_ln102_807_fu_743_p2;
reg   [0:0] and_ln102_807_reg_1597;
wire   [0:0] and_ln102_813_fu_757_p2;
reg   [0:0] and_ln102_813_reg_1603;
wire   [0:0] or_ln117_584_fu_831_p2;
reg   [0:0] or_ln117_584_reg_1609;
wire   [3:0] select_ln117_646_fu_845_p3;
reg   [3:0] select_ln117_646_reg_1614;
wire   [0:0] and_ln104_119_fu_858_p2;
reg   [0:0] and_ln104_119_reg_1619;
wire   [0:0] and_ln102_808_fu_863_p2;
reg   [0:0] and_ln102_808_reg_1624;
reg   [0:0] and_ln102_808_reg_1624_pp0_iter5_reg;
wire   [0:0] and_ln104_120_fu_872_p2;
reg   [0:0] and_ln104_120_reg_1631;
reg   [0:0] and_ln104_120_reg_1631_pp0_iter5_reg;
reg   [0:0] and_ln104_120_reg_1631_pp0_iter6_reg;
wire   [0:0] and_ln102_814_fu_887_p2;
reg   [0:0] and_ln102_814_reg_1637;
wire   [0:0] or_ln117_589_fu_970_p2;
reg   [0:0] or_ln117_589_reg_1642;
wire   [4:0] select_ln117_652_fu_982_p3;
reg   [4:0] select_ln117_652_reg_1647;
wire   [0:0] or_ln117_591_fu_990_p2;
reg   [0:0] or_ln117_591_reg_1652;
wire   [0:0] or_ln117_593_fu_996_p2;
reg   [0:0] or_ln117_593_reg_1658;
reg   [0:0] or_ln117_593_reg_1658_pp0_iter5_reg;
wire   [0:0] or_ln117_595_fu_1072_p2;
reg   [0:0] or_ln117_595_reg_1666;
wire   [4:0] select_ln117_658_fu_1085_p3;
reg   [4:0] select_ln117_658_reg_1671;
wire   [0:0] or_ln117_599_fu_1147_p2;
reg   [0:0] or_ln117_599_reg_1676;
wire   [4:0] select_ln117_662_fu_1161_p3;
reg   [4:0] select_ln117_662_reg_1681;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_309_fu_536_p2;
wire   [0:0] xor_ln104_311_fu_550_p2;
wire   [0:0] xor_ln104_315_fu_565_p2;
wire   [0:0] and_ln102_818_fu_575_p2;
wire   [0:0] and_ln102_819_fu_580_p2;
wire   [0:0] xor_ln104_312_fu_601_p2;
wire   [0:0] xor_ln104_316_fu_611_p2;
wire   [0:0] and_ln102_821_fu_629_p2;
wire   [0:0] and_ln102_817_fu_621_p2;
wire   [0:0] xor_ln117_fu_639_p2;
wire   [1:0] zext_ln117_fu_645_p1;
wire   [1:0] select_ln117_fu_649_p3;
wire   [1:0] select_ln117_635_fu_656_p3;
wire   [0:0] and_ln102_820_fu_625_p2;
wire   [2:0] zext_ln117_70_fu_663_p1;
wire   [0:0] or_ln117_576_fu_667_p2;
wire   [2:0] select_ln117_636_fu_672_p3;
wire   [0:0] or_ln117_577_fu_679_p2;
wire   [0:0] and_ln102_822_fu_634_p2;
wire   [2:0] select_ln117_637_fu_683_p3;
wire   [0:0] or_ln117_578_fu_691_p2;
wire   [2:0] select_ln117_638_fu_697_p3;
wire   [2:0] select_ln117_639_fu_705_p3;
wire   [3:0] zext_ln117_71_fu_713_p1;
wire   [0:0] xor_ln104_310_fu_733_p2;
wire   [0:0] xor_ln104_317_fu_748_p2;
wire   [0:0] and_ln102_824_fu_766_p2;
wire   [0:0] and_ln102_812_fu_753_p2;
wire   [0:0] and_ln102_823_fu_762_p2;
wire   [0:0] or_ln117_579_fu_781_p2;
wire   [0:0] and_ln102_825_fu_771_p2;
wire   [3:0] select_ln117_641_fu_786_p3;
wire   [0:0] or_ln117_581_fu_793_p2;
wire   [3:0] select_ln117_642_fu_798_p3;
wire   [0:0] or_ln117_582_fu_805_p2;
wire   [0:0] and_ln102_826_fu_776_p2;
wire   [3:0] select_ln117_643_fu_809_p3;
wire   [0:0] or_ln117_583_fu_817_p2;
wire   [3:0] select_ln117_644_fu_823_p3;
wire   [3:0] select_ln117_645_fu_837_p3;
wire   [0:0] xor_ln104_313_fu_853_p2;
wire   [0:0] xor_ln104_314_fu_867_p2;
wire   [0:0] xor_ln104_318_fu_877_p2;
wire   [0:0] and_ln102_827_fu_892_p2;
wire   [0:0] xor_ln104_319_fu_882_p2;
wire   [0:0] and_ln102_830_fu_906_p2;
wire   [0:0] and_ln102_828_fu_897_p2;
wire   [0:0] or_ln117_585_fu_916_p2;
wire   [3:0] select_ln117_647_fu_921_p3;
wire   [0:0] and_ln102_829_fu_902_p2;
wire   [4:0] zext_ln117_72_fu_928_p1;
wire   [0:0] or_ln117_586_fu_932_p2;
wire   [4:0] select_ln117_648_fu_937_p3;
wire   [0:0] or_ln117_587_fu_944_p2;
wire   [0:0] and_ln102_831_fu_911_p2;
wire   [4:0] select_ln117_649_fu_948_p3;
wire   [0:0] or_ln117_588_fu_956_p2;
wire   [4:0] select_ln117_650_fu_962_p3;
wire   [4:0] select_ln117_651_fu_974_p3;
wire   [0:0] xor_ln104_320_fu_1000_p2;
wire   [0:0] and_ln102_833_fu_1013_p2;
wire   [0:0] and_ln102_815_fu_1005_p2;
wire   [0:0] and_ln102_832_fu_1009_p2;
wire   [0:0] or_ln117_590_fu_1028_p2;
wire   [0:0] and_ln102_834_fu_1018_p2;
wire   [4:0] select_ln117_653_fu_1033_p3;
wire   [0:0] or_ln117_592_fu_1040_p2;
wire   [4:0] select_ln117_654_fu_1045_p3;
wire   [0:0] and_ln102_835_fu_1023_p2;
wire   [4:0] select_ln117_655_fu_1052_p3;
wire   [0:0] or_ln117_594_fu_1060_p2;
wire   [4:0] select_ln117_656_fu_1065_p3;
wire   [4:0] select_ln117_657_fu_1077_p3;
wire   [0:0] xor_ln104_321_fu_1093_p2;
wire   [0:0] and_ln102_836_fu_1102_p2;
wire   [0:0] and_ln102_816_fu_1098_p2;
wire   [0:0] and_ln102_837_fu_1107_p2;
wire   [0:0] or_ln117_596_fu_1117_p2;
wire   [0:0] or_ln117_597_fu_1122_p2;
wire   [0:0] and_ln102_838_fu_1112_p2;
wire   [4:0] select_ln117_659_fu_1126_p3;
wire   [0:0] or_ln117_598_fu_1133_p2;
wire   [4:0] select_ln117_660_fu_1139_p3;
wire   [4:0] select_ln117_661_fu_1153_p3;
wire   [0:0] xor_ln104_322_fu_1169_p2;
wire   [0:0] and_ln102_839_fu_1174_p2;
wire   [0:0] and_ln102_840_fu_1179_p2;
wire   [0:0] or_ln117_600_fu_1184_p2;
wire   [12:0] agg_result_fu_1196_p65;
wire   [4:0] agg_result_fu_1196_p66;
wire   [12:0] agg_result_fu_1196_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
wire   [4:0] agg_result_fu_1196_p1;
wire   [4:0] agg_result_fu_1196_p3;
wire   [4:0] agg_result_fu_1196_p5;
wire   [4:0] agg_result_fu_1196_p7;
wire   [4:0] agg_result_fu_1196_p9;
wire   [4:0] agg_result_fu_1196_p11;
wire   [4:0] agg_result_fu_1196_p13;
wire   [4:0] agg_result_fu_1196_p15;
wire   [4:0] agg_result_fu_1196_p17;
wire   [4:0] agg_result_fu_1196_p19;
wire   [4:0] agg_result_fu_1196_p21;
wire   [4:0] agg_result_fu_1196_p23;
wire   [4:0] agg_result_fu_1196_p25;
wire   [4:0] agg_result_fu_1196_p27;
wire   [4:0] agg_result_fu_1196_p29;
wire   [4:0] agg_result_fu_1196_p31;
wire  signed [4:0] agg_result_fu_1196_p33;
wire  signed [4:0] agg_result_fu_1196_p35;
wire  signed [4:0] agg_result_fu_1196_p37;
wire  signed [4:0] agg_result_fu_1196_p39;
wire  signed [4:0] agg_result_fu_1196_p41;
wire  signed [4:0] agg_result_fu_1196_p43;
wire  signed [4:0] agg_result_fu_1196_p45;
wire  signed [4:0] agg_result_fu_1196_p47;
wire  signed [4:0] agg_result_fu_1196_p49;
wire  signed [4:0] agg_result_fu_1196_p51;
wire  signed [4:0] agg_result_fu_1196_p53;
wire  signed [4:0] agg_result_fu_1196_p55;
wire  signed [4:0] agg_result_fu_1196_p57;
wire  signed [4:0] agg_result_fu_1196_p59;
wire  signed [4:0] agg_result_fu_1196_p61;
wire  signed [4:0] agg_result_fu_1196_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x0_U211(
    .din0(13'd7604),
    .din1(13'd7929),
    .din2(13'd8078),
    .din3(13'd868),
    .din4(13'd460),
    .din5(13'd7834),
    .din6(13'd996),
    .din7(13'd7987),
    .din8(13'd7984),
    .din9(13'd1977),
    .din10(13'd2424),
    .din11(13'd23),
    .din12(13'd1173),
    .din13(13'd8079),
    .din14(13'd7756),
    .din15(13'd7559),
    .din16(13'd7609),
    .din17(13'd7954),
    .din18(13'd7710),
    .din19(13'd7590),
    .din20(13'd7959),
    .din21(13'd1437),
    .din22(13'd767),
    .din23(13'd7957),
    .din24(13'd7640),
    .din25(13'd7972),
    .din26(13'd89),
    .din27(13'd7578),
    .din28(13'd7554),
    .din29(13'd89),
    .din30(13'd7636),
    .din31(13'd7571),
    .def(agg_result_fu_1196_p65),
    .sel(agg_result_fu_1196_p66),
    .dout(agg_result_fu_1196_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_804_reg_1585 <= and_ln102_804_fu_729_p2;
        and_ln102_805_reg_1522 <= and_ln102_805_fu_546_p2;
        and_ln102_806_reg_1557 <= and_ln102_806_fu_597_p2;
        and_ln102_807_reg_1597 <= and_ln102_807_fu_743_p2;
        and_ln102_808_reg_1624 <= and_ln102_808_fu_863_p2;
        and_ln102_808_reg_1624_pp0_iter5_reg <= and_ln102_808_reg_1624;
        and_ln102_809_reg_1534 <= and_ln102_809_fu_560_p2;
        and_ln102_810_reg_1540 <= and_ln102_810_fu_570_p2;
        and_ln102_811_reg_1569 <= and_ln102_811_fu_616_p2;
        and_ln102_813_reg_1603 <= and_ln102_813_fu_757_p2;
        and_ln102_814_reg_1637 <= and_ln102_814_fu_887_p2;
        and_ln102_reg_1506 <= and_ln102_fu_530_p2;
        and_ln102_reg_1506_pp0_iter1_reg <= and_ln102_reg_1506;
        and_ln102_reg_1506_pp0_iter2_reg <= and_ln102_reg_1506_pp0_iter1_reg;
        and_ln104_116_reg_1591 <= and_ln104_116_fu_738_p2;
        and_ln104_117_reg_1529 <= and_ln104_117_fu_555_p2;
        and_ln104_118_reg_1563 <= and_ln104_118_fu_606_p2;
        and_ln104_118_reg_1563_pp0_iter3_reg <= and_ln104_118_reg_1563;
        and_ln104_119_reg_1619 <= and_ln104_119_fu_858_p2;
        and_ln104_120_reg_1631 <= and_ln104_120_fu_872_p2;
        and_ln104_120_reg_1631_pp0_iter5_reg <= and_ln104_120_reg_1631;
        and_ln104_120_reg_1631_pp0_iter6_reg <= and_ln104_120_reg_1631_pp0_iter5_reg;
        and_ln104_reg_1516 <= and_ln104_fu_541_p2;
        icmp_ln86_654_reg_1343 <= icmp_ln86_654_fu_350_p2;
        icmp_ln86_655_reg_1348 <= icmp_ln86_655_fu_356_p2;
        icmp_ln86_655_reg_1348_pp0_iter1_reg <= icmp_ln86_655_reg_1348;
        icmp_ln86_655_reg_1348_pp0_iter2_reg <= icmp_ln86_655_reg_1348_pp0_iter1_reg;
        icmp_ln86_656_reg_1354 <= icmp_ln86_656_fu_362_p2;
        icmp_ln86_657_reg_1360 <= icmp_ln86_657_fu_368_p2;
        icmp_ln86_657_reg_1360_pp0_iter1_reg <= icmp_ln86_657_reg_1360;
        icmp_ln86_658_reg_1366 <= icmp_ln86_658_fu_374_p2;
        icmp_ln86_658_reg_1366_pp0_iter1_reg <= icmp_ln86_658_reg_1366;
        icmp_ln86_658_reg_1366_pp0_iter2_reg <= icmp_ln86_658_reg_1366_pp0_iter1_reg;
        icmp_ln86_658_reg_1366_pp0_iter3_reg <= icmp_ln86_658_reg_1366_pp0_iter2_reg;
        icmp_ln86_659_reg_1372 <= icmp_ln86_659_fu_380_p2;
        icmp_ln86_659_reg_1372_pp0_iter1_reg <= icmp_ln86_659_reg_1372;
        icmp_ln86_659_reg_1372_pp0_iter2_reg <= icmp_ln86_659_reg_1372_pp0_iter1_reg;
        icmp_ln86_659_reg_1372_pp0_iter3_reg <= icmp_ln86_659_reg_1372_pp0_iter2_reg;
        icmp_ln86_660_reg_1378 <= icmp_ln86_660_fu_386_p2;
        icmp_ln86_661_reg_1384 <= icmp_ln86_661_fu_392_p2;
        icmp_ln86_661_reg_1384_pp0_iter1_reg <= icmp_ln86_661_reg_1384;
        icmp_ln86_662_reg_1390 <= icmp_ln86_662_fu_398_p2;
        icmp_ln86_662_reg_1390_pp0_iter1_reg <= icmp_ln86_662_reg_1390;
        icmp_ln86_662_reg_1390_pp0_iter2_reg <= icmp_ln86_662_reg_1390_pp0_iter1_reg;
        icmp_ln86_663_reg_1396 <= icmp_ln86_663_fu_404_p2;
        icmp_ln86_663_reg_1396_pp0_iter1_reg <= icmp_ln86_663_reg_1396;
        icmp_ln86_663_reg_1396_pp0_iter2_reg <= icmp_ln86_663_reg_1396_pp0_iter1_reg;
        icmp_ln86_663_reg_1396_pp0_iter3_reg <= icmp_ln86_663_reg_1396_pp0_iter2_reg;
        icmp_ln86_664_reg_1402 <= icmp_ln86_664_fu_410_p2;
        icmp_ln86_664_reg_1402_pp0_iter1_reg <= icmp_ln86_664_reg_1402;
        icmp_ln86_664_reg_1402_pp0_iter2_reg <= icmp_ln86_664_reg_1402_pp0_iter1_reg;
        icmp_ln86_664_reg_1402_pp0_iter3_reg <= icmp_ln86_664_reg_1402_pp0_iter2_reg;
        icmp_ln86_665_reg_1408 <= icmp_ln86_665_fu_416_p2;
        icmp_ln86_665_reg_1408_pp0_iter1_reg <= icmp_ln86_665_reg_1408;
        icmp_ln86_665_reg_1408_pp0_iter2_reg <= icmp_ln86_665_reg_1408_pp0_iter1_reg;
        icmp_ln86_665_reg_1408_pp0_iter3_reg <= icmp_ln86_665_reg_1408_pp0_iter2_reg;
        icmp_ln86_665_reg_1408_pp0_iter4_reg <= icmp_ln86_665_reg_1408_pp0_iter3_reg;
        icmp_ln86_666_reg_1414 <= icmp_ln86_666_fu_422_p2;
        icmp_ln86_666_reg_1414_pp0_iter1_reg <= icmp_ln86_666_reg_1414;
        icmp_ln86_666_reg_1414_pp0_iter2_reg <= icmp_ln86_666_reg_1414_pp0_iter1_reg;
        icmp_ln86_666_reg_1414_pp0_iter3_reg <= icmp_ln86_666_reg_1414_pp0_iter2_reg;
        icmp_ln86_666_reg_1414_pp0_iter4_reg <= icmp_ln86_666_reg_1414_pp0_iter3_reg;
        icmp_ln86_666_reg_1414_pp0_iter5_reg <= icmp_ln86_666_reg_1414_pp0_iter4_reg;
        icmp_ln86_667_reg_1420 <= icmp_ln86_667_fu_428_p2;
        icmp_ln86_667_reg_1420_pp0_iter1_reg <= icmp_ln86_667_reg_1420;
        icmp_ln86_667_reg_1420_pp0_iter2_reg <= icmp_ln86_667_reg_1420_pp0_iter1_reg;
        icmp_ln86_667_reg_1420_pp0_iter3_reg <= icmp_ln86_667_reg_1420_pp0_iter2_reg;
        icmp_ln86_667_reg_1420_pp0_iter4_reg <= icmp_ln86_667_reg_1420_pp0_iter3_reg;
        icmp_ln86_667_reg_1420_pp0_iter5_reg <= icmp_ln86_667_reg_1420_pp0_iter4_reg;
        icmp_ln86_667_reg_1420_pp0_iter6_reg <= icmp_ln86_667_reg_1420_pp0_iter5_reg;
        icmp_ln86_668_reg_1426 <= icmp_ln86_668_fu_434_p2;
        icmp_ln86_668_reg_1426_pp0_iter1_reg <= icmp_ln86_668_reg_1426;
        icmp_ln86_669_reg_1431 <= icmp_ln86_669_fu_440_p2;
        icmp_ln86_670_reg_1436 <= icmp_ln86_670_fu_446_p2;
        icmp_ln86_670_reg_1436_pp0_iter1_reg <= icmp_ln86_670_reg_1436;
        icmp_ln86_671_reg_1441 <= icmp_ln86_671_fu_452_p2;
        icmp_ln86_671_reg_1441_pp0_iter1_reg <= icmp_ln86_671_reg_1441;
        icmp_ln86_672_reg_1446 <= icmp_ln86_672_fu_458_p2;
        icmp_ln86_672_reg_1446_pp0_iter1_reg <= icmp_ln86_672_reg_1446;
        icmp_ln86_672_reg_1446_pp0_iter2_reg <= icmp_ln86_672_reg_1446_pp0_iter1_reg;
        icmp_ln86_673_reg_1451 <= icmp_ln86_673_fu_464_p2;
        icmp_ln86_673_reg_1451_pp0_iter1_reg <= icmp_ln86_673_reg_1451;
        icmp_ln86_673_reg_1451_pp0_iter2_reg <= icmp_ln86_673_reg_1451_pp0_iter1_reg;
        icmp_ln86_674_reg_1456 <= icmp_ln86_674_fu_470_p2;
        icmp_ln86_674_reg_1456_pp0_iter1_reg <= icmp_ln86_674_reg_1456;
        icmp_ln86_674_reg_1456_pp0_iter2_reg <= icmp_ln86_674_reg_1456_pp0_iter1_reg;
        icmp_ln86_675_reg_1461 <= icmp_ln86_675_fu_476_p2;
        icmp_ln86_675_reg_1461_pp0_iter1_reg <= icmp_ln86_675_reg_1461;
        icmp_ln86_675_reg_1461_pp0_iter2_reg <= icmp_ln86_675_reg_1461_pp0_iter1_reg;
        icmp_ln86_675_reg_1461_pp0_iter3_reg <= icmp_ln86_675_reg_1461_pp0_iter2_reg;
        icmp_ln86_676_reg_1466 <= icmp_ln86_676_fu_482_p2;
        icmp_ln86_676_reg_1466_pp0_iter1_reg <= icmp_ln86_676_reg_1466;
        icmp_ln86_676_reg_1466_pp0_iter2_reg <= icmp_ln86_676_reg_1466_pp0_iter1_reg;
        icmp_ln86_676_reg_1466_pp0_iter3_reg <= icmp_ln86_676_reg_1466_pp0_iter2_reg;
        icmp_ln86_677_reg_1471 <= icmp_ln86_677_fu_488_p2;
        icmp_ln86_677_reg_1471_pp0_iter1_reg <= icmp_ln86_677_reg_1471;
        icmp_ln86_677_reg_1471_pp0_iter2_reg <= icmp_ln86_677_reg_1471_pp0_iter1_reg;
        icmp_ln86_677_reg_1471_pp0_iter3_reg <= icmp_ln86_677_reg_1471_pp0_iter2_reg;
        icmp_ln86_678_reg_1476 <= icmp_ln86_678_fu_494_p2;
        icmp_ln86_678_reg_1476_pp0_iter1_reg <= icmp_ln86_678_reg_1476;
        icmp_ln86_678_reg_1476_pp0_iter2_reg <= icmp_ln86_678_reg_1476_pp0_iter1_reg;
        icmp_ln86_678_reg_1476_pp0_iter3_reg <= icmp_ln86_678_reg_1476_pp0_iter2_reg;
        icmp_ln86_678_reg_1476_pp0_iter4_reg <= icmp_ln86_678_reg_1476_pp0_iter3_reg;
        icmp_ln86_679_reg_1481 <= icmp_ln86_679_fu_500_p2;
        icmp_ln86_679_reg_1481_pp0_iter1_reg <= icmp_ln86_679_reg_1481;
        icmp_ln86_679_reg_1481_pp0_iter2_reg <= icmp_ln86_679_reg_1481_pp0_iter1_reg;
        icmp_ln86_679_reg_1481_pp0_iter3_reg <= icmp_ln86_679_reg_1481_pp0_iter2_reg;
        icmp_ln86_679_reg_1481_pp0_iter4_reg <= icmp_ln86_679_reg_1481_pp0_iter3_reg;
        icmp_ln86_680_reg_1486 <= icmp_ln86_680_fu_506_p2;
        icmp_ln86_680_reg_1486_pp0_iter1_reg <= icmp_ln86_680_reg_1486;
        icmp_ln86_680_reg_1486_pp0_iter2_reg <= icmp_ln86_680_reg_1486_pp0_iter1_reg;
        icmp_ln86_680_reg_1486_pp0_iter3_reg <= icmp_ln86_680_reg_1486_pp0_iter2_reg;
        icmp_ln86_680_reg_1486_pp0_iter4_reg <= icmp_ln86_680_reg_1486_pp0_iter3_reg;
        icmp_ln86_681_reg_1491 <= icmp_ln86_681_fu_512_p2;
        icmp_ln86_681_reg_1491_pp0_iter1_reg <= icmp_ln86_681_reg_1491;
        icmp_ln86_681_reg_1491_pp0_iter2_reg <= icmp_ln86_681_reg_1491_pp0_iter1_reg;
        icmp_ln86_681_reg_1491_pp0_iter3_reg <= icmp_ln86_681_reg_1491_pp0_iter2_reg;
        icmp_ln86_681_reg_1491_pp0_iter4_reg <= icmp_ln86_681_reg_1491_pp0_iter3_reg;
        icmp_ln86_681_reg_1491_pp0_iter5_reg <= icmp_ln86_681_reg_1491_pp0_iter4_reg;
        icmp_ln86_682_reg_1496 <= icmp_ln86_682_fu_518_p2;
        icmp_ln86_682_reg_1496_pp0_iter1_reg <= icmp_ln86_682_reg_1496;
        icmp_ln86_682_reg_1496_pp0_iter2_reg <= icmp_ln86_682_reg_1496_pp0_iter1_reg;
        icmp_ln86_682_reg_1496_pp0_iter3_reg <= icmp_ln86_682_reg_1496_pp0_iter2_reg;
        icmp_ln86_682_reg_1496_pp0_iter4_reg <= icmp_ln86_682_reg_1496_pp0_iter3_reg;
        icmp_ln86_682_reg_1496_pp0_iter5_reg <= icmp_ln86_682_reg_1496_pp0_iter4_reg;
        icmp_ln86_683_reg_1501 <= icmp_ln86_683_fu_524_p2;
        icmp_ln86_683_reg_1501_pp0_iter1_reg <= icmp_ln86_683_reg_1501;
        icmp_ln86_683_reg_1501_pp0_iter2_reg <= icmp_ln86_683_reg_1501_pp0_iter1_reg;
        icmp_ln86_683_reg_1501_pp0_iter3_reg <= icmp_ln86_683_reg_1501_pp0_iter2_reg;
        icmp_ln86_683_reg_1501_pp0_iter4_reg <= icmp_ln86_683_reg_1501_pp0_iter3_reg;
        icmp_ln86_683_reg_1501_pp0_iter5_reg <= icmp_ln86_683_reg_1501_pp0_iter4_reg;
        icmp_ln86_683_reg_1501_pp0_iter6_reg <= icmp_ln86_683_reg_1501_pp0_iter5_reg;
        icmp_ln86_reg_1332 <= icmp_ln86_fu_344_p2;
        icmp_ln86_reg_1332_pp0_iter1_reg <= icmp_ln86_reg_1332;
        icmp_ln86_reg_1332_pp0_iter2_reg <= icmp_ln86_reg_1332_pp0_iter1_reg;
        icmp_ln86_reg_1332_pp0_iter3_reg <= icmp_ln86_reg_1332_pp0_iter2_reg;
        or_ln117_580_reg_1579 <= or_ln117_580_fu_724_p2;
        or_ln117_584_reg_1609 <= or_ln117_584_fu_831_p2;
        or_ln117_589_reg_1642 <= or_ln117_589_fu_970_p2;
        or_ln117_591_reg_1652 <= or_ln117_591_fu_990_p2;
        or_ln117_593_reg_1658 <= or_ln117_593_fu_996_p2;
        or_ln117_593_reg_1658_pp0_iter5_reg <= or_ln117_593_reg_1658;
        or_ln117_595_reg_1666 <= or_ln117_595_fu_1072_p2;
        or_ln117_599_reg_1676 <= or_ln117_599_fu_1147_p2;
        or_ln117_reg_1546 <= or_ln117_fu_586_p2;
        select_ln117_640_reg_1574 <= select_ln117_640_fu_717_p3;
        select_ln117_646_reg_1614 <= select_ln117_646_fu_845_p3;
        select_ln117_652_reg_1647 <= select_ln117_652_fu_982_p3;
        select_ln117_658_reg_1671 <= select_ln117_658_fu_1085_p3;
        select_ln117_662_reg_1681 <= select_ln117_662_fu_1161_p3;
        xor_ln104_reg_1551 <= xor_ln104_fu_592_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1196_p65 = 'bx;

assign agg_result_fu_1196_p66 = ((or_ln117_600_fu_1184_p2[0:0] == 1'b1) ? select_ln117_662_reg_1681 : 5'd31);

assign and_ln102_804_fu_729_p2 = (xor_ln104_reg_1551 & icmp_ln86_655_reg_1348_pp0_iter2_reg);

assign and_ln102_805_fu_546_p2 = (icmp_ln86_656_reg_1354 & and_ln102_reg_1506);

assign and_ln102_806_fu_597_p2 = (icmp_ln86_657_reg_1360_pp0_iter1_reg & and_ln104_reg_1516);

assign and_ln102_807_fu_743_p2 = (icmp_ln86_658_reg_1366_pp0_iter2_reg & and_ln102_804_fu_729_p2);

assign and_ln102_808_fu_863_p2 = (icmp_ln86_659_reg_1372_pp0_iter3_reg & and_ln104_116_reg_1591);

assign and_ln102_809_fu_560_p2 = (icmp_ln86_660_reg_1378 & and_ln102_805_fu_546_p2);

assign and_ln102_810_fu_570_p2 = (icmp_ln86_661_reg_1384 & and_ln104_117_fu_555_p2);

assign and_ln102_811_fu_616_p2 = (icmp_ln86_662_reg_1390_pp0_iter1_reg & and_ln102_806_fu_597_p2);

assign and_ln102_812_fu_753_p2 = (icmp_ln86_663_reg_1396_pp0_iter2_reg & and_ln104_118_reg_1563);

assign and_ln102_813_fu_757_p2 = (icmp_ln86_664_reg_1402_pp0_iter2_reg & and_ln102_807_fu_743_p2);

assign and_ln102_814_fu_887_p2 = (icmp_ln86_665_reg_1408_pp0_iter3_reg & and_ln104_119_fu_858_p2);

assign and_ln102_815_fu_1005_p2 = (icmp_ln86_666_reg_1414_pp0_iter4_reg & and_ln102_808_reg_1624);

assign and_ln102_816_fu_1098_p2 = (icmp_ln86_667_reg_1420_pp0_iter5_reg & and_ln104_120_reg_1631_pp0_iter5_reg);

assign and_ln102_817_fu_621_p2 = (icmp_ln86_668_reg_1426_pp0_iter1_reg & and_ln102_809_reg_1534);

assign and_ln102_818_fu_575_p2 = (xor_ln104_315_fu_565_p2 & icmp_ln86_669_reg_1431);

assign and_ln102_819_fu_580_p2 = (and_ln102_818_fu_575_p2 & and_ln102_805_fu_546_p2);

assign and_ln102_820_fu_625_p2 = (icmp_ln86_670_reg_1436_pp0_iter1_reg & and_ln102_810_reg_1540);

assign and_ln102_821_fu_629_p2 = (xor_ln104_316_fu_611_p2 & icmp_ln86_671_reg_1441_pp0_iter1_reg);

assign and_ln102_822_fu_634_p2 = (and_ln104_117_reg_1529 & and_ln102_821_fu_629_p2);

assign and_ln102_823_fu_762_p2 = (icmp_ln86_672_reg_1446_pp0_iter2_reg & and_ln102_811_reg_1569);

assign and_ln102_824_fu_766_p2 = (xor_ln104_317_fu_748_p2 & icmp_ln86_673_reg_1451_pp0_iter2_reg);

assign and_ln102_825_fu_771_p2 = (and_ln102_824_fu_766_p2 & and_ln102_806_reg_1557);

assign and_ln102_826_fu_776_p2 = (icmp_ln86_674_reg_1456_pp0_iter2_reg & and_ln102_812_fu_753_p2);

assign and_ln102_827_fu_892_p2 = (xor_ln104_318_fu_877_p2 & icmp_ln86_675_reg_1461_pp0_iter3_reg);

assign and_ln102_828_fu_897_p2 = (and_ln104_118_reg_1563_pp0_iter3_reg & and_ln102_827_fu_892_p2);

assign and_ln102_829_fu_902_p2 = (icmp_ln86_676_reg_1466_pp0_iter3_reg & and_ln102_813_reg_1603);

assign and_ln102_830_fu_906_p2 = (xor_ln104_319_fu_882_p2 & icmp_ln86_677_reg_1471_pp0_iter3_reg);

assign and_ln102_831_fu_911_p2 = (and_ln102_830_fu_906_p2 & and_ln102_807_reg_1597);

assign and_ln102_832_fu_1009_p2 = (icmp_ln86_678_reg_1476_pp0_iter4_reg & and_ln102_814_reg_1637);

assign and_ln102_833_fu_1013_p2 = (xor_ln104_320_fu_1000_p2 & icmp_ln86_679_reg_1481_pp0_iter4_reg);

assign and_ln102_834_fu_1018_p2 = (and_ln104_119_reg_1619 & and_ln102_833_fu_1013_p2);

assign and_ln102_835_fu_1023_p2 = (icmp_ln86_680_reg_1486_pp0_iter4_reg & and_ln102_815_fu_1005_p2);

assign and_ln102_836_fu_1102_p2 = (xor_ln104_321_fu_1093_p2 & icmp_ln86_681_reg_1491_pp0_iter5_reg);

assign and_ln102_837_fu_1107_p2 = (and_ln102_836_fu_1102_p2 & and_ln102_808_reg_1624_pp0_iter5_reg);

assign and_ln102_838_fu_1112_p2 = (icmp_ln86_682_reg_1496_pp0_iter5_reg & and_ln102_816_fu_1098_p2);

assign and_ln102_839_fu_1174_p2 = (xor_ln104_322_fu_1169_p2 & icmp_ln86_683_reg_1501_pp0_iter6_reg);

assign and_ln102_840_fu_1179_p2 = (and_ln104_120_reg_1631_pp0_iter6_reg & and_ln102_839_fu_1174_p2);

assign and_ln102_fu_530_p2 = (icmp_ln86_fu_344_p2 & icmp_ln86_654_fu_350_p2);

assign and_ln104_116_fu_738_p2 = (xor_ln104_reg_1551 & xor_ln104_310_fu_733_p2);

assign and_ln104_117_fu_555_p2 = (xor_ln104_311_fu_550_p2 & and_ln102_reg_1506);

assign and_ln104_118_fu_606_p2 = (xor_ln104_312_fu_601_p2 & and_ln104_reg_1516);

assign and_ln104_119_fu_858_p2 = (xor_ln104_313_fu_853_p2 & and_ln102_804_reg_1585);

assign and_ln104_120_fu_872_p2 = (xor_ln104_314_fu_867_p2 & and_ln104_116_reg_1591);

assign and_ln104_fu_541_p2 = (xor_ln104_309_fu_536_p2 & icmp_ln86_reg_1332);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1196_p67;

assign icmp_ln86_654_fu_350_p2 = (($signed(p_read13_int_reg) < $signed(18'd87640)) ? 1'b1 : 1'b0);

assign icmp_ln86_655_fu_356_p2 = (($signed(p_read11_int_reg) < $signed(18'd103258)) ? 1'b1 : 1'b0);

assign icmp_ln86_656_fu_362_p2 = (($signed(p_read13_int_reg) < $signed(18'd86008)) ? 1'b1 : 1'b0);

assign icmp_ln86_657_fu_368_p2 = (($signed(p_read3_int_reg) < $signed(18'd9371)) ? 1'b1 : 1'b0);

assign icmp_ln86_658_fu_374_p2 = (($signed(p_read11_int_reg) < $signed(18'd86731)) ? 1'b1 : 1'b0);

assign icmp_ln86_659_fu_380_p2 = (($signed(p_read10_int_reg) < $signed(18'd11)) ? 1'b1 : 1'b0);

assign icmp_ln86_660_fu_386_p2 = (($signed(p_read7_int_reg) < $signed(18'd85)) ? 1'b1 : 1'b0);

assign icmp_ln86_661_fu_392_p2 = (($signed(p_read3_int_reg) < $signed(18'd7036)) ? 1'b1 : 1'b0);

assign icmp_ln86_662_fu_398_p2 = (($signed(p_read3_int_reg) < $signed(18'd7033)) ? 1'b1 : 1'b0);

assign icmp_ln86_663_fu_404_p2 = (($signed(p_read3_int_reg) < $signed(18'd9916)) ? 1'b1 : 1'b0);

assign icmp_ln86_664_fu_410_p2 = (($signed(p_read9_int_reg) < $signed(18'd276)) ? 1'b1 : 1'b0);

assign icmp_ln86_665_fu_416_p2 = (($signed(p_read4_int_reg) < $signed(18'd1411)) ? 1'b1 : 1'b0);

assign icmp_ln86_666_fu_422_p2 = (($signed(p_read14_int_reg) < $signed(18'd70145)) ? 1'b1 : 1'b0);

assign icmp_ln86_667_fu_428_p2 = (($signed(p_read1_int_reg) < $signed(18'd5339)) ? 1'b1 : 1'b0);

assign icmp_ln86_668_fu_434_p2 = (($signed(p_read6_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_669_fu_440_p2 = (($signed(p_read3_int_reg) < $signed(18'd6565)) ? 1'b1 : 1'b0);

assign icmp_ln86_670_fu_446_p2 = (($signed(p_read10_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_671_fu_452_p2 = (($signed(p_read6_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_672_fu_458_p2 = (($signed(p_read1_int_reg) < $signed(18'd98449)) ? 1'b1 : 1'b0);

assign icmp_ln86_673_fu_464_p2 = (($signed(p_read1_int_reg) < $signed(18'd236939)) ? 1'b1 : 1'b0);

assign icmp_ln86_674_fu_470_p2 = (($signed(p_read14_int_reg) < $signed(18'd42497)) ? 1'b1 : 1'b0);

assign icmp_ln86_675_fu_476_p2 = (($signed(p_read3_int_reg) < $signed(18'd10883)) ? 1'b1 : 1'b0);

assign icmp_ln86_676_fu_482_p2 = (($signed(p_read1_int_reg) < $signed(18'd204358)) ? 1'b1 : 1'b0);

assign icmp_ln86_677_fu_488_p2 = (($signed(p_read1_int_reg) < $signed(18'd81103)) ? 1'b1 : 1'b0);

assign icmp_ln86_678_fu_494_p2 = (($signed(p_read1_int_reg) < $signed(18'd218594)) ? 1'b1 : 1'b0);

assign icmp_ln86_679_fu_500_p2 = (($signed(p_read8_int_reg) < $signed(18'd21)) ? 1'b1 : 1'b0);

assign icmp_ln86_680_fu_506_p2 = (($signed(p_read12_int_reg) < $signed(18'd90546)) ? 1'b1 : 1'b0);

assign icmp_ln86_681_fu_512_p2 = (($signed(p_read6_int_reg) < $signed(18'd3)) ? 1'b1 : 1'b0);

assign icmp_ln86_682_fu_518_p2 = (($signed(p_read5_int_reg) < $signed(18'd260461)) ? 1'b1 : 1'b0);

assign icmp_ln86_683_fu_524_p2 = (($signed(p_read2_int_reg) < $signed(18'd137588)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_344_p2 = (($signed(p_read8_int_reg) < $signed(18'd14)) ? 1'b1 : 1'b0);

assign or_ln117_576_fu_667_p2 = (and_ln102_820_fu_625_p2 | and_ln102_805_reg_1522);

assign or_ln117_577_fu_679_p2 = (and_ln102_810_reg_1540 | and_ln102_805_reg_1522);

assign or_ln117_578_fu_691_p2 = (or_ln117_577_fu_679_p2 | and_ln102_822_fu_634_p2);

assign or_ln117_579_fu_781_p2 = (and_ln102_reg_1506_pp0_iter2_reg | and_ln102_823_fu_762_p2);

assign or_ln117_580_fu_724_p2 = (and_ln102_reg_1506_pp0_iter1_reg | and_ln102_811_fu_616_p2);

assign or_ln117_581_fu_793_p2 = (or_ln117_580_reg_1579 | and_ln102_825_fu_771_p2);

assign or_ln117_582_fu_805_p2 = (and_ln102_reg_1506_pp0_iter2_reg | and_ln102_806_reg_1557);

assign or_ln117_583_fu_817_p2 = (or_ln117_582_fu_805_p2 | and_ln102_826_fu_776_p2);

assign or_ln117_584_fu_831_p2 = (or_ln117_582_fu_805_p2 | and_ln102_812_fu_753_p2);

assign or_ln117_585_fu_916_p2 = (or_ln117_584_reg_1609 | and_ln102_828_fu_897_p2);

assign or_ln117_586_fu_932_p2 = (icmp_ln86_reg_1332_pp0_iter3_reg | and_ln102_829_fu_902_p2);

assign or_ln117_587_fu_944_p2 = (icmp_ln86_reg_1332_pp0_iter3_reg | and_ln102_813_reg_1603);

assign or_ln117_588_fu_956_p2 = (or_ln117_587_fu_944_p2 | and_ln102_831_fu_911_p2);

assign or_ln117_589_fu_970_p2 = (icmp_ln86_reg_1332_pp0_iter3_reg | and_ln102_807_reg_1597);

assign or_ln117_590_fu_1028_p2 = (or_ln117_589_reg_1642 | and_ln102_832_fu_1009_p2);

assign or_ln117_591_fu_990_p2 = (or_ln117_589_fu_970_p2 | and_ln102_814_fu_887_p2);

assign or_ln117_592_fu_1040_p2 = (or_ln117_591_reg_1652 | and_ln102_834_fu_1018_p2);

assign or_ln117_593_fu_996_p2 = (icmp_ln86_reg_1332_pp0_iter3_reg | and_ln102_804_reg_1585);

assign or_ln117_594_fu_1060_p2 = (or_ln117_593_reg_1658 | and_ln102_835_fu_1023_p2);

assign or_ln117_595_fu_1072_p2 = (or_ln117_593_reg_1658 | and_ln102_815_fu_1005_p2);

assign or_ln117_596_fu_1117_p2 = (or_ln117_595_reg_1666 | and_ln102_837_fu_1107_p2);

assign or_ln117_597_fu_1122_p2 = (or_ln117_593_reg_1658_pp0_iter5_reg | and_ln102_808_reg_1624_pp0_iter5_reg);

assign or_ln117_598_fu_1133_p2 = (or_ln117_597_fu_1122_p2 | and_ln102_838_fu_1112_p2);

assign or_ln117_599_fu_1147_p2 = (or_ln117_597_fu_1122_p2 | and_ln102_816_fu_1098_p2);

assign or_ln117_600_fu_1184_p2 = (or_ln117_599_reg_1676 | and_ln102_840_fu_1179_p2);

assign or_ln117_fu_586_p2 = (and_ln102_819_fu_580_p2 | and_ln102_809_fu_560_p2);

assign select_ln117_635_fu_656_p3 = ((or_ln117_reg_1546[0:0] == 1'b1) ? select_ln117_fu_649_p3 : 2'd3);

assign select_ln117_636_fu_672_p3 = ((and_ln102_805_reg_1522[0:0] == 1'b1) ? zext_ln117_70_fu_663_p1 : 3'd4);

assign select_ln117_637_fu_683_p3 = ((or_ln117_576_fu_667_p2[0:0] == 1'b1) ? select_ln117_636_fu_672_p3 : 3'd5);

assign select_ln117_638_fu_697_p3 = ((or_ln117_577_fu_679_p2[0:0] == 1'b1) ? select_ln117_637_fu_683_p3 : 3'd6);

assign select_ln117_639_fu_705_p3 = ((or_ln117_578_fu_691_p2[0:0] == 1'b1) ? select_ln117_638_fu_697_p3 : 3'd7);

assign select_ln117_640_fu_717_p3 = ((and_ln102_reg_1506_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_71_fu_713_p1 : 4'd8);

assign select_ln117_641_fu_786_p3 = ((or_ln117_579_fu_781_p2[0:0] == 1'b1) ? select_ln117_640_reg_1574 : 4'd9);

assign select_ln117_642_fu_798_p3 = ((or_ln117_580_reg_1579[0:0] == 1'b1) ? select_ln117_641_fu_786_p3 : 4'd10);

assign select_ln117_643_fu_809_p3 = ((or_ln117_581_fu_793_p2[0:0] == 1'b1) ? select_ln117_642_fu_798_p3 : 4'd11);

assign select_ln117_644_fu_823_p3 = ((or_ln117_582_fu_805_p2[0:0] == 1'b1) ? select_ln117_643_fu_809_p3 : 4'd12);

assign select_ln117_645_fu_837_p3 = ((or_ln117_583_fu_817_p2[0:0] == 1'b1) ? select_ln117_644_fu_823_p3 : 4'd13);

assign select_ln117_646_fu_845_p3 = ((or_ln117_584_fu_831_p2[0:0] == 1'b1) ? select_ln117_645_fu_837_p3 : 4'd14);

assign select_ln117_647_fu_921_p3 = ((or_ln117_585_fu_916_p2[0:0] == 1'b1) ? select_ln117_646_reg_1614 : 4'd15);

assign select_ln117_648_fu_937_p3 = ((icmp_ln86_reg_1332_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_72_fu_928_p1 : 5'd16);

assign select_ln117_649_fu_948_p3 = ((or_ln117_586_fu_932_p2[0:0] == 1'b1) ? select_ln117_648_fu_937_p3 : 5'd17);

assign select_ln117_650_fu_962_p3 = ((or_ln117_587_fu_944_p2[0:0] == 1'b1) ? select_ln117_649_fu_948_p3 : 5'd18);

assign select_ln117_651_fu_974_p3 = ((or_ln117_588_fu_956_p2[0:0] == 1'b1) ? select_ln117_650_fu_962_p3 : 5'd19);

assign select_ln117_652_fu_982_p3 = ((or_ln117_589_fu_970_p2[0:0] == 1'b1) ? select_ln117_651_fu_974_p3 : 5'd20);

assign select_ln117_653_fu_1033_p3 = ((or_ln117_590_fu_1028_p2[0:0] == 1'b1) ? select_ln117_652_reg_1647 : 5'd21);

assign select_ln117_654_fu_1045_p3 = ((or_ln117_591_reg_1652[0:0] == 1'b1) ? select_ln117_653_fu_1033_p3 : 5'd22);

assign select_ln117_655_fu_1052_p3 = ((or_ln117_592_fu_1040_p2[0:0] == 1'b1) ? select_ln117_654_fu_1045_p3 : 5'd23);

assign select_ln117_656_fu_1065_p3 = ((or_ln117_593_reg_1658[0:0] == 1'b1) ? select_ln117_655_fu_1052_p3 : 5'd24);

assign select_ln117_657_fu_1077_p3 = ((or_ln117_594_fu_1060_p2[0:0] == 1'b1) ? select_ln117_656_fu_1065_p3 : 5'd25);

assign select_ln117_658_fu_1085_p3 = ((or_ln117_595_fu_1072_p2[0:0] == 1'b1) ? select_ln117_657_fu_1077_p3 : 5'd26);

assign select_ln117_659_fu_1126_p3 = ((or_ln117_596_fu_1117_p2[0:0] == 1'b1) ? select_ln117_658_reg_1671 : 5'd27);

assign select_ln117_660_fu_1139_p3 = ((or_ln117_597_fu_1122_p2[0:0] == 1'b1) ? select_ln117_659_fu_1126_p3 : 5'd28);

assign select_ln117_661_fu_1153_p3 = ((or_ln117_598_fu_1133_p2[0:0] == 1'b1) ? select_ln117_660_fu_1139_p3 : 5'd29);

assign select_ln117_662_fu_1161_p3 = ((or_ln117_599_fu_1147_p2[0:0] == 1'b1) ? select_ln117_661_fu_1153_p3 : 5'd30);

assign select_ln117_fu_649_p3 = ((and_ln102_809_reg_1534[0:0] == 1'b1) ? zext_ln117_fu_645_p1 : 2'd2);

assign xor_ln104_309_fu_536_p2 = (icmp_ln86_654_reg_1343 ^ 1'd1);

assign xor_ln104_310_fu_733_p2 = (icmp_ln86_655_reg_1348_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_311_fu_550_p2 = (icmp_ln86_656_reg_1354 ^ 1'd1);

assign xor_ln104_312_fu_601_p2 = (icmp_ln86_657_reg_1360_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_313_fu_853_p2 = (icmp_ln86_658_reg_1366_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_314_fu_867_p2 = (icmp_ln86_659_reg_1372_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_315_fu_565_p2 = (icmp_ln86_660_reg_1378 ^ 1'd1);

assign xor_ln104_316_fu_611_p2 = (icmp_ln86_661_reg_1384_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_317_fu_748_p2 = (icmp_ln86_662_reg_1390_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_318_fu_877_p2 = (icmp_ln86_663_reg_1396_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_319_fu_882_p2 = (icmp_ln86_664_reg_1402_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_320_fu_1000_p2 = (icmp_ln86_665_reg_1408_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_321_fu_1093_p2 = (icmp_ln86_666_reg_1414_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_322_fu_1169_p2 = (icmp_ln86_667_reg_1420_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_592_p2 = (icmp_ln86_reg_1332_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_639_p2 = (1'd1 ^ and_ln102_817_fu_621_p2);

assign zext_ln117_70_fu_663_p1 = select_ln117_635_fu_656_p3;

assign zext_ln117_71_fu_713_p1 = select_ln117_639_fu_705_p3;

assign zext_ln117_72_fu_928_p1 = select_ln117_647_fu_921_p3;

assign zext_ln117_fu_645_p1 = xor_ln117_fu_639_p2;

endmodule //conifer_jettag_accelerator_decision_function_76
