// Seed: 2366229780
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout uwire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd17
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  output wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4,
      id_4
  );
  wire [1 : 1  ==  id_2] id_5;
  always force id_1 = 1'b0;
endmodule
