#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56188391ac80 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0x5618839407c0_0 .var "clk", 0 0;
v0x561883940860_0 .var "counter", 7 0;
v0x561883940940_0 .var "expected_result", 31 0;
v0x561883940a00 .array "file_data", 3 0, 255 0;
v0x561883940ac0_0 .var "rst_n", 0 0;
S_0x56188391a910 .scope module, "t" "core_top" 2 15, 3 3 0, S_0x56188391ac80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x5618838f0040 .param/str "MEMORY_FILE" 0 3 4, "programa.txt";
v0x561883940110_0 .net "clk", 0 0, v0x5618839407c0_0;  1 drivers
v0x5618839401d0_0 .net "core_addr", 31 0, L_0x5618839531f0;  1 drivers
v0x561883940290_0 .net "core_rd_en", 0 0, L_0x5618839533f0;  1 drivers
v0x561883940330_0 .net "core_rdata", 31 0, L_0x561883953740;  1 drivers
v0x561883940420_0 .net "core_wdata", 31 0, L_0x561883953330;  1 drivers
v0x561883940580_0 .net "core_wr_en", 0 0, L_0x5618839534f0;  1 drivers
v0x561883940670_0 .net "rst_n", 0 0, v0x561883940ac0_0;  1 drivers
S_0x561883919ac0 .scope module, "core_inst" "core" 3 13, 4 3 0, S_0x56188391a910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "addr_o";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 1 "rd_en_o";
    .port_info 6 /OUTPUT 1 "wr_en_o";
L_0x56188391b460 .functor BUFZ 32, L_0x5618839513c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561883918ea0 .functor BUFZ 32, L_0x561883951960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb24ef48450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5618839525a0 .functor XNOR 1, v0x5618839399d0_0, L_0x7fb24ef48450, C4<0>, C4<0>;
L_0x7fb24ef48498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5618838f9060 .functor XNOR 1, v0x561883939610_0, L_0x7fb24ef48498, C4<0>, C4<0>;
L_0x561883953330 .functor BUFZ 32, v0x56188393c470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5618839533f0 .functor BUFZ 1, v0x5618839396b0_0, C4<0>, C4<0>, C4<0>;
L_0x5618839534f0 .functor BUFZ 1, v0x561883939830_0, C4<0>, C4<0>, C4<0>;
v0x56188393c290_0 .var "A", 31 0;
v0x56188393c390_0 .var "ALUOut", 31 0;
v0x56188393c470_0 .var "B", 31 0;
v0x56188393c560_0 .var "IR", 31 0;
v0x56188393c650_0 .var "MDR", 31 0;
v0x56188393c710_0 .var "PC", 31 0;
L_0x7fb24ef48210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56188393c7f0_0 .net/2u *"_ivl_18", 1 0, L_0x7fb24ef48210;  1 drivers
v0x56188393c8d0_0 .net *"_ivl_20", 0 0, L_0x561883951f20;  1 drivers
L_0x7fb24ef48258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56188393c990_0 .net/2u *"_ivl_22", 1 0, L_0x7fb24ef48258;  1 drivers
v0x56188393ca70_0 .net *"_ivl_24", 0 0, L_0x5618839520b0;  1 drivers
L_0x7fb24ef482a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56188393cb30_0 .net/2u *"_ivl_26", 31 0, L_0x7fb24ef482a0;  1 drivers
v0x56188393cc10_0 .net *"_ivl_28", 31 0, L_0x561883952150;  1 drivers
L_0x7fb24ef482e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56188393ccf0_0 .net/2u *"_ivl_32", 1 0, L_0x7fb24ef482e8;  1 drivers
v0x56188393cdd0_0 .net *"_ivl_34", 0 0, L_0x561883952460;  1 drivers
L_0x7fb24ef48330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56188393ce90_0 .net/2u *"_ivl_36", 1 0, L_0x7fb24ef48330;  1 drivers
v0x56188393cf70_0 .net *"_ivl_38", 0 0, L_0x561883952610;  1 drivers
L_0x7fb24ef48378 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56188393d030_0 .net/2u *"_ivl_40", 31 0, L_0x7fb24ef48378;  1 drivers
L_0x7fb24ef483c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x56188393d220_0 .net/2u *"_ivl_42", 1 0, L_0x7fb24ef483c0;  1 drivers
v0x56188393d300_0 .net *"_ivl_44", 0 0, L_0x561883952700;  1 drivers
L_0x7fb24ef48408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56188393d3c0_0 .net/2u *"_ivl_46", 31 0, L_0x7fb24ef48408;  1 drivers
v0x56188393d4a0_0 .net *"_ivl_48", 31 0, L_0x561883952850;  1 drivers
v0x56188393d580_0 .net *"_ivl_50", 31 0, L_0x561883952a10;  1 drivers
v0x56188393d660_0 .net/2u *"_ivl_54", 0 0, L_0x7fb24ef48450;  1 drivers
v0x56188393d740_0 .net *"_ivl_56", 0 0, L_0x5618839525a0;  1 drivers
v0x56188393d800_0 .net/2u *"_ivl_60", 0 0, L_0x7fb24ef48498;  1 drivers
v0x56188393d8e0_0 .net *"_ivl_62", 0 0, L_0x5618838f9060;  1 drivers
v0x56188393d9a0_0 .net "addr_o", 31 0, L_0x5618839531f0;  alias, 1 drivers
v0x56188393da80_0 .net "alu_control_out", 3 0, v0x561883918fc0_0;  1 drivers
v0x56188393db40_0 .net "alu_in1", 31 0, L_0x5618839522d0;  1 drivers
v0x56188393dc00_0 .net "alu_in2", 31 0, L_0x561883952c30;  1 drivers
v0x56188393dca0_0 .net "alu_result", 31 0, v0x561883937bb0_0;  1 drivers
v0x56188393dd70_0 .net "alu_src_a", 1 0, v0x561883939060_0;  1 drivers
v0x56188393de40_0 .net "alu_src_b", 1 0, v0x561883939160_0;  1 drivers
v0x56188393e120_0 .net "alu_zero", 0 0, L_0x561883950f30;  1 drivers
v0x56188393e1f0_0 .net "aluop", 1 0, v0x561883939240_0;  1 drivers
v0x56188393e2e0_0 .net "clk", 0 0, v0x5618839407c0_0;  alias, 1 drivers
v0x56188393e3d0_0 .net "data_i", 31 0, L_0x561883953740;  alias, 1 drivers
v0x56188393e490_0 .net "data_o", 31 0, L_0x561883953330;  alias, 1 drivers
v0x56188393e570_0 .net "imm_ext", 31 0, v0x56188393a970_0;  1 drivers
v0x56188393e630_0 .net "ir_write", 0 0, v0x5618839394b0_0;  1 drivers
v0x56188393e6d0_0 .net "is_immediate", 0 0, v0x561883939570_0;  1 drivers
v0x56188393e7c0_0 .net "lorD", 0 0, v0x561883939610_0;  1 drivers
v0x56188393e860_0 .net "mem_read_int", 0 0, v0x5618839396b0_0;  1 drivers
v0x56188393e930_0 .net "mem_write_int", 0 0, v0x561883939830_0;  1 drivers
v0x56188393ea00_0 .net "memory_to_reg", 0 0, v0x561883939770_0;  1 drivers
v0x56188393ead0_0 .net "pc_next", 31 0, L_0x561883952e60;  1 drivers
v0x56188393eb70_0 .net "pc_source", 0 0, v0x5618839399d0_0;  1 drivers
v0x56188393ec40_0 .net "pc_write", 0 0, v0x561883939a90_0;  1 drivers
v0x56188393ed10_0 .net "pc_write_cond", 0 0, v0x561883939b50_0;  1 drivers
v0x56188393ede0_0 .var "prev_ir_write", 0 0;
v0x56188393ee80_0 .net "rd_en_o", 0 0, L_0x5618839533f0;  alias, 1 drivers
v0x56188393ef20_0 .net "reg_write", 0 0, v0x561883939c10_0;  1 drivers
v0x56188393f010_0 .net "rs1_data", 31 0, L_0x56188391b460;  1 drivers
v0x56188393f0b0_0 .net "rs2_data", 31 0, L_0x561883918ea0;  1 drivers
v0x56188393f150_0 .net "rst_n", 0 0, v0x561883940ac0_0;  alias, 1 drivers
v0x56188393f1f0_0 .net "wr_en_o", 0 0, L_0x5618839534f0;  alias, 1 drivers
L_0x561883940bb0 .part v0x56188393c560_0, 0, 7;
L_0x561883940de0 .part v0x56188393c560_0, 25, 7;
L_0x561883940e80 .part v0x56188393c560_0, 12, 3;
L_0x561883951b40 .part v0x56188393c560_0, 15, 5;
L_0x561883951c10 .part v0x56188393c560_0, 20, 5;
L_0x561883951cb0 .part v0x56188393c560_0, 7, 5;
L_0x561883951d90 .functor MUXZ 32, v0x56188393c390_0, v0x56188393c650_0, v0x561883939770_0, C4<>;
L_0x561883951f20 .cmp/eq 2, v0x561883939060_0, L_0x7fb24ef48210;
L_0x5618839520b0 .cmp/eq 2, v0x561883939060_0, L_0x7fb24ef48258;
L_0x561883952150 .functor MUXZ 32, L_0x7fb24ef482a0, v0x56188393c290_0, L_0x5618839520b0, C4<>;
L_0x5618839522d0 .functor MUXZ 32, L_0x561883952150, v0x56188393c710_0, L_0x561883951f20, C4<>;
L_0x561883952460 .cmp/eq 2, v0x561883939160_0, L_0x7fb24ef482e8;
L_0x561883952610 .cmp/eq 2, v0x561883939160_0, L_0x7fb24ef48330;
L_0x561883952700 .cmp/eq 2, v0x561883939160_0, L_0x7fb24ef483c0;
L_0x561883952850 .functor MUXZ 32, L_0x7fb24ef48408, v0x56188393a970_0, L_0x561883952700, C4<>;
L_0x561883952a10 .functor MUXZ 32, L_0x561883952850, L_0x7fb24ef48378, L_0x561883952610, C4<>;
L_0x561883952c30 .functor MUXZ 32, L_0x561883952a10, v0x56188393c470_0, L_0x561883952460, C4<>;
L_0x561883952e60 .functor MUXZ 32, v0x56188393c390_0, v0x561883937bb0_0, L_0x5618839525a0, C4<>;
L_0x5618839531f0 .functor MUXZ 32, v0x56188393c390_0, v0x56188393c710_0, L_0x5618838f9060, C4<>;
S_0x56188390ff10 .scope module, "alu_control_inst" "ALU_Control" 4 55, 5 1 0, S_0x561883919ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_immediate_i";
    .port_info 1 /INPUT 2 "ALU_CO_i";
    .port_info 2 /INPUT 7 "FUNC7_i";
    .port_info 3 /INPUT 3 "FUNC3_i";
    .port_info 4 /OUTPUT 4 "ALU_OP_o";
v0x56188391b580_0 .net "ALU_CO_i", 1 0, v0x561883939240_0;  alias, 1 drivers
v0x561883918fc0_0 .var "ALU_OP_o", 3 0;
v0x561883919060_0 .net "FUNC3_i", 2 0, L_0x561883940e80;  1 drivers
v0x5618838f92f0_0 .net "FUNC7_i", 6 0, L_0x561883940de0;  1 drivers
v0x561883936ee0_0 .net "is_immediate_i", 0 0, v0x561883939570_0;  alias, 1 drivers
E_0x56188391dd60 .event anyedge, v0x56188391b580_0, v0x561883919060_0, v0x561883936ee0_0, v0x5618838f92f0_0;
S_0x561883916330 .scope module, "alu_inst" "Alu" 4 64, 6 1 0, S_0x561883919ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALU_OP_i";
    .port_info 1 /INPUT 32 "ALU_RS1_i";
    .port_info 2 /INPUT 32 "ALU_RS2_i";
    .port_info 3 /OUTPUT 32 "ALU_RD_o";
    .port_info 4 /OUTPUT 1 "ALU_ZR_o";
P_0x561883937100 .param/l "AND" 1 6 11, C4<0000>;
P_0x561883937140 .param/l "EQUAL" 1 6 24, C4<0011>;
P_0x561883937180 .param/l "GREATER_EQUAL" 1 6 15, C4<1100>;
P_0x5618839371c0 .param/l "GREATER_EQUAL_U" 1 6 16, C4<1101>;
P_0x561883937200 .param/l "NOR" 1 6 23, C4<1001>;
P_0x561883937240 .param/l "OR" 1 6 12, C4<0001>;
P_0x561883937280 .param/l "SHIFT_LEFT" 1 6 19, C4<0100>;
P_0x5618839372c0 .param/l "SHIFT_RIGHT" 1 6 20, C4<0101>;
P_0x561883937300 .param/l "SHIFT_RIGHT_A" 1 6 21, C4<0111>;
P_0x561883937340 .param/l "SLT" 1 6 17, C4<1110>;
P_0x561883937380 .param/l "SLT_U" 1 6 18, C4<1111>;
P_0x5618839373c0 .param/l "SUB" 1 6 14, C4<1010>;
P_0x561883937400 .param/l "SUM" 1 6 13, C4<0010>;
P_0x561883937440 .param/l "XOR" 1 6 22, C4<1000>;
v0x561883937ad0_0 .net "ALU_OP_i", 3 0, v0x561883918fc0_0;  alias, 1 drivers
v0x561883937bb0_0 .var "ALU_RD_o", 31 0;
v0x561883937c70_0 .net "ALU_RS1_i", 31 0, L_0x5618839522d0;  alias, 1 drivers
v0x561883937d30_0 .net "ALU_RS2_i", 31 0, L_0x561883952c30;  alias, 1 drivers
v0x561883937e10_0 .net "ALU_ZR_o", 0 0, L_0x561883950f30;  alias, 1 drivers
L_0x7fb24ef48018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561883937f20_0 .net/2u *"_ivl_0", 31 0, L_0x7fb24ef48018;  1 drivers
E_0x56188391e620 .event anyedge, v0x561883918fc0_0, v0x561883937c70_0, v0x561883937d30_0;
L_0x561883950f30 .cmp/eq 32, v0x561883937bb0_0, L_0x7fb24ef48018;
S_0x5618839166b0 .scope module, "control_unit_inst" "Control_Unit" 4 29, 7 1 0, S_0x561883919ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 7 "instruction_opcode";
    .port_info 3 /OUTPUT 1 "pc_write";
    .port_info 4 /OUTPUT 1 "ir_write";
    .port_info 5 /OUTPUT 1 "pc_source";
    .port_info 6 /OUTPUT 1 "reg_write";
    .port_info 7 /OUTPUT 1 "memory_read";
    .port_info 8 /OUTPUT 1 "is_immediate";
    .port_info 9 /OUTPUT 1 "memory_write";
    .port_info 10 /OUTPUT 1 "pc_write_cond";
    .port_info 11 /OUTPUT 1 "lorD";
    .port_info 12 /OUTPUT 1 "memory_to_reg";
    .port_info 13 /OUTPUT 2 "aluop";
    .port_info 14 /OUTPUT 2 "alu_src_a";
    .port_info 15 /OUTPUT 2 "alu_src_b";
P_0x5618839380f0 .param/l "ALUWB" 0 7 28, C4<0111>;
P_0x561883938130 .param/l "AUIPC" 0 7 32, C4<1011>;
P_0x561883938170 .param/l "BRANCH" 0 7 29, C4<1000>;
P_0x5618839381b0 .param/l "DECODE" 0 7 22, C4<0001>;
P_0x5618839381f0 .param/l "EXECUTE" 0 7 27, C4<0110>;
P_0x561883938230 .param/l "FETCH" 0 7 21, C4<0000>;
P_0x561883938270 .param/l "JAL" 0 7 30, C4<1001>;
P_0x5618839382b0 .param/l "JALR" 0 7 31, C4<1010>;
P_0x5618839382f0 .param/l "LUI" 0 7 33, C4<1100>;
P_0x561883938330 .param/l "MEMADR" 0 7 23, C4<0010>;
P_0x561883938370 .param/l "MEMREAD" 0 7 24, C4<0011>;
P_0x5618839383b0 .param/l "MEMWB" 0 7 25, C4<0100>;
P_0x5618839383f0 .param/l "MEMWRITE" 0 7 26, C4<0101>;
P_0x561883938430 .param/l "OPC_AUIPC" 0 7 43, C4<0010111>;
P_0x561883938470 .param/l "OPC_BRANCH" 0 7 41, C4<1100011>;
P_0x5618839384b0 .param/l "OPC_ITYPE" 0 7 39, C4<0010011>;
P_0x5618839384f0 .param/l "OPC_JAL" 0 7 40, C4<1101111>;
P_0x561883938530 .param/l "OPC_JALR" 0 7 42, C4<1100111>;
P_0x561883938570 .param/l "OPC_LUI" 0 7 44, C4<0110111>;
P_0x5618839385b0 .param/l "OPC_LW" 0 7 36, C4<0000011>;
P_0x5618839385f0 .param/l "OPC_RTYPE" 0 7 38, C4<0110011>;
P_0x561883938630 .param/l "OPC_SW" 0 7 37, C4<0100011>;
v0x561883939060_0 .var "alu_src_a", 1 0;
v0x561883939160_0 .var "alu_src_b", 1 0;
v0x561883939240_0 .var "aluop", 1 0;
v0x5618839392e0_0 .net "clk", 0 0, v0x5618839407c0_0;  alias, 1 drivers
v0x561883939380_0 .net "instruction_opcode", 6 0, L_0x561883940bb0;  1 drivers
v0x5618839394b0_0 .var "ir_write", 0 0;
v0x561883939570_0 .var "is_immediate", 0 0;
v0x561883939610_0 .var "lorD", 0 0;
v0x5618839396b0_0 .var "memory_read", 0 0;
v0x561883939770_0 .var "memory_to_reg", 0 0;
v0x561883939830_0 .var "memory_write", 0 0;
v0x5618839398f0_0 .var "next_state", 3 0;
v0x5618839399d0_0 .var "pc_source", 0 0;
v0x561883939a90_0 .var "pc_write", 0 0;
v0x561883939b50_0 .var "pc_write_cond", 0 0;
v0x561883939c10_0 .var "reg_write", 0 0;
v0x561883939cd0_0 .net "rst_n", 0 0, v0x561883940ac0_0;  alias, 1 drivers
v0x561883939d90_0 .var "state", 3 0;
E_0x56188391e390 .event anyedge, v0x561883939d90_0, v0x561883939380_0;
E_0x56188391dd20/0 .event negedge, v0x561883939cd0_0;
E_0x56188391dd20/1 .event posedge, v0x5618839392e0_0;
E_0x56188391dd20 .event/or E_0x56188391dd20/0, E_0x56188391dd20/1;
S_0x56188393a070 .scope module, "imm_gen_inst" "Immediate_Generator" 4 49, 8 1 0, S_0x561883919ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 32 "imm_o";
P_0x56188393a200 .param/l "AUIPC_OPCODE" 1 8 12, C4<0010111>;
P_0x56188393a240 .param/l "BRANCH_OPCODE" 1 8 13, C4<1100011>;
P_0x56188393a280 .param/l "IMMEDIATE_OPCODE" 1 8 14, C4<0010011>;
P_0x56188393a2c0 .param/l "JALR_OPCODE" 1 8 11, C4<1100111>;
P_0x56188393a300 .param/l "JAL_OPCODE" 1 8 9, C4<1101111>;
P_0x56188393a340 .param/l "LUI_OPCODE" 1 8 10, C4<0110111>;
P_0x56188393a380 .param/l "LW_OPCODE" 1 8 7, C4<0000011>;
P_0x56188393a3c0 .param/l "SW_OPCODE" 1 8 8, C4<0100011>;
v0x56188393a870_0 .net "funct3", 2 0, L_0x561883940d40;  1 drivers
v0x56188393a970_0 .var "imm_o", 31 0;
v0x56188393aa50_0 .net "instr_i", 31 0, v0x56188393c560_0;  1 drivers
v0x56188393ab10_0 .net "opcode", 6 0, L_0x561883940ca0;  1 drivers
E_0x56188393a7f0 .event anyedge, v0x56188393ab10_0, v0x56188393a870_0, v0x56188393aa50_0;
L_0x561883940ca0 .part v0x56188393c560_0, 0, 7;
L_0x561883940d40 .part v0x56188393c560_0, 12, 3;
S_0x56188393ac50 .scope module, "regfile_inst" "Registers" 4 73, 9 1 0, S_0x561883919ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en_i";
    .port_info 2 /INPUT 5 "RS1_ADDR_i";
    .port_info 3 /INPUT 5 "RS2_ADDR_i";
    .port_info 4 /INPUT 5 "RD_ADDR_i";
    .port_info 5 /INPUT 32 "data_i";
    .port_info 6 /OUTPUT 32 "RS1_data_o";
    .port_info 7 /OUTPUT 32 "RS2_data_o";
v0x56188393b000_0 .net "RD_ADDR_i", 4 0, L_0x561883951cb0;  1 drivers
v0x56188393b100_0 .net "RS1_ADDR_i", 4 0, L_0x561883951b40;  1 drivers
v0x56188393b1e0_0 .net "RS1_data_o", 31 0, L_0x5618839513c0;  1 drivers
v0x56188393b2a0_0 .net "RS2_ADDR_i", 4 0, L_0x561883951c10;  1 drivers
v0x56188393b380_0 .net "RS2_data_o", 31 0, L_0x561883951960;  1 drivers
L_0x7fb24ef48060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x56188393b4b0_0 .net/2u *"_ivl_0", 4 0, L_0x7fb24ef48060;  1 drivers
L_0x7fb24ef480f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56188393b590_0 .net/2u *"_ivl_10", 31 0, L_0x7fb24ef480f0;  1 drivers
L_0x7fb24ef48138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x56188393b670_0 .net/2u *"_ivl_14", 4 0, L_0x7fb24ef48138;  1 drivers
v0x56188393b750_0 .net *"_ivl_16", 0 0, L_0x561883951600;  1 drivers
v0x56188393b810_0 .net *"_ivl_18", 31 0, L_0x5618839516f0;  1 drivers
v0x56188393b8f0_0 .net *"_ivl_2", 0 0, L_0x561883951070;  1 drivers
v0x56188393b9b0_0 .net *"_ivl_20", 6 0, L_0x5618839517d0;  1 drivers
L_0x7fb24ef48180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56188393ba90_0 .net *"_ivl_23", 1 0, L_0x7fb24ef48180;  1 drivers
L_0x7fb24ef481c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56188393bb70_0 .net/2u *"_ivl_24", 31 0, L_0x7fb24ef481c8;  1 drivers
v0x56188393bc50_0 .net *"_ivl_4", 31 0, L_0x561883951160;  1 drivers
v0x56188393bd30_0 .net *"_ivl_6", 6 0, L_0x561883951230;  1 drivers
L_0x7fb24ef480a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56188393be10_0 .net *"_ivl_9", 1 0, L_0x7fb24ef480a8;  1 drivers
v0x56188393bef0_0 .net "clk", 0 0, v0x5618839407c0_0;  alias, 1 drivers
v0x56188393bf90_0 .net "data_i", 31 0, L_0x561883951d90;  1 drivers
v0x56188393c050 .array "regs", 31 0, 31 0;
v0x56188393c110_0 .net "wr_en_i", 0 0, v0x561883939c10_0;  alias, 1 drivers
E_0x56188393afa0 .event posedge, v0x5618839392e0_0;
L_0x561883951070 .cmp/ne 5, L_0x561883951b40, L_0x7fb24ef48060;
L_0x561883951160 .array/port v0x56188393c050, L_0x561883951230;
L_0x561883951230 .concat [ 5 2 0 0], L_0x561883951b40, L_0x7fb24ef480a8;
L_0x5618839513c0 .functor MUXZ 32, L_0x7fb24ef480f0, L_0x561883951160, L_0x561883951070, C4<>;
L_0x561883951600 .cmp/ne 5, L_0x561883951c10, L_0x7fb24ef48138;
L_0x5618839516f0 .array/port v0x56188393c050, L_0x5618839517d0;
L_0x5618839517d0 .concat [ 5 2 0 0], L_0x561883951c10, L_0x7fb24ef48180;
L_0x561883951960 .functor MUXZ 32, L_0x7fb24ef481c8, L_0x5618839516f0, L_0x561883951600, C4<>;
S_0x56188393f390 .scope module, "mem" "Memory" 3 25, 10 3 0, S_0x56188391a910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd_en_i";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "addr_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
    .port_info 6 /OUTPUT 1 "ack_o";
P_0x5618838bd7a0 .param/str "MEMORY_FILE" 0 10 5, "programa.txt";
P_0x5618838bd7e0 .param/l "MEMORY_SIZE" 0 10 4, +C4<00000000000000000000010000000000>;
L_0x561883953740 .functor BUFZ 32, L_0x5618839535b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56188393f710_0 .net *"_ivl_0", 31 0, L_0x5618839535b0;  1 drivers
v0x56188393f810_0 .net *"_ivl_3", 29 0, L_0x561883953650;  1 drivers
L_0x7fb24ef484e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56188393f8f0_0 .net "ack_o", 0 0, L_0x7fb24ef484e0;  1 drivers
v0x56188393f9c0_0 .net "addr_i", 31 0, L_0x5618839531f0;  alias, 1 drivers
v0x56188393fab0_0 .net "clk", 0 0, v0x5618839407c0_0;  alias, 1 drivers
v0x56188393fba0_0 .net "data_i", 31 0, L_0x561883953330;  alias, 1 drivers
v0x56188393fc40_0 .net "data_o", 31 0, L_0x561883953740;  alias, 1 drivers
v0x56188393fd10_0 .var/i "i", 31 0;
v0x56188393fdd0 .array "memory", 1023 0, 31 0;
v0x56188393fe90_0 .net "rd_en_i", 0 0, L_0x5618839533f0;  alias, 1 drivers
v0x56188393ff60_0 .net "wr_en_i", 0 0, L_0x5618839534f0;  alias, 1 drivers
L_0x5618839535b0 .array/port v0x56188393fdd0, L_0x561883953650;
L_0x561883953650 .part L_0x5618839531f0, 2, 30;
    .scope S_0x5618839166b0;
T_0 ;
    %wait E_0x56188391dd20;
    %load/vec4 v0x561883939cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561883939d90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5618839398f0_0;
    %assign/vec4 v0x561883939d90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5618839166b0;
T_1 ;
    %wait E_0x56188391e390;
    %load/vec4 v0x561883939d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.12;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.12;
T_1.1 ;
    %load/vec4 v0x561883939380_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.23;
T_1.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.23;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.23;
T_1.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.23;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.23;
T_1.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.23;
T_1.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.23;
T_1.19 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.23;
T_1.20 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.23;
T_1.21 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.23;
T_1.23 ;
    %pop/vec4 1;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x561883939380_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_1.24, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_1.25, 8;
T_1.24 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_1.25, 8;
 ; End of false expr.
    %blend;
T_1.25;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5618839398f0_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5618839166b0;
T_2 ;
    %wait E_0x56188391e390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883939a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618839394b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618839399d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883939c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618839396b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883939830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883939b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883939610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883939770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883939570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561883939240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561883939060_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561883939160_0, 0, 2;
    %load/vec4 v0x561883939d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618839396b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618839394b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883939a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618839399d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561883939060_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561883939160_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561883939240_0, 0, 2;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561883939060_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561883939160_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561883939240_0, 0, 2;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561883939060_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561883939160_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561883939240_0, 0, 2;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618839396b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883939610_0, 0, 1;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883939c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883939770_0, 0, 1;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883939830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883939610_0, 0, 1;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x561883939380_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561883939060_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561883939160_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561883939240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883939570_0, 0, 1;
    %jmp T_2.17;
T_2.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561883939060_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561883939160_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561883939240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883939570_0, 0, 1;
    %jmp T_2.17;
T_2.13 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561883939060_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561883939160_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561883939240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883939570_0, 0, 1;
    %jmp T_2.17;
T_2.14 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561883939060_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561883939160_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561883939240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883939570_0, 0, 1;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561883939060_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561883939160_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561883939240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883939570_0, 0, 1;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883939c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883939770_0, 0, 1;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561883939060_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561883939160_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561883939240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883939b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618839399d0_0, 0, 1;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883939a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618839399d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561883939060_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561883939160_0, 0, 2;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883939a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618839399d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883939570_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561883939060_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561883939160_0, 0, 2;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56188393a070;
T_3 ;
    %wait E_0x56188393a7f0;
    %load/vec4 v0x56188393ab10_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56188393a970_0, 0, 32;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x56188393ab10_0;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_3.12, 4;
    %load/vec4 v0x56188393a870_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_3.13, 4;
    %load/vec4 v0x56188393a870_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.13;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56188393a970_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56188393a970_0, 0, 32;
T_3.11 ;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x56188393ab10_0;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_3.16, 4;
    %load/vec4 v0x56188393a870_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_3.17, 4;
    %load/vec4 v0x56188393a870_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.17;
    %and;
T_3.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56188393a970_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56188393a970_0, 0, 32;
T_3.15 ;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x56188393ab10_0;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_3.20, 4;
    %load/vec4 v0x56188393a870_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_3.21, 4;
    %load/vec4 v0x56188393a870_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.21;
    %and;
T_3.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56188393a970_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56188393a970_0, 0, 32;
T_3.19 ;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56188393aa50_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56188393a970_0, 0, 32;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56188393aa50_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56188393aa50_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56188393aa50_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56188393a970_0, 0, 32;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x56188393a970_0, 0, 32;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x56188393a970_0, 0, 32;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x56188393aa50_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56188393aa50_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56188393aa50_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56188393aa50_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56188393a970_0, 0, 32;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56188390ff10;
T_4 ;
    %wait E_0x56188391dd60;
    %load/vec4 v0x56188391b580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x561883919060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x561883919060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x561883936ee0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.25, 9;
    %load/vec4 v0x5618838f92f0_0;
    %parti/s 1, 5, 4;
    %and;
T_4.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
T_4.24 ;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x5618838f92f0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x561883918fc0_0, 0, 4;
T_4.27 ;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561883916330;
T_5 ;
    %wait E_0x56188391e620;
    %load/vec4 v0x561883937ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.0 ;
    %load/vec4 v0x561883937c70_0;
    %load/vec4 v0x561883937d30_0;
    %and;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.1 ;
    %load/vec4 v0x561883937c70_0;
    %load/vec4 v0x561883937d30_0;
    %or;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.2 ;
    %load/vec4 v0x561883937c70_0;
    %load/vec4 v0x561883937d30_0;
    %add;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.3 ;
    %load/vec4 v0x561883937c70_0;
    %load/vec4 v0x561883937d30_0;
    %sub;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.4 ;
    %load/vec4 v0x561883937d30_0;
    %load/vec4 v0x561883937c70_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.5 ;
    %load/vec4 v0x561883937d30_0;
    %load/vec4 v0x561883937c70_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.19, 8;
T_5.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.19, 8;
 ; End of false expr.
    %blend;
T_5.19;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.6 ;
    %load/vec4 v0x561883937c70_0;
    %load/vec4 v0x561883937d30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.7 ;
    %load/vec4 v0x561883937c70_0;
    %load/vec4 v0x561883937d30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.8 ;
    %load/vec4 v0x561883937c70_0;
    %load/vec4 v0x561883937d30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.9 ;
    %load/vec4 v0x561883937c70_0;
    %load/vec4 v0x561883937d30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.10 ;
    %load/vec4 v0x561883937c70_0;
    %load/vec4 v0x561883937d30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v0x561883937c70_0;
    %load/vec4 v0x561883937d30_0;
    %xor;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0x561883937c70_0;
    %load/vec4 v0x561883937d30_0;
    %or;
    %inv;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.13 ;
    %load/vec4 v0x561883937c70_0;
    %load/vec4 v0x561883937d30_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_5.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %store/vec4 v0x561883937bb0_0, 0, 32;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56188393ac50;
T_6 ;
    %wait E_0x56188393afa0;
    %load/vec4 v0x56188393c110_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x56188393b000_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x56188393bf90_0;
    %load/vec4 v0x56188393b000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56188393c050, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561883919ac0;
T_7 ;
    %wait E_0x56188391dd20;
    %load/vec4 v0x56188393f150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56188393c710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56188393c560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56188393c650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56188393c290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56188393c470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56188393c390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56188393ede0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56188393ec40_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.4, 8;
    %load/vec4 v0x56188393ed10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.5, 10;
    %load/vec4 v0x56188393e120_0;
    %and;
T_7.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.4;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56188393ead0_0;
    %assign/vec4 v0x56188393c710_0, 0;
T_7.2 ;
    %load/vec4 v0x56188393e630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x56188393e3d0_0;
    %assign/vec4 v0x56188393c560_0, 0;
T_7.6 ;
    %load/vec4 v0x56188393e860_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v0x56188393e630_0;
    %nor/r;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x56188393e3d0_0;
    %assign/vec4 v0x56188393c650_0, 0;
T_7.8 ;
    %load/vec4 v0x56188393ede0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.13, 9;
    %load/vec4 v0x56188393e630_0;
    %nor/r;
    %and;
T_7.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %load/vec4 v0x56188393f010_0;
    %assign/vec4 v0x56188393c290_0, 0;
    %load/vec4 v0x56188393f0b0_0;
    %assign/vec4 v0x56188393c470_0, 0;
T_7.11 ;
    %load/vec4 v0x56188393ed10_0;
    %flag_set/vec4 9;
    %jmp/1 T_7.20, 9;
    %load/vec4 v0x56188393ec40_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.21, 11;
    %load/vec4 v0x56188393ef20_0;
    %and;
T_7.21;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.20;
    %jmp/1 T_7.19, 9;
    %load/vec4 v0x56188393e860_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.22, 11;
    %load/vec4 v0x56188393e630_0;
    %nor/r;
    %and;
T_7.22;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.19;
    %jmp/1 T_7.18, 9;
    %load/vec4 v0x56188393e930_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.18;
    %jmp/1 T_7.17, 9;
    %load/vec4 v0x56188393c560_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %flag_or 9, 4;
T_7.17;
    %flag_get/vec4 9;
    %jmp/1 T_7.16, 9;
    %load/vec4 v0x56188393c560_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_7.16;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0x56188393dca0_0;
    %assign/vec4 v0x56188393c390_0, 0;
T_7.14 ;
    %load/vec4 v0x56188393e630_0;
    %assign/vec4 v0x56188393ede0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56188393f390;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56188393fd10_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x56188393fd10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x56188393fd10_0;
    %store/vec4a v0x56188393fdd0, 4, 0;
    %load/vec4 v0x56188393fd10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56188393fd10_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 10 25 "$readmemh", P_0x5618838bd7a0, v0x56188393fdd0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x56188393f390;
T_9 ;
    %wait E_0x56188393afa0;
    %load/vec4 v0x56188393ff60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x56188393fba0_0;
    %load/vec4 v0x56188393f9c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56188393fdd0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56188391ac80;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618839407c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561883940860_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x56188391ac80;
T_11 ;
    %delay 1000, 0;
    %load/vec4 v0x5618839407c0_0;
    %inv;
    %store/vec4 v0x5618839407c0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56188391ac80;
T_12 ;
    %vpi_call 2 24 "$dumpfile", "saida.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56188391ac80 {0 0 0};
    %vpi_call 2 27 "$readmemh", "teste.txt", v0x561883940a00 {0 0 0};
    %vpi_call 2 29 "$display", "Programa executado:" {0 0 0};
    %vpi_call 2 30 "$display", "%s", &A<v0x561883940a00, 0> {0 0 0};
    %vpi_call 2 31 "$display", "%s", &A<v0x561883940a00, 1> {0 0 0};
    %vpi_call 2 32 "$display", "%s", &A<v0x561883940a00, 2> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561883940a00, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561883940940_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561883940ac0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561883940ac0_0, 0, 1;
T_12.0 ;
    %load/vec4 v0x56188393fc40_0;
    %cmpi/ne 4294967295, 4294967295, 32;
    %flag_get/vec4 6;
    %jmp/0 T_12.2, 6;
    %load/vec4 v0x561883940860_0;
    %pad/u 32;
    %cmpi/u 50, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz T_12.1, 8;
    %load/vec4 v0x561883940860_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x561883940860_0, 0;
    %delay 2000, 0;
    %jmp T_12.0;
T_12.1 ;
    %delay 2000, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56188393fdd0, 4;
    %load/vec4 v0x561883940940_0;
    %cmp/ne;
    %jmp/0xz  T_12.3, 6;
    %vpi_call 2 49 "$display", "=== ERRO: Esperado %h na mem\303\263ria, obtido %h", v0x561883940940_0, &A<v0x56188393fdd0, 4> {0 0 0};
    %jmp T_12.4;
T_12.3 ;
    %vpi_call 2 51 "$display", "=== OK: Obtido %h na mem\303\263ria", &A<v0x56188393fdd0, 4> {0 0 0};
T_12.4 ;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "core_top.v";
    "core.v";
    "ALU_Control.v";
    "alu.v";
    "control_unit.v";
    "immediate_generator.v";
    "registers.v";
    "memory.v";
