{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600911631394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600911631395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 23 19:40:31 2020 " "Processing started: Wed Sep 23 19:40:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600911631395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911631395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911631395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600911631763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600911631763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt hartnett/documents/fpga-design/project1/source/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt hartnett/documents/fpga-design/project1/source/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../Source/tb.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911637362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911637362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt hartnett/documents/fpga-design/project1/source/vtc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt hartnett/documents/fpga-design/project1/source/vtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 VTC " "Found entity 1: VTC" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911637364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911637364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt hartnett/documents/fpga-design/project1/source/pg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt hartnett/documents/fpga-design/project1/source/pg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PG " "Found entity 1: PG" {  } { { "../Source/PG.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/PG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911637365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911637365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt hartnett/documents/fpga-design/project1/source/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt hartnett/documents/fpga-design/project1/source/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../Source/clock.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911637367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911637367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt hartnett/documents/fpga-design/project1/source/project1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt hartnett/documents/fpga-design/project1/source/project1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project1 " "Found entity 1: Project1" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911637369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911637369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "video_pll.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Quartus/video_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911637370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911637370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll/video_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file video_pll/video_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_0002 " "Found entity 1: video_pll_0002" {  } { { "video_pll/video_pll_0002.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Quartus/video_pll/video_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911637372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911637372 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "hSync VTC.v(21) " "Verilog HDL Procedural Assignment error at VTC.v(21): object \"hSync\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1600911637372 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "video_active VTC.v(22) " "Verilog HDL Procedural Assignment error at VTC.v(22): object \"video_active\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1600911637372 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "hSync VTC.v(33) " "Verilog HDL Procedural Assignment error at VTC.v(33): object \"hSync\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 33 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1600911637372 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "hSync VTC.v(38) " "Verilog HDL Procedural Assignment error at VTC.v(38): object \"hSync\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1600911637372 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "hSync VTC.v(42) " "Verilog HDL Procedural Assignment error at VTC.v(42): object \"hSync\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1600911637372 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "video_active VTC.v(47) " "Verilog HDL Procedural Assignment error at VTC.v(47): object \"video_active\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1600911637372 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "video_active VTC.v(51) " "Verilog HDL Procedural Assignment error at VTC.v(51): object \"video_active\" on left-hand side of assignment must have a variable data type" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 51 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1600911637372 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600911637472 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 23 19:40:37 2020 " "Processing ended: Wed Sep 23 19:40:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600911637472 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600911637472 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600911637472 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911637472 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911638060 ""}
