EDA Netlist Writer report for UNIT_FINAL
Wed Feb 21 10:45:49 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Wed Feb 21 10:45:49 2024 ;
; Revision Name             ; UNIT_FINAL                            ;
; Top-level Entity Name     ; UNIT_FINAL                            ;
; Family                    ; MAX II                                ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                    ;
+---------------------------------------------------------------------------------------------------+--------------------+
; Option                                                                                            ; Setting            ;
+---------------------------------------------------------------------------------------------------+--------------------+
; Tool Name                                                                                         ; ModelSim (Verilog) ;
; Generate netlist for functional simulation only                                                   ; Off                ;
; Time scale                                                                                        ; 1 ns               ;
; Truncate long hierarchy paths                                                                     ; Off                ;
; Map illegal HDL characters                                                                        ; Off                ;
; Flatten buses into individual nodes                                                               ; Off                ;
; Maintain hierarchy                                                                                ; Off                ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                ;
; Enable glitch filtering                                                                           ; Off                ;
; Do not write top level VHDL entity                                                                ; Off                ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                ;
; Architecture name in VHDL output netlist                                                          ; structure          ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                ;
+---------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                 ;
+------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                            ;
+------------------------------------------------------------------------------------------------------------+
; D:/temp/ZhiYuan_ING/testcode/GR202300909PCB_TEST/GR202300909TEST_code/simulation/modelsim/UNIT_FINAL.vo    ;
; D:/temp/ZhiYuan_ING/testcode/GR202300909PCB_TEST/GR202300909TEST_code/simulation/modelsim/UNIT_FINAL_v.sdo ;
+------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Feb 21 10:45:49 2024
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off UNIT_FINAL -c UNIT_FINAL
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info (204018): Generated files "UNIT_FINAL.vo" and "UNIT_FINAL_v.sdo" in directory "D:/temp/ZhiYuan_ING/testcode/GR202300909PCB_TEST/GR202300909TEST_code/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4530 megabytes
    Info: Processing ended: Wed Feb 21 10:45:49 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


