|Project2
CLOCK_50 => CLOCK_50.IN6
CLOCK_27 => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => reset.IN3
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> AllFilters:filters.AUD_BCLK
AUD_BCLK <> Audio_Controller:Audio_Controller.AUD_BCLK
AUD_ADCLRCK <> AllFilters:filters.AUD_ADCLRCK
AUD_ADCLRCK <> loop:l0.aud_clk
AUD_ADCLRCK <> Audio_Controller:Audio_Controller.AUD_ADCLRCK
AUD_DACLRCK <> AllFilters:filters.AUD_DACLRCK
AUD_DACLRCK <> Audio_Controller:Audio_Controller.AUD_DACLRCK
I2C_SDAT <> avconf:avc.I2C_SDAT
AUD_XCK <= Audio_Controller:Audio_Controller.AUD_XCK
AUD_DACDAT <= Audio_Controller:Audio_Controller.AUD_DACDAT
HEX0[0] <= hex_display:h1.port1
HEX0[1] <= hex_display:h1.port1
HEX0[2] <= hex_display:h1.port1
HEX0[3] <= hex_display:h1.port1
HEX0[4] <= hex_display:h1.port1
HEX0[5] <= hex_display:h1.port1
HEX0[6] <= hex_display:h1.port1
HEX1[0] <= hex_display:h2.port1
HEX1[1] <= hex_display:h2.port1
HEX1[2] <= hex_display:h2.port1
HEX1[3] <= hex_display:h2.port1
HEX1[4] <= hex_display:h2.port1
HEX1[5] <= hex_display:h2.port1
HEX1[6] <= hex_display:h2.port1
HEX2[0] <= hex_display:h3.port1
HEX2[1] <= hex_display:h3.port1
HEX2[2] <= hex_display:h3.port1
HEX2[3] <= hex_display:h3.port1
HEX2[4] <= hex_display:h3.port1
HEX2[5] <= hex_display:h3.port1
HEX2[6] <= hex_display:h3.port1
HEX3[0] <= hex_display:h4.port1
HEX3[1] <= hex_display:h4.port1
HEX3[2] <= hex_display:h4.port1
HEX3[3] <= hex_display:h4.port1
HEX3[4] <= hex_display:h4.port1
HEX3[5] <= hex_display:h4.port1
HEX3[6] <= hex_display:h4.port1
HEX4[0] <= hex_display:h5.port1
HEX4[1] <= hex_display:h5.port1
HEX4[2] <= hex_display:h5.port1
HEX4[3] <= hex_display:h5.port1
HEX4[4] <= hex_display:h5.port1
HEX4[5] <= hex_display:h5.port1
HEX4[6] <= hex_display:h5.port1
HEX5[0] <= hex_display:h6.port1
HEX5[1] <= hex_display:h6.port1
HEX5[2] <= hex_display:h6.port1
HEX5[3] <= hex_display:h6.port1
HEX5[4] <= hex_display:h6.port1
HEX5[5] <= hex_display:h6.port1
HEX5[6] <= hex_display:h6.port1
HEX6[0] <= hex_display:h0.port1
HEX6[1] <= hex_display:h0.port1
HEX6[2] <= hex_display:h0.port1
HEX6[3] <= hex_display:h0.port1
HEX6[4] <= hex_display:h0.port1
HEX6[5] <= hex_display:h0.port1
HEX6[6] <= hex_display:h0.port1
HEX7[0] <= hex_display:h7.port1
HEX7[1] <= hex_display:h7.port1
HEX7[2] <= hex_display:h7.port1
HEX7[3] <= hex_display:h7.port1
HEX7[4] <= hex_display:h7.port1
HEX7[5] <= hex_display:h7.port1
HEX7[6] <= hex_display:h7.port1
I2C_SCLK <= avconf:avc.I2C_SCLK
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => ~NO_FANOUT~
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => ~NO_FANOUT~
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => SW[16].IN1
SW[17] => play.IN1
LEDR[0] <= Audio_Controller:Audio_Controller.AUD_XCK
LEDR[1] <= reset.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= play.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= loop:l0.write_en
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
DRAM_CLK <= CLOCK_50.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= system:u0.sdram_wire_cke
DRAM_ADDR[0] <= system:u0.sdram_wire_addr
DRAM_ADDR[1] <= system:u0.sdram_wire_addr
DRAM_ADDR[2] <= system:u0.sdram_wire_addr
DRAM_ADDR[3] <= system:u0.sdram_wire_addr
DRAM_ADDR[4] <= system:u0.sdram_wire_addr
DRAM_ADDR[5] <= system:u0.sdram_wire_addr
DRAM_ADDR[6] <= system:u0.sdram_wire_addr
DRAM_ADDR[7] <= system:u0.sdram_wire_addr
DRAM_ADDR[8] <= system:u0.sdram_wire_addr
DRAM_ADDR[9] <= system:u0.sdram_wire_addr
DRAM_ADDR[10] <= system:u0.sdram_wire_addr
DRAM_ADDR[11] <= system:u0.sdram_wire_addr
DRAM_ADDR[12] <= system:u0.sdram_wire_addr
DRAM_BA[0] <= system:u0.sdram_wire_ba
DRAM_BA[1] <= system:u0.sdram_wire_ba
DRAM_CS_N <= system:u0.sdram_wire_cs_n
DRAM_CAS_N <= system:u0.sdram_wire_cas_n
DRAM_RAS_N <= system:u0.sdram_wire_ras_n
DRAM_WE_N <= system:u0.sdram_wire_we_n
DRAM_DQ[0] <> system:u0.sdram_wire_dq
DRAM_DQ[1] <> system:u0.sdram_wire_dq
DRAM_DQ[2] <> system:u0.sdram_wire_dq
DRAM_DQ[3] <> system:u0.sdram_wire_dq
DRAM_DQ[4] <> system:u0.sdram_wire_dq
DRAM_DQ[5] <> system:u0.sdram_wire_dq
DRAM_DQ[6] <> system:u0.sdram_wire_dq
DRAM_DQ[7] <> system:u0.sdram_wire_dq
DRAM_DQ[8] <> system:u0.sdram_wire_dq
DRAM_DQ[9] <> system:u0.sdram_wire_dq
DRAM_DQ[10] <> system:u0.sdram_wire_dq
DRAM_DQ[11] <> system:u0.sdram_wire_dq
DRAM_DQ[12] <> system:u0.sdram_wire_dq
DRAM_DQ[13] <> system:u0.sdram_wire_dq
DRAM_DQ[14] <> system:u0.sdram_wire_dq
DRAM_DQ[15] <> system:u0.sdram_wire_dq
DRAM_DQ[16] <> system:u0.sdram_wire_dq
DRAM_DQ[17] <> system:u0.sdram_wire_dq
DRAM_DQ[18] <> system:u0.sdram_wire_dq
DRAM_DQ[19] <> system:u0.sdram_wire_dq
DRAM_DQ[20] <> system:u0.sdram_wire_dq
DRAM_DQ[21] <> system:u0.sdram_wire_dq
DRAM_DQ[22] <> system:u0.sdram_wire_dq
DRAM_DQ[23] <> system:u0.sdram_wire_dq
DRAM_DQ[24] <> system:u0.sdram_wire_dq
DRAM_DQ[25] <> system:u0.sdram_wire_dq
DRAM_DQ[26] <> system:u0.sdram_wire_dq
DRAM_DQ[27] <> system:u0.sdram_wire_dq
DRAM_DQ[28] <> system:u0.sdram_wire_dq
DRAM_DQ[29] <> system:u0.sdram_wire_dq
DRAM_DQ[30] <> system:u0.sdram_wire_dq
DRAM_DQ[31] <> system:u0.sdram_wire_dq
DRAM_DQM[0] <= system:u0.sdram_wire_dqm
DRAM_DQM[1] <= system:u0.sdram_wire_dqm
DRAM_DQM[2] <= system:u0.sdram_wire_dqm
DRAM_DQM[3] <= system:u0.sdram_wire_dqm


|Project2|hex_display:h7
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|Project2|hex_display:h0
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|Project2|hex_display:h6
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|Project2|hex_display:h5
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|Project2|hex_display:h4
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|Project2|hex_display:h3
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|Project2|hex_display:h2
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|Project2|hex_display:h1
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>


|Project2|AllFilters:filters
left_channel_audio_in[0] => left_channel_audio_in[0].IN3
left_channel_audio_in[1] => left_channel_audio_in[1].IN3
left_channel_audio_in[2] => left_channel_audio_in[2].IN3
left_channel_audio_in[3] => left_channel_audio_in[3].IN3
left_channel_audio_in[4] => left_channel_audio_in[4].IN3
left_channel_audio_in[5] => left_channel_audio_in[5].IN3
left_channel_audio_in[6] => left_channel_audio_in[6].IN3
left_channel_audio_in[7] => left_channel_audio_in[7].IN3
left_channel_audio_in[8] => left_channel_audio_in[8].IN3
left_channel_audio_in[9] => left_channel_audio_in[9].IN3
left_channel_audio_in[10] => left_channel_audio_in[10].IN3
left_channel_audio_in[11] => left_channel_audio_in[11].IN3
left_channel_audio_in[12] => left_channel_audio_in[12].IN3
left_channel_audio_in[13] => left_channel_audio_in[13].IN3
left_channel_audio_in[14] => left_channel_audio_in[14].IN3
left_channel_audio_in[15] => left_channel_audio_in[15].IN3
left_channel_audio_in[16] => left_channel_audio_in[16].IN3
left_channel_audio_in[17] => left_channel_audio_in[17].IN3
left_channel_audio_in[18] => left_channel_audio_in[18].IN3
left_channel_audio_in[19] => left_channel_audio_in[19].IN3
left_channel_audio_in[20] => left_channel_audio_in[20].IN3
left_channel_audio_in[21] => left_channel_audio_in[21].IN3
left_channel_audio_in[22] => left_channel_audio_in[22].IN3
left_channel_audio_in[23] => left_channel_audio_in[23].IN3
left_channel_audio_in[24] => left_channel_audio_in[24].IN3
left_channel_audio_in[25] => left_channel_audio_in[25].IN3
left_channel_audio_in[26] => left_channel_audio_in[26].IN3
left_channel_audio_in[27] => left_channel_audio_in[27].IN3
left_channel_audio_in[28] => left_channel_audio_in[28].IN3
left_channel_audio_in[29] => left_channel_audio_in[29].IN3
left_channel_audio_in[30] => left_channel_audio_in[30].IN3
left_channel_audio_in[31] => left_channel_audio_in[31].IN3
right_channel_audio_in[0] => right_channel_audio_in[0].IN3
right_channel_audio_in[1] => right_channel_audio_in[1].IN3
right_channel_audio_in[2] => right_channel_audio_in[2].IN3
right_channel_audio_in[3] => right_channel_audio_in[3].IN3
right_channel_audio_in[4] => right_channel_audio_in[4].IN3
right_channel_audio_in[5] => right_channel_audio_in[5].IN3
right_channel_audio_in[6] => right_channel_audio_in[6].IN3
right_channel_audio_in[7] => right_channel_audio_in[7].IN3
right_channel_audio_in[8] => right_channel_audio_in[8].IN3
right_channel_audio_in[9] => right_channel_audio_in[9].IN3
right_channel_audio_in[10] => right_channel_audio_in[10].IN3
right_channel_audio_in[11] => right_channel_audio_in[11].IN3
right_channel_audio_in[12] => right_channel_audio_in[12].IN3
right_channel_audio_in[13] => right_channel_audio_in[13].IN3
right_channel_audio_in[14] => right_channel_audio_in[14].IN3
right_channel_audio_in[15] => right_channel_audio_in[15].IN3
right_channel_audio_in[16] => right_channel_audio_in[16].IN3
right_channel_audio_in[17] => right_channel_audio_in[17].IN3
right_channel_audio_in[18] => right_channel_audio_in[18].IN3
right_channel_audio_in[19] => right_channel_audio_in[19].IN3
right_channel_audio_in[20] => right_channel_audio_in[20].IN3
right_channel_audio_in[21] => right_channel_audio_in[21].IN3
right_channel_audio_in[22] => right_channel_audio_in[22].IN3
right_channel_audio_in[23] => right_channel_audio_in[23].IN3
right_channel_audio_in[24] => right_channel_audio_in[24].IN3
right_channel_audio_in[25] => right_channel_audio_in[25].IN3
right_channel_audio_in[26] => right_channel_audio_in[26].IN3
right_channel_audio_in[27] => right_channel_audio_in[27].IN3
right_channel_audio_in[28] => right_channel_audio_in[28].IN3
right_channel_audio_in[29] => right_channel_audio_in[29].IN3
right_channel_audio_in[30] => right_channel_audio_in[30].IN3
right_channel_audio_in[31] => right_channel_audio_in[31].IN3
filter_choice[0] => Mux0.IN3
filter_choice[0] => Mux1.IN3
filter_choice[0] => Mux2.IN3
filter_choice[0] => Mux3.IN3
filter_choice[0] => Mux4.IN3
filter_choice[0] => Mux5.IN3
filter_choice[0] => Mux6.IN3
filter_choice[0] => Mux7.IN3
filter_choice[0] => Mux8.IN3
filter_choice[0] => Mux9.IN3
filter_choice[0] => Mux10.IN3
filter_choice[0] => Mux11.IN3
filter_choice[0] => Mux12.IN3
filter_choice[0] => Mux13.IN3
filter_choice[0] => Mux14.IN3
filter_choice[0] => Mux15.IN3
filter_choice[0] => Mux16.IN3
filter_choice[0] => Mux17.IN3
filter_choice[0] => Mux18.IN3
filter_choice[0] => Mux19.IN3
filter_choice[0] => Mux20.IN3
filter_choice[0] => Mux21.IN3
filter_choice[0] => Mux22.IN3
filter_choice[0] => Mux23.IN3
filter_choice[0] => Mux24.IN3
filter_choice[0] => Mux25.IN3
filter_choice[0] => Mux26.IN3
filter_choice[0] => Mux27.IN3
filter_choice[0] => Mux28.IN3
filter_choice[0] => Mux29.IN3
filter_choice[0] => Mux30.IN3
filter_choice[0] => Mux31.IN3
filter_choice[0] => Mux32.IN2
filter_choice[0] => Mux33.IN2
filter_choice[0] => Mux34.IN2
filter_choice[0] => Mux35.IN2
filter_choice[0] => Mux36.IN2
filter_choice[0] => Mux37.IN2
filter_choice[0] => Mux38.IN2
filter_choice[0] => Mux39.IN2
filter_choice[0] => Mux40.IN2
filter_choice[0] => Mux41.IN2
filter_choice[0] => Mux42.IN2
filter_choice[0] => Mux43.IN2
filter_choice[0] => Mux44.IN2
filter_choice[0] => Mux45.IN2
filter_choice[0] => Mux46.IN2
filter_choice[0] => Mux47.IN2
filter_choice[0] => Mux48.IN2
filter_choice[0] => Mux49.IN2
filter_choice[0] => Mux50.IN2
filter_choice[0] => Mux51.IN2
filter_choice[0] => Mux52.IN2
filter_choice[0] => Mux53.IN2
filter_choice[0] => Mux54.IN2
filter_choice[0] => Mux55.IN2
filter_choice[0] => Mux56.IN2
filter_choice[0] => Mux57.IN2
filter_choice[0] => Mux58.IN2
filter_choice[0] => Mux59.IN2
filter_choice[0] => Mux60.IN2
filter_choice[0] => Mux61.IN2
filter_choice[0] => Mux62.IN2
filter_choice[0] => Mux63.IN2
filter_choice[0] => choice_display[0].DATAIN
filter_choice[1] => Mux0.IN2
filter_choice[1] => Mux1.IN2
filter_choice[1] => Mux2.IN2
filter_choice[1] => Mux3.IN2
filter_choice[1] => Mux4.IN2
filter_choice[1] => Mux5.IN2
filter_choice[1] => Mux6.IN2
filter_choice[1] => Mux7.IN2
filter_choice[1] => Mux8.IN2
filter_choice[1] => Mux9.IN2
filter_choice[1] => Mux10.IN2
filter_choice[1] => Mux11.IN2
filter_choice[1] => Mux12.IN2
filter_choice[1] => Mux13.IN2
filter_choice[1] => Mux14.IN2
filter_choice[1] => Mux15.IN2
filter_choice[1] => Mux16.IN2
filter_choice[1] => Mux17.IN2
filter_choice[1] => Mux18.IN2
filter_choice[1] => Mux19.IN2
filter_choice[1] => Mux20.IN2
filter_choice[1] => Mux21.IN2
filter_choice[1] => Mux22.IN2
filter_choice[1] => Mux23.IN2
filter_choice[1] => Mux24.IN2
filter_choice[1] => Mux25.IN2
filter_choice[1] => Mux26.IN2
filter_choice[1] => Mux27.IN2
filter_choice[1] => Mux28.IN2
filter_choice[1] => Mux29.IN2
filter_choice[1] => Mux30.IN2
filter_choice[1] => Mux31.IN2
filter_choice[1] => Mux32.IN1
filter_choice[1] => Mux33.IN1
filter_choice[1] => Mux34.IN1
filter_choice[1] => Mux35.IN1
filter_choice[1] => Mux36.IN1
filter_choice[1] => Mux37.IN1
filter_choice[1] => Mux38.IN1
filter_choice[1] => Mux39.IN1
filter_choice[1] => Mux40.IN1
filter_choice[1] => Mux41.IN1
filter_choice[1] => Mux42.IN1
filter_choice[1] => Mux43.IN1
filter_choice[1] => Mux44.IN1
filter_choice[1] => Mux45.IN1
filter_choice[1] => Mux46.IN1
filter_choice[1] => Mux47.IN1
filter_choice[1] => Mux48.IN1
filter_choice[1] => Mux49.IN1
filter_choice[1] => Mux50.IN1
filter_choice[1] => Mux51.IN1
filter_choice[1] => Mux52.IN1
filter_choice[1] => Mux53.IN1
filter_choice[1] => Mux54.IN1
filter_choice[1] => Mux55.IN1
filter_choice[1] => Mux56.IN1
filter_choice[1] => Mux57.IN1
filter_choice[1] => Mux58.IN1
filter_choice[1] => Mux59.IN1
filter_choice[1] => Mux60.IN1
filter_choice[1] => Mux61.IN1
filter_choice[1] => Mux62.IN1
filter_choice[1] => Mux63.IN1
filter_choice[1] => choice_display[1].DATAIN
reset => reset.IN3
AUD_BCLK <> LowPassFilter:lowpass.AUD_BCLK
AUD_BCLK <> HighPassFilter:highpass.AUD_BCLK
AUD_BCLK <> BandPassFilter:bandpass.AUD_BCLK
AUD_ADCLRCK <> <UNC>
AUD_DACLRCK <> LowPassFilter:lowpass.AUD_DACLRCK
AUD_DACLRCK <> HighPassFilter:highpass.AUD_DACLRCK
AUD_DACLRCK <> BandPassFilter:bandpass.AUD_DACLRCK
left_channel_audio_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
choice_display[0] <= filter_choice[0].DB_MAX_OUTPUT_PORT_TYPE
choice_display[1] <= filter_choice[1].DB_MAX_OUTPUT_PORT_TYPE


|Project2|AllFilters:filters|LowPassFilter:lowpass
left_channel_audio_in[0] => Add0.IN64
left_channel_audio_in[1] => Add0.IN63
left_channel_audio_in[2] => Add0.IN62
left_channel_audio_in[3] => Add0.IN61
left_channel_audio_in[4] => Add0.IN60
left_channel_audio_in[5] => Add0.IN59
left_channel_audio_in[6] => Add0.IN58
left_channel_audio_in[7] => Add0.IN57
left_channel_audio_in[8] => Add0.IN56
left_channel_audio_in[9] => Add0.IN55
left_channel_audio_in[10] => Add0.IN54
left_channel_audio_in[11] => Add0.IN53
left_channel_audio_in[12] => Add0.IN52
left_channel_audio_in[13] => Add0.IN51
left_channel_audio_in[14] => Add0.IN50
left_channel_audio_in[15] => Add0.IN49
left_channel_audio_in[16] => Add0.IN48
left_channel_audio_in[17] => Add0.IN47
left_channel_audio_in[18] => Add0.IN46
left_channel_audio_in[19] => Add0.IN45
left_channel_audio_in[20] => Add0.IN44
left_channel_audio_in[21] => Add0.IN43
left_channel_audio_in[22] => Add0.IN42
left_channel_audio_in[23] => Add0.IN41
left_channel_audio_in[24] => Add0.IN40
left_channel_audio_in[25] => Add0.IN39
left_channel_audio_in[26] => Add0.IN38
left_channel_audio_in[27] => Add0.IN37
left_channel_audio_in[28] => Add0.IN36
left_channel_audio_in[29] => Add0.IN35
left_channel_audio_in[30] => Add0.IN34
left_channel_audio_in[31] => Add0.IN33
right_channel_audio_in[0] => Add2.IN64
right_channel_audio_in[1] => Add2.IN63
right_channel_audio_in[2] => Add2.IN62
right_channel_audio_in[3] => Add2.IN61
right_channel_audio_in[4] => Add2.IN60
right_channel_audio_in[5] => Add2.IN59
right_channel_audio_in[6] => Add2.IN58
right_channel_audio_in[7] => Add2.IN57
right_channel_audio_in[8] => Add2.IN56
right_channel_audio_in[9] => Add2.IN55
right_channel_audio_in[10] => Add2.IN54
right_channel_audio_in[11] => Add2.IN53
right_channel_audio_in[12] => Add2.IN52
right_channel_audio_in[13] => Add2.IN51
right_channel_audio_in[14] => Add2.IN50
right_channel_audio_in[15] => Add2.IN49
right_channel_audio_in[16] => Add2.IN48
right_channel_audio_in[17] => Add2.IN47
right_channel_audio_in[18] => Add2.IN46
right_channel_audio_in[19] => Add2.IN45
right_channel_audio_in[20] => Add2.IN44
right_channel_audio_in[21] => Add2.IN43
right_channel_audio_in[22] => Add2.IN42
right_channel_audio_in[23] => Add2.IN41
right_channel_audio_in[24] => Add2.IN40
right_channel_audio_in[25] => Add2.IN39
right_channel_audio_in[26] => Add2.IN38
right_channel_audio_in[27] => Add2.IN37
right_channel_audio_in[28] => Add2.IN36
right_channel_audio_in[29] => Add2.IN35
right_channel_audio_in[30] => Add2.IN34
right_channel_audio_in[31] => Add2.IN33
reset => previous_right_channel_audio_out[0].ACLR
reset => previous_right_channel_audio_out[1].ACLR
reset => previous_right_channel_audio_out[2].ACLR
reset => previous_right_channel_audio_out[3].ACLR
reset => previous_right_channel_audio_out[4].ACLR
reset => previous_right_channel_audio_out[5].ACLR
reset => previous_right_channel_audio_out[6].ACLR
reset => previous_right_channel_audio_out[7].ACLR
reset => previous_right_channel_audio_out[8].ACLR
reset => previous_right_channel_audio_out[9].ACLR
reset => previous_right_channel_audio_out[10].ACLR
reset => previous_right_channel_audio_out[11].ACLR
reset => previous_right_channel_audio_out[12].ACLR
reset => previous_right_channel_audio_out[13].ACLR
reset => previous_right_channel_audio_out[14].ACLR
reset => previous_right_channel_audio_out[15].ACLR
reset => previous_right_channel_audio_out[16].ACLR
reset => previous_right_channel_audio_out[17].ACLR
reset => previous_right_channel_audio_out[18].ACLR
reset => previous_right_channel_audio_out[19].ACLR
reset => previous_right_channel_audio_out[20].ACLR
reset => previous_right_channel_audio_out[21].ACLR
reset => previous_right_channel_audio_out[22].ACLR
reset => previous_right_channel_audio_out[23].ACLR
reset => previous_right_channel_audio_out[24].ACLR
reset => previous_right_channel_audio_out[25].ACLR
reset => previous_right_channel_audio_out[26].ACLR
reset => previous_right_channel_audio_out[27].ACLR
reset => previous_right_channel_audio_out[28].ACLR
reset => previous_right_channel_audio_out[29].ACLR
reset => previous_right_channel_audio_out[30].ACLR
reset => previous_right_channel_audio_out[31].ACLR
reset => previous_left_channel_audio_out[0].ACLR
reset => previous_left_channel_audio_out[1].ACLR
reset => previous_left_channel_audio_out[2].ACLR
reset => previous_left_channel_audio_out[3].ACLR
reset => previous_left_channel_audio_out[4].ACLR
reset => previous_left_channel_audio_out[5].ACLR
reset => previous_left_channel_audio_out[6].ACLR
reset => previous_left_channel_audio_out[7].ACLR
reset => previous_left_channel_audio_out[8].ACLR
reset => previous_left_channel_audio_out[9].ACLR
reset => previous_left_channel_audio_out[10].ACLR
reset => previous_left_channel_audio_out[11].ACLR
reset => previous_left_channel_audio_out[12].ACLR
reset => previous_left_channel_audio_out[13].ACLR
reset => previous_left_channel_audio_out[14].ACLR
reset => previous_left_channel_audio_out[15].ACLR
reset => previous_left_channel_audio_out[16].ACLR
reset => previous_left_channel_audio_out[17].ACLR
reset => previous_left_channel_audio_out[18].ACLR
reset => previous_left_channel_audio_out[19].ACLR
reset => previous_left_channel_audio_out[20].ACLR
reset => previous_left_channel_audio_out[21].ACLR
reset => previous_left_channel_audio_out[22].ACLR
reset => previous_left_channel_audio_out[23].ACLR
reset => previous_left_channel_audio_out[24].ACLR
reset => previous_left_channel_audio_out[25].ACLR
reset => previous_left_channel_audio_out[26].ACLR
reset => previous_left_channel_audio_out[27].ACLR
reset => previous_left_channel_audio_out[28].ACLR
reset => previous_left_channel_audio_out[29].ACLR
reset => previous_left_channel_audio_out[30].ACLR
reset => previous_left_channel_audio_out[31].ACLR
AUD_BCLK => previous_right_channel_audio_out[0].CLK
AUD_BCLK => previous_right_channel_audio_out[1].CLK
AUD_BCLK => previous_right_channel_audio_out[2].CLK
AUD_BCLK => previous_right_channel_audio_out[3].CLK
AUD_BCLK => previous_right_channel_audio_out[4].CLK
AUD_BCLK => previous_right_channel_audio_out[5].CLK
AUD_BCLK => previous_right_channel_audio_out[6].CLK
AUD_BCLK => previous_right_channel_audio_out[7].CLK
AUD_BCLK => previous_right_channel_audio_out[8].CLK
AUD_BCLK => previous_right_channel_audio_out[9].CLK
AUD_BCLK => previous_right_channel_audio_out[10].CLK
AUD_BCLK => previous_right_channel_audio_out[11].CLK
AUD_BCLK => previous_right_channel_audio_out[12].CLK
AUD_BCLK => previous_right_channel_audio_out[13].CLK
AUD_BCLK => previous_right_channel_audio_out[14].CLK
AUD_BCLK => previous_right_channel_audio_out[15].CLK
AUD_BCLK => previous_right_channel_audio_out[16].CLK
AUD_BCLK => previous_right_channel_audio_out[17].CLK
AUD_BCLK => previous_right_channel_audio_out[18].CLK
AUD_BCLK => previous_right_channel_audio_out[19].CLK
AUD_BCLK => previous_right_channel_audio_out[20].CLK
AUD_BCLK => previous_right_channel_audio_out[21].CLK
AUD_BCLK => previous_right_channel_audio_out[22].CLK
AUD_BCLK => previous_right_channel_audio_out[23].CLK
AUD_BCLK => previous_right_channel_audio_out[24].CLK
AUD_BCLK => previous_right_channel_audio_out[25].CLK
AUD_BCLK => previous_right_channel_audio_out[26].CLK
AUD_BCLK => previous_right_channel_audio_out[27].CLK
AUD_BCLK => previous_right_channel_audio_out[28].CLK
AUD_BCLK => previous_right_channel_audio_out[29].CLK
AUD_BCLK => previous_right_channel_audio_out[30].CLK
AUD_BCLK => previous_right_channel_audio_out[31].CLK
AUD_BCLK => previous_left_channel_audio_out[0].CLK
AUD_BCLK => previous_left_channel_audio_out[1].CLK
AUD_BCLK => previous_left_channel_audio_out[2].CLK
AUD_BCLK => previous_left_channel_audio_out[3].CLK
AUD_BCLK => previous_left_channel_audio_out[4].CLK
AUD_BCLK => previous_left_channel_audio_out[5].CLK
AUD_BCLK => previous_left_channel_audio_out[6].CLK
AUD_BCLK => previous_left_channel_audio_out[7].CLK
AUD_BCLK => previous_left_channel_audio_out[8].CLK
AUD_BCLK => previous_left_channel_audio_out[9].CLK
AUD_BCLK => previous_left_channel_audio_out[10].CLK
AUD_BCLK => previous_left_channel_audio_out[11].CLK
AUD_BCLK => previous_left_channel_audio_out[12].CLK
AUD_BCLK => previous_left_channel_audio_out[13].CLK
AUD_BCLK => previous_left_channel_audio_out[14].CLK
AUD_BCLK => previous_left_channel_audio_out[15].CLK
AUD_BCLK => previous_left_channel_audio_out[16].CLK
AUD_BCLK => previous_left_channel_audio_out[17].CLK
AUD_BCLK => previous_left_channel_audio_out[18].CLK
AUD_BCLK => previous_left_channel_audio_out[19].CLK
AUD_BCLK => previous_left_channel_audio_out[20].CLK
AUD_BCLK => previous_left_channel_audio_out[21].CLK
AUD_BCLK => previous_left_channel_audio_out[22].CLK
AUD_BCLK => previous_left_channel_audio_out[23].CLK
AUD_BCLK => previous_left_channel_audio_out[24].CLK
AUD_BCLK => previous_left_channel_audio_out[25].CLK
AUD_BCLK => previous_left_channel_audio_out[26].CLK
AUD_BCLK => previous_left_channel_audio_out[27].CLK
AUD_BCLK => previous_left_channel_audio_out[28].CLK
AUD_BCLK => previous_left_channel_audio_out[29].CLK
AUD_BCLK => previous_left_channel_audio_out[30].CLK
AUD_BCLK => previous_left_channel_audio_out[31].CLK
AUD_DACLRCK => previous_right_channel_audio_out[0].ENA
AUD_DACLRCK => previous_left_channel_audio_out[31].ENA
AUD_DACLRCK => previous_left_channel_audio_out[30].ENA
AUD_DACLRCK => previous_left_channel_audio_out[29].ENA
AUD_DACLRCK => previous_left_channel_audio_out[28].ENA
AUD_DACLRCK => previous_left_channel_audio_out[27].ENA
AUD_DACLRCK => previous_left_channel_audio_out[26].ENA
AUD_DACLRCK => previous_left_channel_audio_out[25].ENA
AUD_DACLRCK => previous_left_channel_audio_out[24].ENA
AUD_DACLRCK => previous_left_channel_audio_out[23].ENA
AUD_DACLRCK => previous_left_channel_audio_out[22].ENA
AUD_DACLRCK => previous_left_channel_audio_out[21].ENA
AUD_DACLRCK => previous_left_channel_audio_out[20].ENA
AUD_DACLRCK => previous_left_channel_audio_out[19].ENA
AUD_DACLRCK => previous_left_channel_audio_out[18].ENA
AUD_DACLRCK => previous_left_channel_audio_out[17].ENA
AUD_DACLRCK => previous_left_channel_audio_out[16].ENA
AUD_DACLRCK => previous_left_channel_audio_out[15].ENA
AUD_DACLRCK => previous_left_channel_audio_out[14].ENA
AUD_DACLRCK => previous_left_channel_audio_out[13].ENA
AUD_DACLRCK => previous_left_channel_audio_out[12].ENA
AUD_DACLRCK => previous_left_channel_audio_out[11].ENA
AUD_DACLRCK => previous_left_channel_audio_out[10].ENA
AUD_DACLRCK => previous_left_channel_audio_out[9].ENA
AUD_DACLRCK => previous_left_channel_audio_out[8].ENA
AUD_DACLRCK => previous_left_channel_audio_out[7].ENA
AUD_DACLRCK => previous_left_channel_audio_out[6].ENA
AUD_DACLRCK => previous_left_channel_audio_out[5].ENA
AUD_DACLRCK => previous_left_channel_audio_out[4].ENA
AUD_DACLRCK => previous_left_channel_audio_out[3].ENA
AUD_DACLRCK => previous_left_channel_audio_out[2].ENA
AUD_DACLRCK => previous_left_channel_audio_out[1].ENA
AUD_DACLRCK => previous_left_channel_audio_out[0].ENA
AUD_DACLRCK => previous_right_channel_audio_out[31].ENA
AUD_DACLRCK => previous_right_channel_audio_out[30].ENA
AUD_DACLRCK => previous_right_channel_audio_out[29].ENA
AUD_DACLRCK => previous_right_channel_audio_out[28].ENA
AUD_DACLRCK => previous_right_channel_audio_out[27].ENA
AUD_DACLRCK => previous_right_channel_audio_out[26].ENA
AUD_DACLRCK => previous_right_channel_audio_out[25].ENA
AUD_DACLRCK => previous_right_channel_audio_out[24].ENA
AUD_DACLRCK => previous_right_channel_audio_out[23].ENA
AUD_DACLRCK => previous_right_channel_audio_out[22].ENA
AUD_DACLRCK => previous_right_channel_audio_out[21].ENA
AUD_DACLRCK => previous_right_channel_audio_out[20].ENA
AUD_DACLRCK => previous_right_channel_audio_out[19].ENA
AUD_DACLRCK => previous_right_channel_audio_out[18].ENA
AUD_DACLRCK => previous_right_channel_audio_out[17].ENA
AUD_DACLRCK => previous_right_channel_audio_out[16].ENA
AUD_DACLRCK => previous_right_channel_audio_out[15].ENA
AUD_DACLRCK => previous_right_channel_audio_out[14].ENA
AUD_DACLRCK => previous_right_channel_audio_out[13].ENA
AUD_DACLRCK => previous_right_channel_audio_out[12].ENA
AUD_DACLRCK => previous_right_channel_audio_out[11].ENA
AUD_DACLRCK => previous_right_channel_audio_out[10].ENA
AUD_DACLRCK => previous_right_channel_audio_out[9].ENA
AUD_DACLRCK => previous_right_channel_audio_out[8].ENA
AUD_DACLRCK => previous_right_channel_audio_out[7].ENA
AUD_DACLRCK => previous_right_channel_audio_out[6].ENA
AUD_DACLRCK => previous_right_channel_audio_out[5].ENA
AUD_DACLRCK => previous_right_channel_audio_out[4].ENA
AUD_DACLRCK => previous_right_channel_audio_out[3].ENA
AUD_DACLRCK => previous_right_channel_audio_out[2].ENA
AUD_DACLRCK => previous_right_channel_audio_out[1].ENA
alpha_prime[0] => Div0.IN63
alpha_prime[0] => Div1.IN63
alpha_prime[1] => Div0.IN62
alpha_prime[1] => Div1.IN62
alpha_prime[2] => Div0.IN61
alpha_prime[2] => Div1.IN61
alpha_prime[3] => Div0.IN60
alpha_prime[3] => Div1.IN60
alpha_prime[4] => Div0.IN59
alpha_prime[4] => Div1.IN59
alpha_prime[5] => Div0.IN58
alpha_prime[5] => Div1.IN58
alpha_prime[6] => Div0.IN57
alpha_prime[6] => Div1.IN57
alpha_prime[7] => Div0.IN56
alpha_prime[7] => Div1.IN56
alpha_prime[8] => Div0.IN55
alpha_prime[8] => Div1.IN55
alpha_prime[9] => Div0.IN54
alpha_prime[9] => Div1.IN54
alpha_prime[10] => Div0.IN53
alpha_prime[10] => Div1.IN53
alpha_prime[11] => Div0.IN52
alpha_prime[11] => Div1.IN52
alpha_prime[12] => Div0.IN51
alpha_prime[12] => Div1.IN51
alpha_prime[13] => Div0.IN50
alpha_prime[13] => Div1.IN50
alpha_prime[14] => Div0.IN49
alpha_prime[14] => Div1.IN49
alpha_prime[15] => Div0.IN48
alpha_prime[15] => Div1.IN48
alpha_prime[16] => Div0.IN47
alpha_prime[16] => Div1.IN47
alpha_prime[17] => Div0.IN46
alpha_prime[17] => Div1.IN46
alpha_prime[18] => Div0.IN45
alpha_prime[18] => Div1.IN45
alpha_prime[19] => Div0.IN44
alpha_prime[19] => Div1.IN44
alpha_prime[20] => Div0.IN43
alpha_prime[20] => Div1.IN43
alpha_prime[21] => Div0.IN42
alpha_prime[21] => Div1.IN42
alpha_prime[22] => Div0.IN41
alpha_prime[22] => Div1.IN41
alpha_prime[23] => Div0.IN40
alpha_prime[23] => Div1.IN40
alpha_prime[24] => Div0.IN39
alpha_prime[24] => Div1.IN39
alpha_prime[25] => Div0.IN38
alpha_prime[25] => Div1.IN38
alpha_prime[26] => Div0.IN37
alpha_prime[26] => Div1.IN37
alpha_prime[27] => Div0.IN36
alpha_prime[27] => Div1.IN36
alpha_prime[28] => Div0.IN35
alpha_prime[28] => Div1.IN35
alpha_prime[29] => Div0.IN34
alpha_prime[29] => Div1.IN34
alpha_prime[30] => Div0.IN33
alpha_prime[30] => Div1.IN33
alpha_prime[31] => Div0.IN32
alpha_prime[31] => Div1.IN32
left_channel_audio_out[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|Project2|AllFilters:filters|HighPassFilter:highpass
left_channel_audio_in[0] => Add0.IN32
left_channel_audio_in[0] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[1] => Add0.IN31
left_channel_audio_in[1] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[2] => Add0.IN30
left_channel_audio_in[2] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[3] => Add0.IN29
left_channel_audio_in[3] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[4] => Add0.IN28
left_channel_audio_in[4] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[5] => Add0.IN27
left_channel_audio_in[5] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[6] => Add0.IN26
left_channel_audio_in[6] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[7] => Add0.IN25
left_channel_audio_in[7] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[8] => Add0.IN24
left_channel_audio_in[8] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[9] => Add0.IN23
left_channel_audio_in[9] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[10] => Add0.IN22
left_channel_audio_in[10] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[11] => Add0.IN21
left_channel_audio_in[11] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[12] => Add0.IN20
left_channel_audio_in[12] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[13] => Add0.IN19
left_channel_audio_in[13] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[14] => Add0.IN18
left_channel_audio_in[14] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[15] => Add0.IN17
left_channel_audio_in[15] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[16] => Add0.IN16
left_channel_audio_in[16] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[17] => Add0.IN15
left_channel_audio_in[17] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[18] => Add0.IN14
left_channel_audio_in[18] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[19] => Add0.IN13
left_channel_audio_in[19] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[20] => Add0.IN12
left_channel_audio_in[20] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[21] => Add0.IN11
left_channel_audio_in[21] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[22] => Add0.IN10
left_channel_audio_in[22] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[23] => Add0.IN9
left_channel_audio_in[23] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[24] => Add0.IN8
left_channel_audio_in[24] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[25] => Add0.IN7
left_channel_audio_in[25] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[26] => Add0.IN6
left_channel_audio_in[26] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[27] => Add0.IN5
left_channel_audio_in[27] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[28] => Add0.IN4
left_channel_audio_in[28] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[29] => Add0.IN3
left_channel_audio_in[29] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[30] => Add0.IN2
left_channel_audio_in[30] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[31] => Add0.IN1
left_channel_audio_in[31] => previous_left_channel_audio_in.DATAB
right_channel_audio_in[0] => Add2.IN32
right_channel_audio_in[0] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[1] => Add2.IN31
right_channel_audio_in[1] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[2] => Add2.IN30
right_channel_audio_in[2] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[3] => Add2.IN29
right_channel_audio_in[3] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[4] => Add2.IN28
right_channel_audio_in[4] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[5] => Add2.IN27
right_channel_audio_in[5] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[6] => Add2.IN26
right_channel_audio_in[6] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[7] => Add2.IN25
right_channel_audio_in[7] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[8] => Add2.IN24
right_channel_audio_in[8] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[9] => Add2.IN23
right_channel_audio_in[9] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[10] => Add2.IN22
right_channel_audio_in[10] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[11] => Add2.IN21
right_channel_audio_in[11] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[12] => Add2.IN20
right_channel_audio_in[12] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[13] => Add2.IN19
right_channel_audio_in[13] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[14] => Add2.IN18
right_channel_audio_in[14] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[15] => Add2.IN17
right_channel_audio_in[15] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[16] => Add2.IN16
right_channel_audio_in[16] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[17] => Add2.IN15
right_channel_audio_in[17] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[18] => Add2.IN14
right_channel_audio_in[18] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[19] => Add2.IN13
right_channel_audio_in[19] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[20] => Add2.IN12
right_channel_audio_in[20] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[21] => Add2.IN11
right_channel_audio_in[21] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[22] => Add2.IN10
right_channel_audio_in[22] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[23] => Add2.IN9
right_channel_audio_in[23] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[24] => Add2.IN8
right_channel_audio_in[24] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[25] => Add2.IN7
right_channel_audio_in[25] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[26] => Add2.IN6
right_channel_audio_in[26] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[27] => Add2.IN5
right_channel_audio_in[27] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[28] => Add2.IN4
right_channel_audio_in[28] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[29] => Add2.IN3
right_channel_audio_in[29] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[30] => Add2.IN2
right_channel_audio_in[30] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[31] => Add2.IN1
right_channel_audio_in[31] => previous_right_channel_audio_in.DATAB
reset => previous_right_channel_audio_out[0].ACLR
reset => previous_right_channel_audio_out[1].ACLR
reset => previous_right_channel_audio_out[2].ACLR
reset => previous_right_channel_audio_out[3].ACLR
reset => previous_right_channel_audio_out[4].ACLR
reset => previous_right_channel_audio_out[5].ACLR
reset => previous_right_channel_audio_out[6].ACLR
reset => previous_right_channel_audio_out[7].ACLR
reset => previous_right_channel_audio_out[8].ACLR
reset => previous_right_channel_audio_out[9].ACLR
reset => previous_right_channel_audio_out[10].ACLR
reset => previous_right_channel_audio_out[11].ACLR
reset => previous_right_channel_audio_out[12].ACLR
reset => previous_right_channel_audio_out[13].ACLR
reset => previous_right_channel_audio_out[14].ACLR
reset => previous_right_channel_audio_out[15].ACLR
reset => previous_right_channel_audio_out[16].ACLR
reset => previous_right_channel_audio_out[17].ACLR
reset => previous_right_channel_audio_out[18].ACLR
reset => previous_right_channel_audio_out[19].ACLR
reset => previous_right_channel_audio_out[20].ACLR
reset => previous_right_channel_audio_out[21].ACLR
reset => previous_right_channel_audio_out[22].ACLR
reset => previous_right_channel_audio_out[23].ACLR
reset => previous_right_channel_audio_out[24].ACLR
reset => previous_right_channel_audio_out[25].ACLR
reset => previous_right_channel_audio_out[26].ACLR
reset => previous_right_channel_audio_out[27].ACLR
reset => previous_right_channel_audio_out[28].ACLR
reset => previous_right_channel_audio_out[29].ACLR
reset => previous_right_channel_audio_out[30].ACLR
reset => previous_right_channel_audio_out[31].ACLR
reset => previous_left_channel_audio_out[0].ACLR
reset => previous_left_channel_audio_out[1].ACLR
reset => previous_left_channel_audio_out[2].ACLR
reset => previous_left_channel_audio_out[3].ACLR
reset => previous_left_channel_audio_out[4].ACLR
reset => previous_left_channel_audio_out[5].ACLR
reset => previous_left_channel_audio_out[6].ACLR
reset => previous_left_channel_audio_out[7].ACLR
reset => previous_left_channel_audio_out[8].ACLR
reset => previous_left_channel_audio_out[9].ACLR
reset => previous_left_channel_audio_out[10].ACLR
reset => previous_left_channel_audio_out[11].ACLR
reset => previous_left_channel_audio_out[12].ACLR
reset => previous_left_channel_audio_out[13].ACLR
reset => previous_left_channel_audio_out[14].ACLR
reset => previous_left_channel_audio_out[15].ACLR
reset => previous_left_channel_audio_out[16].ACLR
reset => previous_left_channel_audio_out[17].ACLR
reset => previous_left_channel_audio_out[18].ACLR
reset => previous_left_channel_audio_out[19].ACLR
reset => previous_left_channel_audio_out[20].ACLR
reset => previous_left_channel_audio_out[21].ACLR
reset => previous_left_channel_audio_out[22].ACLR
reset => previous_left_channel_audio_out[23].ACLR
reset => previous_left_channel_audio_out[24].ACLR
reset => previous_left_channel_audio_out[25].ACLR
reset => previous_left_channel_audio_out[26].ACLR
reset => previous_left_channel_audio_out[27].ACLR
reset => previous_left_channel_audio_out[28].ACLR
reset => previous_left_channel_audio_out[29].ACLR
reset => previous_left_channel_audio_out[30].ACLR
reset => previous_left_channel_audio_out[31].ACLR
reset => previous_left_channel_audio_in[31].ENA
reset => previous_left_channel_audio_in[30].ENA
reset => previous_left_channel_audio_in[29].ENA
reset => previous_left_channel_audio_in[28].ENA
reset => previous_left_channel_audio_in[27].ENA
reset => previous_left_channel_audio_in[26].ENA
reset => previous_left_channel_audio_in[25].ENA
reset => previous_left_channel_audio_in[24].ENA
reset => previous_left_channel_audio_in[23].ENA
reset => previous_left_channel_audio_in[22].ENA
reset => previous_left_channel_audio_in[21].ENA
reset => previous_left_channel_audio_in[20].ENA
reset => previous_left_channel_audio_in[19].ENA
reset => previous_left_channel_audio_in[18].ENA
reset => previous_left_channel_audio_in[17].ENA
reset => previous_left_channel_audio_in[16].ENA
reset => previous_left_channel_audio_in[15].ENA
reset => previous_left_channel_audio_in[14].ENA
reset => previous_left_channel_audio_in[13].ENA
reset => previous_left_channel_audio_in[12].ENA
reset => previous_left_channel_audio_in[11].ENA
reset => previous_left_channel_audio_in[10].ENA
reset => previous_left_channel_audio_in[9].ENA
reset => previous_left_channel_audio_in[8].ENA
reset => previous_left_channel_audio_in[7].ENA
reset => previous_left_channel_audio_in[6].ENA
reset => previous_left_channel_audio_in[5].ENA
reset => previous_left_channel_audio_in[4].ENA
reset => previous_left_channel_audio_in[3].ENA
reset => previous_left_channel_audio_in[2].ENA
reset => previous_left_channel_audio_in[1].ENA
reset => previous_left_channel_audio_in[0].ENA
reset => previous_right_channel_audio_in[31].ENA
reset => previous_right_channel_audio_in[30].ENA
reset => previous_right_channel_audio_in[29].ENA
reset => previous_right_channel_audio_in[28].ENA
reset => previous_right_channel_audio_in[27].ENA
reset => previous_right_channel_audio_in[26].ENA
reset => previous_right_channel_audio_in[25].ENA
reset => previous_right_channel_audio_in[24].ENA
reset => previous_right_channel_audio_in[23].ENA
reset => previous_right_channel_audio_in[22].ENA
reset => previous_right_channel_audio_in[21].ENA
reset => previous_right_channel_audio_in[20].ENA
reset => previous_right_channel_audio_in[19].ENA
reset => previous_right_channel_audio_in[18].ENA
reset => previous_right_channel_audio_in[17].ENA
reset => previous_right_channel_audio_in[16].ENA
reset => previous_right_channel_audio_in[15].ENA
reset => previous_right_channel_audio_in[14].ENA
reset => previous_right_channel_audio_in[13].ENA
reset => previous_right_channel_audio_in[12].ENA
reset => previous_right_channel_audio_in[11].ENA
reset => previous_right_channel_audio_in[10].ENA
reset => previous_right_channel_audio_in[9].ENA
reset => previous_right_channel_audio_in[8].ENA
reset => previous_right_channel_audio_in[7].ENA
reset => previous_right_channel_audio_in[6].ENA
reset => previous_right_channel_audio_in[5].ENA
reset => previous_right_channel_audio_in[4].ENA
reset => previous_right_channel_audio_in[3].ENA
reset => previous_right_channel_audio_in[2].ENA
reset => previous_right_channel_audio_in[1].ENA
reset => previous_right_channel_audio_in[0].ENA
AUD_BCLK => previous_right_channel_audio_in[0].CLK
AUD_BCLK => previous_right_channel_audio_in[1].CLK
AUD_BCLK => previous_right_channel_audio_in[2].CLK
AUD_BCLK => previous_right_channel_audio_in[3].CLK
AUD_BCLK => previous_right_channel_audio_in[4].CLK
AUD_BCLK => previous_right_channel_audio_in[5].CLK
AUD_BCLK => previous_right_channel_audio_in[6].CLK
AUD_BCLK => previous_right_channel_audio_in[7].CLK
AUD_BCLK => previous_right_channel_audio_in[8].CLK
AUD_BCLK => previous_right_channel_audio_in[9].CLK
AUD_BCLK => previous_right_channel_audio_in[10].CLK
AUD_BCLK => previous_right_channel_audio_in[11].CLK
AUD_BCLK => previous_right_channel_audio_in[12].CLK
AUD_BCLK => previous_right_channel_audio_in[13].CLK
AUD_BCLK => previous_right_channel_audio_in[14].CLK
AUD_BCLK => previous_right_channel_audio_in[15].CLK
AUD_BCLK => previous_right_channel_audio_in[16].CLK
AUD_BCLK => previous_right_channel_audio_in[17].CLK
AUD_BCLK => previous_right_channel_audio_in[18].CLK
AUD_BCLK => previous_right_channel_audio_in[19].CLK
AUD_BCLK => previous_right_channel_audio_in[20].CLK
AUD_BCLK => previous_right_channel_audio_in[21].CLK
AUD_BCLK => previous_right_channel_audio_in[22].CLK
AUD_BCLK => previous_right_channel_audio_in[23].CLK
AUD_BCLK => previous_right_channel_audio_in[24].CLK
AUD_BCLK => previous_right_channel_audio_in[25].CLK
AUD_BCLK => previous_right_channel_audio_in[26].CLK
AUD_BCLK => previous_right_channel_audio_in[27].CLK
AUD_BCLK => previous_right_channel_audio_in[28].CLK
AUD_BCLK => previous_right_channel_audio_in[29].CLK
AUD_BCLK => previous_right_channel_audio_in[30].CLK
AUD_BCLK => previous_right_channel_audio_in[31].CLK
AUD_BCLK => previous_left_channel_audio_in[0].CLK
AUD_BCLK => previous_left_channel_audio_in[1].CLK
AUD_BCLK => previous_left_channel_audio_in[2].CLK
AUD_BCLK => previous_left_channel_audio_in[3].CLK
AUD_BCLK => previous_left_channel_audio_in[4].CLK
AUD_BCLK => previous_left_channel_audio_in[5].CLK
AUD_BCLK => previous_left_channel_audio_in[6].CLK
AUD_BCLK => previous_left_channel_audio_in[7].CLK
AUD_BCLK => previous_left_channel_audio_in[8].CLK
AUD_BCLK => previous_left_channel_audio_in[9].CLK
AUD_BCLK => previous_left_channel_audio_in[10].CLK
AUD_BCLK => previous_left_channel_audio_in[11].CLK
AUD_BCLK => previous_left_channel_audio_in[12].CLK
AUD_BCLK => previous_left_channel_audio_in[13].CLK
AUD_BCLK => previous_left_channel_audio_in[14].CLK
AUD_BCLK => previous_left_channel_audio_in[15].CLK
AUD_BCLK => previous_left_channel_audio_in[16].CLK
AUD_BCLK => previous_left_channel_audio_in[17].CLK
AUD_BCLK => previous_left_channel_audio_in[18].CLK
AUD_BCLK => previous_left_channel_audio_in[19].CLK
AUD_BCLK => previous_left_channel_audio_in[20].CLK
AUD_BCLK => previous_left_channel_audio_in[21].CLK
AUD_BCLK => previous_left_channel_audio_in[22].CLK
AUD_BCLK => previous_left_channel_audio_in[23].CLK
AUD_BCLK => previous_left_channel_audio_in[24].CLK
AUD_BCLK => previous_left_channel_audio_in[25].CLK
AUD_BCLK => previous_left_channel_audio_in[26].CLK
AUD_BCLK => previous_left_channel_audio_in[27].CLK
AUD_BCLK => previous_left_channel_audio_in[28].CLK
AUD_BCLK => previous_left_channel_audio_in[29].CLK
AUD_BCLK => previous_left_channel_audio_in[30].CLK
AUD_BCLK => previous_left_channel_audio_in[31].CLK
AUD_BCLK => previous_right_channel_audio_out[0].CLK
AUD_BCLK => previous_right_channel_audio_out[1].CLK
AUD_BCLK => previous_right_channel_audio_out[2].CLK
AUD_BCLK => previous_right_channel_audio_out[3].CLK
AUD_BCLK => previous_right_channel_audio_out[4].CLK
AUD_BCLK => previous_right_channel_audio_out[5].CLK
AUD_BCLK => previous_right_channel_audio_out[6].CLK
AUD_BCLK => previous_right_channel_audio_out[7].CLK
AUD_BCLK => previous_right_channel_audio_out[8].CLK
AUD_BCLK => previous_right_channel_audio_out[9].CLK
AUD_BCLK => previous_right_channel_audio_out[10].CLK
AUD_BCLK => previous_right_channel_audio_out[11].CLK
AUD_BCLK => previous_right_channel_audio_out[12].CLK
AUD_BCLK => previous_right_channel_audio_out[13].CLK
AUD_BCLK => previous_right_channel_audio_out[14].CLK
AUD_BCLK => previous_right_channel_audio_out[15].CLK
AUD_BCLK => previous_right_channel_audio_out[16].CLK
AUD_BCLK => previous_right_channel_audio_out[17].CLK
AUD_BCLK => previous_right_channel_audio_out[18].CLK
AUD_BCLK => previous_right_channel_audio_out[19].CLK
AUD_BCLK => previous_right_channel_audio_out[20].CLK
AUD_BCLK => previous_right_channel_audio_out[21].CLK
AUD_BCLK => previous_right_channel_audio_out[22].CLK
AUD_BCLK => previous_right_channel_audio_out[23].CLK
AUD_BCLK => previous_right_channel_audio_out[24].CLK
AUD_BCLK => previous_right_channel_audio_out[25].CLK
AUD_BCLK => previous_right_channel_audio_out[26].CLK
AUD_BCLK => previous_right_channel_audio_out[27].CLK
AUD_BCLK => previous_right_channel_audio_out[28].CLK
AUD_BCLK => previous_right_channel_audio_out[29].CLK
AUD_BCLK => previous_right_channel_audio_out[30].CLK
AUD_BCLK => previous_right_channel_audio_out[31].CLK
AUD_BCLK => previous_left_channel_audio_out[0].CLK
AUD_BCLK => previous_left_channel_audio_out[1].CLK
AUD_BCLK => previous_left_channel_audio_out[2].CLK
AUD_BCLK => previous_left_channel_audio_out[3].CLK
AUD_BCLK => previous_left_channel_audio_out[4].CLK
AUD_BCLK => previous_left_channel_audio_out[5].CLK
AUD_BCLK => previous_left_channel_audio_out[6].CLK
AUD_BCLK => previous_left_channel_audio_out[7].CLK
AUD_BCLK => previous_left_channel_audio_out[8].CLK
AUD_BCLK => previous_left_channel_audio_out[9].CLK
AUD_BCLK => previous_left_channel_audio_out[10].CLK
AUD_BCLK => previous_left_channel_audio_out[11].CLK
AUD_BCLK => previous_left_channel_audio_out[12].CLK
AUD_BCLK => previous_left_channel_audio_out[13].CLK
AUD_BCLK => previous_left_channel_audio_out[14].CLK
AUD_BCLK => previous_left_channel_audio_out[15].CLK
AUD_BCLK => previous_left_channel_audio_out[16].CLK
AUD_BCLK => previous_left_channel_audio_out[17].CLK
AUD_BCLK => previous_left_channel_audio_out[18].CLK
AUD_BCLK => previous_left_channel_audio_out[19].CLK
AUD_BCLK => previous_left_channel_audio_out[20].CLK
AUD_BCLK => previous_left_channel_audio_out[21].CLK
AUD_BCLK => previous_left_channel_audio_out[22].CLK
AUD_BCLK => previous_left_channel_audio_out[23].CLK
AUD_BCLK => previous_left_channel_audio_out[24].CLK
AUD_BCLK => previous_left_channel_audio_out[25].CLK
AUD_BCLK => previous_left_channel_audio_out[26].CLK
AUD_BCLK => previous_left_channel_audio_out[27].CLK
AUD_BCLK => previous_left_channel_audio_out[28].CLK
AUD_BCLK => previous_left_channel_audio_out[29].CLK
AUD_BCLK => previous_left_channel_audio_out[30].CLK
AUD_BCLK => previous_left_channel_audio_out[31].CLK
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_out[31].ENA
AUD_DACLRCK => previous_left_channel_audio_out[30].ENA
AUD_DACLRCK => previous_left_channel_audio_out[29].ENA
AUD_DACLRCK => previous_left_channel_audio_out[28].ENA
AUD_DACLRCK => previous_left_channel_audio_out[27].ENA
AUD_DACLRCK => previous_left_channel_audio_out[26].ENA
AUD_DACLRCK => previous_left_channel_audio_out[25].ENA
AUD_DACLRCK => previous_left_channel_audio_out[24].ENA
AUD_DACLRCK => previous_left_channel_audio_out[23].ENA
AUD_DACLRCK => previous_left_channel_audio_out[22].ENA
AUD_DACLRCK => previous_left_channel_audio_out[21].ENA
AUD_DACLRCK => previous_left_channel_audio_out[20].ENA
AUD_DACLRCK => previous_left_channel_audio_out[19].ENA
AUD_DACLRCK => previous_left_channel_audio_out[18].ENA
AUD_DACLRCK => previous_left_channel_audio_out[17].ENA
AUD_DACLRCK => previous_left_channel_audio_out[16].ENA
AUD_DACLRCK => previous_left_channel_audio_out[15].ENA
AUD_DACLRCK => previous_left_channel_audio_out[14].ENA
AUD_DACLRCK => previous_left_channel_audio_out[13].ENA
AUD_DACLRCK => previous_left_channel_audio_out[12].ENA
AUD_DACLRCK => previous_left_channel_audio_out[11].ENA
AUD_DACLRCK => previous_left_channel_audio_out[10].ENA
AUD_DACLRCK => previous_left_channel_audio_out[9].ENA
AUD_DACLRCK => previous_left_channel_audio_out[8].ENA
AUD_DACLRCK => previous_left_channel_audio_out[7].ENA
AUD_DACLRCK => previous_left_channel_audio_out[6].ENA
AUD_DACLRCK => previous_left_channel_audio_out[5].ENA
AUD_DACLRCK => previous_left_channel_audio_out[4].ENA
AUD_DACLRCK => previous_left_channel_audio_out[3].ENA
AUD_DACLRCK => previous_left_channel_audio_out[2].ENA
AUD_DACLRCK => previous_left_channel_audio_out[1].ENA
AUD_DACLRCK => previous_left_channel_audio_out[0].ENA
AUD_DACLRCK => previous_right_channel_audio_out[31].ENA
AUD_DACLRCK => previous_right_channel_audio_out[30].ENA
AUD_DACLRCK => previous_right_channel_audio_out[29].ENA
AUD_DACLRCK => previous_right_channel_audio_out[28].ENA
AUD_DACLRCK => previous_right_channel_audio_out[27].ENA
AUD_DACLRCK => previous_right_channel_audio_out[26].ENA
AUD_DACLRCK => previous_right_channel_audio_out[25].ENA
AUD_DACLRCK => previous_right_channel_audio_out[24].ENA
AUD_DACLRCK => previous_right_channel_audio_out[23].ENA
AUD_DACLRCK => previous_right_channel_audio_out[22].ENA
AUD_DACLRCK => previous_right_channel_audio_out[21].ENA
AUD_DACLRCK => previous_right_channel_audio_out[20].ENA
AUD_DACLRCK => previous_right_channel_audio_out[19].ENA
AUD_DACLRCK => previous_right_channel_audio_out[18].ENA
AUD_DACLRCK => previous_right_channel_audio_out[17].ENA
AUD_DACLRCK => previous_right_channel_audio_out[16].ENA
AUD_DACLRCK => previous_right_channel_audio_out[15].ENA
AUD_DACLRCK => previous_right_channel_audio_out[14].ENA
AUD_DACLRCK => previous_right_channel_audio_out[13].ENA
AUD_DACLRCK => previous_right_channel_audio_out[12].ENA
AUD_DACLRCK => previous_right_channel_audio_out[11].ENA
AUD_DACLRCK => previous_right_channel_audio_out[10].ENA
AUD_DACLRCK => previous_right_channel_audio_out[9].ENA
AUD_DACLRCK => previous_right_channel_audio_out[8].ENA
AUD_DACLRCK => previous_right_channel_audio_out[7].ENA
AUD_DACLRCK => previous_right_channel_audio_out[6].ENA
AUD_DACLRCK => previous_right_channel_audio_out[5].ENA
AUD_DACLRCK => previous_right_channel_audio_out[4].ENA
AUD_DACLRCK => previous_right_channel_audio_out[3].ENA
AUD_DACLRCK => previous_right_channel_audio_out[2].ENA
AUD_DACLRCK => previous_right_channel_audio_out[1].ENA
AUD_DACLRCK => previous_right_channel_audio_out[0].ENA
left_channel_audio_out[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[12] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[13] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[14] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[15] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[16] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[17] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[18] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[19] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[20] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[21] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[22] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[23] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[24] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[25] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[26] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[27] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[28] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[29] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[30] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[31] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[5] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[6] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[7] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[8] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[9] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[10] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[11] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[12] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[13] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[14] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[15] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[16] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[17] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[18] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[19] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[20] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[21] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[22] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[23] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[24] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[25] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[26] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[27] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[28] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[29] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[30] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[31] <= Div1.DB_MAX_OUTPUT_PORT_TYPE


|Project2|AllFilters:filters|BandPassFilter:bandpass
left_channel_audio_in[0] => ~NO_FANOUT~
left_channel_audio_in[1] => ~NO_FANOUT~
left_channel_audio_in[2] => ~NO_FANOUT~
left_channel_audio_in[3] => ~NO_FANOUT~
left_channel_audio_in[4] => ~NO_FANOUT~
left_channel_audio_in[5] => ~NO_FANOUT~
left_channel_audio_in[6] => ~NO_FANOUT~
left_channel_audio_in[7] => ~NO_FANOUT~
left_channel_audio_in[8] => ~NO_FANOUT~
left_channel_audio_in[9] => ~NO_FANOUT~
left_channel_audio_in[10] => ~NO_FANOUT~
left_channel_audio_in[11] => ~NO_FANOUT~
left_channel_audio_in[12] => ~NO_FANOUT~
left_channel_audio_in[13] => ~NO_FANOUT~
left_channel_audio_in[14] => ~NO_FANOUT~
left_channel_audio_in[15] => ~NO_FANOUT~
left_channel_audio_in[16] => ~NO_FANOUT~
left_channel_audio_in[17] => ~NO_FANOUT~
left_channel_audio_in[18] => ~NO_FANOUT~
left_channel_audio_in[19] => ~NO_FANOUT~
left_channel_audio_in[20] => ~NO_FANOUT~
left_channel_audio_in[21] => ~NO_FANOUT~
left_channel_audio_in[22] => ~NO_FANOUT~
left_channel_audio_in[23] => ~NO_FANOUT~
left_channel_audio_in[24] => ~NO_FANOUT~
left_channel_audio_in[25] => ~NO_FANOUT~
left_channel_audio_in[26] => ~NO_FANOUT~
left_channel_audio_in[27] => ~NO_FANOUT~
left_channel_audio_in[28] => ~NO_FANOUT~
left_channel_audio_in[29] => ~NO_FANOUT~
left_channel_audio_in[30] => ~NO_FANOUT~
left_channel_audio_in[31] => ~NO_FANOUT~
right_channel_audio_in[0] => ~NO_FANOUT~
right_channel_audio_in[1] => ~NO_FANOUT~
right_channel_audio_in[2] => ~NO_FANOUT~
right_channel_audio_in[3] => ~NO_FANOUT~
right_channel_audio_in[4] => ~NO_FANOUT~
right_channel_audio_in[5] => ~NO_FANOUT~
right_channel_audio_in[6] => ~NO_FANOUT~
right_channel_audio_in[7] => ~NO_FANOUT~
right_channel_audio_in[8] => ~NO_FANOUT~
right_channel_audio_in[9] => ~NO_FANOUT~
right_channel_audio_in[10] => ~NO_FANOUT~
right_channel_audio_in[11] => ~NO_FANOUT~
right_channel_audio_in[12] => ~NO_FANOUT~
right_channel_audio_in[13] => ~NO_FANOUT~
right_channel_audio_in[14] => ~NO_FANOUT~
right_channel_audio_in[15] => ~NO_FANOUT~
right_channel_audio_in[16] => ~NO_FANOUT~
right_channel_audio_in[17] => ~NO_FANOUT~
right_channel_audio_in[18] => ~NO_FANOUT~
right_channel_audio_in[19] => ~NO_FANOUT~
right_channel_audio_in[20] => ~NO_FANOUT~
right_channel_audio_in[21] => ~NO_FANOUT~
right_channel_audio_in[22] => ~NO_FANOUT~
right_channel_audio_in[23] => ~NO_FANOUT~
right_channel_audio_in[24] => ~NO_FANOUT~
right_channel_audio_in[25] => ~NO_FANOUT~
right_channel_audio_in[26] => ~NO_FANOUT~
right_channel_audio_in[27] => ~NO_FANOUT~
right_channel_audio_in[28] => ~NO_FANOUT~
right_channel_audio_in[29] => ~NO_FANOUT~
right_channel_audio_in[30] => ~NO_FANOUT~
right_channel_audio_in[31] => ~NO_FANOUT~
reset => reset.IN2
AUD_BCLK => AUD_BCLK.IN2
AUD_DACLRCK => AUD_DACLRCK.IN2
left_channel_audio_out[0] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[1] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[2] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[3] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[4] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[5] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[6] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[7] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[8] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[9] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[10] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[11] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[12] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[13] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[14] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[15] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[16] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[17] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[18] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[19] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[20] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[21] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[22] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[23] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[24] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[25] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[26] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[27] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[28] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[29] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[30] <= LowPassFilter:lowpass.left_channel_audio_out
left_channel_audio_out[31] <= LowPassFilter:lowpass.left_channel_audio_out
right_channel_audio_out[0] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[1] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[2] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[3] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[4] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[5] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[6] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[7] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[8] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[9] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[10] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[11] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[12] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[13] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[14] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[15] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[16] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[17] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[18] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[19] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[20] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[21] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[22] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[23] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[24] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[25] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[26] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[27] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[28] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[29] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[30] <= LowPassFilter:lowpass.right_channel_audio_out
right_channel_audio_out[31] <= LowPassFilter:lowpass.right_channel_audio_out


|Project2|AllFilters:filters|BandPassFilter:bandpass|HighPassFilter:highpass
left_channel_audio_in[0] => Add0.IN32
left_channel_audio_in[0] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[1] => Add0.IN31
left_channel_audio_in[1] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[2] => Add0.IN30
left_channel_audio_in[2] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[3] => Add0.IN29
left_channel_audio_in[3] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[4] => Add0.IN28
left_channel_audio_in[4] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[5] => Add0.IN27
left_channel_audio_in[5] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[6] => Add0.IN26
left_channel_audio_in[6] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[7] => Add0.IN25
left_channel_audio_in[7] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[8] => Add0.IN24
left_channel_audio_in[8] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[9] => Add0.IN23
left_channel_audio_in[9] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[10] => Add0.IN22
left_channel_audio_in[10] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[11] => Add0.IN21
left_channel_audio_in[11] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[12] => Add0.IN20
left_channel_audio_in[12] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[13] => Add0.IN19
left_channel_audio_in[13] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[14] => Add0.IN18
left_channel_audio_in[14] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[15] => Add0.IN17
left_channel_audio_in[15] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[16] => Add0.IN16
left_channel_audio_in[16] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[17] => Add0.IN15
left_channel_audio_in[17] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[18] => Add0.IN14
left_channel_audio_in[18] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[19] => Add0.IN13
left_channel_audio_in[19] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[20] => Add0.IN12
left_channel_audio_in[20] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[21] => Add0.IN11
left_channel_audio_in[21] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[22] => Add0.IN10
left_channel_audio_in[22] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[23] => Add0.IN9
left_channel_audio_in[23] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[24] => Add0.IN8
left_channel_audio_in[24] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[25] => Add0.IN7
left_channel_audio_in[25] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[26] => Add0.IN6
left_channel_audio_in[26] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[27] => Add0.IN5
left_channel_audio_in[27] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[28] => Add0.IN4
left_channel_audio_in[28] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[29] => Add0.IN3
left_channel_audio_in[29] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[30] => Add0.IN2
left_channel_audio_in[30] => previous_left_channel_audio_in.DATAB
left_channel_audio_in[31] => Add0.IN1
left_channel_audio_in[31] => previous_left_channel_audio_in.DATAB
right_channel_audio_in[0] => Add2.IN32
right_channel_audio_in[0] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[1] => Add2.IN31
right_channel_audio_in[1] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[2] => Add2.IN30
right_channel_audio_in[2] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[3] => Add2.IN29
right_channel_audio_in[3] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[4] => Add2.IN28
right_channel_audio_in[4] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[5] => Add2.IN27
right_channel_audio_in[5] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[6] => Add2.IN26
right_channel_audio_in[6] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[7] => Add2.IN25
right_channel_audio_in[7] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[8] => Add2.IN24
right_channel_audio_in[8] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[9] => Add2.IN23
right_channel_audio_in[9] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[10] => Add2.IN22
right_channel_audio_in[10] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[11] => Add2.IN21
right_channel_audio_in[11] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[12] => Add2.IN20
right_channel_audio_in[12] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[13] => Add2.IN19
right_channel_audio_in[13] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[14] => Add2.IN18
right_channel_audio_in[14] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[15] => Add2.IN17
right_channel_audio_in[15] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[16] => Add2.IN16
right_channel_audio_in[16] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[17] => Add2.IN15
right_channel_audio_in[17] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[18] => Add2.IN14
right_channel_audio_in[18] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[19] => Add2.IN13
right_channel_audio_in[19] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[20] => Add2.IN12
right_channel_audio_in[20] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[21] => Add2.IN11
right_channel_audio_in[21] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[22] => Add2.IN10
right_channel_audio_in[22] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[23] => Add2.IN9
right_channel_audio_in[23] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[24] => Add2.IN8
right_channel_audio_in[24] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[25] => Add2.IN7
right_channel_audio_in[25] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[26] => Add2.IN6
right_channel_audio_in[26] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[27] => Add2.IN5
right_channel_audio_in[27] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[28] => Add2.IN4
right_channel_audio_in[28] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[29] => Add2.IN3
right_channel_audio_in[29] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[30] => Add2.IN2
right_channel_audio_in[30] => previous_right_channel_audio_in.DATAB
right_channel_audio_in[31] => Add2.IN1
right_channel_audio_in[31] => previous_right_channel_audio_in.DATAB
reset => previous_right_channel_audio_out[0].ACLR
reset => previous_right_channel_audio_out[1].ACLR
reset => previous_right_channel_audio_out[2].ACLR
reset => previous_right_channel_audio_out[3].ACLR
reset => previous_right_channel_audio_out[4].ACLR
reset => previous_right_channel_audio_out[5].ACLR
reset => previous_right_channel_audio_out[6].ACLR
reset => previous_right_channel_audio_out[7].ACLR
reset => previous_right_channel_audio_out[8].ACLR
reset => previous_right_channel_audio_out[9].ACLR
reset => previous_right_channel_audio_out[10].ACLR
reset => previous_right_channel_audio_out[11].ACLR
reset => previous_right_channel_audio_out[12].ACLR
reset => previous_right_channel_audio_out[13].ACLR
reset => previous_right_channel_audio_out[14].ACLR
reset => previous_right_channel_audio_out[15].ACLR
reset => previous_right_channel_audio_out[16].ACLR
reset => previous_right_channel_audio_out[17].ACLR
reset => previous_right_channel_audio_out[18].ACLR
reset => previous_right_channel_audio_out[19].ACLR
reset => previous_right_channel_audio_out[20].ACLR
reset => previous_right_channel_audio_out[21].ACLR
reset => previous_right_channel_audio_out[22].ACLR
reset => previous_right_channel_audio_out[23].ACLR
reset => previous_right_channel_audio_out[24].ACLR
reset => previous_right_channel_audio_out[25].ACLR
reset => previous_right_channel_audio_out[26].ACLR
reset => previous_right_channel_audio_out[27].ACLR
reset => previous_right_channel_audio_out[28].ACLR
reset => previous_right_channel_audio_out[29].ACLR
reset => previous_right_channel_audio_out[30].ACLR
reset => previous_right_channel_audio_out[31].ACLR
reset => previous_left_channel_audio_out[0].ACLR
reset => previous_left_channel_audio_out[1].ACLR
reset => previous_left_channel_audio_out[2].ACLR
reset => previous_left_channel_audio_out[3].ACLR
reset => previous_left_channel_audio_out[4].ACLR
reset => previous_left_channel_audio_out[5].ACLR
reset => previous_left_channel_audio_out[6].ACLR
reset => previous_left_channel_audio_out[7].ACLR
reset => previous_left_channel_audio_out[8].ACLR
reset => previous_left_channel_audio_out[9].ACLR
reset => previous_left_channel_audio_out[10].ACLR
reset => previous_left_channel_audio_out[11].ACLR
reset => previous_left_channel_audio_out[12].ACLR
reset => previous_left_channel_audio_out[13].ACLR
reset => previous_left_channel_audio_out[14].ACLR
reset => previous_left_channel_audio_out[15].ACLR
reset => previous_left_channel_audio_out[16].ACLR
reset => previous_left_channel_audio_out[17].ACLR
reset => previous_left_channel_audio_out[18].ACLR
reset => previous_left_channel_audio_out[19].ACLR
reset => previous_left_channel_audio_out[20].ACLR
reset => previous_left_channel_audio_out[21].ACLR
reset => previous_left_channel_audio_out[22].ACLR
reset => previous_left_channel_audio_out[23].ACLR
reset => previous_left_channel_audio_out[24].ACLR
reset => previous_left_channel_audio_out[25].ACLR
reset => previous_left_channel_audio_out[26].ACLR
reset => previous_left_channel_audio_out[27].ACLR
reset => previous_left_channel_audio_out[28].ACLR
reset => previous_left_channel_audio_out[29].ACLR
reset => previous_left_channel_audio_out[30].ACLR
reset => previous_left_channel_audio_out[31].ACLR
reset => previous_left_channel_audio_in[31].ENA
reset => previous_left_channel_audio_in[30].ENA
reset => previous_left_channel_audio_in[29].ENA
reset => previous_left_channel_audio_in[28].ENA
reset => previous_left_channel_audio_in[27].ENA
reset => previous_left_channel_audio_in[26].ENA
reset => previous_left_channel_audio_in[25].ENA
reset => previous_left_channel_audio_in[24].ENA
reset => previous_left_channel_audio_in[23].ENA
reset => previous_left_channel_audio_in[22].ENA
reset => previous_left_channel_audio_in[21].ENA
reset => previous_left_channel_audio_in[20].ENA
reset => previous_left_channel_audio_in[19].ENA
reset => previous_left_channel_audio_in[18].ENA
reset => previous_left_channel_audio_in[17].ENA
reset => previous_left_channel_audio_in[16].ENA
reset => previous_left_channel_audio_in[15].ENA
reset => previous_left_channel_audio_in[14].ENA
reset => previous_left_channel_audio_in[13].ENA
reset => previous_left_channel_audio_in[12].ENA
reset => previous_left_channel_audio_in[11].ENA
reset => previous_left_channel_audio_in[10].ENA
reset => previous_left_channel_audio_in[9].ENA
reset => previous_left_channel_audio_in[8].ENA
reset => previous_left_channel_audio_in[7].ENA
reset => previous_left_channel_audio_in[6].ENA
reset => previous_left_channel_audio_in[5].ENA
reset => previous_left_channel_audio_in[4].ENA
reset => previous_left_channel_audio_in[3].ENA
reset => previous_left_channel_audio_in[2].ENA
reset => previous_left_channel_audio_in[1].ENA
reset => previous_left_channel_audio_in[0].ENA
reset => previous_right_channel_audio_in[31].ENA
reset => previous_right_channel_audio_in[30].ENA
reset => previous_right_channel_audio_in[29].ENA
reset => previous_right_channel_audio_in[28].ENA
reset => previous_right_channel_audio_in[27].ENA
reset => previous_right_channel_audio_in[26].ENA
reset => previous_right_channel_audio_in[25].ENA
reset => previous_right_channel_audio_in[24].ENA
reset => previous_right_channel_audio_in[23].ENA
reset => previous_right_channel_audio_in[22].ENA
reset => previous_right_channel_audio_in[21].ENA
reset => previous_right_channel_audio_in[20].ENA
reset => previous_right_channel_audio_in[19].ENA
reset => previous_right_channel_audio_in[18].ENA
reset => previous_right_channel_audio_in[17].ENA
reset => previous_right_channel_audio_in[16].ENA
reset => previous_right_channel_audio_in[15].ENA
reset => previous_right_channel_audio_in[14].ENA
reset => previous_right_channel_audio_in[13].ENA
reset => previous_right_channel_audio_in[12].ENA
reset => previous_right_channel_audio_in[11].ENA
reset => previous_right_channel_audio_in[10].ENA
reset => previous_right_channel_audio_in[9].ENA
reset => previous_right_channel_audio_in[8].ENA
reset => previous_right_channel_audio_in[7].ENA
reset => previous_right_channel_audio_in[6].ENA
reset => previous_right_channel_audio_in[5].ENA
reset => previous_right_channel_audio_in[4].ENA
reset => previous_right_channel_audio_in[3].ENA
reset => previous_right_channel_audio_in[2].ENA
reset => previous_right_channel_audio_in[1].ENA
reset => previous_right_channel_audio_in[0].ENA
AUD_BCLK => previous_right_channel_audio_in[0].CLK
AUD_BCLK => previous_right_channel_audio_in[1].CLK
AUD_BCLK => previous_right_channel_audio_in[2].CLK
AUD_BCLK => previous_right_channel_audio_in[3].CLK
AUD_BCLK => previous_right_channel_audio_in[4].CLK
AUD_BCLK => previous_right_channel_audio_in[5].CLK
AUD_BCLK => previous_right_channel_audio_in[6].CLK
AUD_BCLK => previous_right_channel_audio_in[7].CLK
AUD_BCLK => previous_right_channel_audio_in[8].CLK
AUD_BCLK => previous_right_channel_audio_in[9].CLK
AUD_BCLK => previous_right_channel_audio_in[10].CLK
AUD_BCLK => previous_right_channel_audio_in[11].CLK
AUD_BCLK => previous_right_channel_audio_in[12].CLK
AUD_BCLK => previous_right_channel_audio_in[13].CLK
AUD_BCLK => previous_right_channel_audio_in[14].CLK
AUD_BCLK => previous_right_channel_audio_in[15].CLK
AUD_BCLK => previous_right_channel_audio_in[16].CLK
AUD_BCLK => previous_right_channel_audio_in[17].CLK
AUD_BCLK => previous_right_channel_audio_in[18].CLK
AUD_BCLK => previous_right_channel_audio_in[19].CLK
AUD_BCLK => previous_right_channel_audio_in[20].CLK
AUD_BCLK => previous_right_channel_audio_in[21].CLK
AUD_BCLK => previous_right_channel_audio_in[22].CLK
AUD_BCLK => previous_right_channel_audio_in[23].CLK
AUD_BCLK => previous_right_channel_audio_in[24].CLK
AUD_BCLK => previous_right_channel_audio_in[25].CLK
AUD_BCLK => previous_right_channel_audio_in[26].CLK
AUD_BCLK => previous_right_channel_audio_in[27].CLK
AUD_BCLK => previous_right_channel_audio_in[28].CLK
AUD_BCLK => previous_right_channel_audio_in[29].CLK
AUD_BCLK => previous_right_channel_audio_in[30].CLK
AUD_BCLK => previous_right_channel_audio_in[31].CLK
AUD_BCLK => previous_left_channel_audio_in[0].CLK
AUD_BCLK => previous_left_channel_audio_in[1].CLK
AUD_BCLK => previous_left_channel_audio_in[2].CLK
AUD_BCLK => previous_left_channel_audio_in[3].CLK
AUD_BCLK => previous_left_channel_audio_in[4].CLK
AUD_BCLK => previous_left_channel_audio_in[5].CLK
AUD_BCLK => previous_left_channel_audio_in[6].CLK
AUD_BCLK => previous_left_channel_audio_in[7].CLK
AUD_BCLK => previous_left_channel_audio_in[8].CLK
AUD_BCLK => previous_left_channel_audio_in[9].CLK
AUD_BCLK => previous_left_channel_audio_in[10].CLK
AUD_BCLK => previous_left_channel_audio_in[11].CLK
AUD_BCLK => previous_left_channel_audio_in[12].CLK
AUD_BCLK => previous_left_channel_audio_in[13].CLK
AUD_BCLK => previous_left_channel_audio_in[14].CLK
AUD_BCLK => previous_left_channel_audio_in[15].CLK
AUD_BCLK => previous_left_channel_audio_in[16].CLK
AUD_BCLK => previous_left_channel_audio_in[17].CLK
AUD_BCLK => previous_left_channel_audio_in[18].CLK
AUD_BCLK => previous_left_channel_audio_in[19].CLK
AUD_BCLK => previous_left_channel_audio_in[20].CLK
AUD_BCLK => previous_left_channel_audio_in[21].CLK
AUD_BCLK => previous_left_channel_audio_in[22].CLK
AUD_BCLK => previous_left_channel_audio_in[23].CLK
AUD_BCLK => previous_left_channel_audio_in[24].CLK
AUD_BCLK => previous_left_channel_audio_in[25].CLK
AUD_BCLK => previous_left_channel_audio_in[26].CLK
AUD_BCLK => previous_left_channel_audio_in[27].CLK
AUD_BCLK => previous_left_channel_audio_in[28].CLK
AUD_BCLK => previous_left_channel_audio_in[29].CLK
AUD_BCLK => previous_left_channel_audio_in[30].CLK
AUD_BCLK => previous_left_channel_audio_in[31].CLK
AUD_BCLK => previous_right_channel_audio_out[0].CLK
AUD_BCLK => previous_right_channel_audio_out[1].CLK
AUD_BCLK => previous_right_channel_audio_out[2].CLK
AUD_BCLK => previous_right_channel_audio_out[3].CLK
AUD_BCLK => previous_right_channel_audio_out[4].CLK
AUD_BCLK => previous_right_channel_audio_out[5].CLK
AUD_BCLK => previous_right_channel_audio_out[6].CLK
AUD_BCLK => previous_right_channel_audio_out[7].CLK
AUD_BCLK => previous_right_channel_audio_out[8].CLK
AUD_BCLK => previous_right_channel_audio_out[9].CLK
AUD_BCLK => previous_right_channel_audio_out[10].CLK
AUD_BCLK => previous_right_channel_audio_out[11].CLK
AUD_BCLK => previous_right_channel_audio_out[12].CLK
AUD_BCLK => previous_right_channel_audio_out[13].CLK
AUD_BCLK => previous_right_channel_audio_out[14].CLK
AUD_BCLK => previous_right_channel_audio_out[15].CLK
AUD_BCLK => previous_right_channel_audio_out[16].CLK
AUD_BCLK => previous_right_channel_audio_out[17].CLK
AUD_BCLK => previous_right_channel_audio_out[18].CLK
AUD_BCLK => previous_right_channel_audio_out[19].CLK
AUD_BCLK => previous_right_channel_audio_out[20].CLK
AUD_BCLK => previous_right_channel_audio_out[21].CLK
AUD_BCLK => previous_right_channel_audio_out[22].CLK
AUD_BCLK => previous_right_channel_audio_out[23].CLK
AUD_BCLK => previous_right_channel_audio_out[24].CLK
AUD_BCLK => previous_right_channel_audio_out[25].CLK
AUD_BCLK => previous_right_channel_audio_out[26].CLK
AUD_BCLK => previous_right_channel_audio_out[27].CLK
AUD_BCLK => previous_right_channel_audio_out[28].CLK
AUD_BCLK => previous_right_channel_audio_out[29].CLK
AUD_BCLK => previous_right_channel_audio_out[30].CLK
AUD_BCLK => previous_right_channel_audio_out[31].CLK
AUD_BCLK => previous_left_channel_audio_out[0].CLK
AUD_BCLK => previous_left_channel_audio_out[1].CLK
AUD_BCLK => previous_left_channel_audio_out[2].CLK
AUD_BCLK => previous_left_channel_audio_out[3].CLK
AUD_BCLK => previous_left_channel_audio_out[4].CLK
AUD_BCLK => previous_left_channel_audio_out[5].CLK
AUD_BCLK => previous_left_channel_audio_out[6].CLK
AUD_BCLK => previous_left_channel_audio_out[7].CLK
AUD_BCLK => previous_left_channel_audio_out[8].CLK
AUD_BCLK => previous_left_channel_audio_out[9].CLK
AUD_BCLK => previous_left_channel_audio_out[10].CLK
AUD_BCLK => previous_left_channel_audio_out[11].CLK
AUD_BCLK => previous_left_channel_audio_out[12].CLK
AUD_BCLK => previous_left_channel_audio_out[13].CLK
AUD_BCLK => previous_left_channel_audio_out[14].CLK
AUD_BCLK => previous_left_channel_audio_out[15].CLK
AUD_BCLK => previous_left_channel_audio_out[16].CLK
AUD_BCLK => previous_left_channel_audio_out[17].CLK
AUD_BCLK => previous_left_channel_audio_out[18].CLK
AUD_BCLK => previous_left_channel_audio_out[19].CLK
AUD_BCLK => previous_left_channel_audio_out[20].CLK
AUD_BCLK => previous_left_channel_audio_out[21].CLK
AUD_BCLK => previous_left_channel_audio_out[22].CLK
AUD_BCLK => previous_left_channel_audio_out[23].CLK
AUD_BCLK => previous_left_channel_audio_out[24].CLK
AUD_BCLK => previous_left_channel_audio_out[25].CLK
AUD_BCLK => previous_left_channel_audio_out[26].CLK
AUD_BCLK => previous_left_channel_audio_out[27].CLK
AUD_BCLK => previous_left_channel_audio_out[28].CLK
AUD_BCLK => previous_left_channel_audio_out[29].CLK
AUD_BCLK => previous_left_channel_audio_out[30].CLK
AUD_BCLK => previous_left_channel_audio_out[31].CLK
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_right_channel_audio_in.OUTPUTSELECT
AUD_DACLRCK => previous_left_channel_audio_out[31].ENA
AUD_DACLRCK => previous_left_channel_audio_out[30].ENA
AUD_DACLRCK => previous_left_channel_audio_out[29].ENA
AUD_DACLRCK => previous_left_channel_audio_out[28].ENA
AUD_DACLRCK => previous_left_channel_audio_out[27].ENA
AUD_DACLRCK => previous_left_channel_audio_out[26].ENA
AUD_DACLRCK => previous_left_channel_audio_out[25].ENA
AUD_DACLRCK => previous_left_channel_audio_out[24].ENA
AUD_DACLRCK => previous_left_channel_audio_out[23].ENA
AUD_DACLRCK => previous_left_channel_audio_out[22].ENA
AUD_DACLRCK => previous_left_channel_audio_out[21].ENA
AUD_DACLRCK => previous_left_channel_audio_out[20].ENA
AUD_DACLRCK => previous_left_channel_audio_out[19].ENA
AUD_DACLRCK => previous_left_channel_audio_out[18].ENA
AUD_DACLRCK => previous_left_channel_audio_out[17].ENA
AUD_DACLRCK => previous_left_channel_audio_out[16].ENA
AUD_DACLRCK => previous_left_channel_audio_out[15].ENA
AUD_DACLRCK => previous_left_channel_audio_out[14].ENA
AUD_DACLRCK => previous_left_channel_audio_out[13].ENA
AUD_DACLRCK => previous_left_channel_audio_out[12].ENA
AUD_DACLRCK => previous_left_channel_audio_out[11].ENA
AUD_DACLRCK => previous_left_channel_audio_out[10].ENA
AUD_DACLRCK => previous_left_channel_audio_out[9].ENA
AUD_DACLRCK => previous_left_channel_audio_out[8].ENA
AUD_DACLRCK => previous_left_channel_audio_out[7].ENA
AUD_DACLRCK => previous_left_channel_audio_out[6].ENA
AUD_DACLRCK => previous_left_channel_audio_out[5].ENA
AUD_DACLRCK => previous_left_channel_audio_out[4].ENA
AUD_DACLRCK => previous_left_channel_audio_out[3].ENA
AUD_DACLRCK => previous_left_channel_audio_out[2].ENA
AUD_DACLRCK => previous_left_channel_audio_out[1].ENA
AUD_DACLRCK => previous_left_channel_audio_out[0].ENA
AUD_DACLRCK => previous_right_channel_audio_out[31].ENA
AUD_DACLRCK => previous_right_channel_audio_out[30].ENA
AUD_DACLRCK => previous_right_channel_audio_out[29].ENA
AUD_DACLRCK => previous_right_channel_audio_out[28].ENA
AUD_DACLRCK => previous_right_channel_audio_out[27].ENA
AUD_DACLRCK => previous_right_channel_audio_out[26].ENA
AUD_DACLRCK => previous_right_channel_audio_out[25].ENA
AUD_DACLRCK => previous_right_channel_audio_out[24].ENA
AUD_DACLRCK => previous_right_channel_audio_out[23].ENA
AUD_DACLRCK => previous_right_channel_audio_out[22].ENA
AUD_DACLRCK => previous_right_channel_audio_out[21].ENA
AUD_DACLRCK => previous_right_channel_audio_out[20].ENA
AUD_DACLRCK => previous_right_channel_audio_out[19].ENA
AUD_DACLRCK => previous_right_channel_audio_out[18].ENA
AUD_DACLRCK => previous_right_channel_audio_out[17].ENA
AUD_DACLRCK => previous_right_channel_audio_out[16].ENA
AUD_DACLRCK => previous_right_channel_audio_out[15].ENA
AUD_DACLRCK => previous_right_channel_audio_out[14].ENA
AUD_DACLRCK => previous_right_channel_audio_out[13].ENA
AUD_DACLRCK => previous_right_channel_audio_out[12].ENA
AUD_DACLRCK => previous_right_channel_audio_out[11].ENA
AUD_DACLRCK => previous_right_channel_audio_out[10].ENA
AUD_DACLRCK => previous_right_channel_audio_out[9].ENA
AUD_DACLRCK => previous_right_channel_audio_out[8].ENA
AUD_DACLRCK => previous_right_channel_audio_out[7].ENA
AUD_DACLRCK => previous_right_channel_audio_out[6].ENA
AUD_DACLRCK => previous_right_channel_audio_out[5].ENA
AUD_DACLRCK => previous_right_channel_audio_out[4].ENA
AUD_DACLRCK => previous_right_channel_audio_out[3].ENA
AUD_DACLRCK => previous_right_channel_audio_out[2].ENA
AUD_DACLRCK => previous_right_channel_audio_out[1].ENA
AUD_DACLRCK => previous_right_channel_audio_out[0].ENA
left_channel_audio_out[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[12] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[13] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[14] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[15] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[16] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[17] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[18] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[19] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[20] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[21] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[22] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[23] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[24] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[25] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[26] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[27] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[28] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[29] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[30] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[31] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[5] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[6] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[7] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[8] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[9] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[10] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[11] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[12] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[13] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[14] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[15] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[16] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[17] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[18] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[19] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[20] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[21] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[22] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[23] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[24] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[25] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[26] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[27] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[28] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[29] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[30] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[31] <= Div1.DB_MAX_OUTPUT_PORT_TYPE


|Project2|AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass
left_channel_audio_in[0] => Add0.IN64
left_channel_audio_in[1] => Add0.IN63
left_channel_audio_in[2] => Add0.IN62
left_channel_audio_in[3] => Add0.IN61
left_channel_audio_in[4] => Add0.IN60
left_channel_audio_in[5] => Add0.IN59
left_channel_audio_in[6] => Add0.IN58
left_channel_audio_in[7] => Add0.IN57
left_channel_audio_in[8] => Add0.IN56
left_channel_audio_in[9] => Add0.IN55
left_channel_audio_in[10] => Add0.IN54
left_channel_audio_in[11] => Add0.IN53
left_channel_audio_in[12] => Add0.IN52
left_channel_audio_in[13] => Add0.IN51
left_channel_audio_in[14] => Add0.IN50
left_channel_audio_in[15] => Add0.IN49
left_channel_audio_in[16] => Add0.IN48
left_channel_audio_in[17] => Add0.IN47
left_channel_audio_in[18] => Add0.IN46
left_channel_audio_in[19] => Add0.IN45
left_channel_audio_in[20] => Add0.IN44
left_channel_audio_in[21] => Add0.IN43
left_channel_audio_in[22] => Add0.IN42
left_channel_audio_in[23] => Add0.IN41
left_channel_audio_in[24] => Add0.IN40
left_channel_audio_in[25] => Add0.IN39
left_channel_audio_in[26] => Add0.IN38
left_channel_audio_in[27] => Add0.IN37
left_channel_audio_in[28] => Add0.IN36
left_channel_audio_in[29] => Add0.IN35
left_channel_audio_in[30] => Add0.IN34
left_channel_audio_in[31] => Add0.IN33
right_channel_audio_in[0] => Add2.IN64
right_channel_audio_in[1] => Add2.IN63
right_channel_audio_in[2] => Add2.IN62
right_channel_audio_in[3] => Add2.IN61
right_channel_audio_in[4] => Add2.IN60
right_channel_audio_in[5] => Add2.IN59
right_channel_audio_in[6] => Add2.IN58
right_channel_audio_in[7] => Add2.IN57
right_channel_audio_in[8] => Add2.IN56
right_channel_audio_in[9] => Add2.IN55
right_channel_audio_in[10] => Add2.IN54
right_channel_audio_in[11] => Add2.IN53
right_channel_audio_in[12] => Add2.IN52
right_channel_audio_in[13] => Add2.IN51
right_channel_audio_in[14] => Add2.IN50
right_channel_audio_in[15] => Add2.IN49
right_channel_audio_in[16] => Add2.IN48
right_channel_audio_in[17] => Add2.IN47
right_channel_audio_in[18] => Add2.IN46
right_channel_audio_in[19] => Add2.IN45
right_channel_audio_in[20] => Add2.IN44
right_channel_audio_in[21] => Add2.IN43
right_channel_audio_in[22] => Add2.IN42
right_channel_audio_in[23] => Add2.IN41
right_channel_audio_in[24] => Add2.IN40
right_channel_audio_in[25] => Add2.IN39
right_channel_audio_in[26] => Add2.IN38
right_channel_audio_in[27] => Add2.IN37
right_channel_audio_in[28] => Add2.IN36
right_channel_audio_in[29] => Add2.IN35
right_channel_audio_in[30] => Add2.IN34
right_channel_audio_in[31] => Add2.IN33
reset => previous_right_channel_audio_out[0].ACLR
reset => previous_right_channel_audio_out[1].ACLR
reset => previous_right_channel_audio_out[2].ACLR
reset => previous_right_channel_audio_out[3].ACLR
reset => previous_right_channel_audio_out[4].ACLR
reset => previous_right_channel_audio_out[5].ACLR
reset => previous_right_channel_audio_out[6].ACLR
reset => previous_right_channel_audio_out[7].ACLR
reset => previous_right_channel_audio_out[8].ACLR
reset => previous_right_channel_audio_out[9].ACLR
reset => previous_right_channel_audio_out[10].ACLR
reset => previous_right_channel_audio_out[11].ACLR
reset => previous_right_channel_audio_out[12].ACLR
reset => previous_right_channel_audio_out[13].ACLR
reset => previous_right_channel_audio_out[14].ACLR
reset => previous_right_channel_audio_out[15].ACLR
reset => previous_right_channel_audio_out[16].ACLR
reset => previous_right_channel_audio_out[17].ACLR
reset => previous_right_channel_audio_out[18].ACLR
reset => previous_right_channel_audio_out[19].ACLR
reset => previous_right_channel_audio_out[20].ACLR
reset => previous_right_channel_audio_out[21].ACLR
reset => previous_right_channel_audio_out[22].ACLR
reset => previous_right_channel_audio_out[23].ACLR
reset => previous_right_channel_audio_out[24].ACLR
reset => previous_right_channel_audio_out[25].ACLR
reset => previous_right_channel_audio_out[26].ACLR
reset => previous_right_channel_audio_out[27].ACLR
reset => previous_right_channel_audio_out[28].ACLR
reset => previous_right_channel_audio_out[29].ACLR
reset => previous_right_channel_audio_out[30].ACLR
reset => previous_right_channel_audio_out[31].ACLR
reset => previous_left_channel_audio_out[0].ACLR
reset => previous_left_channel_audio_out[1].ACLR
reset => previous_left_channel_audio_out[2].ACLR
reset => previous_left_channel_audio_out[3].ACLR
reset => previous_left_channel_audio_out[4].ACLR
reset => previous_left_channel_audio_out[5].ACLR
reset => previous_left_channel_audio_out[6].ACLR
reset => previous_left_channel_audio_out[7].ACLR
reset => previous_left_channel_audio_out[8].ACLR
reset => previous_left_channel_audio_out[9].ACLR
reset => previous_left_channel_audio_out[10].ACLR
reset => previous_left_channel_audio_out[11].ACLR
reset => previous_left_channel_audio_out[12].ACLR
reset => previous_left_channel_audio_out[13].ACLR
reset => previous_left_channel_audio_out[14].ACLR
reset => previous_left_channel_audio_out[15].ACLR
reset => previous_left_channel_audio_out[16].ACLR
reset => previous_left_channel_audio_out[17].ACLR
reset => previous_left_channel_audio_out[18].ACLR
reset => previous_left_channel_audio_out[19].ACLR
reset => previous_left_channel_audio_out[20].ACLR
reset => previous_left_channel_audio_out[21].ACLR
reset => previous_left_channel_audio_out[22].ACLR
reset => previous_left_channel_audio_out[23].ACLR
reset => previous_left_channel_audio_out[24].ACLR
reset => previous_left_channel_audio_out[25].ACLR
reset => previous_left_channel_audio_out[26].ACLR
reset => previous_left_channel_audio_out[27].ACLR
reset => previous_left_channel_audio_out[28].ACLR
reset => previous_left_channel_audio_out[29].ACLR
reset => previous_left_channel_audio_out[30].ACLR
reset => previous_left_channel_audio_out[31].ACLR
AUD_BCLK => previous_right_channel_audio_out[0].CLK
AUD_BCLK => previous_right_channel_audio_out[1].CLK
AUD_BCLK => previous_right_channel_audio_out[2].CLK
AUD_BCLK => previous_right_channel_audio_out[3].CLK
AUD_BCLK => previous_right_channel_audio_out[4].CLK
AUD_BCLK => previous_right_channel_audio_out[5].CLK
AUD_BCLK => previous_right_channel_audio_out[6].CLK
AUD_BCLK => previous_right_channel_audio_out[7].CLK
AUD_BCLK => previous_right_channel_audio_out[8].CLK
AUD_BCLK => previous_right_channel_audio_out[9].CLK
AUD_BCLK => previous_right_channel_audio_out[10].CLK
AUD_BCLK => previous_right_channel_audio_out[11].CLK
AUD_BCLK => previous_right_channel_audio_out[12].CLK
AUD_BCLK => previous_right_channel_audio_out[13].CLK
AUD_BCLK => previous_right_channel_audio_out[14].CLK
AUD_BCLK => previous_right_channel_audio_out[15].CLK
AUD_BCLK => previous_right_channel_audio_out[16].CLK
AUD_BCLK => previous_right_channel_audio_out[17].CLK
AUD_BCLK => previous_right_channel_audio_out[18].CLK
AUD_BCLK => previous_right_channel_audio_out[19].CLK
AUD_BCLK => previous_right_channel_audio_out[20].CLK
AUD_BCLK => previous_right_channel_audio_out[21].CLK
AUD_BCLK => previous_right_channel_audio_out[22].CLK
AUD_BCLK => previous_right_channel_audio_out[23].CLK
AUD_BCLK => previous_right_channel_audio_out[24].CLK
AUD_BCLK => previous_right_channel_audio_out[25].CLK
AUD_BCLK => previous_right_channel_audio_out[26].CLK
AUD_BCLK => previous_right_channel_audio_out[27].CLK
AUD_BCLK => previous_right_channel_audio_out[28].CLK
AUD_BCLK => previous_right_channel_audio_out[29].CLK
AUD_BCLK => previous_right_channel_audio_out[30].CLK
AUD_BCLK => previous_right_channel_audio_out[31].CLK
AUD_BCLK => previous_left_channel_audio_out[0].CLK
AUD_BCLK => previous_left_channel_audio_out[1].CLK
AUD_BCLK => previous_left_channel_audio_out[2].CLK
AUD_BCLK => previous_left_channel_audio_out[3].CLK
AUD_BCLK => previous_left_channel_audio_out[4].CLK
AUD_BCLK => previous_left_channel_audio_out[5].CLK
AUD_BCLK => previous_left_channel_audio_out[6].CLK
AUD_BCLK => previous_left_channel_audio_out[7].CLK
AUD_BCLK => previous_left_channel_audio_out[8].CLK
AUD_BCLK => previous_left_channel_audio_out[9].CLK
AUD_BCLK => previous_left_channel_audio_out[10].CLK
AUD_BCLK => previous_left_channel_audio_out[11].CLK
AUD_BCLK => previous_left_channel_audio_out[12].CLK
AUD_BCLK => previous_left_channel_audio_out[13].CLK
AUD_BCLK => previous_left_channel_audio_out[14].CLK
AUD_BCLK => previous_left_channel_audio_out[15].CLK
AUD_BCLK => previous_left_channel_audio_out[16].CLK
AUD_BCLK => previous_left_channel_audio_out[17].CLK
AUD_BCLK => previous_left_channel_audio_out[18].CLK
AUD_BCLK => previous_left_channel_audio_out[19].CLK
AUD_BCLK => previous_left_channel_audio_out[20].CLK
AUD_BCLK => previous_left_channel_audio_out[21].CLK
AUD_BCLK => previous_left_channel_audio_out[22].CLK
AUD_BCLK => previous_left_channel_audio_out[23].CLK
AUD_BCLK => previous_left_channel_audio_out[24].CLK
AUD_BCLK => previous_left_channel_audio_out[25].CLK
AUD_BCLK => previous_left_channel_audio_out[26].CLK
AUD_BCLK => previous_left_channel_audio_out[27].CLK
AUD_BCLK => previous_left_channel_audio_out[28].CLK
AUD_BCLK => previous_left_channel_audio_out[29].CLK
AUD_BCLK => previous_left_channel_audio_out[30].CLK
AUD_BCLK => previous_left_channel_audio_out[31].CLK
AUD_DACLRCK => previous_right_channel_audio_out[0].ENA
AUD_DACLRCK => previous_left_channel_audio_out[31].ENA
AUD_DACLRCK => previous_left_channel_audio_out[30].ENA
AUD_DACLRCK => previous_left_channel_audio_out[29].ENA
AUD_DACLRCK => previous_left_channel_audio_out[28].ENA
AUD_DACLRCK => previous_left_channel_audio_out[27].ENA
AUD_DACLRCK => previous_left_channel_audio_out[26].ENA
AUD_DACLRCK => previous_left_channel_audio_out[25].ENA
AUD_DACLRCK => previous_left_channel_audio_out[24].ENA
AUD_DACLRCK => previous_left_channel_audio_out[23].ENA
AUD_DACLRCK => previous_left_channel_audio_out[22].ENA
AUD_DACLRCK => previous_left_channel_audio_out[21].ENA
AUD_DACLRCK => previous_left_channel_audio_out[20].ENA
AUD_DACLRCK => previous_left_channel_audio_out[19].ENA
AUD_DACLRCK => previous_left_channel_audio_out[18].ENA
AUD_DACLRCK => previous_left_channel_audio_out[17].ENA
AUD_DACLRCK => previous_left_channel_audio_out[16].ENA
AUD_DACLRCK => previous_left_channel_audio_out[15].ENA
AUD_DACLRCK => previous_left_channel_audio_out[14].ENA
AUD_DACLRCK => previous_left_channel_audio_out[13].ENA
AUD_DACLRCK => previous_left_channel_audio_out[12].ENA
AUD_DACLRCK => previous_left_channel_audio_out[11].ENA
AUD_DACLRCK => previous_left_channel_audio_out[10].ENA
AUD_DACLRCK => previous_left_channel_audio_out[9].ENA
AUD_DACLRCK => previous_left_channel_audio_out[8].ENA
AUD_DACLRCK => previous_left_channel_audio_out[7].ENA
AUD_DACLRCK => previous_left_channel_audio_out[6].ENA
AUD_DACLRCK => previous_left_channel_audio_out[5].ENA
AUD_DACLRCK => previous_left_channel_audio_out[4].ENA
AUD_DACLRCK => previous_left_channel_audio_out[3].ENA
AUD_DACLRCK => previous_left_channel_audio_out[2].ENA
AUD_DACLRCK => previous_left_channel_audio_out[1].ENA
AUD_DACLRCK => previous_left_channel_audio_out[0].ENA
AUD_DACLRCK => previous_right_channel_audio_out[31].ENA
AUD_DACLRCK => previous_right_channel_audio_out[30].ENA
AUD_DACLRCK => previous_right_channel_audio_out[29].ENA
AUD_DACLRCK => previous_right_channel_audio_out[28].ENA
AUD_DACLRCK => previous_right_channel_audio_out[27].ENA
AUD_DACLRCK => previous_right_channel_audio_out[26].ENA
AUD_DACLRCK => previous_right_channel_audio_out[25].ENA
AUD_DACLRCK => previous_right_channel_audio_out[24].ENA
AUD_DACLRCK => previous_right_channel_audio_out[23].ENA
AUD_DACLRCK => previous_right_channel_audio_out[22].ENA
AUD_DACLRCK => previous_right_channel_audio_out[21].ENA
AUD_DACLRCK => previous_right_channel_audio_out[20].ENA
AUD_DACLRCK => previous_right_channel_audio_out[19].ENA
AUD_DACLRCK => previous_right_channel_audio_out[18].ENA
AUD_DACLRCK => previous_right_channel_audio_out[17].ENA
AUD_DACLRCK => previous_right_channel_audio_out[16].ENA
AUD_DACLRCK => previous_right_channel_audio_out[15].ENA
AUD_DACLRCK => previous_right_channel_audio_out[14].ENA
AUD_DACLRCK => previous_right_channel_audio_out[13].ENA
AUD_DACLRCK => previous_right_channel_audio_out[12].ENA
AUD_DACLRCK => previous_right_channel_audio_out[11].ENA
AUD_DACLRCK => previous_right_channel_audio_out[10].ENA
AUD_DACLRCK => previous_right_channel_audio_out[9].ENA
AUD_DACLRCK => previous_right_channel_audio_out[8].ENA
AUD_DACLRCK => previous_right_channel_audio_out[7].ENA
AUD_DACLRCK => previous_right_channel_audio_out[6].ENA
AUD_DACLRCK => previous_right_channel_audio_out[5].ENA
AUD_DACLRCK => previous_right_channel_audio_out[4].ENA
AUD_DACLRCK => previous_right_channel_audio_out[3].ENA
AUD_DACLRCK => previous_right_channel_audio_out[2].ENA
AUD_DACLRCK => previous_right_channel_audio_out[1].ENA
alpha_prime[0] => Div0.IN63
alpha_prime[0] => Div1.IN63
alpha_prime[1] => Div0.IN62
alpha_prime[1] => Div1.IN62
alpha_prime[2] => Div0.IN61
alpha_prime[2] => Div1.IN61
alpha_prime[3] => Div0.IN60
alpha_prime[3] => Div1.IN60
alpha_prime[4] => Div0.IN59
alpha_prime[4] => Div1.IN59
alpha_prime[5] => Div0.IN58
alpha_prime[5] => Div1.IN58
alpha_prime[6] => Div0.IN57
alpha_prime[6] => Div1.IN57
alpha_prime[7] => Div0.IN56
alpha_prime[7] => Div1.IN56
alpha_prime[8] => Div0.IN55
alpha_prime[8] => Div1.IN55
alpha_prime[9] => Div0.IN54
alpha_prime[9] => Div1.IN54
alpha_prime[10] => Div0.IN53
alpha_prime[10] => Div1.IN53
alpha_prime[11] => Div0.IN52
alpha_prime[11] => Div1.IN52
alpha_prime[12] => Div0.IN51
alpha_prime[12] => Div1.IN51
alpha_prime[13] => Div0.IN50
alpha_prime[13] => Div1.IN50
alpha_prime[14] => Div0.IN49
alpha_prime[14] => Div1.IN49
alpha_prime[15] => Div0.IN48
alpha_prime[15] => Div1.IN48
alpha_prime[16] => Div0.IN47
alpha_prime[16] => Div1.IN47
alpha_prime[17] => Div0.IN46
alpha_prime[17] => Div1.IN46
alpha_prime[18] => Div0.IN45
alpha_prime[18] => Div1.IN45
alpha_prime[19] => Div0.IN44
alpha_prime[19] => Div1.IN44
alpha_prime[20] => Div0.IN43
alpha_prime[20] => Div1.IN43
alpha_prime[21] => Div0.IN42
alpha_prime[21] => Div1.IN42
alpha_prime[22] => Div0.IN41
alpha_prime[22] => Div1.IN41
alpha_prime[23] => Div0.IN40
alpha_prime[23] => Div1.IN40
alpha_prime[24] => Div0.IN39
alpha_prime[24] => Div1.IN39
alpha_prime[25] => Div0.IN38
alpha_prime[25] => Div1.IN38
alpha_prime[26] => Div0.IN37
alpha_prime[26] => Div1.IN37
alpha_prime[27] => Div0.IN36
alpha_prime[27] => Div1.IN36
alpha_prime[28] => Div0.IN35
alpha_prime[28] => Div1.IN35
alpha_prime[29] => Div0.IN34
alpha_prime[29] => Div1.IN34
alpha_prime[30] => Div0.IN33
alpha_prime[30] => Div1.IN33
alpha_prime[31] => Div0.IN32
alpha_prime[31] => Div1.IN32
left_channel_audio_out[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|Project2|CutOffCutOnRepeat:cccor
left_channel_audio_in[0] => left_channel_audio_out.DATAB
left_channel_audio_in[0] => left_channel_audio_out.DATAB
left_channel_audio_in[1] => left_channel_audio_out.DATAB
left_channel_audio_in[1] => left_channel_audio_out.DATAB
left_channel_audio_in[2] => left_channel_audio_out.DATAB
left_channel_audio_in[2] => left_channel_audio_out.DATAB
left_channel_audio_in[3] => left_channel_audio_out.DATAB
left_channel_audio_in[3] => left_channel_audio_out.DATAB
left_channel_audio_in[4] => left_channel_audio_out.DATAB
left_channel_audio_in[4] => left_channel_audio_out.DATAB
left_channel_audio_in[5] => left_channel_audio_out.DATAB
left_channel_audio_in[5] => left_channel_audio_out.DATAB
left_channel_audio_in[6] => left_channel_audio_out.DATAB
left_channel_audio_in[6] => left_channel_audio_out.DATAB
left_channel_audio_in[7] => left_channel_audio_out.DATAB
left_channel_audio_in[7] => left_channel_audio_out.DATAB
left_channel_audio_in[8] => left_channel_audio_out.DATAB
left_channel_audio_in[8] => left_channel_audio_out.DATAB
left_channel_audio_in[9] => left_channel_audio_out.DATAB
left_channel_audio_in[9] => left_channel_audio_out.DATAB
left_channel_audio_in[10] => left_channel_audio_out.DATAB
left_channel_audio_in[10] => left_channel_audio_out.DATAB
left_channel_audio_in[11] => left_channel_audio_out.DATAB
left_channel_audio_in[11] => left_channel_audio_out.DATAB
left_channel_audio_in[12] => left_channel_audio_out.DATAB
left_channel_audio_in[12] => left_channel_audio_out.DATAB
left_channel_audio_in[13] => left_channel_audio_out.DATAB
left_channel_audio_in[13] => left_channel_audio_out.DATAB
left_channel_audio_in[14] => left_channel_audio_out.DATAB
left_channel_audio_in[14] => left_channel_audio_out.DATAB
left_channel_audio_in[15] => left_channel_audio_out.DATAB
left_channel_audio_in[15] => left_channel_audio_out.DATAB
left_channel_audio_in[16] => left_channel_audio_out.DATAB
left_channel_audio_in[16] => left_channel_audio_out.DATAB
left_channel_audio_in[17] => left_channel_audio_out.DATAB
left_channel_audio_in[17] => left_channel_audio_out.DATAB
left_channel_audio_in[18] => left_channel_audio_out.DATAB
left_channel_audio_in[18] => left_channel_audio_out.DATAB
left_channel_audio_in[19] => left_channel_audio_out.DATAB
left_channel_audio_in[19] => left_channel_audio_out.DATAB
left_channel_audio_in[20] => left_channel_audio_out.DATAB
left_channel_audio_in[20] => left_channel_audio_out.DATAB
left_channel_audio_in[21] => left_channel_audio_out.DATAB
left_channel_audio_in[21] => left_channel_audio_out.DATAB
left_channel_audio_in[22] => left_channel_audio_out.DATAB
left_channel_audio_in[22] => left_channel_audio_out.DATAB
left_channel_audio_in[23] => left_channel_audio_out.DATAB
left_channel_audio_in[23] => left_channel_audio_out.DATAB
left_channel_audio_in[24] => left_channel_audio_out.DATAB
left_channel_audio_in[24] => left_channel_audio_out.DATAB
left_channel_audio_in[25] => left_channel_audio_out.DATAB
left_channel_audio_in[25] => left_channel_audio_out.DATAB
left_channel_audio_in[26] => left_channel_audio_out.DATAB
left_channel_audio_in[26] => left_channel_audio_out.DATAB
left_channel_audio_in[27] => left_channel_audio_out.DATAB
left_channel_audio_in[27] => left_channel_audio_out.DATAB
left_channel_audio_in[28] => left_channel_audio_out.DATAB
left_channel_audio_in[28] => left_channel_audio_out.DATAB
left_channel_audio_in[29] => left_channel_audio_out.DATAB
left_channel_audio_in[29] => left_channel_audio_out.DATAB
left_channel_audio_in[30] => left_channel_audio_out.DATAB
left_channel_audio_in[30] => left_channel_audio_out.DATAB
left_channel_audio_in[31] => left_channel_audio_out.DATAB
left_channel_audio_in[31] => left_channel_audio_out.DATAB
right_channel_audio_in[0] => right_channel_audio_out.DATAB
right_channel_audio_in[0] => right_channel_audio_out.DATAB
right_channel_audio_in[1] => right_channel_audio_out.DATAB
right_channel_audio_in[1] => right_channel_audio_out.DATAB
right_channel_audio_in[2] => right_channel_audio_out.DATAB
right_channel_audio_in[2] => right_channel_audio_out.DATAB
right_channel_audio_in[3] => right_channel_audio_out.DATAB
right_channel_audio_in[3] => right_channel_audio_out.DATAB
right_channel_audio_in[4] => right_channel_audio_out.DATAB
right_channel_audio_in[4] => right_channel_audio_out.DATAB
right_channel_audio_in[5] => right_channel_audio_out.DATAB
right_channel_audio_in[5] => right_channel_audio_out.DATAB
right_channel_audio_in[6] => right_channel_audio_out.DATAB
right_channel_audio_in[6] => right_channel_audio_out.DATAB
right_channel_audio_in[7] => right_channel_audio_out.DATAB
right_channel_audio_in[7] => right_channel_audio_out.DATAB
right_channel_audio_in[8] => right_channel_audio_out.DATAB
right_channel_audio_in[8] => right_channel_audio_out.DATAB
right_channel_audio_in[9] => right_channel_audio_out.DATAB
right_channel_audio_in[9] => right_channel_audio_out.DATAB
right_channel_audio_in[10] => right_channel_audio_out.DATAB
right_channel_audio_in[10] => right_channel_audio_out.DATAB
right_channel_audio_in[11] => right_channel_audio_out.DATAB
right_channel_audio_in[11] => right_channel_audio_out.DATAB
right_channel_audio_in[12] => right_channel_audio_out.DATAB
right_channel_audio_in[12] => right_channel_audio_out.DATAB
right_channel_audio_in[13] => right_channel_audio_out.DATAB
right_channel_audio_in[13] => right_channel_audio_out.DATAB
right_channel_audio_in[14] => right_channel_audio_out.DATAB
right_channel_audio_in[14] => right_channel_audio_out.DATAB
right_channel_audio_in[15] => right_channel_audio_out.DATAB
right_channel_audio_in[15] => right_channel_audio_out.DATAB
right_channel_audio_in[16] => right_channel_audio_out.DATAB
right_channel_audio_in[16] => right_channel_audio_out.DATAB
right_channel_audio_in[17] => right_channel_audio_out.DATAB
right_channel_audio_in[17] => right_channel_audio_out.DATAB
right_channel_audio_in[18] => right_channel_audio_out.DATAB
right_channel_audio_in[18] => right_channel_audio_out.DATAB
right_channel_audio_in[19] => right_channel_audio_out.DATAB
right_channel_audio_in[19] => right_channel_audio_out.DATAB
right_channel_audio_in[20] => right_channel_audio_out.DATAB
right_channel_audio_in[20] => right_channel_audio_out.DATAB
right_channel_audio_in[21] => right_channel_audio_out.DATAB
right_channel_audio_in[21] => right_channel_audio_out.DATAB
right_channel_audio_in[22] => right_channel_audio_out.DATAB
right_channel_audio_in[22] => right_channel_audio_out.DATAB
right_channel_audio_in[23] => right_channel_audio_out.DATAB
right_channel_audio_in[23] => right_channel_audio_out.DATAB
right_channel_audio_in[24] => right_channel_audio_out.DATAB
right_channel_audio_in[24] => right_channel_audio_out.DATAB
right_channel_audio_in[25] => right_channel_audio_out.DATAB
right_channel_audio_in[25] => right_channel_audio_out.DATAB
right_channel_audio_in[26] => right_channel_audio_out.DATAB
right_channel_audio_in[26] => right_channel_audio_out.DATAB
right_channel_audio_in[27] => right_channel_audio_out.DATAB
right_channel_audio_in[27] => right_channel_audio_out.DATAB
right_channel_audio_in[28] => right_channel_audio_out.DATAB
right_channel_audio_in[28] => right_channel_audio_out.DATAB
right_channel_audio_in[29] => right_channel_audio_out.DATAB
right_channel_audio_in[29] => right_channel_audio_out.DATAB
right_channel_audio_in[30] => right_channel_audio_out.DATAB
right_channel_audio_in[30] => right_channel_audio_out.DATAB
right_channel_audio_in[31] => right_channel_audio_out.DATAB
right_channel_audio_in[31] => right_channel_audio_out.DATAB
interval_time[0] => Equal1.IN1
interval_time[0] => Equal2.IN1
interval_time[1] => Equal1.IN0
interval_time[1] => Equal2.IN0
CLOCK_50 => right_channel_audio_out[0]~reg0.CLK
CLOCK_50 => right_channel_audio_out[1]~reg0.CLK
CLOCK_50 => right_channel_audio_out[2]~reg0.CLK
CLOCK_50 => right_channel_audio_out[3]~reg0.CLK
CLOCK_50 => right_channel_audio_out[4]~reg0.CLK
CLOCK_50 => right_channel_audio_out[5]~reg0.CLK
CLOCK_50 => right_channel_audio_out[6]~reg0.CLK
CLOCK_50 => right_channel_audio_out[7]~reg0.CLK
CLOCK_50 => right_channel_audio_out[8]~reg0.CLK
CLOCK_50 => right_channel_audio_out[9]~reg0.CLK
CLOCK_50 => right_channel_audio_out[10]~reg0.CLK
CLOCK_50 => right_channel_audio_out[11]~reg0.CLK
CLOCK_50 => right_channel_audio_out[12]~reg0.CLK
CLOCK_50 => right_channel_audio_out[13]~reg0.CLK
CLOCK_50 => right_channel_audio_out[14]~reg0.CLK
CLOCK_50 => right_channel_audio_out[15]~reg0.CLK
CLOCK_50 => right_channel_audio_out[16]~reg0.CLK
CLOCK_50 => right_channel_audio_out[17]~reg0.CLK
CLOCK_50 => right_channel_audio_out[18]~reg0.CLK
CLOCK_50 => right_channel_audio_out[19]~reg0.CLK
CLOCK_50 => right_channel_audio_out[20]~reg0.CLK
CLOCK_50 => right_channel_audio_out[21]~reg0.CLK
CLOCK_50 => right_channel_audio_out[22]~reg0.CLK
CLOCK_50 => right_channel_audio_out[23]~reg0.CLK
CLOCK_50 => right_channel_audio_out[24]~reg0.CLK
CLOCK_50 => right_channel_audio_out[25]~reg0.CLK
CLOCK_50 => right_channel_audio_out[26]~reg0.CLK
CLOCK_50 => right_channel_audio_out[27]~reg0.CLK
CLOCK_50 => right_channel_audio_out[28]~reg0.CLK
CLOCK_50 => right_channel_audio_out[29]~reg0.CLK
CLOCK_50 => right_channel_audio_out[30]~reg0.CLK
CLOCK_50 => right_channel_audio_out[31]~reg0.CLK
CLOCK_50 => left_channel_audio_out[0]~reg0.CLK
CLOCK_50 => left_channel_audio_out[1]~reg0.CLK
CLOCK_50 => left_channel_audio_out[2]~reg0.CLK
CLOCK_50 => left_channel_audio_out[3]~reg0.CLK
CLOCK_50 => left_channel_audio_out[4]~reg0.CLK
CLOCK_50 => left_channel_audio_out[5]~reg0.CLK
CLOCK_50 => left_channel_audio_out[6]~reg0.CLK
CLOCK_50 => left_channel_audio_out[7]~reg0.CLK
CLOCK_50 => left_channel_audio_out[8]~reg0.CLK
CLOCK_50 => left_channel_audio_out[9]~reg0.CLK
CLOCK_50 => left_channel_audio_out[10]~reg0.CLK
CLOCK_50 => left_channel_audio_out[11]~reg0.CLK
CLOCK_50 => left_channel_audio_out[12]~reg0.CLK
CLOCK_50 => left_channel_audio_out[13]~reg0.CLK
CLOCK_50 => left_channel_audio_out[14]~reg0.CLK
CLOCK_50 => left_channel_audio_out[15]~reg0.CLK
CLOCK_50 => left_channel_audio_out[16]~reg0.CLK
CLOCK_50 => left_channel_audio_out[17]~reg0.CLK
CLOCK_50 => left_channel_audio_out[18]~reg0.CLK
CLOCK_50 => left_channel_audio_out[19]~reg0.CLK
CLOCK_50 => left_channel_audio_out[20]~reg0.CLK
CLOCK_50 => left_channel_audio_out[21]~reg0.CLK
CLOCK_50 => left_channel_audio_out[22]~reg0.CLK
CLOCK_50 => left_channel_audio_out[23]~reg0.CLK
CLOCK_50 => left_channel_audio_out[24]~reg0.CLK
CLOCK_50 => left_channel_audio_out[25]~reg0.CLK
CLOCK_50 => left_channel_audio_out[26]~reg0.CLK
CLOCK_50 => left_channel_audio_out[27]~reg0.CLK
CLOCK_50 => left_channel_audio_out[28]~reg0.CLK
CLOCK_50 => left_channel_audio_out[29]~reg0.CLK
CLOCK_50 => left_channel_audio_out[30]~reg0.CLK
CLOCK_50 => left_channel_audio_out[31]~reg0.CLK
CLOCK_50 => second_counter[0].CLK
CLOCK_50 => second_counter[1].CLK
CLOCK_50 => cut.CLK
CLOCK_50 => mhz_counter[0].CLK
CLOCK_50 => mhz_counter[1].CLK
CLOCK_50 => mhz_counter[2].CLK
CLOCK_50 => mhz_counter[3].CLK
CLOCK_50 => mhz_counter[4].CLK
CLOCK_50 => mhz_counter[5].CLK
CLOCK_50 => mhz_counter[6].CLK
CLOCK_50 => mhz_counter[7].CLK
CLOCK_50 => mhz_counter[8].CLK
CLOCK_50 => mhz_counter[9].CLK
CLOCK_50 => mhz_counter[10].CLK
CLOCK_50 => mhz_counter[11].CLK
CLOCK_50 => mhz_counter[12].CLK
CLOCK_50 => mhz_counter[13].CLK
CLOCK_50 => mhz_counter[14].CLK
CLOCK_50 => mhz_counter[15].CLK
CLOCK_50 => mhz_counter[16].CLK
CLOCK_50 => mhz_counter[17].CLK
CLOCK_50 => mhz_counter[18].CLK
CLOCK_50 => mhz_counter[19].CLK
CLOCK_50 => mhz_counter[20].CLK
CLOCK_50 => mhz_counter[21].CLK
CLOCK_50 => mhz_counter[22].CLK
CLOCK_50 => mhz_counter[23].CLK
CLOCK_50 => mhz_counter[24].CLK
CLOCK_50 => mhz_counter[25].CLK
left_channel_audio_out[0] <= left_channel_audio_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[1] <= left_channel_audio_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[2] <= left_channel_audio_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[3] <= left_channel_audio_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[4] <= left_channel_audio_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[5] <= left_channel_audio_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[6] <= left_channel_audio_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[7] <= left_channel_audio_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[8] <= left_channel_audio_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[9] <= left_channel_audio_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[10] <= left_channel_audio_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[11] <= left_channel_audio_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[12] <= left_channel_audio_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[13] <= left_channel_audio_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[14] <= left_channel_audio_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[15] <= left_channel_audio_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[16] <= left_channel_audio_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[17] <= left_channel_audio_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[18] <= left_channel_audio_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[19] <= left_channel_audio_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[20] <= left_channel_audio_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[21] <= left_channel_audio_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[22] <= left_channel_audio_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[23] <= left_channel_audio_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[24] <= left_channel_audio_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[25] <= left_channel_audio_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[26] <= left_channel_audio_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[27] <= left_channel_audio_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[28] <= left_channel_audio_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[29] <= left_channel_audio_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[30] <= left_channel_audio_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[31] <= left_channel_audio_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[0] <= right_channel_audio_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[1] <= right_channel_audio_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[2] <= right_channel_audio_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[3] <= right_channel_audio_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[4] <= right_channel_audio_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[5] <= right_channel_audio_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[6] <= right_channel_audio_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[7] <= right_channel_audio_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[8] <= right_channel_audio_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[9] <= right_channel_audio_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[10] <= right_channel_audio_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[11] <= right_channel_audio_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[12] <= right_channel_audio_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[13] <= right_channel_audio_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[14] <= right_channel_audio_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[15] <= right_channel_audio_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[16] <= right_channel_audio_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[17] <= right_channel_audio_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[18] <= right_channel_audio_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[19] <= right_channel_audio_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[20] <= right_channel_audio_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[21] <= right_channel_audio_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[22] <= right_channel_audio_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[23] <= right_channel_audio_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[24] <= right_channel_audio_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[25] <= right_channel_audio_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[26] <= right_channel_audio_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[27] <= right_channel_audio_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[28] <= right_channel_audio_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[29] <= right_channel_audio_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[30] <= right_channel_audio_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[31] <= right_channel_audio_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project2|AudioVolume:volume
left_channel_audio_in[0] => Div0.IN34
left_channel_audio_in[0] => Mux31.IN3
left_channel_audio_in[1] => Div0.IN33
left_channel_audio_in[1] => Mux30.IN3
left_channel_audio_in[2] => Div0.IN32
left_channel_audio_in[2] => Mux29.IN3
left_channel_audio_in[3] => Div0.IN31
left_channel_audio_in[3] => Mux28.IN3
left_channel_audio_in[4] => Div0.IN30
left_channel_audio_in[4] => Mux27.IN3
left_channel_audio_in[5] => Div0.IN29
left_channel_audio_in[5] => Mux26.IN3
left_channel_audio_in[6] => Div0.IN28
left_channel_audio_in[6] => Mux25.IN3
left_channel_audio_in[7] => Div0.IN27
left_channel_audio_in[7] => Mux24.IN3
left_channel_audio_in[8] => Div0.IN26
left_channel_audio_in[8] => Mux23.IN3
left_channel_audio_in[9] => Div0.IN25
left_channel_audio_in[9] => Mux22.IN3
left_channel_audio_in[10] => Div0.IN24
left_channel_audio_in[10] => Mux21.IN3
left_channel_audio_in[11] => Div0.IN23
left_channel_audio_in[11] => Mux20.IN3
left_channel_audio_in[12] => Div0.IN22
left_channel_audio_in[12] => Mux19.IN3
left_channel_audio_in[13] => Div0.IN21
left_channel_audio_in[13] => Mux18.IN3
left_channel_audio_in[14] => Div0.IN20
left_channel_audio_in[14] => Mux17.IN3
left_channel_audio_in[15] => Div0.IN19
left_channel_audio_in[15] => Mux16.IN3
left_channel_audio_in[16] => Div0.IN18
left_channel_audio_in[16] => Mux15.IN3
left_channel_audio_in[17] => Div0.IN17
left_channel_audio_in[17] => Mux14.IN3
left_channel_audio_in[18] => Div0.IN16
left_channel_audio_in[18] => Mux13.IN3
left_channel_audio_in[19] => Div0.IN15
left_channel_audio_in[19] => Mux12.IN3
left_channel_audio_in[20] => Div0.IN14
left_channel_audio_in[20] => Mux11.IN3
left_channel_audio_in[21] => Div0.IN13
left_channel_audio_in[21] => Mux10.IN3
left_channel_audio_in[22] => Div0.IN12
left_channel_audio_in[22] => Mux9.IN3
left_channel_audio_in[23] => Div0.IN11
left_channel_audio_in[23] => Mux8.IN3
left_channel_audio_in[24] => Div0.IN10
left_channel_audio_in[24] => Mux7.IN3
left_channel_audio_in[25] => Div0.IN9
left_channel_audio_in[25] => Mux6.IN3
left_channel_audio_in[26] => Div0.IN8
left_channel_audio_in[26] => Mux5.IN3
left_channel_audio_in[27] => Div0.IN7
left_channel_audio_in[27] => Mux4.IN3
left_channel_audio_in[28] => Div0.IN6
left_channel_audio_in[28] => Mux3.IN3
left_channel_audio_in[29] => Div0.IN5
left_channel_audio_in[29] => Mux2.IN3
left_channel_audio_in[30] => Div0.IN4
left_channel_audio_in[30] => Mux1.IN3
left_channel_audio_in[31] => Div0.IN3
left_channel_audio_in[31] => Mux0.IN3
right_channel_audio_in[0] => Div1.IN34
right_channel_audio_in[0] => Mux63.IN3
right_channel_audio_in[1] => Div1.IN33
right_channel_audio_in[1] => Mux62.IN3
right_channel_audio_in[2] => Div1.IN32
right_channel_audio_in[2] => Mux61.IN3
right_channel_audio_in[3] => Div1.IN31
right_channel_audio_in[3] => Mux60.IN3
right_channel_audio_in[4] => Div1.IN30
right_channel_audio_in[4] => Mux59.IN3
right_channel_audio_in[5] => Div1.IN29
right_channel_audio_in[5] => Mux58.IN3
right_channel_audio_in[6] => Div1.IN28
right_channel_audio_in[6] => Mux57.IN3
right_channel_audio_in[7] => Div1.IN27
right_channel_audio_in[7] => Mux56.IN3
right_channel_audio_in[8] => Div1.IN26
right_channel_audio_in[8] => Mux55.IN3
right_channel_audio_in[9] => Div1.IN25
right_channel_audio_in[9] => Mux54.IN3
right_channel_audio_in[10] => Div1.IN24
right_channel_audio_in[10] => Mux53.IN3
right_channel_audio_in[11] => Div1.IN23
right_channel_audio_in[11] => Mux52.IN3
right_channel_audio_in[12] => Div1.IN22
right_channel_audio_in[12] => Mux51.IN3
right_channel_audio_in[13] => Div1.IN21
right_channel_audio_in[13] => Mux50.IN3
right_channel_audio_in[14] => Div1.IN20
right_channel_audio_in[14] => Mux49.IN3
right_channel_audio_in[15] => Div1.IN19
right_channel_audio_in[15] => Mux48.IN3
right_channel_audio_in[16] => Div1.IN18
right_channel_audio_in[16] => Mux47.IN3
right_channel_audio_in[17] => Div1.IN17
right_channel_audio_in[17] => Mux46.IN3
right_channel_audio_in[18] => Div1.IN16
right_channel_audio_in[18] => Mux45.IN3
right_channel_audio_in[19] => Div1.IN15
right_channel_audio_in[19] => Mux44.IN3
right_channel_audio_in[20] => Div1.IN14
right_channel_audio_in[20] => Mux43.IN3
right_channel_audio_in[21] => Div1.IN13
right_channel_audio_in[21] => Mux42.IN3
right_channel_audio_in[22] => Div1.IN12
right_channel_audio_in[22] => Mux41.IN3
right_channel_audio_in[23] => Div1.IN11
right_channel_audio_in[23] => Mux40.IN3
right_channel_audio_in[24] => Div1.IN10
right_channel_audio_in[24] => Mux39.IN3
right_channel_audio_in[25] => Div1.IN9
right_channel_audio_in[25] => Mux38.IN3
right_channel_audio_in[26] => Div1.IN8
right_channel_audio_in[26] => Mux37.IN3
right_channel_audio_in[27] => Div1.IN7
right_channel_audio_in[27] => Mux36.IN3
right_channel_audio_in[28] => Div1.IN6
right_channel_audio_in[28] => Mux35.IN3
right_channel_audio_in[29] => Div1.IN5
right_channel_audio_in[29] => Mux34.IN3
right_channel_audio_in[30] => Div1.IN4
right_channel_audio_in[30] => Mux33.IN3
right_channel_audio_in[31] => Div1.IN3
right_channel_audio_in[31] => Mux32.IN3
level[0] => Mux0.IN5
level[0] => Mux1.IN5
level[0] => Mux2.IN5
level[0] => Mux3.IN5
level[0] => Mux4.IN5
level[0] => Mux5.IN5
level[0] => Mux6.IN5
level[0] => Mux7.IN5
level[0] => Mux8.IN5
level[0] => Mux9.IN5
level[0] => Mux10.IN5
level[0] => Mux11.IN5
level[0] => Mux12.IN5
level[0] => Mux13.IN5
level[0] => Mux14.IN5
level[0] => Mux15.IN5
level[0] => Mux16.IN5
level[0] => Mux17.IN5
level[0] => Mux18.IN5
level[0] => Mux19.IN5
level[0] => Mux20.IN5
level[0] => Mux21.IN5
level[0] => Mux22.IN5
level[0] => Mux23.IN5
level[0] => Mux24.IN5
level[0] => Mux25.IN5
level[0] => Mux26.IN5
level[0] => Mux27.IN5
level[0] => Mux28.IN5
level[0] => Mux29.IN5
level[0] => Mux30.IN5
level[0] => Mux31.IN5
level[0] => Mux32.IN5
level[0] => Mux33.IN5
level[0] => Mux34.IN5
level[0] => Mux35.IN5
level[0] => Mux36.IN5
level[0] => Mux37.IN5
level[0] => Mux38.IN5
level[0] => Mux39.IN5
level[0] => Mux40.IN5
level[0] => Mux41.IN5
level[0] => Mux42.IN5
level[0] => Mux43.IN5
level[0] => Mux44.IN5
level[0] => Mux45.IN5
level[0] => Mux46.IN5
level[0] => Mux47.IN5
level[0] => Mux48.IN5
level[0] => Mux49.IN5
level[0] => Mux50.IN5
level[0] => Mux51.IN5
level[0] => Mux52.IN5
level[0] => Mux53.IN5
level[0] => Mux54.IN5
level[0] => Mux55.IN5
level[0] => Mux56.IN5
level[0] => Mux57.IN5
level[0] => Mux58.IN5
level[0] => Mux59.IN5
level[0] => Mux60.IN5
level[0] => Mux61.IN5
level[0] => Mux62.IN5
level[0] => Mux63.IN5
level[0] => volume[0]~reg0.DATAIN
level[1] => Mux0.IN4
level[1] => Mux1.IN4
level[1] => Mux2.IN4
level[1] => Mux3.IN4
level[1] => Mux4.IN4
level[1] => Mux5.IN4
level[1] => Mux6.IN4
level[1] => Mux7.IN4
level[1] => Mux8.IN4
level[1] => Mux9.IN4
level[1] => Mux10.IN4
level[1] => Mux11.IN4
level[1] => Mux12.IN4
level[1] => Mux13.IN4
level[1] => Mux14.IN4
level[1] => Mux15.IN4
level[1] => Mux16.IN4
level[1] => Mux17.IN4
level[1] => Mux18.IN4
level[1] => Mux19.IN4
level[1] => Mux20.IN4
level[1] => Mux21.IN4
level[1] => Mux22.IN4
level[1] => Mux23.IN4
level[1] => Mux24.IN4
level[1] => Mux25.IN4
level[1] => Mux26.IN4
level[1] => Mux27.IN4
level[1] => Mux28.IN4
level[1] => Mux29.IN4
level[1] => Mux30.IN4
level[1] => Mux31.IN4
level[1] => Mux32.IN4
level[1] => Mux33.IN4
level[1] => Mux34.IN4
level[1] => Mux35.IN4
level[1] => Mux36.IN4
level[1] => Mux37.IN4
level[1] => Mux38.IN4
level[1] => Mux39.IN4
level[1] => Mux40.IN4
level[1] => Mux41.IN4
level[1] => Mux42.IN4
level[1] => Mux43.IN4
level[1] => Mux44.IN4
level[1] => Mux45.IN4
level[1] => Mux46.IN4
level[1] => Mux47.IN4
level[1] => Mux48.IN4
level[1] => Mux49.IN4
level[1] => Mux50.IN4
level[1] => Mux51.IN4
level[1] => Mux52.IN4
level[1] => Mux53.IN4
level[1] => Mux54.IN4
level[1] => Mux55.IN4
level[1] => Mux56.IN4
level[1] => Mux57.IN4
level[1] => Mux58.IN4
level[1] => Mux59.IN4
level[1] => Mux60.IN4
level[1] => Mux61.IN4
level[1] => Mux62.IN4
level[1] => Mux63.IN4
level[1] => volume[1]~reg0.DATAIN
clock => volume[0]~reg0.CLK
clock => volume[1]~reg0.CLK
clock => right_channel_audio_out[0]~reg0.CLK
clock => right_channel_audio_out[1]~reg0.CLK
clock => right_channel_audio_out[2]~reg0.CLK
clock => right_channel_audio_out[3]~reg0.CLK
clock => right_channel_audio_out[4]~reg0.CLK
clock => right_channel_audio_out[5]~reg0.CLK
clock => right_channel_audio_out[6]~reg0.CLK
clock => right_channel_audio_out[7]~reg0.CLK
clock => right_channel_audio_out[8]~reg0.CLK
clock => right_channel_audio_out[9]~reg0.CLK
clock => right_channel_audio_out[10]~reg0.CLK
clock => right_channel_audio_out[11]~reg0.CLK
clock => right_channel_audio_out[12]~reg0.CLK
clock => right_channel_audio_out[13]~reg0.CLK
clock => right_channel_audio_out[14]~reg0.CLK
clock => right_channel_audio_out[15]~reg0.CLK
clock => right_channel_audio_out[16]~reg0.CLK
clock => right_channel_audio_out[17]~reg0.CLK
clock => right_channel_audio_out[18]~reg0.CLK
clock => right_channel_audio_out[19]~reg0.CLK
clock => right_channel_audio_out[20]~reg0.CLK
clock => right_channel_audio_out[21]~reg0.CLK
clock => right_channel_audio_out[22]~reg0.CLK
clock => right_channel_audio_out[23]~reg0.CLK
clock => right_channel_audio_out[24]~reg0.CLK
clock => right_channel_audio_out[25]~reg0.CLK
clock => right_channel_audio_out[26]~reg0.CLK
clock => right_channel_audio_out[27]~reg0.CLK
clock => right_channel_audio_out[28]~reg0.CLK
clock => right_channel_audio_out[29]~reg0.CLK
clock => right_channel_audio_out[30]~reg0.CLK
clock => right_channel_audio_out[31]~reg0.CLK
clock => left_channel_audio_out[0]~reg0.CLK
clock => left_channel_audio_out[1]~reg0.CLK
clock => left_channel_audio_out[2]~reg0.CLK
clock => left_channel_audio_out[3]~reg0.CLK
clock => left_channel_audio_out[4]~reg0.CLK
clock => left_channel_audio_out[5]~reg0.CLK
clock => left_channel_audio_out[6]~reg0.CLK
clock => left_channel_audio_out[7]~reg0.CLK
clock => left_channel_audio_out[8]~reg0.CLK
clock => left_channel_audio_out[9]~reg0.CLK
clock => left_channel_audio_out[10]~reg0.CLK
clock => left_channel_audio_out[11]~reg0.CLK
clock => left_channel_audio_out[12]~reg0.CLK
clock => left_channel_audio_out[13]~reg0.CLK
clock => left_channel_audio_out[14]~reg0.CLK
clock => left_channel_audio_out[15]~reg0.CLK
clock => left_channel_audio_out[16]~reg0.CLK
clock => left_channel_audio_out[17]~reg0.CLK
clock => left_channel_audio_out[18]~reg0.CLK
clock => left_channel_audio_out[19]~reg0.CLK
clock => left_channel_audio_out[20]~reg0.CLK
clock => left_channel_audio_out[21]~reg0.CLK
clock => left_channel_audio_out[22]~reg0.CLK
clock => left_channel_audio_out[23]~reg0.CLK
clock => left_channel_audio_out[24]~reg0.CLK
clock => left_channel_audio_out[25]~reg0.CLK
clock => left_channel_audio_out[26]~reg0.CLK
clock => left_channel_audio_out[27]~reg0.CLK
clock => left_channel_audio_out[28]~reg0.CLK
clock => left_channel_audio_out[29]~reg0.CLK
clock => left_channel_audio_out[30]~reg0.CLK
clock => left_channel_audio_out[31]~reg0.CLK
left_channel_audio_out[0] <= left_channel_audio_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[1] <= left_channel_audio_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[2] <= left_channel_audio_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[3] <= left_channel_audio_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[4] <= left_channel_audio_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[5] <= left_channel_audio_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[6] <= left_channel_audio_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[7] <= left_channel_audio_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[8] <= left_channel_audio_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[9] <= left_channel_audio_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[10] <= left_channel_audio_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[11] <= left_channel_audio_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[12] <= left_channel_audio_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[13] <= left_channel_audio_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[14] <= left_channel_audio_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[15] <= left_channel_audio_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[16] <= left_channel_audio_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[17] <= left_channel_audio_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[18] <= left_channel_audio_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[19] <= left_channel_audio_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[20] <= left_channel_audio_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[21] <= left_channel_audio_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[22] <= left_channel_audio_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[23] <= left_channel_audio_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[24] <= left_channel_audio_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[25] <= left_channel_audio_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[26] <= left_channel_audio_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[27] <= left_channel_audio_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[28] <= left_channel_audio_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[29] <= left_channel_audio_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[30] <= left_channel_audio_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[31] <= left_channel_audio_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[0] <= right_channel_audio_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[1] <= right_channel_audio_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[2] <= right_channel_audio_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[3] <= right_channel_audio_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[4] <= right_channel_audio_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[5] <= right_channel_audio_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[6] <= right_channel_audio_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[7] <= right_channel_audio_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[8] <= right_channel_audio_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[9] <= right_channel_audio_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[10] <= right_channel_audio_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[11] <= right_channel_audio_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[12] <= right_channel_audio_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[13] <= right_channel_audio_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[14] <= right_channel_audio_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[15] <= right_channel_audio_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[16] <= right_channel_audio_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[17] <= right_channel_audio_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[18] <= right_channel_audio_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[19] <= right_channel_audio_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[20] <= right_channel_audio_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[21] <= right_channel_audio_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[22] <= right_channel_audio_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[23] <= right_channel_audio_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[24] <= right_channel_audio_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[25] <= right_channel_audio_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[26] <= right_channel_audio_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[27] <= right_channel_audio_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[28] <= right_channel_audio_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[29] <= right_channel_audio_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[30] <= right_channel_audio_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[31] <= right_channel_audio_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volume[0] <= volume[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volume[1] <= volume[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project2|loop:l0
aud_clk => address[0].CLK
aud_clk => address[1].CLK
aud_clk => address[2].CLK
aud_clk => address[3].CLK
aud_clk => address[4].CLK
aud_clk => address[5].CLK
aud_clk => address[6].CLK
aud_clk => address[7].CLK
aud_clk => address[8].CLK
aud_clk => address[9].CLK
aud_clk => address[10].CLK
aud_clk => address[11].CLK
aud_clk => address[12].CLK
aud_clk => address[13].CLK
aud_clk => address[14].CLK
aud_clk => address[15].CLK
aud_clk => address[16].CLK
aud_clk => address[17].CLK
aud_clk => address[18].CLK
aud_clk => address[19].CLK
aud_clk => address[20].CLK
aud_clk => address[21].CLK
aud_clk => address[22].CLK
aud_clk => address[23].CLK
aud_clk => address[24].CLK
clk => loop1_left_out[0].CLK
clk => loop1_left_out[1].CLK
clk => loop1_left_out[2].CLK
clk => loop1_left_out[3].CLK
clk => loop1_left_out[4].CLK
clk => loop1_left_out[5].CLK
clk => loop1_left_out[6].CLK
clk => loop1_left_out[7].CLK
clk => loop1_left_out[8].CLK
clk => loop1_left_out[9].CLK
clk => loop1_left_out[10].CLK
clk => loop1_left_out[11].CLK
clk => loop1_left_out[12].CLK
clk => loop1_left_out[13].CLK
clk => loop1_left_out[14].CLK
clk => loop1_left_out[15].CLK
clk => loop1_left_out[16].CLK
clk => loop1_left_out[17].CLK
clk => loop1_left_out[18].CLK
clk => loop1_left_out[19].CLK
clk => loop1_left_out[20].CLK
clk => loop1_left_out[21].CLK
clk => loop1_left_out[22].CLK
clk => loop1_left_out[23].CLK
clk => loop1_left_out[24].CLK
clk => loop1_left_out[25].CLK
clk => loop1_left_out[26].CLK
clk => loop1_left_out[27].CLK
clk => loop1_left_out[28].CLK
clk => loop1_left_out[29].CLK
clk => loop1_left_out[30].CLK
clk => loop1_left_out[31].CLK
clk => loop1_right_out[0].CLK
clk => loop1_right_out[1].CLK
clk => loop1_right_out[2].CLK
clk => loop1_right_out[3].CLK
clk => loop1_right_out[4].CLK
clk => loop1_right_out[5].CLK
clk => loop1_right_out[6].CLK
clk => loop1_right_out[7].CLK
clk => loop1_right_out[8].CLK
clk => loop1_right_out[9].CLK
clk => loop1_right_out[10].CLK
clk => loop1_right_out[11].CLK
clk => loop1_right_out[12].CLK
clk => loop1_right_out[13].CLK
clk => loop1_right_out[14].CLK
clk => loop1_right_out[15].CLK
clk => loop1_right_out[16].CLK
clk => loop1_right_out[17].CLK
clk => loop1_right_out[18].CLK
clk => loop1_right_out[19].CLK
clk => loop1_right_out[20].CLK
clk => loop1_right_out[21].CLK
clk => loop1_right_out[22].CLK
clk => loop1_right_out[23].CLK
clk => loop1_right_out[24].CLK
clk => loop1_right_out[25].CLK
clk => loop1_right_out[26].CLK
clk => loop1_right_out[27].CLK
clk => loop1_right_out[28].CLK
clk => loop1_right_out[29].CLK
clk => loop1_right_out[30].CLK
clk => loop1_right_out[31].CLK
clk => loop2_left_out[0].CLK
clk => loop2_left_out[1].CLK
clk => loop2_left_out[2].CLK
clk => loop2_left_out[3].CLK
clk => loop2_left_out[4].CLK
clk => loop2_left_out[5].CLK
clk => loop2_left_out[6].CLK
clk => loop2_left_out[7].CLK
clk => loop2_left_out[8].CLK
clk => loop2_left_out[9].CLK
clk => loop2_left_out[10].CLK
clk => loop2_left_out[11].CLK
clk => loop2_left_out[12].CLK
clk => loop2_left_out[13].CLK
clk => loop2_left_out[14].CLK
clk => loop2_left_out[15].CLK
clk => loop2_left_out[16].CLK
clk => loop2_left_out[17].CLK
clk => loop2_left_out[18].CLK
clk => loop2_left_out[19].CLK
clk => loop2_left_out[20].CLK
clk => loop2_left_out[21].CLK
clk => loop2_left_out[22].CLK
clk => loop2_left_out[23].CLK
clk => loop2_left_out[24].CLK
clk => loop2_left_out[25].CLK
clk => loop2_left_out[26].CLK
clk => loop2_left_out[27].CLK
clk => loop2_left_out[28].CLK
clk => loop2_left_out[29].CLK
clk => loop2_left_out[30].CLK
clk => loop2_left_out[31].CLK
clk => loop2_right_out[0].CLK
clk => loop2_right_out[1].CLK
clk => loop2_right_out[2].CLK
clk => loop2_right_out[3].CLK
clk => loop2_right_out[4].CLK
clk => loop2_right_out[5].CLK
clk => loop2_right_out[6].CLK
clk => loop2_right_out[7].CLK
clk => loop2_right_out[8].CLK
clk => loop2_right_out[9].CLK
clk => loop2_right_out[10].CLK
clk => loop2_right_out[11].CLK
clk => loop2_right_out[12].CLK
clk => loop2_right_out[13].CLK
clk => loop2_right_out[14].CLK
clk => loop2_right_out[15].CLK
clk => loop2_right_out[16].CLK
clk => loop2_right_out[17].CLK
clk => loop2_right_out[18].CLK
clk => loop2_right_out[19].CLK
clk => loop2_right_out[20].CLK
clk => loop2_right_out[21].CLK
clk => loop2_right_out[22].CLK
clk => loop2_right_out[23].CLK
clk => loop2_right_out[24].CLK
clk => loop2_right_out[25].CLK
clk => loop2_right_out[26].CLK
clk => loop2_right_out[27].CLK
clk => loop2_right_out[28].CLK
clk => loop2_right_out[29].CLK
clk => loop2_right_out[30].CLK
clk => loop2_right_out[31].CLK
clk => loop3_left_out[0].CLK
clk => loop3_left_out[1].CLK
clk => loop3_left_out[2].CLK
clk => loop3_left_out[3].CLK
clk => loop3_left_out[4].CLK
clk => loop3_left_out[5].CLK
clk => loop3_left_out[6].CLK
clk => loop3_left_out[7].CLK
clk => loop3_left_out[8].CLK
clk => loop3_left_out[9].CLK
clk => loop3_left_out[10].CLK
clk => loop3_left_out[11].CLK
clk => loop3_left_out[12].CLK
clk => loop3_left_out[13].CLK
clk => loop3_left_out[14].CLK
clk => loop3_left_out[15].CLK
clk => loop3_left_out[16].CLK
clk => loop3_left_out[17].CLK
clk => loop3_left_out[18].CLK
clk => loop3_left_out[19].CLK
clk => loop3_left_out[20].CLK
clk => loop3_left_out[21].CLK
clk => loop3_left_out[22].CLK
clk => loop3_left_out[23].CLK
clk => loop3_left_out[24].CLK
clk => loop3_left_out[25].CLK
clk => loop3_left_out[26].CLK
clk => loop3_left_out[27].CLK
clk => loop3_left_out[28].CLK
clk => loop3_left_out[29].CLK
clk => loop3_left_out[30].CLK
clk => loop3_left_out[31].CLK
clk => loop3_right_out[0].CLK
clk => loop3_right_out[1].CLK
clk => loop3_right_out[2].CLK
clk => loop3_right_out[3].CLK
clk => loop3_right_out[4].CLK
clk => loop3_right_out[5].CLK
clk => loop3_right_out[6].CLK
clk => loop3_right_out[7].CLK
clk => loop3_right_out[8].CLK
clk => loop3_right_out[9].CLK
clk => loop3_right_out[10].CLK
clk => loop3_right_out[11].CLK
clk => loop3_right_out[12].CLK
clk => loop3_right_out[13].CLK
clk => loop3_right_out[14].CLK
clk => loop3_right_out[15].CLK
clk => loop3_right_out[16].CLK
clk => loop3_right_out[17].CLK
clk => loop3_right_out[18].CLK
clk => loop3_right_out[19].CLK
clk => loop3_right_out[20].CLK
clk => loop3_right_out[21].CLK
clk => loop3_right_out[22].CLK
clk => loop3_right_out[23].CLK
clk => loop3_right_out[24].CLK
clk => loop3_right_out[25].CLK
clk => loop3_right_out[26].CLK
clk => loop3_right_out[27].CLK
clk => loop3_right_out[28].CLK
clk => loop3_right_out[29].CLK
clk => loop3_right_out[30].CLK
clk => loop3_right_out[31].CLK
clk => loop4_left_out[0].CLK
clk => loop4_left_out[1].CLK
clk => loop4_left_out[2].CLK
clk => loop4_left_out[3].CLK
clk => loop4_left_out[4].CLK
clk => loop4_left_out[5].CLK
clk => loop4_left_out[6].CLK
clk => loop4_left_out[7].CLK
clk => loop4_left_out[8].CLK
clk => loop4_left_out[9].CLK
clk => loop4_left_out[10].CLK
clk => loop4_left_out[11].CLK
clk => loop4_left_out[12].CLK
clk => loop4_left_out[13].CLK
clk => loop4_left_out[14].CLK
clk => loop4_left_out[15].CLK
clk => loop4_left_out[16].CLK
clk => loop4_left_out[17].CLK
clk => loop4_left_out[18].CLK
clk => loop4_left_out[19].CLK
clk => loop4_left_out[20].CLK
clk => loop4_left_out[21].CLK
clk => loop4_left_out[22].CLK
clk => loop4_left_out[23].CLK
clk => loop4_left_out[24].CLK
clk => loop4_left_out[25].CLK
clk => loop4_left_out[26].CLK
clk => loop4_left_out[27].CLK
clk => loop4_left_out[28].CLK
clk => loop4_left_out[29].CLK
clk => loop4_left_out[30].CLK
clk => loop4_left_out[31].CLK
clk => write_en~reg0.CLK
clk => writedata[0]~reg0.CLK
clk => writedata[1]~reg0.CLK
clk => writedata[2]~reg0.CLK
clk => writedata[3]~reg0.CLK
clk => writedata[4]~reg0.CLK
clk => writedata[5]~reg0.CLK
clk => writedata[6]~reg0.CLK
clk => writedata[7]~reg0.CLK
clk => writedata[8]~reg0.CLK
clk => writedata[9]~reg0.CLK
clk => writedata[10]~reg0.CLK
clk => writedata[11]~reg0.CLK
clk => writedata[12]~reg0.CLK
clk => writedata[13]~reg0.CLK
clk => writedata[14]~reg0.CLK
clk => writedata[15]~reg0.CLK
clk => writedata[16]~reg0.CLK
clk => writedata[17]~reg0.CLK
clk => writedata[18]~reg0.CLK
clk => writedata[19]~reg0.CLK
clk => writedata[20]~reg0.CLK
clk => writedata[21]~reg0.CLK
clk => writedata[22]~reg0.CLK
clk => writedata[23]~reg0.CLK
clk => writedata[24]~reg0.CLK
clk => writedata[25]~reg0.CLK
clk => writedata[26]~reg0.CLK
clk => writedata[27]~reg0.CLK
clk => writedata[28]~reg0.CLK
clk => writedata[29]~reg0.CLK
clk => writedata[30]~reg0.CLK
clk => writedata[31]~reg0.CLK
clk => loop4_right_out[0].CLK
clk => loop4_right_out[1].CLK
clk => loop4_right_out[2].CLK
clk => loop4_right_out[3].CLK
clk => loop4_right_out[4].CLK
clk => loop4_right_out[5].CLK
clk => loop4_right_out[6].CLK
clk => loop4_right_out[7].CLK
clk => loop4_right_out[8].CLK
clk => loop4_right_out[9].CLK
clk => loop4_right_out[10].CLK
clk => loop4_right_out[11].CLK
clk => loop4_right_out[12].CLK
clk => loop4_right_out[13].CLK
clk => loop4_right_out[14].CLK
clk => loop4_right_out[15].CLK
clk => loop4_right_out[16].CLK
clk => loop4_right_out[17].CLK
clk => loop4_right_out[18].CLK
clk => loop4_right_out[19].CLK
clk => loop4_right_out[20].CLK
clk => loop4_right_out[21].CLK
clk => loop4_right_out[22].CLK
clk => loop4_right_out[23].CLK
clk => loop4_right_out[24].CLK
clk => loop4_right_out[25].CLK
clk => loop4_right_out[26].CLK
clk => loop4_right_out[27].CLK
clk => loop4_right_out[28].CLK
clk => loop4_right_out[29].CLK
clk => loop4_right_out[30].CLK
clk => loop4_right_out[31].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
readdata[0] => Mult2.IN33
readdata[0] => Mult6.IN33
readdata[0] => Mult10.IN33
readdata[0] => Mult14.IN33
readdata[1] => Mult2.IN32
readdata[1] => Mult6.IN32
readdata[1] => Mult10.IN32
readdata[1] => Mult14.IN32
readdata[2] => Mult2.IN31
readdata[2] => Mult6.IN31
readdata[2] => Mult10.IN31
readdata[2] => Mult14.IN31
readdata[3] => Mult2.IN30
readdata[3] => Mult6.IN30
readdata[3] => Mult10.IN30
readdata[3] => Mult14.IN30
readdata[4] => Mult2.IN29
readdata[4] => Mult6.IN29
readdata[4] => Mult10.IN29
readdata[4] => Mult14.IN29
readdata[5] => Mult2.IN28
readdata[5] => Mult6.IN28
readdata[5] => Mult10.IN28
readdata[5] => Mult14.IN28
readdata[6] => Mult2.IN27
readdata[6] => Mult6.IN27
readdata[6] => Mult10.IN27
readdata[6] => Mult14.IN27
readdata[7] => Mult2.IN26
readdata[7] => Mult6.IN26
readdata[7] => Mult10.IN26
readdata[7] => Mult14.IN26
readdata[8] => Mult2.IN25
readdata[8] => Mult6.IN25
readdata[8] => Mult10.IN25
readdata[8] => Mult14.IN25
readdata[9] => Mult2.IN24
readdata[9] => Mult6.IN24
readdata[9] => Mult10.IN24
readdata[9] => Mult14.IN24
readdata[10] => Mult2.IN23
readdata[10] => Mult6.IN23
readdata[10] => Mult10.IN23
readdata[10] => Mult14.IN23
readdata[11] => Mult2.IN22
readdata[11] => Mult6.IN22
readdata[11] => Mult10.IN22
readdata[11] => Mult14.IN22
readdata[12] => Mult2.IN21
readdata[12] => Mult6.IN21
readdata[12] => Mult10.IN21
readdata[12] => Mult14.IN21
readdata[13] => Mult2.IN20
readdata[13] => Mult6.IN20
readdata[13] => Mult10.IN20
readdata[13] => Mult14.IN20
readdata[14] => Mult2.IN19
readdata[14] => Mult6.IN19
readdata[14] => Mult10.IN19
readdata[14] => Mult14.IN19
readdata[15] => Mult2.IN18
readdata[15] => Mult6.IN18
readdata[15] => Mult10.IN18
readdata[15] => Mult14.IN18
readdata[16] => Mult2.IN17
readdata[16] => Mult6.IN17
readdata[16] => Mult10.IN17
readdata[16] => Mult14.IN17
readdata[17] => Mult2.IN16
readdata[17] => Mult6.IN16
readdata[17] => Mult10.IN16
readdata[17] => Mult14.IN16
readdata[18] => Mult2.IN15
readdata[18] => Mult6.IN15
readdata[18] => Mult10.IN15
readdata[18] => Mult14.IN15
readdata[19] => Mult2.IN14
readdata[19] => Mult6.IN14
readdata[19] => Mult10.IN14
readdata[19] => Mult14.IN14
readdata[20] => Mult2.IN13
readdata[20] => Mult6.IN13
readdata[20] => Mult10.IN13
readdata[20] => Mult14.IN13
readdata[21] => Mult2.IN12
readdata[21] => Mult6.IN12
readdata[21] => Mult10.IN12
readdata[21] => Mult14.IN12
readdata[22] => Mult2.IN11
readdata[22] => Mult6.IN11
readdata[22] => Mult10.IN11
readdata[22] => Mult14.IN11
readdata[23] => Mult2.IN10
readdata[23] => Mult6.IN10
readdata[23] => Mult10.IN10
readdata[23] => Mult14.IN10
readdata[24] => Mult2.IN9
readdata[24] => Mult6.IN9
readdata[24] => Mult10.IN9
readdata[24] => Mult14.IN9
readdata[25] => Mult2.IN8
readdata[25] => Mult6.IN8
readdata[25] => Mult10.IN8
readdata[25] => Mult14.IN8
readdata[26] => Mult2.IN7
readdata[26] => Mult6.IN7
readdata[26] => Mult10.IN7
readdata[26] => Mult14.IN7
readdata[27] => Mult2.IN6
readdata[27] => Mult6.IN6
readdata[27] => Mult10.IN6
readdata[27] => Mult14.IN6
readdata[28] => Mult2.IN5
readdata[28] => Mult6.IN5
readdata[28] => Mult10.IN5
readdata[28] => Mult14.IN5
readdata[29] => Mult2.IN4
readdata[29] => Mult6.IN4
readdata[29] => Mult10.IN4
readdata[29] => Mult14.IN4
readdata[30] => Mult2.IN3
readdata[30] => Mult6.IN3
readdata[30] => Mult10.IN3
readdata[30] => Mult14.IN3
readdata[31] => Mult2.IN2
readdata[31] => Mult6.IN2
readdata[31] => Mult10.IN2
readdata[31] => Mult14.IN2
left_channel_audio_in[0] => Mult3.IN31
left_channel_audio_in[0] => Mult7.IN31
left_channel_audio_in[0] => Mult11.IN31
left_channel_audio_in[0] => Mult15.IN31
left_channel_audio_in[0] => Add2.IN32
left_channel_audio_in[1] => Mult3.IN30
left_channel_audio_in[1] => Mult7.IN30
left_channel_audio_in[1] => Mult11.IN30
left_channel_audio_in[1] => Mult15.IN30
left_channel_audio_in[1] => Add2.IN31
left_channel_audio_in[2] => Mult3.IN29
left_channel_audio_in[2] => Mult7.IN29
left_channel_audio_in[2] => Mult11.IN29
left_channel_audio_in[2] => Mult15.IN29
left_channel_audio_in[2] => Add2.IN30
left_channel_audio_in[3] => Mult3.IN28
left_channel_audio_in[3] => Mult7.IN28
left_channel_audio_in[3] => Mult11.IN28
left_channel_audio_in[3] => Mult15.IN28
left_channel_audio_in[3] => Add2.IN29
left_channel_audio_in[4] => Mult3.IN27
left_channel_audio_in[4] => Mult7.IN27
left_channel_audio_in[4] => Mult11.IN27
left_channel_audio_in[4] => Mult15.IN27
left_channel_audio_in[4] => Add2.IN28
left_channel_audio_in[5] => Mult3.IN26
left_channel_audio_in[5] => Mult7.IN26
left_channel_audio_in[5] => Mult11.IN26
left_channel_audio_in[5] => Mult15.IN26
left_channel_audio_in[5] => Add2.IN27
left_channel_audio_in[6] => Mult3.IN25
left_channel_audio_in[6] => Mult7.IN25
left_channel_audio_in[6] => Mult11.IN25
left_channel_audio_in[6] => Mult15.IN25
left_channel_audio_in[6] => Add2.IN26
left_channel_audio_in[7] => Mult3.IN24
left_channel_audio_in[7] => Mult7.IN24
left_channel_audio_in[7] => Mult11.IN24
left_channel_audio_in[7] => Mult15.IN24
left_channel_audio_in[7] => Add2.IN25
left_channel_audio_in[8] => Mult3.IN23
left_channel_audio_in[8] => Mult7.IN23
left_channel_audio_in[8] => Mult11.IN23
left_channel_audio_in[8] => Mult15.IN23
left_channel_audio_in[8] => Add2.IN24
left_channel_audio_in[9] => Mult3.IN22
left_channel_audio_in[9] => Mult7.IN22
left_channel_audio_in[9] => Mult11.IN22
left_channel_audio_in[9] => Mult15.IN22
left_channel_audio_in[9] => Add2.IN23
left_channel_audio_in[10] => Mult3.IN21
left_channel_audio_in[10] => Mult7.IN21
left_channel_audio_in[10] => Mult11.IN21
left_channel_audio_in[10] => Mult15.IN21
left_channel_audio_in[10] => Add2.IN22
left_channel_audio_in[11] => Mult3.IN20
left_channel_audio_in[11] => Mult7.IN20
left_channel_audio_in[11] => Mult11.IN20
left_channel_audio_in[11] => Mult15.IN20
left_channel_audio_in[11] => Add2.IN21
left_channel_audio_in[12] => Mult3.IN19
left_channel_audio_in[12] => Mult7.IN19
left_channel_audio_in[12] => Mult11.IN19
left_channel_audio_in[12] => Mult15.IN19
left_channel_audio_in[12] => Add2.IN20
left_channel_audio_in[13] => Mult3.IN18
left_channel_audio_in[13] => Mult7.IN18
left_channel_audio_in[13] => Mult11.IN18
left_channel_audio_in[13] => Mult15.IN18
left_channel_audio_in[13] => Add2.IN19
left_channel_audio_in[14] => Mult3.IN17
left_channel_audio_in[14] => Mult7.IN17
left_channel_audio_in[14] => Mult11.IN17
left_channel_audio_in[14] => Mult15.IN17
left_channel_audio_in[14] => Add2.IN18
left_channel_audio_in[15] => Mult3.IN16
left_channel_audio_in[15] => Mult7.IN16
left_channel_audio_in[15] => Mult11.IN16
left_channel_audio_in[15] => Mult15.IN16
left_channel_audio_in[15] => Add2.IN17
left_channel_audio_in[16] => Mult3.IN15
left_channel_audio_in[16] => Mult7.IN15
left_channel_audio_in[16] => Mult11.IN15
left_channel_audio_in[16] => Mult15.IN15
left_channel_audio_in[16] => Add2.IN16
left_channel_audio_in[17] => Mult3.IN14
left_channel_audio_in[17] => Mult7.IN14
left_channel_audio_in[17] => Mult11.IN14
left_channel_audio_in[17] => Mult15.IN14
left_channel_audio_in[17] => Add2.IN15
left_channel_audio_in[18] => Mult3.IN13
left_channel_audio_in[18] => Mult7.IN13
left_channel_audio_in[18] => Mult11.IN13
left_channel_audio_in[18] => Mult15.IN13
left_channel_audio_in[18] => Add2.IN14
left_channel_audio_in[19] => Mult3.IN12
left_channel_audio_in[19] => Mult7.IN12
left_channel_audio_in[19] => Mult11.IN12
left_channel_audio_in[19] => Mult15.IN12
left_channel_audio_in[19] => Add2.IN13
left_channel_audio_in[20] => Mult3.IN11
left_channel_audio_in[20] => Mult7.IN11
left_channel_audio_in[20] => Mult11.IN11
left_channel_audio_in[20] => Mult15.IN11
left_channel_audio_in[20] => Add2.IN12
left_channel_audio_in[21] => Mult3.IN10
left_channel_audio_in[21] => Mult7.IN10
left_channel_audio_in[21] => Mult11.IN10
left_channel_audio_in[21] => Mult15.IN10
left_channel_audio_in[21] => Add2.IN11
left_channel_audio_in[22] => Mult3.IN9
left_channel_audio_in[22] => Mult7.IN9
left_channel_audio_in[22] => Mult11.IN9
left_channel_audio_in[22] => Mult15.IN9
left_channel_audio_in[22] => Add2.IN10
left_channel_audio_in[23] => Mult3.IN8
left_channel_audio_in[23] => Mult7.IN8
left_channel_audio_in[23] => Mult11.IN8
left_channel_audio_in[23] => Mult15.IN8
left_channel_audio_in[23] => Add2.IN9
left_channel_audio_in[24] => Mult3.IN7
left_channel_audio_in[24] => Mult7.IN7
left_channel_audio_in[24] => Mult11.IN7
left_channel_audio_in[24] => Mult15.IN7
left_channel_audio_in[24] => Add2.IN8
left_channel_audio_in[25] => Mult3.IN6
left_channel_audio_in[25] => Mult7.IN6
left_channel_audio_in[25] => Mult11.IN6
left_channel_audio_in[25] => Mult15.IN6
left_channel_audio_in[25] => Add2.IN7
left_channel_audio_in[26] => Mult3.IN5
left_channel_audio_in[26] => Mult7.IN5
left_channel_audio_in[26] => Mult11.IN5
left_channel_audio_in[26] => Mult15.IN5
left_channel_audio_in[26] => Add2.IN6
left_channel_audio_in[27] => Mult3.IN4
left_channel_audio_in[27] => Mult7.IN4
left_channel_audio_in[27] => Mult11.IN4
left_channel_audio_in[27] => Mult15.IN4
left_channel_audio_in[27] => Add2.IN5
left_channel_audio_in[28] => Mult3.IN3
left_channel_audio_in[28] => Mult7.IN3
left_channel_audio_in[28] => Mult11.IN3
left_channel_audio_in[28] => Mult15.IN3
left_channel_audio_in[28] => Add2.IN4
left_channel_audio_in[29] => Mult3.IN2
left_channel_audio_in[29] => Mult7.IN2
left_channel_audio_in[29] => Mult11.IN2
left_channel_audio_in[29] => Mult15.IN2
left_channel_audio_in[29] => Add2.IN3
left_channel_audio_in[30] => Mult3.IN1
left_channel_audio_in[30] => Mult7.IN1
left_channel_audio_in[30] => Mult11.IN1
left_channel_audio_in[30] => Mult15.IN1
left_channel_audio_in[30] => Add2.IN2
left_channel_audio_in[31] => Mult3.IN0
left_channel_audio_in[31] => Mult7.IN0
left_channel_audio_in[31] => Mult11.IN0
left_channel_audio_in[31] => Mult15.IN0
left_channel_audio_in[31] => Add2.IN1
right_channel_audio_in[0] => Mult4.IN31
right_channel_audio_in[0] => Mult8.IN31
right_channel_audio_in[0] => Mult12.IN31
right_channel_audio_in[0] => Mult16.IN31
right_channel_audio_in[0] => Add6.IN32
right_channel_audio_in[1] => Mult4.IN30
right_channel_audio_in[1] => Mult8.IN30
right_channel_audio_in[1] => Mult12.IN30
right_channel_audio_in[1] => Mult16.IN30
right_channel_audio_in[1] => Add6.IN31
right_channel_audio_in[2] => Mult4.IN29
right_channel_audio_in[2] => Mult8.IN29
right_channel_audio_in[2] => Mult12.IN29
right_channel_audio_in[2] => Mult16.IN29
right_channel_audio_in[2] => Add6.IN30
right_channel_audio_in[3] => Mult4.IN28
right_channel_audio_in[3] => Mult8.IN28
right_channel_audio_in[3] => Mult12.IN28
right_channel_audio_in[3] => Mult16.IN28
right_channel_audio_in[3] => Add6.IN29
right_channel_audio_in[4] => Mult4.IN27
right_channel_audio_in[4] => Mult8.IN27
right_channel_audio_in[4] => Mult12.IN27
right_channel_audio_in[4] => Mult16.IN27
right_channel_audio_in[4] => Add6.IN28
right_channel_audio_in[5] => Mult4.IN26
right_channel_audio_in[5] => Mult8.IN26
right_channel_audio_in[5] => Mult12.IN26
right_channel_audio_in[5] => Mult16.IN26
right_channel_audio_in[5] => Add6.IN27
right_channel_audio_in[6] => Mult4.IN25
right_channel_audio_in[6] => Mult8.IN25
right_channel_audio_in[6] => Mult12.IN25
right_channel_audio_in[6] => Mult16.IN25
right_channel_audio_in[6] => Add6.IN26
right_channel_audio_in[7] => Mult4.IN24
right_channel_audio_in[7] => Mult8.IN24
right_channel_audio_in[7] => Mult12.IN24
right_channel_audio_in[7] => Mult16.IN24
right_channel_audio_in[7] => Add6.IN25
right_channel_audio_in[8] => Mult4.IN23
right_channel_audio_in[8] => Mult8.IN23
right_channel_audio_in[8] => Mult12.IN23
right_channel_audio_in[8] => Mult16.IN23
right_channel_audio_in[8] => Add6.IN24
right_channel_audio_in[9] => Mult4.IN22
right_channel_audio_in[9] => Mult8.IN22
right_channel_audio_in[9] => Mult12.IN22
right_channel_audio_in[9] => Mult16.IN22
right_channel_audio_in[9] => Add6.IN23
right_channel_audio_in[10] => Mult4.IN21
right_channel_audio_in[10] => Mult8.IN21
right_channel_audio_in[10] => Mult12.IN21
right_channel_audio_in[10] => Mult16.IN21
right_channel_audio_in[10] => Add6.IN22
right_channel_audio_in[11] => Mult4.IN20
right_channel_audio_in[11] => Mult8.IN20
right_channel_audio_in[11] => Mult12.IN20
right_channel_audio_in[11] => Mult16.IN20
right_channel_audio_in[11] => Add6.IN21
right_channel_audio_in[12] => Mult4.IN19
right_channel_audio_in[12] => Mult8.IN19
right_channel_audio_in[12] => Mult12.IN19
right_channel_audio_in[12] => Mult16.IN19
right_channel_audio_in[12] => Add6.IN20
right_channel_audio_in[13] => Mult4.IN18
right_channel_audio_in[13] => Mult8.IN18
right_channel_audio_in[13] => Mult12.IN18
right_channel_audio_in[13] => Mult16.IN18
right_channel_audio_in[13] => Add6.IN19
right_channel_audio_in[14] => Mult4.IN17
right_channel_audio_in[14] => Mult8.IN17
right_channel_audio_in[14] => Mult12.IN17
right_channel_audio_in[14] => Mult16.IN17
right_channel_audio_in[14] => Add6.IN18
right_channel_audio_in[15] => Mult4.IN16
right_channel_audio_in[15] => Mult8.IN16
right_channel_audio_in[15] => Mult12.IN16
right_channel_audio_in[15] => Mult16.IN16
right_channel_audio_in[15] => Add6.IN17
right_channel_audio_in[16] => Mult4.IN15
right_channel_audio_in[16] => Mult8.IN15
right_channel_audio_in[16] => Mult12.IN15
right_channel_audio_in[16] => Mult16.IN15
right_channel_audio_in[16] => Add6.IN16
right_channel_audio_in[17] => Mult4.IN14
right_channel_audio_in[17] => Mult8.IN14
right_channel_audio_in[17] => Mult12.IN14
right_channel_audio_in[17] => Mult16.IN14
right_channel_audio_in[17] => Add6.IN15
right_channel_audio_in[18] => Mult4.IN13
right_channel_audio_in[18] => Mult8.IN13
right_channel_audio_in[18] => Mult12.IN13
right_channel_audio_in[18] => Mult16.IN13
right_channel_audio_in[18] => Add6.IN14
right_channel_audio_in[19] => Mult4.IN12
right_channel_audio_in[19] => Mult8.IN12
right_channel_audio_in[19] => Mult12.IN12
right_channel_audio_in[19] => Mult16.IN12
right_channel_audio_in[19] => Add6.IN13
right_channel_audio_in[20] => Mult4.IN11
right_channel_audio_in[20] => Mult8.IN11
right_channel_audio_in[20] => Mult12.IN11
right_channel_audio_in[20] => Mult16.IN11
right_channel_audio_in[20] => Add6.IN12
right_channel_audio_in[21] => Mult4.IN10
right_channel_audio_in[21] => Mult8.IN10
right_channel_audio_in[21] => Mult12.IN10
right_channel_audio_in[21] => Mult16.IN10
right_channel_audio_in[21] => Add6.IN11
right_channel_audio_in[22] => Mult4.IN9
right_channel_audio_in[22] => Mult8.IN9
right_channel_audio_in[22] => Mult12.IN9
right_channel_audio_in[22] => Mult16.IN9
right_channel_audio_in[22] => Add6.IN10
right_channel_audio_in[23] => Mult4.IN8
right_channel_audio_in[23] => Mult8.IN8
right_channel_audio_in[23] => Mult12.IN8
right_channel_audio_in[23] => Mult16.IN8
right_channel_audio_in[23] => Add6.IN9
right_channel_audio_in[24] => Mult4.IN7
right_channel_audio_in[24] => Mult8.IN7
right_channel_audio_in[24] => Mult12.IN7
right_channel_audio_in[24] => Mult16.IN7
right_channel_audio_in[24] => Add6.IN8
right_channel_audio_in[25] => Mult4.IN6
right_channel_audio_in[25] => Mult8.IN6
right_channel_audio_in[25] => Mult12.IN6
right_channel_audio_in[25] => Mult16.IN6
right_channel_audio_in[25] => Add6.IN7
right_channel_audio_in[26] => Mult4.IN5
right_channel_audio_in[26] => Mult8.IN5
right_channel_audio_in[26] => Mult12.IN5
right_channel_audio_in[26] => Mult16.IN5
right_channel_audio_in[26] => Add6.IN6
right_channel_audio_in[27] => Mult4.IN4
right_channel_audio_in[27] => Mult8.IN4
right_channel_audio_in[27] => Mult12.IN4
right_channel_audio_in[27] => Mult16.IN4
right_channel_audio_in[27] => Add6.IN5
right_channel_audio_in[28] => Mult4.IN3
right_channel_audio_in[28] => Mult8.IN3
right_channel_audio_in[28] => Mult12.IN3
right_channel_audio_in[28] => Mult16.IN3
right_channel_audio_in[28] => Add6.IN4
right_channel_audio_in[29] => Mult4.IN2
right_channel_audio_in[29] => Mult8.IN2
right_channel_audio_in[29] => Mult12.IN2
right_channel_audio_in[29] => Mult16.IN2
right_channel_audio_in[29] => Add6.IN3
right_channel_audio_in[30] => Mult4.IN1
right_channel_audio_in[30] => Mult8.IN1
right_channel_audio_in[30] => Mult12.IN1
right_channel_audio_in[30] => Mult16.IN1
right_channel_audio_in[30] => Add6.IN2
right_channel_audio_in[31] => Mult4.IN0
right_channel_audio_in[31] => Mult8.IN0
right_channel_audio_in[31] => Mult12.IN0
right_channel_audio_in[31] => Mult16.IN0
right_channel_audio_in[31] => Add6.IN1
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => address[0].ACLR
reset => address[1].ACLR
reset => address[2].ACLR
reset => address[3].ACLR
reset => address[4].ACLR
reset => address[5].ACLR
reset => address[6].ACLR
reset => address[7].ACLR
reset => address[8].ACLR
reset => address[9].ACLR
reset => address[10].ACLR
reset => address[11].ACLR
reset => address[12].ACLR
reset => address[13].ACLR
reset => address[14].ACLR
reset => address[15].ACLR
reset => address[16].ACLR
reset => address[17].ACLR
reset => address[18].ACLR
reset => address[19].ACLR
reset => address[20].ACLR
reset => address[21].ACLR
reset => address[22].ACLR
reset => address[23].ACLR
reset => address[24].ACLR
reset => loop1_left_out[0].ENA
reset => loop4_right_out[31].ENA
reset => loop4_right_out[30].ENA
reset => loop4_right_out[29].ENA
reset => loop4_right_out[28].ENA
reset => loop4_right_out[27].ENA
reset => loop4_right_out[26].ENA
reset => loop4_right_out[25].ENA
reset => loop4_right_out[24].ENA
reset => loop4_right_out[23].ENA
reset => loop4_right_out[22].ENA
reset => loop4_right_out[21].ENA
reset => loop4_right_out[20].ENA
reset => loop4_right_out[19].ENA
reset => loop4_right_out[18].ENA
reset => loop4_right_out[17].ENA
reset => loop4_right_out[16].ENA
reset => loop4_right_out[15].ENA
reset => loop4_right_out[14].ENA
reset => loop4_right_out[13].ENA
reset => loop4_right_out[12].ENA
reset => loop4_right_out[11].ENA
reset => loop4_right_out[10].ENA
reset => loop4_right_out[9].ENA
reset => loop4_right_out[8].ENA
reset => loop4_right_out[7].ENA
reset => loop4_right_out[6].ENA
reset => loop4_right_out[5].ENA
reset => loop4_right_out[4].ENA
reset => loop4_right_out[3].ENA
reset => loop4_right_out[2].ENA
reset => loop4_right_out[1].ENA
reset => loop4_right_out[0].ENA
reset => writedata[31]~reg0.ENA
reset => writedata[30]~reg0.ENA
reset => writedata[29]~reg0.ENA
reset => writedata[28]~reg0.ENA
reset => writedata[27]~reg0.ENA
reset => writedata[26]~reg0.ENA
reset => writedata[25]~reg0.ENA
reset => writedata[24]~reg0.ENA
reset => writedata[23]~reg0.ENA
reset => writedata[22]~reg0.ENA
reset => writedata[21]~reg0.ENA
reset => writedata[20]~reg0.ENA
reset => writedata[19]~reg0.ENA
reset => writedata[18]~reg0.ENA
reset => writedata[17]~reg0.ENA
reset => writedata[16]~reg0.ENA
reset => writedata[15]~reg0.ENA
reset => writedata[14]~reg0.ENA
reset => writedata[13]~reg0.ENA
reset => writedata[12]~reg0.ENA
reset => writedata[11]~reg0.ENA
reset => writedata[10]~reg0.ENA
reset => writedata[9]~reg0.ENA
reset => writedata[8]~reg0.ENA
reset => writedata[7]~reg0.ENA
reset => writedata[6]~reg0.ENA
reset => writedata[5]~reg0.ENA
reset => writedata[4]~reg0.ENA
reset => writedata[3]~reg0.ENA
reset => writedata[2]~reg0.ENA
reset => writedata[1]~reg0.ENA
reset => writedata[0]~reg0.ENA
reset => write_en~reg0.ENA
reset => loop4_left_out[31].ENA
reset => loop4_left_out[30].ENA
reset => loop4_left_out[29].ENA
reset => loop4_left_out[28].ENA
reset => loop4_left_out[27].ENA
reset => loop4_left_out[26].ENA
reset => loop4_left_out[25].ENA
reset => loop4_left_out[24].ENA
reset => loop4_left_out[23].ENA
reset => loop4_left_out[22].ENA
reset => loop4_left_out[21].ENA
reset => loop4_left_out[20].ENA
reset => loop4_left_out[19].ENA
reset => loop4_left_out[18].ENA
reset => loop4_left_out[17].ENA
reset => loop4_left_out[16].ENA
reset => loop4_left_out[15].ENA
reset => loop4_left_out[14].ENA
reset => loop4_left_out[13].ENA
reset => loop4_left_out[12].ENA
reset => loop4_left_out[11].ENA
reset => loop4_left_out[10].ENA
reset => loop4_left_out[9].ENA
reset => loop4_left_out[8].ENA
reset => loop4_left_out[7].ENA
reset => loop4_left_out[6].ENA
reset => loop4_left_out[5].ENA
reset => loop4_left_out[4].ENA
reset => loop4_left_out[3].ENA
reset => loop4_left_out[2].ENA
reset => loop4_left_out[1].ENA
reset => loop4_left_out[0].ENA
reset => loop3_right_out[31].ENA
reset => loop3_right_out[30].ENA
reset => loop3_right_out[29].ENA
reset => loop3_right_out[28].ENA
reset => loop3_right_out[27].ENA
reset => loop3_right_out[26].ENA
reset => loop3_right_out[25].ENA
reset => loop3_right_out[24].ENA
reset => loop3_right_out[23].ENA
reset => loop3_right_out[22].ENA
reset => loop3_right_out[21].ENA
reset => loop3_right_out[20].ENA
reset => loop3_right_out[19].ENA
reset => loop3_right_out[18].ENA
reset => loop3_right_out[17].ENA
reset => loop3_right_out[16].ENA
reset => loop3_right_out[15].ENA
reset => loop3_right_out[14].ENA
reset => loop3_right_out[13].ENA
reset => loop3_right_out[12].ENA
reset => loop3_right_out[11].ENA
reset => loop3_right_out[10].ENA
reset => loop3_right_out[9].ENA
reset => loop3_right_out[8].ENA
reset => loop3_right_out[7].ENA
reset => loop3_right_out[6].ENA
reset => loop3_right_out[5].ENA
reset => loop3_right_out[4].ENA
reset => loop3_right_out[3].ENA
reset => loop3_right_out[2].ENA
reset => loop3_right_out[1].ENA
reset => loop3_right_out[0].ENA
reset => loop3_left_out[31].ENA
reset => loop3_left_out[30].ENA
reset => loop3_left_out[29].ENA
reset => loop3_left_out[28].ENA
reset => loop3_left_out[27].ENA
reset => loop3_left_out[26].ENA
reset => loop3_left_out[25].ENA
reset => loop3_left_out[24].ENA
reset => loop3_left_out[23].ENA
reset => loop3_left_out[22].ENA
reset => loop3_left_out[21].ENA
reset => loop3_left_out[20].ENA
reset => loop3_left_out[19].ENA
reset => loop3_left_out[18].ENA
reset => loop3_left_out[17].ENA
reset => loop3_left_out[16].ENA
reset => loop3_left_out[15].ENA
reset => loop3_left_out[14].ENA
reset => loop3_left_out[13].ENA
reset => loop3_left_out[12].ENA
reset => loop3_left_out[11].ENA
reset => loop3_left_out[10].ENA
reset => loop3_left_out[9].ENA
reset => loop3_left_out[8].ENA
reset => loop3_left_out[7].ENA
reset => loop3_left_out[6].ENA
reset => loop3_left_out[5].ENA
reset => loop3_left_out[4].ENA
reset => loop3_left_out[3].ENA
reset => loop3_left_out[2].ENA
reset => loop3_left_out[1].ENA
reset => loop3_left_out[0].ENA
reset => loop2_right_out[31].ENA
reset => loop2_right_out[30].ENA
reset => loop2_right_out[29].ENA
reset => loop2_right_out[28].ENA
reset => loop2_right_out[27].ENA
reset => loop2_right_out[26].ENA
reset => loop2_right_out[25].ENA
reset => loop2_right_out[24].ENA
reset => loop2_right_out[23].ENA
reset => loop2_right_out[22].ENA
reset => loop2_right_out[21].ENA
reset => loop2_right_out[20].ENA
reset => loop2_right_out[19].ENA
reset => loop2_right_out[18].ENA
reset => loop2_right_out[17].ENA
reset => loop2_right_out[16].ENA
reset => loop2_right_out[15].ENA
reset => loop2_right_out[14].ENA
reset => loop2_right_out[13].ENA
reset => loop2_right_out[12].ENA
reset => loop2_right_out[11].ENA
reset => loop2_right_out[10].ENA
reset => loop2_right_out[9].ENA
reset => loop2_right_out[8].ENA
reset => loop2_right_out[7].ENA
reset => loop2_right_out[6].ENA
reset => loop2_right_out[5].ENA
reset => loop2_right_out[4].ENA
reset => loop2_right_out[3].ENA
reset => loop2_right_out[2].ENA
reset => loop2_right_out[1].ENA
reset => loop2_right_out[0].ENA
reset => loop2_left_out[31].ENA
reset => loop2_left_out[30].ENA
reset => loop2_left_out[29].ENA
reset => loop2_left_out[28].ENA
reset => loop2_left_out[27].ENA
reset => loop2_left_out[26].ENA
reset => loop2_left_out[25].ENA
reset => loop2_left_out[24].ENA
reset => loop2_left_out[23].ENA
reset => loop2_left_out[22].ENA
reset => loop2_left_out[21].ENA
reset => loop2_left_out[20].ENA
reset => loop2_left_out[19].ENA
reset => loop2_left_out[18].ENA
reset => loop2_left_out[17].ENA
reset => loop2_left_out[16].ENA
reset => loop2_left_out[15].ENA
reset => loop2_left_out[14].ENA
reset => loop2_left_out[13].ENA
reset => loop2_left_out[12].ENA
reset => loop2_left_out[11].ENA
reset => loop2_left_out[10].ENA
reset => loop2_left_out[9].ENA
reset => loop2_left_out[8].ENA
reset => loop2_left_out[7].ENA
reset => loop2_left_out[6].ENA
reset => loop2_left_out[5].ENA
reset => loop2_left_out[4].ENA
reset => loop2_left_out[3].ENA
reset => loop2_left_out[2].ENA
reset => loop2_left_out[1].ENA
reset => loop2_left_out[0].ENA
reset => loop1_right_out[31].ENA
reset => loop1_right_out[30].ENA
reset => loop1_right_out[29].ENA
reset => loop1_right_out[28].ENA
reset => loop1_right_out[27].ENA
reset => loop1_right_out[26].ENA
reset => loop1_right_out[25].ENA
reset => loop1_right_out[24].ENA
reset => loop1_right_out[23].ENA
reset => loop1_right_out[22].ENA
reset => loop1_right_out[21].ENA
reset => loop1_right_out[20].ENA
reset => loop1_right_out[19].ENA
reset => loop1_right_out[18].ENA
reset => loop1_right_out[17].ENA
reset => loop1_right_out[16].ENA
reset => loop1_right_out[15].ENA
reset => loop1_right_out[14].ENA
reset => loop1_right_out[13].ENA
reset => loop1_right_out[12].ENA
reset => loop1_right_out[11].ENA
reset => loop1_right_out[10].ENA
reset => loop1_right_out[9].ENA
reset => loop1_right_out[8].ENA
reset => loop1_right_out[7].ENA
reset => loop1_right_out[6].ENA
reset => loop1_right_out[5].ENA
reset => loop1_right_out[4].ENA
reset => loop1_right_out[3].ENA
reset => loop1_right_out[2].ENA
reset => loop1_right_out[1].ENA
reset => loop1_right_out[0].ENA
reset => loop1_left_out[31].ENA
reset => loop1_left_out[30].ENA
reset => loop1_left_out[29].ENA
reset => loop1_left_out[28].ENA
reset => loop1_left_out[27].ENA
reset => loop1_left_out[26].ENA
reset => loop1_left_out[25].ENA
reset => loop1_left_out[24].ENA
reset => loop1_left_out[23].ENA
reset => loop1_left_out[22].ENA
reset => loop1_left_out[21].ENA
reset => loop1_left_out[20].ENA
reset => loop1_left_out[19].ENA
reset => loop1_left_out[18].ENA
reset => loop1_left_out[17].ENA
reset => loop1_left_out[16].ENA
reset => loop1_left_out[15].ENA
reset => loop1_left_out[14].ENA
reset => loop1_left_out[13].ENA
reset => loop1_left_out[12].ENA
reset => loop1_left_out[11].ENA
reset => loop1_left_out[10].ENA
reset => loop1_left_out[9].ENA
reset => loop1_left_out[8].ENA
reset => loop1_left_out[7].ENA
reset => loop1_left_out[6].ENA
reset => loop1_left_out[5].ENA
reset => loop1_left_out[4].ENA
reset => loop1_left_out[3].ENA
reset => loop1_left_out[2].ENA
reset => loop1_left_out[1].ENA
record => address.IN0
record => write_en.IN1
channel[0] => WideOr0.IN0
channel[0] => Mult1.IN1
channel[0] => Mult3.IN32
channel[0] => Mult4.IN32
channel[0] => Mux32.IN6
channel[0] => Mux32.IN7
channel[1] => WideOr0.IN1
channel[1] => Mult5.IN1
channel[1] => Mult7.IN32
channel[1] => Mult8.IN32
channel[1] => Mux32.IN4
channel[1] => Mux32.IN5
channel[2] => WideOr0.IN2
channel[2] => Mult9.IN1
channel[2] => Mult11.IN32
channel[2] => Mult12.IN32
channel[2] => Mux32.IN2
channel[2] => Mux32.IN3
channel[3] => WideOr0.IN3
channel[3] => Mult13.IN1
channel[3] => Mult15.IN32
channel[3] => Mult16.IN32
channel[3] => Mux32.IN0
channel[3] => Mux32.IN1
play => address.IN1
play => Mult1.IN0
play => Mult5.IN0
play => Mult9.IN0
play => Mult13.IN0
address_out[0] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[16] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[17] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[18] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[19] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[20] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[21] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[22] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[23] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
address_out[24] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
writedata[0] <= writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[1] <= writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[2] <= writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[3] <= writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[4] <= writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[5] <= writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[6] <= writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[7] <= writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[8] <= writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[9] <= writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[10] <= writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[11] <= writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[12] <= writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[13] <= writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[14] <= writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[15] <= writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[16] <= writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[17] <= writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[18] <= writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[19] <= writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[20] <= writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[21] <= writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[22] <= writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[23] <= writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[24] <= writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[25] <= writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[26] <= writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[27] <= writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[28] <= writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[29] <= writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[30] <= writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[31] <= writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en <= write_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[0] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[1] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[2] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[3] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[4] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[5] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[6] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[7] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[8] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[9] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[10] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[11] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[12] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[13] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[14] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[15] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[16] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[17] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[18] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[19] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[20] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[21] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[22] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[23] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[24] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[25] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[26] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[27] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[28] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[29] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[30] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[31] <= Add9.DB_MAX_OUTPUT_PORT_TYPE


|Project2|system:u0
clk_clk => clk_clk.IN2
reset_n_reset_n => _.IN1
sdram_address[0] => sdram_address[0].IN1
sdram_address[1] => sdram_address[1].IN1
sdram_address[2] => sdram_address[2].IN1
sdram_address[3] => sdram_address[3].IN1
sdram_address[4] => sdram_address[4].IN1
sdram_address[5] => sdram_address[5].IN1
sdram_address[6] => sdram_address[6].IN1
sdram_address[7] => sdram_address[7].IN1
sdram_address[8] => sdram_address[8].IN1
sdram_address[9] => sdram_address[9].IN1
sdram_address[10] => sdram_address[10].IN1
sdram_address[11] => sdram_address[11].IN1
sdram_address[12] => sdram_address[12].IN1
sdram_address[13] => sdram_address[13].IN1
sdram_address[14] => sdram_address[14].IN1
sdram_address[15] => sdram_address[15].IN1
sdram_address[16] => sdram_address[16].IN1
sdram_address[17] => sdram_address[17].IN1
sdram_address[18] => sdram_address[18].IN1
sdram_address[19] => sdram_address[19].IN1
sdram_address[20] => sdram_address[20].IN1
sdram_address[21] => sdram_address[21].IN1
sdram_address[22] => sdram_address[22].IN1
sdram_address[23] => sdram_address[23].IN1
sdram_address[24] => sdram_address[24].IN1
sdram_byteenable_n[0] => sdram_byteenable_n[0].IN1
sdram_byteenable_n[1] => sdram_byteenable_n[1].IN1
sdram_byteenable_n[2] => sdram_byteenable_n[2].IN1
sdram_byteenable_n[3] => sdram_byteenable_n[3].IN1
sdram_chipselect => sdram_chipselect.IN1
sdram_writedata[0] => sdram_writedata[0].IN1
sdram_writedata[1] => sdram_writedata[1].IN1
sdram_writedata[2] => sdram_writedata[2].IN1
sdram_writedata[3] => sdram_writedata[3].IN1
sdram_writedata[4] => sdram_writedata[4].IN1
sdram_writedata[5] => sdram_writedata[5].IN1
sdram_writedata[6] => sdram_writedata[6].IN1
sdram_writedata[7] => sdram_writedata[7].IN1
sdram_writedata[8] => sdram_writedata[8].IN1
sdram_writedata[9] => sdram_writedata[9].IN1
sdram_writedata[10] => sdram_writedata[10].IN1
sdram_writedata[11] => sdram_writedata[11].IN1
sdram_writedata[12] => sdram_writedata[12].IN1
sdram_writedata[13] => sdram_writedata[13].IN1
sdram_writedata[14] => sdram_writedata[14].IN1
sdram_writedata[15] => sdram_writedata[15].IN1
sdram_writedata[16] => sdram_writedata[16].IN1
sdram_writedata[17] => sdram_writedata[17].IN1
sdram_writedata[18] => sdram_writedata[18].IN1
sdram_writedata[19] => sdram_writedata[19].IN1
sdram_writedata[20] => sdram_writedata[20].IN1
sdram_writedata[21] => sdram_writedata[21].IN1
sdram_writedata[22] => sdram_writedata[22].IN1
sdram_writedata[23] => sdram_writedata[23].IN1
sdram_writedata[24] => sdram_writedata[24].IN1
sdram_writedata[25] => sdram_writedata[25].IN1
sdram_writedata[26] => sdram_writedata[26].IN1
sdram_writedata[27] => sdram_writedata[27].IN1
sdram_writedata[28] => sdram_writedata[28].IN1
sdram_writedata[29] => sdram_writedata[29].IN1
sdram_writedata[30] => sdram_writedata[30].IN1
sdram_writedata[31] => sdram_writedata[31].IN1
sdram_read_n => sdram_read_n.IN1
sdram_write_n => sdram_write_n.IN1
sdram_readdata[0] <= system_sdram:sdram.za_data
sdram_readdata[1] <= system_sdram:sdram.za_data
sdram_readdata[2] <= system_sdram:sdram.za_data
sdram_readdata[3] <= system_sdram:sdram.za_data
sdram_readdata[4] <= system_sdram:sdram.za_data
sdram_readdata[5] <= system_sdram:sdram.za_data
sdram_readdata[6] <= system_sdram:sdram.za_data
sdram_readdata[7] <= system_sdram:sdram.za_data
sdram_readdata[8] <= system_sdram:sdram.za_data
sdram_readdata[9] <= system_sdram:sdram.za_data
sdram_readdata[10] <= system_sdram:sdram.za_data
sdram_readdata[11] <= system_sdram:sdram.za_data
sdram_readdata[12] <= system_sdram:sdram.za_data
sdram_readdata[13] <= system_sdram:sdram.za_data
sdram_readdata[14] <= system_sdram:sdram.za_data
sdram_readdata[15] <= system_sdram:sdram.za_data
sdram_readdata[16] <= system_sdram:sdram.za_data
sdram_readdata[17] <= system_sdram:sdram.za_data
sdram_readdata[18] <= system_sdram:sdram.za_data
sdram_readdata[19] <= system_sdram:sdram.za_data
sdram_readdata[20] <= system_sdram:sdram.za_data
sdram_readdata[21] <= system_sdram:sdram.za_data
sdram_readdata[22] <= system_sdram:sdram.za_data
sdram_readdata[23] <= system_sdram:sdram.za_data
sdram_readdata[24] <= system_sdram:sdram.za_data
sdram_readdata[25] <= system_sdram:sdram.za_data
sdram_readdata[26] <= system_sdram:sdram.za_data
sdram_readdata[27] <= system_sdram:sdram.za_data
sdram_readdata[28] <= system_sdram:sdram.za_data
sdram_readdata[29] <= system_sdram:sdram.za_data
sdram_readdata[30] <= system_sdram:sdram.za_data
sdram_readdata[31] <= system_sdram:sdram.za_data
sdram_readdatavalid <= system_sdram:sdram.za_valid
sdram_waitrequest <= system_sdram:sdram.za_waitrequest
sdram_wire_addr[0] <= system_sdram:sdram.zs_addr
sdram_wire_addr[1] <= system_sdram:sdram.zs_addr
sdram_wire_addr[2] <= system_sdram:sdram.zs_addr
sdram_wire_addr[3] <= system_sdram:sdram.zs_addr
sdram_wire_addr[4] <= system_sdram:sdram.zs_addr
sdram_wire_addr[5] <= system_sdram:sdram.zs_addr
sdram_wire_addr[6] <= system_sdram:sdram.zs_addr
sdram_wire_addr[7] <= system_sdram:sdram.zs_addr
sdram_wire_addr[8] <= system_sdram:sdram.zs_addr
sdram_wire_addr[9] <= system_sdram:sdram.zs_addr
sdram_wire_addr[10] <= system_sdram:sdram.zs_addr
sdram_wire_addr[11] <= system_sdram:sdram.zs_addr
sdram_wire_addr[12] <= system_sdram:sdram.zs_addr
sdram_wire_ba[0] <= system_sdram:sdram.zs_ba
sdram_wire_ba[1] <= system_sdram:sdram.zs_ba
sdram_wire_cas_n <= system_sdram:sdram.zs_cas_n
sdram_wire_cke <= system_sdram:sdram.zs_cke
sdram_wire_cs_n <= system_sdram:sdram.zs_cs_n
sdram_wire_dq[0] <> system_sdram:sdram.zs_dq
sdram_wire_dq[1] <> system_sdram:sdram.zs_dq
sdram_wire_dq[2] <> system_sdram:sdram.zs_dq
sdram_wire_dq[3] <> system_sdram:sdram.zs_dq
sdram_wire_dq[4] <> system_sdram:sdram.zs_dq
sdram_wire_dq[5] <> system_sdram:sdram.zs_dq
sdram_wire_dq[6] <> system_sdram:sdram.zs_dq
sdram_wire_dq[7] <> system_sdram:sdram.zs_dq
sdram_wire_dq[8] <> system_sdram:sdram.zs_dq
sdram_wire_dq[9] <> system_sdram:sdram.zs_dq
sdram_wire_dq[10] <> system_sdram:sdram.zs_dq
sdram_wire_dq[11] <> system_sdram:sdram.zs_dq
sdram_wire_dq[12] <> system_sdram:sdram.zs_dq
sdram_wire_dq[13] <> system_sdram:sdram.zs_dq
sdram_wire_dq[14] <> system_sdram:sdram.zs_dq
sdram_wire_dq[15] <> system_sdram:sdram.zs_dq
sdram_wire_dq[16] <> system_sdram:sdram.zs_dq
sdram_wire_dq[17] <> system_sdram:sdram.zs_dq
sdram_wire_dq[18] <> system_sdram:sdram.zs_dq
sdram_wire_dq[19] <> system_sdram:sdram.zs_dq
sdram_wire_dq[20] <> system_sdram:sdram.zs_dq
sdram_wire_dq[21] <> system_sdram:sdram.zs_dq
sdram_wire_dq[22] <> system_sdram:sdram.zs_dq
sdram_wire_dq[23] <> system_sdram:sdram.zs_dq
sdram_wire_dq[24] <> system_sdram:sdram.zs_dq
sdram_wire_dq[25] <> system_sdram:sdram.zs_dq
sdram_wire_dq[26] <> system_sdram:sdram.zs_dq
sdram_wire_dq[27] <> system_sdram:sdram.zs_dq
sdram_wire_dq[28] <> system_sdram:sdram.zs_dq
sdram_wire_dq[29] <> system_sdram:sdram.zs_dq
sdram_wire_dq[30] <> system_sdram:sdram.zs_dq
sdram_wire_dq[31] <> system_sdram:sdram.zs_dq
sdram_wire_dqm[0] <= system_sdram:sdram.zs_dqm
sdram_wire_dqm[1] <= system_sdram:sdram.zs_dqm
sdram_wire_dqm[2] <= system_sdram:sdram.zs_dqm
sdram_wire_dqm[3] <= system_sdram:sdram.zs_dqm
sdram_wire_ras_n <= system_sdram:sdram.zs_ras_n
sdram_wire_we_n <= system_sdram:sdram.zs_we_n


|Project2|system:u0|system_sdram:sdram
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_addr[24] => az_addr[24].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_be_n[2] => comb.DATAA
az_be_n[3] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_data[16] => az_data[16].IN1
az_data[17] => az_data[17].IN1
az_data[18] => az_data[18].IN1
az_data[19] => az_data[19].IN1
az_data[20] => az_data[20].IN1
az_data[21] => az_data[21].IN1
az_data[22] => az_data[22].IN1
az_data[23] => az_data[23].IN1
az_data[24] => az_data[24].IN1
az_data[25] => az_data[25].IN1
az_data[26] => az_data[26].IN1
az_data[27] => az_data[27].IN1
az_data[28] => az_data[28].IN1
az_data[29] => az_data[29].IN1
az_data[30] => az_data[30].IN1
az_data[31] => az_data[31].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[16] <= za_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[17] <= za_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[18] <= za_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[19] <= za_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[20] <= za_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[21] <= za_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[22] <= za_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[23] <= za_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[24] <= za_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[25] <= za_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[26] <= za_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[27] <= za_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[28] <= za_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[29] <= za_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[30] <= za_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[31] <= za_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= system_sdram_input_efifo_module:the_system_sdram_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dq[16] <> zs_dq[16]
zs_dq[17] <> zs_dq[17]
zs_dq[18] <> zs_dq[18]
zs_dq[19] <> zs_dq[19]
zs_dq[20] <> zs_dq[20]
zs_dq[21] <> zs_dq[21]
zs_dq[22] <> zs_dq[22]
zs_dq[23] <> zs_dq[23]
zs_dq[24] <> zs_dq[24]
zs_dq[25] <> zs_dq[25]
zs_dq[26] <> zs_dq[26]
zs_dq[27] <> zs_dq[27]
zs_dq[28] <> zs_dq[28]
zs_dq[29] <> zs_dq[29]
zs_dq[30] <> zs_dq[30]
zs_dq[31] <> zs_dq[31]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[2] <= zs_dqm[2].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[3] <= zs_dqm[3].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|Project2|system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_0[43].CLK
clk => entry_0[44].CLK
clk => entry_0[45].CLK
clk => entry_0[46].CLK
clk => entry_0[47].CLK
clk => entry_0[48].CLK
clk => entry_0[49].CLK
clk => entry_0[50].CLK
clk => entry_0[51].CLK
clk => entry_0[52].CLK
clk => entry_0[53].CLK
clk => entry_0[54].CLK
clk => entry_0[55].CLK
clk => entry_0[56].CLK
clk => entry_0[57].CLK
clk => entry_0[58].CLK
clk => entry_0[59].CLK
clk => entry_0[60].CLK
clk => entry_0[61].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_1[43].CLK
clk => entry_1[44].CLK
clk => entry_1[45].CLK
clk => entry_1[46].CLK
clk => entry_1[47].CLK
clk => entry_1[48].CLK
clk => entry_1[49].CLK
clk => entry_1[50].CLK
clk => entry_1[51].CLK
clk => entry_1[52].CLK
clk => entry_1[53].CLK
clk => entry_1[54].CLK
clk => entry_1[55].CLK
clk => entry_1[56].CLK
clk => entry_1[57].CLK
clk => entry_1[58].CLK
clk => entry_1[59].CLK
clk => entry_1[60].CLK
clk => entry_1[61].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
wr_data[43] => entry_1.DATAB
wr_data[43] => entry_0.DATAA
wr_data[44] => entry_1.DATAB
wr_data[44] => entry_0.DATAA
wr_data[45] => entry_1.DATAB
wr_data[45] => entry_0.DATAA
wr_data[46] => entry_1.DATAB
wr_data[46] => entry_0.DATAA
wr_data[47] => entry_1.DATAB
wr_data[47] => entry_0.DATAA
wr_data[48] => entry_1.DATAB
wr_data[48] => entry_0.DATAA
wr_data[49] => entry_1.DATAB
wr_data[49] => entry_0.DATAA
wr_data[50] => entry_1.DATAB
wr_data[50] => entry_0.DATAA
wr_data[51] => entry_1.DATAB
wr_data[51] => entry_0.DATAA
wr_data[52] => entry_1.DATAB
wr_data[52] => entry_0.DATAA
wr_data[53] => entry_1.DATAB
wr_data[53] => entry_0.DATAA
wr_data[54] => entry_1.DATAB
wr_data[54] => entry_0.DATAA
wr_data[55] => entry_1.DATAB
wr_data[55] => entry_0.DATAA
wr_data[56] => entry_1.DATAB
wr_data[56] => entry_0.DATAA
wr_data[57] => entry_1.DATAB
wr_data[57] => entry_0.DATAA
wr_data[58] => entry_1.DATAB
wr_data[58] => entry_0.DATAA
wr_data[59] => entry_1.DATAB
wr_data[59] => entry_0.DATAA
wr_data[60] => entry_1.DATAB
wr_data[60] => entry_0.DATAA
wr_data[61] => entry_1.DATAB
wr_data[61] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[44] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[45] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[46] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[47] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[48] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[49] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[50] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[51] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[52] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[53] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[54] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[55] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[56] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[57] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[58] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[59] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[60] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[61] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|Project2|system:u0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|Project2|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Project2|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Project2|Audio_Controller:Audio_Controller
CLOCK_50 => CLOCK_50.IN6
reset => reset.IN3
clear_audio_in_memory => comb.IN0
read_audio_in => comb.IN1
read_audio_in => comb.IN1
clear_audio_out_memory => comb.IN0
left_channel_audio_out[1] => left_channel_audio_out[1].IN1
left_channel_audio_out[2] => left_channel_audio_out[2].IN1
left_channel_audio_out[3] => left_channel_audio_out[3].IN1
left_channel_audio_out[4] => left_channel_audio_out[4].IN1
left_channel_audio_out[5] => left_channel_audio_out[5].IN1
left_channel_audio_out[6] => left_channel_audio_out[6].IN1
left_channel_audio_out[7] => left_channel_audio_out[7].IN1
left_channel_audio_out[8] => left_channel_audio_out[8].IN1
left_channel_audio_out[9] => left_channel_audio_out[9].IN1
left_channel_audio_out[10] => left_channel_audio_out[10].IN1
left_channel_audio_out[11] => left_channel_audio_out[11].IN1
left_channel_audio_out[12] => left_channel_audio_out[12].IN1
left_channel_audio_out[13] => left_channel_audio_out[13].IN1
left_channel_audio_out[14] => left_channel_audio_out[14].IN1
left_channel_audio_out[15] => left_channel_audio_out[15].IN1
left_channel_audio_out[16] => left_channel_audio_out[16].IN1
left_channel_audio_out[17] => left_channel_audio_out[17].IN1
left_channel_audio_out[18] => left_channel_audio_out[18].IN1
left_channel_audio_out[19] => left_channel_audio_out[19].IN1
left_channel_audio_out[20] => left_channel_audio_out[20].IN1
left_channel_audio_out[21] => left_channel_audio_out[21].IN1
left_channel_audio_out[22] => left_channel_audio_out[22].IN1
left_channel_audio_out[23] => left_channel_audio_out[23].IN1
left_channel_audio_out[24] => left_channel_audio_out[24].IN1
left_channel_audio_out[25] => left_channel_audio_out[25].IN1
left_channel_audio_out[26] => left_channel_audio_out[26].IN1
left_channel_audio_out[27] => left_channel_audio_out[27].IN1
left_channel_audio_out[28] => left_channel_audio_out[28].IN1
left_channel_audio_out[29] => left_channel_audio_out[29].IN1
left_channel_audio_out[30] => left_channel_audio_out[30].IN1
left_channel_audio_out[31] => left_channel_audio_out[31].IN1
left_channel_audio_out[32] => left_channel_audio_out[32].IN1
right_channel_audio_out[1] => right_channel_audio_out[1].IN1
right_channel_audio_out[2] => right_channel_audio_out[2].IN1
right_channel_audio_out[3] => right_channel_audio_out[3].IN1
right_channel_audio_out[4] => right_channel_audio_out[4].IN1
right_channel_audio_out[5] => right_channel_audio_out[5].IN1
right_channel_audio_out[6] => right_channel_audio_out[6].IN1
right_channel_audio_out[7] => right_channel_audio_out[7].IN1
right_channel_audio_out[8] => right_channel_audio_out[8].IN1
right_channel_audio_out[9] => right_channel_audio_out[9].IN1
right_channel_audio_out[10] => right_channel_audio_out[10].IN1
right_channel_audio_out[11] => right_channel_audio_out[11].IN1
right_channel_audio_out[12] => right_channel_audio_out[12].IN1
right_channel_audio_out[13] => right_channel_audio_out[13].IN1
right_channel_audio_out[14] => right_channel_audio_out[14].IN1
right_channel_audio_out[15] => right_channel_audio_out[15].IN1
right_channel_audio_out[16] => right_channel_audio_out[16].IN1
right_channel_audio_out[17] => right_channel_audio_out[17].IN1
right_channel_audio_out[18] => right_channel_audio_out[18].IN1
right_channel_audio_out[19] => right_channel_audio_out[19].IN1
right_channel_audio_out[20] => right_channel_audio_out[20].IN1
right_channel_audio_out[21] => right_channel_audio_out[21].IN1
right_channel_audio_out[22] => right_channel_audio_out[22].IN1
right_channel_audio_out[23] => right_channel_audio_out[23].IN1
right_channel_audio_out[24] => right_channel_audio_out[24].IN1
right_channel_audio_out[25] => right_channel_audio_out[25].IN1
right_channel_audio_out[26] => right_channel_audio_out[26].IN1
right_channel_audio_out[27] => right_channel_audio_out[27].IN1
right_channel_audio_out[28] => right_channel_audio_out[28].IN1
right_channel_audio_out[29] => right_channel_audio_out[29].IN1
right_channel_audio_out[30] => right_channel_audio_out[30].IN1
right_channel_audio_out[31] => right_channel_audio_out[31].IN1
right_channel_audio_out[32] => right_channel_audio_out[32].IN1
write_audio_out => comb.IN1
write_audio_out => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data[25] => left_channel_data[25].IN1
left_channel_data[26] => left_channel_data[26].IN1
left_channel_data[27] => left_channel_data[27].IN1
left_channel_data[28] => left_channel_data[28].IN1
left_channel_data[29] => left_channel_data[29].IN1
left_channel_data[30] => left_channel_data[30].IN1
left_channel_data[31] => left_channel_data[31].IN1
left_channel_data[32] => left_channel_data[32].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data[25] => right_channel_data[25].IN1
right_channel_data[26] => right_channel_data[26].IN1
right_channel_data[27] => right_channel_data[27].IN1
right_channel_data[28] => right_channel_data[28].IN1
right_channel_data[29] => right_channel_data[29].IN1
right_channel_data[30] => right_channel_data[30].IN1
right_channel_data[31] => right_channel_data[31].IN1
right_channel_data[32] => right_channel_data[32].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|Project2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Project2|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Project2|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Project2|avconf:avc
CLOCK_50 => mI2C_CLK_DIV[0].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CTRL_CLK.CLK
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|Project2|avconf:avc|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


