<family name="STM32F7">
	<CPUcore>ARM Cortex-M7</CPUcore>
	<header>Device\ST\STM32F7xx\Include\stm32f7xx.h</header>
	
	<!--F750 Romless -->
	<subFamily name="STM32F750" fpu="SP" clock="12000000">
		<device>
			<PN>STM32F750V8,STM32F750V8,STM32F750V8,STM32F750x8,STM32F750V8,STM32F750V8</PN>
			<variants>Tx</variants>
			<board>STM32756G-EVAL2</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="64"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f750xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f750xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f750xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f750xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f750xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F75x_64_AXI.FLM -FS08000000 -FL010000 -FP0($$Device:STM32F750V8$Flash\STM32F75x_64_AXI.FLM) -FF1STM32F75x_64_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F750V8$Flash\STM32F75x_64_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f750xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f750xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f750xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f750xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F750xx</define>
		</device>
		<device>
			<PN>STM32F750Z8,STM32F750Z8,STM32F750Z8,STM32F750x8,STM32F750Z8,STM32F750Z8</PN>
			<variants>Tx</variants>
			<board>STM32756G-EVAL2</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="64"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f750xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f750xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f750xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f750xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f750xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F75x_64_AXI.FLM -FS08000000 -FL010000 -FP0($$Device:STM32F750Z8$Flash\STM32F75x_64_AXI.FLM) -FF1STM32F75x_64_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F750Z8$Flash\STM32F75x_64_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f750xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f750xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f750xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f750xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F750xx</define>
		</device>
		<device>
			<PN>STM32F750N8,STM32F750N8,STM32F750N8,STM32F750x8,STM32F750N8,STM32F750N8</PN>
			<variants>Hx</variants>
			<board>STM32756G-EVAL2</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="64"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f750xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f750xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f750xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f750xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f750xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F75x_64_AXI.FLM -FS08000000 -FL010000 -FP0($$Device:STM32F750N8$Flash\STM32F75x_64_AXI.FLM) -FF1STM32F75x_64_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F750N8$Flash\STM32F75x_64_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f750xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f750xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f750xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f750xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F750xx</define>
		</device>
	</subFamily>
	
	<!--F730 Romless -->
	<subFamily name="STM32F730" fpu="SP" clock="12000000">
		<device>
			<PN>STM32F730R8,STM32F730R8,STM32F730R8,STM32F730x8,STM32F730R8,STM32F730R8</PN>
			<variants>Tx</variants>
			<board>STM32F723E-DISCO</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="64"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f730xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f730xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f730xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f730xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f730xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_64_AXI.FLM -FS08000000 -FL010000 -FP0($$Device:STM32F730R8$Flash\STM32F7x_64_AXI.FLM) -FF1STM32F7x_64_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F730R8$Flash\STM32F7x_64_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f730xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f730xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f730xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f730xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F730xx</define>
		</device>
		<device>
			<PN>STM32F730V8,STM32F730V8,STM32F730V8,STM32F730x8,STM32F730V8,STM32F730V8</PN>
			<variants>Tx</variants>
			<board>STM32F723E-DISCO</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="64"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f730xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f730xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f730xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f730xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f730xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_64_AXI.FLM -FS08000000 -FL010000 -FP0($$Device:STM32F730V8$Flash\STM32F7x_64_AXI.FLM) -FF1STM32F7x_64_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F730V8$Flash\STM32F7x_64_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f730xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f730xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f730xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f730xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F730xx</define>
		</device>
		<device>
			<PN>STM32F730Z8,STM32F730Z8,STM32F730Z8,STM32F730x8,STM32F730Z8,STM32F730Z8</PN>
			<variants>Tx</variants>
			<board>STM32F723E-DISCO</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="64"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f730xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f730xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f730xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f730xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f730xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_64_AXI.FLM -FS08000000 -FL010000 -FP0($$Device:STM32F730Z8$Flash\STM32F7x_64_AXI.FLM) -FF1STM32F7x_64_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F730Z8$Flash\STM32F7x_64_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f730xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f730xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f730xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f730xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F730xx</define>
		</device>
		<device>
			<PN>STM32F730I8,STM32F730I8,STM32F730I8,STM32F730x8,STM32F730I8,STM32F730I8</PN>
			<variants>Kx</variants>
			<board>STM32F723E-DISCO</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="64"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f730xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f730xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f730xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f730xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f730xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_64_AXI.FLM -FS08000000 -FL010000 -FP0($$Device:STM32F730I8$Flash\STM32F7x_64_AXI.FLM) -FF1STM32F7x_64_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F730I8$Flash\STM32F7x_64_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f730xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f730xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f730xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f730xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F730xx</define>
		</device>
	</subFamily>
	
	<!--F722 -->
	<subFamily name="STM32F722" fpu="SP" clock="12000000">
		<device>
			<PN>STM32F722RC,STM32F722RC,STM32F722RC,STM32F722xC,STM32F722RC,STM32F722RC</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="256"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f722xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f722xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F722RC$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F722RC$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f722xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f722xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F722xx</define>
		</device>
		<device>
			<PN>STM32F722RE,STM32F722RE,STM32F722RE,STM32F722xE,STM32F722RE,STM32F722RE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f722xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f722xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F722RE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F722RE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f722xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f722xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F722xx</define>
		</device>
		<device>
			<PN>STM32F722VC,STM32F722VC,STM32F722VC,STM32F722xC,STM32F722VC,STM32F722VC</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="256"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f722xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f722xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F722VC$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F722VC$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f722xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f722xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F722xx</define>
		</device>
		<device>
			<PN>STM32F722VE,STM32F722VE,STM32F722VE,STM32F722xE,STM32F722VE,STM32F722VE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f722xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f722xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F722VE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F722VE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f722xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f722xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F722xx</define>
		</device>
		<device>
			<PN>STM32F722ZC,STM32F722ZC,STM32F722ZC,STM32F722xC,STM32F722ZC,STM32F722ZC</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="256"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f722xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f722xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F722ZC$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F722ZC$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f722xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f722xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F722xx</define>
		</device>
		<device>
			<PN>STM32F722ZE,STM32F722ZE,STM32F722ZE,STM32F722xE,STM32F722ZE,STM32F722ZE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f722xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f722xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F722ZE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F722ZE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f722xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f722xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F722xx</define>
		</device>
		<device>
			<PN>STM32F722IC,STM32F722IC,STM32F722IC,STM32F722xC,STM32F722IC,STM32F722IC</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="256"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f722xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f722xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F722IC$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F722IC$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f722xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f722xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F722xx</define>
		</device>
		<device>
			<PN>STM32F722IE,STM32F722IE,STM32F722IE,STM32F722xE,STM32F722IE,STM32F722IE</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f722xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f722xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f722xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F722IE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F722IE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f722xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f722xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f722xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F722xx</define>
		</device>
	</subFamily>
	
	<!--F732 -->
	<subFamily name="STM32F732" fpu="SP" clock="12000000">
		<device>
			<PN>STM32F732RE,STM32F732RE,STM32F732RE,STM32F732xE,STM32F732RE,STM32F732RE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f732xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f732xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f732xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f732xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f732xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F732RE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F732RE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f732xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f732xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f732xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f732xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F732xx</define>
		</device>
		<device>
			<PN>STM32F732VE,STM32F732VE,STM32F732VE,STM32F732xE,STM32F732VE,STM32F732VE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f732xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f732xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f732xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f732xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f732xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F732VE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F732VE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f732xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f732xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f732xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f732xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F732xx</define>
		</device>
		<device>
			<PN>STM32F732ZE,STM32F732ZE,STM32F732ZE,STM32F732xE,STM32F732ZE,STM32F732ZE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f732xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f732xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f732xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f732xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f732xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F732ZE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F732ZE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f732xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f732xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f732xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f732xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F732xx</define>
		</device>
		<device>
			<PN>STM32F732IE,STM32F732IE,STM32F732IE,STM32F732xE,STM32F732IE,STM32F732IE</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f732xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f732xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f732xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f732xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f732xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F732IE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F732IE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f732xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f732xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f732xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f732xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F732xx</define>
		</device>
	</subFamily>
	
	<!--F723 -->
	<subFamily name="STM32F723" fpu="SP" clock="12000000">
		<device>
			<PN>STM32F723VC,STM32F723VC,STM32F723VC,STM32F723xC,STM32F723VC,STM32F723VC</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="256"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f723xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f723xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F723VC$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F723VC$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f723xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f723xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f723xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f723xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F723xx</define>
		</device>
		<device>
			<PN>STM32F723VE,STM32F723VE,STM32F723VE,STM32F723xE,STM32F723VE,STM32F723VE</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f723xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f723xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F723VE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F723VE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f723xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f723xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f723xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f723xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F723xx</define>
		</device>
		<device>
			<PN>STM32F723ZC,STM32F723ZC,STM32F723ZC,STM32F723xC,STM32F723ZC,STM32F723ZC</PN>
			<variants>Tx,Ix</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="256"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f723xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f723xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F723ZC$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F723ZC$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f723xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f723xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f723xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f723xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F723xx</define>
		</device>
		<device>
			<PN>STM32F723ZE,STM32F723ZE,STM32F723ZE,STM32F723xE,STM32F723ZE,STM32F723ZE</PN>
			<variants>Tx,Ix</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f723xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f723xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F723ZE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F723ZE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f723xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f723xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f723xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f723xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F723xx</define>
		</device>
		<device>
			<PN>STM32F723IC,STM32F723IC,STM32F723IC,STM32F723xC,STM32F723IC,STM32F723IC</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="256"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f723xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f723xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL040000 -FP0($$Device:STM32F723IC$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F723IC$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f723xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f723xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f723xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f723xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F723xx</define>
		</device>
		<device>
			<PN>STM32F723IE,STM32F723IE,STM32F723IE,STM32F723xE,STM32F723IE,STM32F723IE</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f723xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f723xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f723xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F723IE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F723IE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f723xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f723xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f723xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f723xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F723xx</define>
		</device>
	</subFamily>
	
	<!--F733 -->
	<subFamily name="STM32F733" fpu="SP" clock="12000000">
		<device>
			<PN>STM32F733VE,STM32F733VE,STM32F733VE,STM32F733xE,STM32F733VE,STM32F733VE</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f733xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f733xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f733xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f733xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f733xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F733VE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F733VE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f733xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f733xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f733xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f733xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F733xx</define>
		</device>
		<device>
			<PN>STM32F733ZE,STM32F733ZE,STM32F733ZE,STM32F733xE,STM32F733ZE,STM32F733ZE</PN>
			<variants>Tx,Ix</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f733xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f733xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f733xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f733xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f733xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F733ZE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F733ZE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f733xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f733xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f733xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f733xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F733xx</define>
		</device>
		<device>
			<PN>STM32F733IE,STM32F733IE,STM32F733IE,STM32F733xE,STM32F733IE,STM32F733IE</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="256"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f733xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f733xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f733xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f733xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f733xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F733IE$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F733IE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f733xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f733xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f733xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f733xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F733xx</define>
		</device>
	</subFamily>
	
	<!--F745 -->
	<subFamily name="STM32F745" fpu="SP" clock="12000000">
		<device>
			<PN>STM32F745ZG,STM32F745ZG,STM32F745ZG,STM32F745xG,STM32F745ZG,STM32F745ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f745xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F745ZG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F745ZG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f745xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f745xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f745xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f745xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F745xx</define>
		</device>
		<device>
			<PN>STM32F745VG,STM32F745VG,STM32F745VG,STM32F745xG,STM32F745VG,STM32F745VG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f745xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F745VG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F745VG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f745xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f745xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f745xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f745xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F745xx</define>
		</device>			
		<device>
			<PN>STM32F745IG,STM32F745IG,STM32F745IG,STM32F745xG,STM32F745IG,STM32F745IG</PN>
			<variants>Kx,Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f745xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F745IG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F745IG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f745xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f745xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f745xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f745xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F745xx</define>
		</device>		
		<device>
			<PN>STM32F745ZE,STM32F745ZE,STM32F745ZE,STM32F745xE,STM32F745ZE,STM32F745ZE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f745xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                 <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F745ZE$Flash\STM32F7x_512.FLM) -FF1STM32F7x_TCM -FS1200000 -FL180000 -FP1($$Device:STM32F745ZE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f745xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f745xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f745xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f745xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F745xx</define>
		</device>		
		<device>
			<PN>STM32F745IE,STM32F745IE,STM32F745IE,STM32F745xE,STM32F745IE,STM32F745IE</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f745xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F745IE$Flash\STM32F7x_512.FLM) -FF1STM32F7x_TCM -FS1200000 -FL180000 -FP1($$Device:STM32F745IE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f745xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f745xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f745xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f745xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F745xx</define>
		</device>	
		<device>
			<PN>STM32F745VE,STM32F745VE,STM32F745VE,STM32F745xE,STM32F745VE,STM32F745VE</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f745xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f745xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                 <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f745xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F745VE$Flash\STM32F7x_512.FLM) -FF1STM32F7x_TCM -FS1200000 -FL180000 -FP1($$Device:STM32F745VE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f745xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f745xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f745xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f745xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F745xx</define>
		</device>	
	</subFamily>
	
	<!--F746 -->
	<subFamily name="STM32F746" fpu="SP" clock="12000000">
		<device>
			<PN>STM32F746ZG,STM32F746ZG,STM32F746ZG,STM32F746xG,STM32F746ZG,STM32F746ZG</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f746xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f746xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F746ZG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f746xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f746xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F746xx</define>
		</device>
		<device>
			<PN>STM32F746VG,STM32F746VG,STM32F746VG,STM32F756xG,STM32F746VG,STM32F746VG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f746xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f746xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                 <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746VG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F746VG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f746xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f746xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F746xx</define>
		</device>
		<device>
			<PN>STM32F746BG,STM32F746BG,STM32F746BG,STM32F756xG,STM32F746BG,STM32F746BG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f746xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f746xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
               <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746BG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F746BG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f746xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f746xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F746xx</define>
		</device>
		<device>
			<PN>STM32F746IG,STM32F746IG,STM32F746IG,STM32F756xG,STM32F746IG,STM32F746IG</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f746xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f746xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746IG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F746IG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f746xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f746xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F746xx</define>
		</device>
		<device>
			<PN>STM32F746NG,STM32F746NG,STM32F746NG,STM32F756xG,STM32F746NG,STM32F746NG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f746xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f746xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746NG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F746NG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f746xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f746xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F746xx</define>
		</device>
		<device>
			<PN>STM32F746ZE,STM32F746ZE,STM32F746ZE,STM32F756xE,STM32F746ZE,STM32F746ZE</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f746xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f746xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F746ZE$Flash\STM32F7x_512.FLM) -FF1STM32F7x_TCM -FS1200000 -FL180000 -FP1($$Device:STM32F746ZE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f746xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f746xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F746xx</define>
		</device>
		<device>
			<PN>STM32F746VE,STM32F746VE,STM32F746VE,STM32F756xE,STM32F746VE,STM32F746VE</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f746xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f746xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                 <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F746VE$Flash\STM32F7x_512.FLM) -FF1STM32F7x_TCM -FS1200000 -FL180000 -FP1($$Device:STM32F746VE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f746xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f746xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F746xx</define>
		</device>
		<device>
			<PN>STM32F746IE,STM32F746IE,STM32F746IE,STM32F746xE,STM32F746IE,STM32F746IE</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f746xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f746xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F746IE$Flash\STM32F7x_512.FLM) -FF1STM32F7x_TCM -FS1200000 -FL180000 -FP1($$Device:STM32F746IE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f746xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f746xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F746xx</define>
		</device>
		<device>
			<PN>STM32F746BE,STM32F746BE,STM32F746BE,STM32F756xE,STM32F746BE,STM32F746BE</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f746xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f746xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                 <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F746BE$Flash\STM32F7x_512.FLM) -FF1STM32F7x_TCM -FS1200000 -FL180000 -FP1($$Device:STM32F746BE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f746xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f746xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F746xx</define>
		</device>
		<device>
			<PN>STM32F746NE,STM32F746NE,STM32F746NE,STM32F756xE,STM32F746NE,STM32F746NE</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="512"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="512"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f746xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f746xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f746xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32F746NE$Flash\STM32F7x_512.FLM) -FF1STM32F7x_TCM -FS1200000 -FL180000 -FP1($$Device:STM32F746NE$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f746xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f746xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f746xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F746xx</define>
		</device>
	</subFamily>
	
	<!--F756 -->
	<subFamily name="STM32F756" fpu="SP" clock="12000000">
		<device>
			<PN>STM32F756ZG,STM32F756ZG,STM32F756ZG,STM32F756xG,STM32F756ZG,STM32F756ZG</PN>
			<variants>Tx,Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f756xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f756xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                    <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_flash.icf</linker>    
                    <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_ITCM_flash.icf</linker>
                    <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F756ZG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F756ZG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f756xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f756xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f756xx.s</startup>				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f756xx.s</startup>				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F756xx</define>
		</device>
		<device>
			<PN>STM32F756VG,STM32F756VG,STM32F756VG,STM32F756xG,STM32F756VG,STM32F756VG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f756xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f756xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                    <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_flash.icf</linker>
                    <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_ITCM_flash.icf</linker>
                    <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F756VG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F756VG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f756xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f756xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f756xx.s</startup>				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f756xx.s</startup>				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F756xx</define>
		</device>
		<device>
			<PN>STM32F756IG,STM32F756IG,STM32F756IG,STM32F756xG,STM32F756IG,STM32F756IG</PN>
			<variants>Tx,Kx</variants>
			<board>STM32746G-EVAL</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f756xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f756xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_flash.icf</linker>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_ITCM_flash.icf</linker>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F756IG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F756IG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f756xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f756xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f756xx.s</startup>				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f756xx.s</startup>				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>			 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F756xx</define>
		</device>
		<device>
			<PN>STM32F756BG,STM32F756BG,STM32F756BG,STM32F756xG,STM32F756BG,STM32F756BG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f756xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f756xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_flash.icf</linker>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_ITCM_flash.icf</linker>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F756BG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F756BG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f756xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f756xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f756xx.s</startup>				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f756xx.s</startup>				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F756xx</define>
		</device>
		<device>
			<PN>STM32F756NG,STM32F756NG,STM32F756NG,STM32F756xG,STM32F756NG,STM32F756NG</PN>
			<variants>Hx</variants>
			<board>none</board>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="320"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f756xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f756xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_flash.icf</linker>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_ITCM_flash.icf</linker>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f756xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F756NG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F756NG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f756xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f756xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f756xx.s</startup>				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f756xx.s</startup>				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F756xx</define>
		</device>		
	</subFamily>
	
	<!--F765 -->
	<subFamily name="STM32F765" fpu="DP" clock="12000000">
		<device>
			<PN>STM32F765BG,STM32F765BG,STM32F765BG,STM32F765xG,STM32F765BG,STM32F765BG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f765xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f765xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F765BG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F765BG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f765xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f765xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F765xx</define>
		</device>
		<device>
			<PN>STM32F765IG,STM32F765IG,STM32F765IG,STM32F765xG,STM32F765IG,STM32F765IG</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f765xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f765xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F765IG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F765IG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f765xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f765xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F765xx</define>
		</device>
		<device>
			<PN>STM32F765NG,STM32F765NG,STM32F765NG,STM32F765xG,STM32F765NG,STM32F765NG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f765xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f765xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F765NG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F765NG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f765xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f765xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F765xx</define>
		</device>
		<device>
			<PN>STM32F765VG,STM32F765VG,STM32F765VG,STM32F765xG,STM32F765VG,STM32F765VG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f765xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f765xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F765VG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F765VG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f765xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f765xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F765xx</define>
		</device>
		<device>
			<PN>STM32F765ZG,STM32F765ZG,STM32F765ZG,STM32F765xG,STM32F765ZG,STM32F765ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f765xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f765xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F765ZG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F765ZG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f765xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f765xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F765xx</define>
		</device>
		<device>
			<PN>STM32F765BI,STM32F765BI,STM32F765BI,STM32F765xI,STM32F765BI,STM32F765BI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f765xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f765xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F765BI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F765BI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f765xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f765xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F765xx</define>
		</device>
		<device>
			<PN>STM32F765II,STM32F765II,STM32F765II,STM32F765xI,STM32F765II,STM32F765II</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f765xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f765xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F765II$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F765II$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f765xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f765xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F765xx</define>
		</device>
		<device>
			<PN>STM32F765NI,STM32F765NI,STM32F765NI,STM32F765xI,STM32F765NI,STM32F765NI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f765xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f765xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F765NI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F765NI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f765xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f765xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F765xx</define>
		</device>
		<device>
			<PN>STM32F765VI,STM32F765VI,STM32F765VI,STM32F765xI,STM32F765VI,STM32F765VI</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f765xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f765xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F765VI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F765VI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f765xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f765xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F765xx</define>
		</device>
		<device>
			<PN>STM32F765ZI,STM32F765ZI,STM32F765ZI,STM32F765xI,STM32F765ZI,STM32F765ZI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f765xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f765xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f765xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F765ZI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F765ZI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f765xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f765xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f765xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F765xx</define>
		</device>
	</subFamily>
	
	<!--F767 -->
	<subFamily name="STM32F767" fpu="DP" clock="12000000">
		<device>
			<PN>STM32F767BG,STM32F767BG,STM32F767BG,STM32F767xG,STM32F767BG,STM32F767BG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f767xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f767xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F767BG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F767BG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f767xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f767xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F767xx</define>
		</device>
		<device>
			<PN>STM32F767IG,STM32F767IG,STM32F767IG,STM32F767xG,STM32F767IG,STM32F767IG</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f767xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f767xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F767IG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F767IG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f767xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f767xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F767xx</define>
		</device>
		<device>
			<PN>STM32F767NG,STM32F767NG,STM32F767NG,STM32F767xG,STM32F767NG,STM32F767NG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f767xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f767xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F767NG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F767NG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f767xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f767xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F767xx</define>
		</device>
		<device>
			<PN>STM32F767VG,STM32F767VG,STM32F767VG,STM32F767xG,STM32F767VG,STM32F767VG</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f767xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f767xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F767NG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F767NG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f767xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f767xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F767xx</define>
		</device>
		<device>
			<PN>STM32F767ZG,STM32F767ZG,STM32F767ZG,STM32F767xG,STM32F767ZG,STM32F767ZG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f767xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f767xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F767ZG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F767ZG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f767xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f767xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F767xx</define>
		</device>
		<device>
			<PN>STM32F767BI,STM32F767BI,STM32F767BI,STM32F767xI,STM32F767BI,STM32F767BI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f767xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f767xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F767BI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F767NI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f767xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f767xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F767xx</define>
		</device>
		<device>
			<PN>STM32F767II,STM32F767II,STM32F767II,STM32F767xI,STM32F767II,STM32F767II</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f767xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f767xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F767II$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F767II$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f767xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f767xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F767xx</define>
		</device>
		<device>
			<PN>STM32F767NI,STM32F767NI,STM32F767NI,STM32F767xI,STM32F767NI,STM32F767NI</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f767xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f767xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F767NI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F767NI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f767xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f767xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F767xx</define>
		</device>
		<device>
			<PN>STM32F767VI,STM32F767VI,STM32F767VI,STM32F767xI,STM32F767VI,STM32F767VI</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f767xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f767xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F767VI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F767VI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f767xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f767xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F767xx</define>
		</device>
		<device>
			<PN>STM32F767ZI,STM32F767ZI,STM32F767ZI,STM32F767xI,STM32F767ZI,STM32F767ZI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f767xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f767xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f767xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F767ZI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F767ZI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f767xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f767xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f767xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F767xx</define>
		</device>
	</subFamily>
	
	<!--F768 -->
	<subFamily name="STM32F768" fpu="DP" clock="12000000">
		<device>
			<PN>STM32F768AI,STM32F768AI,STM32F768AI,STM32F768xI,STM32F768AI,STM32F768AI</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f769xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f769xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_flash.icf</linker>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_ITCM_flash.icf</linker>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F768AI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F768AI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f769xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f769xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F769xx</define>
		</device>
	</subFamily>
	
	<!--F769 -->
	<subFamily name="STM32F769" fpu="DP" clock="12000000">
		<device>
			<PN>STM32F769AG,STM32F769AG,STM32F769AG,STM32F769xG,STM32F769AG,STM32F769AG</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f769xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f769xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F769AG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F769AG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f769xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f769xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F769xx</define>
		</device>
		<device>
			<PN>STM32F769BG,STM32F769BG,STM32F769BG,STM32F769xG,STM32F769BG,STM32F769BG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f769xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f769xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F769BG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F769BG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f769xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f769xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F769xx</define>
		</device>
		<device>
			<PN>STM32F769IG,STM32F769IG,STM32F769IG,STM32F769xG,STM32F769IG,STM32F769IG</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f769xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f769xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F769IG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F769IG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f769xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f769xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F769xx</define>
		</device>
		<device>
			<PN>STM32F769NG,STM32F769NG,STM32F769NG,STM32F769xG,STM32F769NG,STM32F769NG</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="1024"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="1024"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f769xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f769xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F769NG$Flash\STM32F7x_1024.FLM) -FF1STM32F7x_TCM -FS1200000 -FL1100000 -FP1($$Device:STM32F769NG$Flash\STM32F7x_TCM.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f769xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f769xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F769xx</define>
		</device>
		<device>
			<PN>STM32F769AI,STM32F769AI,STM32F769AI,STM32F769xI,STM32F769AI,STM32F769AI</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f769xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f769xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F769AI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F769AI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f769xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f769xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F769xx</define>
		</device>
		<device>
			<PN>STM32F769BI,STM32F769BI,STM32F769BI,STM32F769xI,STM32F769BI,STM32F769BI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f769xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f769xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F769BI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F769BI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f769xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f769xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F769xx</define>
		</device>
		<device>
			<PN>STM32F769II,STM32F769II,STM32F769II,STM32F769xI,STM32F769II,STM32F769II</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f769xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f769xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F769II$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F769II$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f769xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f769xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F769xx</define>
		</device>
		<device>
			<PN>STM32F769NI,STM32F769NI,STM32F769NI,STM32F769xI,STM32F769NI,STM32F769NI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f769xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f769xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f769xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F769NI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F769NI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f769xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f769xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f769xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F769xx</define>
		</device>
	</subFamily>
	
	<!--F777 -->
	<subFamily name="STM32F777" fpu="DP" clock="12000000">
		<device>
			<PN>STM32F777BI,STM32F777BI,STM32F777BI,STM32F777xI,STM32F777BI,STM32F777BI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f777xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f777xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F777BI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F777BI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f777xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f777xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f777xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f777xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F777xx</define>
		</device>
		<device>
			<PN>STM32F777II,STM32F777II,STM32F777II,STM32F777xI,STM32F777II,STM32F777II</PN>
			<variants>Tx,Kx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f777xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f777xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F777II$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F777II$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f777xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f777xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f777xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f777xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F777xx</define>
		</device>
		<device>
			<PN>STM32F777NI,STM32F777NI,STM32F777NI,STM32F777xI,STM32F777NI,STM32F777NI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f777xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f777xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F777NI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F777NI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f777xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f777xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f777xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f777xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F777xx</define>
		</device>
		<device>
			<PN>STM32F777VI,STM32F777VI,STM32F777VI,STM32F777xI,STM32F777VI,STM32F777VI</PN>
			<variants>Tx,Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f777xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f777xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F777VI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F777VI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f777xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f777xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f777xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f777xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F777xx</define>
		</device>
		<device>
			<PN>STM32F777ZI,STM32F777ZI,STM32F777ZI,STM32F777xI,STM32F777ZI,STM32F777ZI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f777xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f777xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f777xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F777ZI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F777ZI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f777xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f777xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f777xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f777xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F777xx</define>
		</device>
	</subFamily>
	
	<!--F778 -->
	<subFamily name="STM32F778" fpu="DP" clock="12000000">
		<device>
			<PN>STM32F778AI,STM32F778AI,STM32F778AI,STM32F778xI,STM32F778AI,STM32F778AI</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f779xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f779xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_flash.icf</linker>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_ITCM_flash.icf</linker>
					<linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F778AI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F778AI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f779xx.s</startup>				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f779xx.s</startup>				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f779xx.s</startup>				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f779xx.s</startup>				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F779xx</define>
		</device>
	</subFamily>
	
	<!--F779 -->
	<subFamily name="STM32F779" fpu="DP" clock="12000000">
		<device>
			<PN>STM32F779AI,STM32F779AI,STM32F779AI,STM32F779xI,STM32F779AI,STM32F779AI</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f779xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f779xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F779AI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F779AI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f779xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f779xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f779xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f779xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F779xx</define>
		</device>
		<device>
			<PN>STM32F779BI,STM32F779BI,STM32F779BI,STM32F779xI,STM32F779BI,STM32F779BI</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f779xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f779xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F779BI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F779BI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f779xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f779xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f779xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f779xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F779xx</define>
		</device>
		<device>
			<PN>STM32F779II,STM32F779II,STM32F779II,STM32F779xI,STM32F779II,STM32F779II</PN>
			<variants>Tx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f779xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f779xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F779II$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F779II$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f779xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f779xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f779xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f779xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F779xx</define>
		</device>
		<device>
			<PN>STM32F779NI,STM32F779NI,STM32F779NI,STM32F779xI,STM32F779NI,STM32F779NI</PN>
			<variants>Hx</variants>
			<memories>
				<memory name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="2048"/>
				<memoryITCM name="RAM" access="xrw" start="0x20000000" size="512"/>
				<memoryITCM name="FLASH" access="rx" start="0x00200000" size="2048"/>
			</memories>
			<header>Device\ST\STM32F7xx\Include\stm32f779xx.h</header>
			<EWARM>
				<flash></flash>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\iar\startup_stm32f779xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
                  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_flash.icf</linker>
				   <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_ITCM_flash.icf</linker>
				  <linker>Device\ST\STM32F7xx\Source\Templates\iar\linker\stm32f779xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<!--flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F7x_1024.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32F746ZG$Flash\STM32F7x_1024.FLM)</flashv5-->
				<flashv5>-U-O142 -I0 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN2 -FF0STM32F7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32F779NI$Flash\STM32F7x_2048.FLM) -FF1STM32F7xTCM_2048 -FS1200000 -FL1200000 -FP1($$Device:STM32F779NI$Flash\STM32F7xTCM_2048.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32F7xx\Source\Templates\arm\startup_stm32f779xx.s</startup>
				 
			</MDK-ARM>
			<TrueSTUDIO>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f779xx.s</startup>
				 
			</TrueSTUDIO>
			<SW4STM32>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc\startup_stm32f779xx.s</startup>
				 
			</SW4STM32>
			<RIDE>
				<flash></flash>
				<startup>Device\ST\STM32F7xx\Source\Templates\gcc_ride7\startup_stm32f779xx.s</startup>
				 
			</RIDE>
			<TASKING>
				<flash></flash>
				<startup></startup>
				 
			</TASKING>
			<!--defines depending on the device family -->
			<define>STM32F779xx</define>
		</device>
	</subFamily>
	
	<define>USE_HAL_DRIVER</define>
	<file>Device\ST\STM32F7xx\Source\Templates\system_stm32f7xx.c</file>
</family>