****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Mon Feb 24 21:14:32 2025
****************************************


  Startpoint: B[4] (input port clocked by clk)
  Endpoint: O[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  B[4] (in)                                              0.000      0.000 f
  U215/X (SAEDRVT14_INV_0P5)                             0.028      0.028 r
  U156/X (SAEDRVT14_NR2_1)                               0.036      0.064 f
  U149/X (SAEDRVT14_AN3_0P5)                             0.028      0.092 f
  intadd_2_U7/CO (SAEDRVT14_ADDF_V1_0P5)                 0.040      0.133 f
  intadd_2_U6/S (SAEDRVT14_ADDF_V1_0P5)                  0.056      0.189 r
  intadd_3_U5/S (SAEDRVT14_ADDF_V1_0P5)                  0.059      0.248 f
  intadd_4_U4/S (SAEDRVT14_ADDF_V1_0P5)                  0.061      0.309 r
  intadd_0_U8/S (SAEDRVT14_ADDF_V1_0P5)                  0.059      0.368 f
  intadd_6_U2/CO (SAEDRVT14_ADDF_V1_0P5)                 0.049      0.417 f
  U187/X (SAEDRVT14_AN2_MM_0P5)                          0.022      0.440 f
  intadd_0_U6/CO (SAEDRVT14_ADDF_V1_0P5)                 0.040      0.480 f
  intadd_0_U5/CO (SAEDRVT14_ADDF_V1_0P5)                 0.042      0.522 f
  intadd_0_U4/CO (SAEDRVT14_ADDF_V1_0P5)                 0.042      0.564 f
  intadd_0_U3/CO (SAEDRVT14_ADDF_V1_0P5)                 0.042      0.605 f
  intadd_0_U2/CO (SAEDRVT14_ADDF_V1_0P5)                 0.043      0.648 f
  U212/X (SAEDRVT14_ND2_CDC_0P5)                         0.019      0.667 r
  U213/X (SAEDRVT14_OA21_1)                              0.023      0.691 r
  O[14] (out)                                            0.004      0.694 r
  data arrival time                                                 0.694

  clock clk (rise edge)                                  1.065      1.065
  clock network delay (ideal)                            0.000      1.065
  clock reconvergence pessimism                          0.000      1.065
  output external delay                                  0.000      1.065
  data required time                                                1.065
  ------------------------------------------------------------------------------
  data required time                                                1.065
  data arrival time                                                -0.694
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.371


1
