INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krekker/spi_adc/spi_adc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krekker/spi_adc/spi_adc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/mcp3201_beh_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcp3201_beh_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/test_mcp3201.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mcp3201
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/tb_test_mcs3201.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mcs3201
INFO: [VRFC 10-163] Analyzing VHDL file "/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/mcp3201_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcp3201_bram'
