-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "04/27/2023 13:29:18"

-- 
-- Device: Altera EP2C5T144C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	UNI_Projektas IS
    PORT (
	CLK : IN std_logic;
	BUTTON : IN std_logic;
	ADC_SHDN : OUT std_logic;
	ADC_SYNC : OUT std_logic;
	ADC_CLK : OUT std_logic;
	ADC_DORB : IN std_logic;
	ADC_DORA : IN std_logic;
	ADC_DCLKB : IN std_logic;
	ADC_DCLKA : IN std_logic;
	ADC_BIT_B : IN std_logic_vector(9 DOWNTO 0);
	ADC_BIT_A : IN std_logic_vector(9 DOWNTO 0);
	ADC_SPI_SDIN : INOUT std_logic;
	ADC_SPI_SCLK : OUT std_logic;
	ADC_SPI_CS : OUT std_logic;
	SPI_MOSI : INOUT std_logic;
	SPI_MISO : INOUT std_logic;
	SPI_SCLK : INOUT std_logic;
	SPI_CS : INOUT std_logic;
	MRAM_OUTPUT_EN : OUT std_logic;
	MRAM_A : OUT std_logic_vector(17 DOWNTO 0);
	MRAM_EN : OUT std_logic;
	MRAM_WRITE_EN : OUT std_logic;
	MRAM_UPPER_EN : OUT std_logic;
	MRAM_LOWER_EN : OUT std_logic;
	MRAM_D : INOUT std_logic_vector(15 DOWNTO 0);
	UART_RX : IN std_logic;
	UART_TX : OUT std_logic
	);
END UNI_Projektas;

-- Design Ports Information
-- SPI_MOSI	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SPI_MISO	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SPI_SCLK	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ADC_SPI_SDIN	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SPI_CS	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[0]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[1]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[2]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[3]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[4]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[5]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[6]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[7]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[8]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[9]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[10]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[11]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[12]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[13]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[14]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_D[15]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BUTTON	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_SHDN	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ADC_SYNC	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ADC_CLK	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ADC_DORB	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_DORA	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_DCLKB	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_B[0]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_B[1]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_B[2]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_B[3]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_B[4]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_B[5]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_B[6]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_B[7]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_B[8]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_B[9]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_SPI_SCLK	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ADC_SPI_CS	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_OUTPUT_EN	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[0]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[1]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[2]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[3]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[4]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[5]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[6]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[7]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[8]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[9]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[10]	=>  Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[11]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[12]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[13]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[14]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[15]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[16]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_A[17]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_EN	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_WRITE_EN	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_UPPER_EN	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MRAM_LOWER_EN	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_RX	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_TX	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLK	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_DCLKA	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_A[0]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_A[1]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_A[2]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_A[3]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_A[4]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_A[5]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_A[6]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_A[7]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_A[8]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_BIT_A[9]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF UNI_Projektas IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_BUTTON : std_logic;
SIGNAL ww_ADC_SHDN : std_logic;
SIGNAL ww_ADC_SYNC : std_logic;
SIGNAL ww_ADC_CLK : std_logic;
SIGNAL ww_ADC_DORB : std_logic;
SIGNAL ww_ADC_DORA : std_logic;
SIGNAL ww_ADC_DCLKB : std_logic;
SIGNAL ww_ADC_DCLKA : std_logic;
SIGNAL ww_ADC_BIT_B : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ADC_BIT_A : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ADC_SPI_SCLK : std_logic;
SIGNAL ww_ADC_SPI_CS : std_logic;
SIGNAL ww_MRAM_OUTPUT_EN : std_logic;
SIGNAL ww_MRAM_A : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_MRAM_EN : std_logic;
SIGNAL ww_MRAM_WRITE_EN : std_logic;
SIGNAL ww_MRAM_UPPER_EN : std_logic;
SIGNAL ww_MRAM_LOWER_EN : std_logic;
SIGNAL ww_UART_RX : std_logic;
SIGNAL ww_UART_TX : std_logic;
SIGNAL \pl|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pl|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \pl|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Corr_Main_1|corr_buffer_update~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pl|altpll_component|pll~CLK1\ : std_logic;
SIGNAL \pl|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[4]~22_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[9]~32_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|clk_counter[0]~5_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|have_data~regout\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[8]~29\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[9]~30_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~4_combout\ : std_logic;
SIGNAL \adc_spi_controller|Add0~6_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add15~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add15~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add15~7\ : std_logic;
SIGNAL \Corr_Main_1|Add15~9\ : std_logic;
SIGNAL \Corr_Main_1|Add15~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add15~11\ : std_logic;
SIGNAL \Corr_Main_1|Add15~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add15~13\ : std_logic;
SIGNAL \Corr_Main_1|Add15~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add15~15\ : std_logic;
SIGNAL \Corr_Main_1|Add15~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add15~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][0]~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][2]~5\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][3]~7\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][3]~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][4]~9\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][4]~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][5]~11\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][5]~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][6]~13\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][6]~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][7]~15\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][7]~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add14~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][1]~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][3]~7\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][4]~9\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][4]~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][5]~11\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][5]~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][6]~13\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][6]~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][7]~15\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][7]~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][8]~17\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][8]~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add24~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add13~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add13~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add13~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add13~9\ : std_logic;
SIGNAL \Corr_Main_1|Add13~11\ : std_logic;
SIGNAL \Corr_Main_1|Add13~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add13~13\ : std_logic;
SIGNAL \Corr_Main_1|Add13~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add13~15\ : std_logic;
SIGNAL \Corr_Main_1|Add13~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add13~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][0]~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][4]~24_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][5]~27\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][6]~29\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][6]~28_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][7]~31\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][7]~30_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add12~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][0]~18_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][2]~22_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][3]~24_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][5]~29\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][6]~31\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][6]~30_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][7]~33\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][7]~32_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][8]~35\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][8]~34_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add23~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add28~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add28~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add28~11\ : std_logic;
SIGNAL \Corr_Main_1|Add28~13\ : std_logic;
SIGNAL \Corr_Main_1|Add28~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add28~15\ : std_logic;
SIGNAL \Corr_Main_1|Add28~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add28~17\ : std_logic;
SIGNAL \Corr_Main_1|Add28~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add28~19\ : std_logic;
SIGNAL \Corr_Main_1|Add28~18_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add28~20_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add11~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add11~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add11~7\ : std_logic;
SIGNAL \Corr_Main_1|Add11~9\ : std_logic;
SIGNAL \Corr_Main_1|Add11~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add11~11\ : std_logic;
SIGNAL \Corr_Main_1|Add11~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add11~13\ : std_logic;
SIGNAL \Corr_Main_1|Add11~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add11~15\ : std_logic;
SIGNAL \Corr_Main_1|Add11~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add11~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][1]~34_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][3]~38_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][4]~41\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][5]~43\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][5]~42_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][6]~45\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][6]~44_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][7]~47\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][7]~46_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add10~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][0]~36_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][1]~38_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][2]~40_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][3]~42_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][4]~45\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][5]~47\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][5]~46_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][6]~49\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][6]~48_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][7]~51\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][7]~50_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][8]~53\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][8]~52_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add22~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add9~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add9~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add9~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add9~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add9~13\ : std_logic;
SIGNAL \Corr_Main_1|Add9~15\ : std_logic;
SIGNAL \Corr_Main_1|Add9~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add9~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][1]~50_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][3]~54_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][5]~59\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][6]~61\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][6]~60_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][7]~63\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][7]~62_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add8~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][4]~62_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][6]~67\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][7]~69\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][7]~68_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][8]~71\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][8]~70_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add21~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][0]~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][3]~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][4]~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][5]~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][6]~13\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][7]~15\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][7]~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][8]~17\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][8]~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][9]~19\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][9]~18_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add27~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][0]~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][1]~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][3]~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][4]~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][5]~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][6]~13\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][7]~15\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][7]~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][8]~17\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][8]~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][9]~19\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][9]~18_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][10]~21\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][10]~20_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add30~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add7~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add7~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add7~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add7~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add7~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][2]~68_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][4]~72_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][5]~74_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][7]~79\ : std_logic;
SIGNAL \Corr_Main_1|Add6~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][1]~74_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][2]~76_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][4]~80_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][8]~89\ : std_logic;
SIGNAL \Corr_Main_1|Add20~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add5~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add5~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add5~7\ : std_logic;
SIGNAL \Corr_Main_1|Add5~9\ : std_logic;
SIGNAL \Corr_Main_1|Add5~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add5~11\ : std_logic;
SIGNAL \Corr_Main_1|Add5~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add5~13\ : std_logic;
SIGNAL \Corr_Main_1|Add5~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add5~15\ : std_logic;
SIGNAL \Corr_Main_1|Add5~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add5~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][2]~84_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][3]~86_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][4]~89\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][5]~91\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][5]~90_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][6]~93\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][6]~92_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][7]~95\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][7]~94_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add4~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][0]~90_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][3]~96_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][4]~99\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][5]~101\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][5]~100_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][6]~103\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][6]~102_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][7]~105\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][7]~104_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][8]~107\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][8]~106_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add19~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add26~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add26~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add26~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add26~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add26~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add26~17\ : std_logic;
SIGNAL \Corr_Main_1|Add26~19\ : std_logic;
SIGNAL \Corr_Main_1|Add26~18_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add26~20_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add3~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add3~9\ : std_logic;
SIGNAL \Corr_Main_1|Add3~11\ : std_logic;
SIGNAL \Corr_Main_1|Add3~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add3~13\ : std_logic;
SIGNAL \Corr_Main_1|Add3~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add3~15\ : std_logic;
SIGNAL \Corr_Main_1|Add3~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add3~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][0]~96_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][1]~98_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][3]~102_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][4]~104_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][5]~118_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][6]~120_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add1~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add1~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add1~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add1~13\ : std_logic;
SIGNAL \Corr_Main_1|Add1~15\ : std_logic;
SIGNAL \Corr_Main_1|Add1~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add1~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][0]~112_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][1]~114_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][2]~116_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][5]~123\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][6]~125\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][6]~124_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][7]~127\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][7]~126_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add0~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][0]~126_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][1]~128_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][2]~130_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][3]~132_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][4]~134_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][6]~139\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][7]~141\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][7]~140_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][8]~143\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][8]~142_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add17~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][1]~22_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][3]~26_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][6]~32_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][8]~36_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][2]~26_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][6]~34_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~23\ : std_logic;
SIGNAL \Corr_Main_1|Add31~24_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][3]~134_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][4]~136_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][5]~138_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][6]~140_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][7]~143\ : std_logic;
SIGNAL \Corr_Main_1|Add16~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[2]~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[5]~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[9]~18_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[10]~20_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[11]~22_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[12]~24_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \this_state_manager|Add0~10_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~12_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~16_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~24_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~42_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~55\ : std_logic;
SIGNAL \this_state_manager|Add0~57\ : std_logic;
SIGNAL \this_state_manager|Add0~56_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~59\ : std_logic;
SIGNAL \this_state_manager|Add0~58_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~61\ : std_logic;
SIGNAL \this_state_manager|Add0~60_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~62_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal0~0_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal10~4_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal0~2_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal0~4_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal0~5_combout\ : std_logic;
SIGNAL \this_setup_manager|WideNor0~2_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal0~6_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Equal0~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|Selector0~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector1~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Mux21~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector0~1_combout\ : std_logic;
SIGNAL \this_mram_controller|Mux18~0_combout\ : std_logic;
SIGNAL \this_mram_controller|curr_state~5_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector4~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector19~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~12_combout\ : std_logic;
SIGNAL \this_state_manager|Equal0~3_combout\ : std_logic;
SIGNAL \this_state_manager|Equal0~9_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|have_data~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.reading_fifo1~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector16~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector8~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|LessThan0~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.reading_fifo1~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector1~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector1~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector3~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector0~0_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal4~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[5]~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[6]~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[4]~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[1]~4_combout\ : std_logic;
SIGNAL \MRAM_D[0]~0\ : std_logic;
SIGNAL \MRAM_D[1]~1\ : std_logic;
SIGNAL \MRAM_D[2]~2\ : std_logic;
SIGNAL \MRAM_D[3]~3\ : std_logic;
SIGNAL \MRAM_D[4]~4\ : std_logic;
SIGNAL \MRAM_D[5]~5\ : std_logic;
SIGNAL \MRAM_D[6]~6\ : std_logic;
SIGNAL \MRAM_D[7]~7\ : std_logic;
SIGNAL \MRAM_D[8]~8\ : std_logic;
SIGNAL \MRAM_D[9]~9\ : std_logic;
SIGNAL \MRAM_D[10]~10\ : std_logic;
SIGNAL \MRAM_D[11]~11\ : std_logic;
SIGNAL \MRAM_D[12]~12\ : std_logic;
SIGNAL \MRAM_D[13]~13\ : std_logic;
SIGNAL \MRAM_D[14]~14\ : std_logic;
SIGNAL \MRAM_D[15]~15\ : std_logic;
SIGNAL \CLK~combout\ : std_logic;
SIGNAL \pl|altpll_component|_clk0\ : std_logic;
SIGNAL \pl|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|clk_counter[0]~6\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|clk_counter[1]~7_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|clk_counter[1]~8\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|clk_counter[2]~10\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|clk_counter[3]~11_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|clk_counter[2]~9_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|clk_counter[3]~12\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|clk_counter[4]~13_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Equal0~1_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~3\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~5\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~7\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~8_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~10_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|sclk~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|sclk~regout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|process_0~1_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|bits_sent~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~1\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~2_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~11_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~6_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|Add0~13_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|process_0~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|curr_state~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|curr_state~feeder_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|SEND_DONE~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|SEND_DONE~regout\ : std_logic;
SIGNAL \adc_spi_controller|Selector5~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|curr_state.transmiting~regout\ : std_logic;
SIGNAL \adc_spi_controller|Selector6~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|curr_state.cs_up~regout\ : std_logic;
SIGNAL \adc_spi_controller|Add0~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|cs_up_counter~2_combout\ : std_logic;
SIGNAL \adc_spi_controller|Add0~1\ : std_logic;
SIGNAL \adc_spi_controller|Add0~3\ : std_logic;
SIGNAL \adc_spi_controller|Add0~4_combout\ : std_logic;
SIGNAL \adc_spi_controller|cs_up_counter~1_combout\ : std_logic;
SIGNAL \adc_spi_controller|Add0~2_combout\ : std_logic;
SIGNAL \adc_spi_controller|Equal0~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|Add0~5\ : std_logic;
SIGNAL \adc_spi_controller|Add0~7\ : std_logic;
SIGNAL \adc_spi_controller|Add0~8_combout\ : std_logic;
SIGNAL \adc_spi_controller|cs_up_counter~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|Equal0~1_combout\ : std_logic;
SIGNAL \adc_spi_controller|Selector3~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|curr_state.idle~regout\ : std_logic;
SIGNAL \adc_spi_controller|Selector4~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|curr_state.reading_fifo~regout\ : std_logic;
SIGNAL \adc_spi_controller|Selector1~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|tx_send_irq~regout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|curr_state~regout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[1]~16_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal12~0_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal12~1_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[1]~17\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[2]~18_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[2]~19\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[3]~20_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[3]~21\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[4]~23\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[5]~24_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[5]~25\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[6]~27\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[7]~29\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[8]~30_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[8]~31\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[9]~33\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[10]~34_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal10~2_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[10]~35\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[11]~37\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[12]~38_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[12]~39\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[13]~41\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[14]~42_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[13]~40_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal10~3_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[0]~48_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[6]~26_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[11]~36_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal10~0_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[7]~28_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal0~1_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal0~3_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal8~0_combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[14]~43\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[15]~44_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal0~7_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal0~8_combout\ : std_logic;
SIGNAL \this_setup_manager|Selector8~2_combout\ : std_logic;
SIGNAL \this_setup_manager|SPI_send_irq~regout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \adc_spi_controller|Selector2~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|fifo_rdreq~regout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[15]~45\ : std_logic;
SIGNAL \this_setup_manager|config_command_counter[16]~46_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal10~1_combout\ : std_logic;
SIGNAL \this_setup_manager|WideNor0~3_combout\ : std_logic;
SIGNAL \this_setup_manager|WideOr1~2_combout\ : std_logic;
SIGNAL \this_setup_manager|Selector7~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \this_setup_manager|Selector1~0_combout\ : std_logic;
SIGNAL \this_setup_manager|Selector4~0_combout\ : std_logic;
SIGNAL \this_setup_manager|Selector2~0_combout\ : std_logic;
SIGNAL \this_setup_manager|Equal2~0_combout\ : std_logic;
SIGNAL \this_setup_manager|Selector0~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~17_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|is_read~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|is_read~regout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|process_0~2_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~1_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~2_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~16_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~15_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~14_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~13_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~12_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~11_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~10_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~9_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~8_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~7_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~6_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~5_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~4_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~3_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf~0_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|SPI_MOSI~1_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|SPI_MOSI~2_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|SPI_MOSI~reg0_regout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|SPI_MOSI~3_combout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|SPI_MOSI~en_regout\ : std_logic;
SIGNAL \ADC_DCLKA~combout\ : std_logic;
SIGNAL \this_read_adc_manager|process_0~0_combout\ : std_logic;
SIGNAL \this_read_adc_manager|read_counter~3_combout\ : std_logic;
SIGNAL \this_state_manager|counter~0_combout\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[0]~11\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[1]~14_combout\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter~13_combout\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[1]~15\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[2]~17\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[3]~18_combout\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[3]~19\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[4]~21\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[5]~22_combout\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[5]~23\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[6]~25\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[7]~26_combout\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[7]~27\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[8]~28_combout\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[6]~24_combout\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[4]~20_combout\ : std_logic;
SIGNAL \this_read_adc_manager|Equal0~1_combout\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[2]~16_combout\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter[0]~10_combout\ : std_logic;
SIGNAL \this_read_adc_manager|Equal0~0_combout\ : std_logic;
SIGNAL \this_read_adc_manager|Equal0~2_combout\ : std_logic;
SIGNAL \this_state_manager|Selector3~0_combout\ : std_logic;
SIGNAL \this_state_manager|curr_state.wait_1~regout\ : std_logic;
SIGNAL \this_state_manager|counter~1_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~0_combout\ : std_logic;
SIGNAL \this_state_manager|counter~3_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~1\ : std_logic;
SIGNAL \this_state_manager|Add0~2_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~3\ : std_logic;
SIGNAL \this_state_manager|Add0~5\ : std_logic;
SIGNAL \this_state_manager|Add0~7\ : std_logic;
SIGNAL \this_state_manager|Add0~8_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~9\ : std_logic;
SIGNAL \this_state_manager|Add0~11\ : std_logic;
SIGNAL \this_state_manager|Add0~13\ : std_logic;
SIGNAL \this_state_manager|Add0~14_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~15\ : std_logic;
SIGNAL \this_state_manager|Add0~17\ : std_logic;
SIGNAL \this_state_manager|Add0~18_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~19\ : std_logic;
SIGNAL \this_state_manager|Add0~21\ : std_logic;
SIGNAL \this_state_manager|Add0~22_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~23\ : std_logic;
SIGNAL \this_state_manager|Add0~25\ : std_logic;
SIGNAL \this_state_manager|Add0~26_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~27\ : std_logic;
SIGNAL \this_state_manager|Add0~28_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~29\ : std_logic;
SIGNAL \this_state_manager|Add0~30_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~31\ : std_logic;
SIGNAL \this_state_manager|Add0~32_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~33\ : std_logic;
SIGNAL \this_state_manager|Add0~34_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~35\ : std_logic;
SIGNAL \this_state_manager|Add0~36_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~37\ : std_logic;
SIGNAL \this_state_manager|Add0~39\ : std_logic;
SIGNAL \this_state_manager|Add0~40_combout\ : std_logic;
SIGNAL \this_state_manager|Equal0~6_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~38_combout\ : std_logic;
SIGNAL \this_state_manager|Equal0~5_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~41\ : std_logic;
SIGNAL \this_state_manager|Add0~43\ : std_logic;
SIGNAL \this_state_manager|Add0~44_combout\ : std_logic;
SIGNAL \this_state_manager|Equal0~7_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~45\ : std_logic;
SIGNAL \this_state_manager|Add0~46_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~47\ : std_logic;
SIGNAL \this_state_manager|Add0~48_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~49\ : std_logic;
SIGNAL \this_state_manager|Add0~50_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~51\ : std_logic;
SIGNAL \this_state_manager|Add0~52_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~53\ : std_logic;
SIGNAL \this_state_manager|Add0~54_combout\ : std_logic;
SIGNAL \this_state_manager|Equal0~8_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~20_combout\ : std_logic;
SIGNAL \this_state_manager|Equal0~0_combout\ : std_logic;
SIGNAL \this_state_manager|Equal0~1_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~4_combout\ : std_logic;
SIGNAL \this_state_manager|counter~2_combout\ : std_logic;
SIGNAL \this_state_manager|Add0~6_combout\ : std_logic;
SIGNAL \this_state_manager|Equal0~2_combout\ : std_logic;
SIGNAL \this_state_manager|Equal0~4_combout\ : std_logic;
SIGNAL \this_state_manager|Equal0~10_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[0]~10_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|getting_data~0_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|getting_data~regout\ : std_logic;
SIGNAL \this_write_out_mram_manager|msb~0_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|MRAM_READ_DATA~regout\ : std_logic;
SIGNAL \this_mram_controller|curr_state~6_combout\ : std_logic;
SIGNAL \this_mram_controller|curr_state.reading~regout\ : std_logic;
SIGNAL \this_mram_controller|counter~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Add0~1_combout\ : std_logic;
SIGNAL \this_mram_controller|Add0~2_combout\ : std_logic;
SIGNAL \this_mram_controller|Mux60~0_combout\ : std_logic;
SIGNAL \this_mram_controller|curr_state~8_combout\ : std_logic;
SIGNAL \this_mram_controller|curr_state~9_combout\ : std_logic;
SIGNAL \this_mram_controller|curr_state.idle~regout\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter~12_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[0]~11\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[1]~14\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[2]~15_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[2]~16\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[3]~17_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|Equal0~0_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[3]~18\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[4]~20\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[5]~21_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[4]~19_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[5]~22\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[6]~24\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[7]~25_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|Equal0~1_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[7]~26\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[8]~27_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|Equal0~2_combout\ : std_logic;
SIGNAL \this_state_manager|Selector2~0_combout\ : std_logic;
SIGNAL \this_state_manager|curr_state.write_out_mram~regout\ : std_logic;
SIGNAL \this_setup_manager|SETUP_DONE~feeder_combout\ : std_logic;
SIGNAL \this_setup_manager|SETUP_DONE~regout\ : std_logic;
SIGNAL \this_state_manager|curr_state.setup~0_combout\ : std_logic;
SIGNAL \this_state_manager|curr_state.setup~regout\ : std_logic;
SIGNAL \this_state_manager|Selector1~0_combout\ : std_logic;
SIGNAL \this_state_manager|Selector1~1_combout\ : std_logic;
SIGNAL \this_state_manager|curr_state.read_adc~regout\ : std_logic;
SIGNAL \this_read_adc_manager|read_counter~2_combout\ : std_logic;
SIGNAL \this_read_adc_manager|read_counter~0_combout\ : std_logic;
SIGNAL \this_read_adc_manager|read_counter~1_combout\ : std_logic;
SIGNAL \this_read_adc_manager|Equal1~0_combout\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_WRITE_DATA~0_combout\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_WRITE_DATA~regout\ : std_logic;
SIGNAL \Corr_Main_1|corr_buffer_update~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_buffer_update~regout\ : std_logic;
SIGNAL \Corr_Main_1|corr_buffer_update~clkctrl_outclk\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_DATA_OUT[0]~feeder_combout\ : std_logic;
SIGNAL \this_read_adc_manager|last_state~0_combout\ : std_logic;
SIGNAL \this_read_adc_manager|last_state~regout\ : std_logic;
SIGNAL \this_read_adc_manager|address_counter~12_combout\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0[3]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0[8]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0[16]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0[18]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0[25]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0[26]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0[27]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0[29]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cout_actual~combout\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_DATA_OUT[1]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_1[0]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_1[3]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_1[6]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_1[7]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_1[8]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_1[10]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_1[18]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_1[27]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_1[31]~feeder_combout\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_DATA_OUT[2]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_2[1]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_2[2]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_2[8]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_2[10]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_2[12]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_2[20]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_2[24]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_2[25]~feeder_combout\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_DATA_OUT[3]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[1]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[3]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[4]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[5]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[6]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[14]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[16]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[17]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[18]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[20]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[24]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[25]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[26]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[27]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_3[29]~feeder_combout\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_DATA_OUT[4]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_4[1]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_4[6]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_4[8]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_4[9]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_4[11]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_4[14]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_4[16]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_4[17]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_4[24]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_4[25]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_4[26]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_4[31]~feeder_combout\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_DATA_OUT[5]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[1]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[4]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[8]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[9]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[10]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[11]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[12]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[14]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[16]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[17]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[20]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[27]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_5[31]~feeder_combout\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_DATA_OUT[6]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_6[2]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_6[4]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_6[9]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_6[11]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_6[12]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_6[17]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_6[20]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_6[22]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_6[24]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_6[25]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_6[26]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_6[29]~feeder_combout\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_DATA_OUT[7]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[0]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[1]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[2]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[3]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[4]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[5]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[8]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[9]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[10]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[11]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[12]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[14]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[15]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[16]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[17]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[19]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[20]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[22]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[23]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[26]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[29]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7[31]~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a6\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a7\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][0]~129\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][1]~130_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][0]~128_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[0]~1\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[1]~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][0]~65\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][1]~67\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][2]~69\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][3]~70_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add7~1\ : std_logic;
SIGNAL \Corr_Main_1|Add7~3\ : std_logic;
SIGNAL \Corr_Main_1|Add7~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][1]~66_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][0]~64_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][0]~73\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][1]~75\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][2]~77\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][3]~78_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add5~1\ : std_logic;
SIGNAL \Corr_Main_1|Add5~3\ : std_logic;
SIGNAL \Corr_Main_1|Add5~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][0]~81\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][1]~82_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][0]~80_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][0]~91\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][1]~93\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][2]~94_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][1]~92_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][0]~72_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add26~1\ : std_logic;
SIGNAL \Corr_Main_1|Add26~3\ : std_logic;
SIGNAL \Corr_Main_1|Add26~5\ : std_logic;
SIGNAL \Corr_Main_1|Add26~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][0]~97\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][1]~99\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][2]~100_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add3~1\ : std_logic;
SIGNAL \Corr_Main_1|Add3~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add3~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][0]~109\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][1]~111\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][2]~112_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][1]~110_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][0]~108_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][0]~21\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][1]~23\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][2]~24_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add26~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][0]~20_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][0]~23\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][1]~25\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][2]~27\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][3]~28_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][0]~49\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][1]~51\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][2]~52_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add9~1\ : std_logic;
SIGNAL \Corr_Main_1|Add9~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][0]~48_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][0]~55\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][1]~57\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][2]~58_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][1]~56_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][0]~54_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][0]~1\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][1]~3\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][2]~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][1]~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add15~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][0]~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add28~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][0]~1\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][1]~3\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][2]~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][1]~24_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][0]~22_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~1\ : std_logic;
SIGNAL \Corr_Main_1|Add31~3\ : std_logic;
SIGNAL \Corr_Main_1|Add31~5\ : std_logic;
SIGNAL \Corr_Main_1|Add31~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a5\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][1]~131\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][2]~132_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[1]~3\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[2]~5\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[3]~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[0]~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|LessThan0~1_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add9~3\ : std_logic;
SIGNAL \Corr_Main_1|Add9~5\ : std_logic;
SIGNAL \Corr_Main_1|Add9~7\ : std_logic;
SIGNAL \Corr_Main_1|Add9~9\ : std_logic;
SIGNAL \Corr_Main_1|Add9~11\ : std_logic;
SIGNAL \Corr_Main_1|Add9~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][2]~53\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][3]~55\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][4]~57\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][5]~58_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[8][4]~56_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add9~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][2]~59\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][3]~61\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][4]~63\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][5]~65\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][6]~66_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][5]~64_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][0]~33\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][1]~35\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][2]~37\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][3]~39\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][4]~40_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add11~1\ : std_logic;
SIGNAL \Corr_Main_1|Add11~3\ : std_logic;
SIGNAL \Corr_Main_1|Add11~5\ : std_logic;
SIGNAL \Corr_Main_1|Add11~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][2]~36_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add11~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[10][0]~32_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][0]~37\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][1]~39\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][2]~41\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][3]~43\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[5][4]~44_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[4][3]~60_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][2]~5\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][3]~7\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][4]~9\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][5]~11\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[2][6]~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][0]~17\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][1]~19\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][2]~21\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][3]~23\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][4]~25\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][5]~26_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add13~1\ : std_logic;
SIGNAL \Corr_Main_1|Add13~3\ : std_logic;
SIGNAL \Corr_Main_1|Add13~5\ : std_logic;
SIGNAL \Corr_Main_1|Add13~7\ : std_logic;
SIGNAL \Corr_Main_1|Add13~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][3]~22_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][2]~20_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[12][1]~18_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add13~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][0]~19\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][1]~21\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][2]~23\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][3]~25\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][4]~27\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][5]~28_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][4]~26_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add15~1\ : std_logic;
SIGNAL \Corr_Main_1|Add15~3\ : std_logic;
SIGNAL \Corr_Main_1|Add15~5\ : std_logic;
SIGNAL \Corr_Main_1|Add15~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][0]~1\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][1]~3\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][2]~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[14][1]~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][0]~1\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][1]~3\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][2]~5\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][3]~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[7][2]~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[6][1]~20_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add28~1\ : std_logic;
SIGNAL \Corr_Main_1|Add28~3\ : std_logic;
SIGNAL \Corr_Main_1|Add28~5\ : std_logic;
SIGNAL \Corr_Main_1|Add28~7\ : std_logic;
SIGNAL \Corr_Main_1|Add28~9\ : std_logic;
SIGNAL \Corr_Main_1|Add28~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add28~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add28~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][2]~5\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][3]~7\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][4]~9\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][5]~11\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[1][6]~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][0]~113\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][1]~115\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][2]~117\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][3]~119\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][4]~121\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][5]~122_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][4]~120_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[0][3]~118_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add1~1\ : std_logic;
SIGNAL \Corr_Main_1|Add1~3\ : std_logic;
SIGNAL \Corr_Main_1|Add1~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add1~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add1~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][0]~127\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][1]~129\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][2]~131\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][3]~133\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][4]~135\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][5]~136_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add3~3\ : std_logic;
SIGNAL \Corr_Main_1|Add3~5\ : std_logic;
SIGNAL \Corr_Main_1|Add3~7\ : std_logic;
SIGNAL \Corr_Main_1|Add3~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add3~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][2]~113\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][3]~115\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][4]~116_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][3]~114_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][2]~25\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][3]~27\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][4]~29\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][5]~30_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][4]~28_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][3]~29\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][4]~31\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][5]~32_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][4]~30_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~7\ : std_logic;
SIGNAL \Corr_Main_1|Add31~9\ : std_logic;
SIGNAL \Corr_Main_1|Add31~11\ : std_logic;
SIGNAL \Corr_Main_1|Add31~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[3]~7\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[4]~9\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[5]~11\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[6]~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[4]~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|LessThan0~2_combout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a2\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a3\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a4\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][2]~133\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][3]~135\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][4]~137\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][5]~139\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][6]~141\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[24][7]~142_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[6]~13\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[7]~14_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add7~5\ : std_logic;
SIGNAL \Corr_Main_1|Add7~7\ : std_logic;
SIGNAL \Corr_Main_1|Add7~9\ : std_logic;
SIGNAL \Corr_Main_1|Add7~11\ : std_logic;
SIGNAL \Corr_Main_1|Add7~13\ : std_logic;
SIGNAL \Corr_Main_1|Add7~15\ : std_logic;
SIGNAL \Corr_Main_1|Add7~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][3]~71\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][4]~73\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][5]~75\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][6]~77\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][7]~78_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[6][6]~76_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add7~10_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add7~8_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][3]~79\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][4]~81\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][5]~83\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][6]~85\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][7]~87\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][8]~88_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][7]~86_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][6]~84_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[3][5]~82_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][1]~83\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][2]~85\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][3]~87\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[4][4]~88_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add5~5\ : std_logic;
SIGNAL \Corr_Main_1|Add5~6_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][2]~95\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][3]~97\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[2][4]~98_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add26~7\ : std_logic;
SIGNAL \Corr_Main_1|Add26~9\ : std_logic;
SIGNAL \Corr_Main_1|Add26~11\ : std_logic;
SIGNAL \Corr_Main_1|Add26~13\ : std_logic;
SIGNAL \Corr_Main_1|Add26~15\ : std_logic;
SIGNAL \Corr_Main_1|Add26~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][2]~101\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][3]~103\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][4]~105\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][5]~107\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][6]~109\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][7]~110_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][6]~108_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][5]~106_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][4]~117\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][5]~119\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][6]~121\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][7]~122_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add1~5\ : std_logic;
SIGNAL \Corr_Main_1|Add1~7\ : std_logic;
SIGNAL \Corr_Main_1|Add1~9\ : std_logic;
SIGNAL \Corr_Main_1|Add1~11\ : std_logic;
SIGNAL \Corr_Main_1|Add1~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][5]~137\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[0][6]~138_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][5]~31\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][6]~33\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][7]~34_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add26~12_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][5]~33\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][6]~35\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][7]~37\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][8]~38_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][7]~36_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~13\ : std_logic;
SIGNAL \Corr_Main_1|Add31~15\ : std_logic;
SIGNAL \Corr_Main_1|Add31~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[7]~15\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[8]~16_combout\ : std_logic;
SIGNAL \Corr_Main_1|LessThan0~3_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc1[2][7]~111\ : std_logic;
SIGNAL \Corr_Main_1|Add2~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][7]~123\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][8]~125\ : std_logic;
SIGNAL \Corr_Main_1|Add18~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc2[1][8]~124_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][7]~35\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][8]~37\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][9]~39\ : std_logic;
SIGNAL \Corr_Main_1|Add25~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc3[0][9]~38_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][8]~39\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][9]~41\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][10]~43\ : std_logic;
SIGNAL \Corr_Main_1|Add29~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][10]~42_combout\ : std_logic;
SIGNAL \Corr_Main_1|vacc4[0][9]~40_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~17\ : std_logic;
SIGNAL \Corr_Main_1|Add31~19\ : std_logic;
SIGNAL \Corr_Main_1|Add31~21\ : std_logic;
SIGNAL \Corr_Main_1|Add31~22_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~20_combout\ : std_logic;
SIGNAL \Corr_Main_1|Add31~18_combout\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[8]~17\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[9]~19\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[10]~21\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[11]~23\ : std_logic;
SIGNAL \Corr_Main_1|corr_value[12]~25\ : std_logic;
SIGNAL \Corr_Main_1|Add32~0_combout\ : std_logic;
SIGNAL \Corr_Main_1|LessThan0~4_combout\ : std_logic;
SIGNAL \Corr_Main_1|PREAMBULE_FOUND~feeder_combout\ : std_logic;
SIGNAL \Corr_Main_1|PREAMBULE_FOUND~regout\ : std_logic;
SIGNAL \this_mram_controller|Mux61~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Add0~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Mux79~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Mux78~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector39~0_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[0]~reg0_regout\ : std_logic;
SIGNAL \this_mram_controller|Mux62~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector24~0_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[0]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[0]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|Mux64~0_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[1]~reg0_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[1]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|Mux65~0_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[2]~reg0_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[2]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[2]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|Mux66~0_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[3]~reg0_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[3]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[3]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|Mux67~0_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[4]~reg0_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[4]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[4]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|Mux68~0_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[5]~reg0_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[5]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[5]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|Mux69~0_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[6]~reg0_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[6]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[6]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|Mux70~0_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[7]~reg0_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[7]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[7]~en_regout\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_DATA_OUT[8]~feeder_combout\ : std_logic;
SIGNAL \this_mram_controller|Mux71~0_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[8]~reg0_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[8]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[8]~en_regout\ : std_logic;
SIGNAL \this_read_adc_manager|MRAM_DATA_OUT[9]~feeder_combout\ : std_logic;
SIGNAL \this_mram_controller|Mux72~0_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[9]~reg0_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[9]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[9]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[10]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[10]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[11]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[11]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[12]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[12]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[13]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[13]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[14]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[14]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[15]~enfeeder_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_D[15]~en_regout\ : std_logic;
SIGNAL \this_setup_manager|WideNor0~4_combout\ : std_logic;
SIGNAL \this_setup_manager|Selector9~0_combout\ : std_logic;
SIGNAL \this_setup_manager|ADC_SYNC~regout\ : std_logic;
SIGNAL \adc_spi_controller|Selector0~1_combout\ : std_logic;
SIGNAL \adc_spi_controller|SPI_CS~regout\ : std_logic;
SIGNAL \this_mram_controller|curr_state~7_combout\ : std_logic;
SIGNAL \this_mram_controller|curr_state.writing~regout\ : std_logic;
SIGNAL \this_mram_controller|Mux41~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector0~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector1~1_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_OUTPUT_EN~regout\ : std_logic;
SIGNAL \this_mram_controller|Selector22~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector22~1_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector22~2_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[1]~13_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector21~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector20~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector19~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector18~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector17~0_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[6]~23_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector16~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector15~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector14~0_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[8]~28\ : std_logic;
SIGNAL \this_write_out_mram_manager|address_counter[9]~29_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector13~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector0~2_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_EN~regout\ : std_logic;
SIGNAL \this_mram_controller|Selector2~0_combout\ : std_logic;
SIGNAL \this_mram_controller|Selector2~1_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_WRITE_EN~regout\ : std_logic;
SIGNAL \this_mram_controller|Selector4~1_combout\ : std_logic;
SIGNAL \this_mram_controller|MRAM_LOWER_EN~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|UART_DATA_IRQ~0_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|UART_DATA_IRQ~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\ : std_logic;
SIGNAL \this_mram_controller|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \this_mram_controller|data_out[0]~0_combout\ : std_logic;
SIGNAL \this_mram_controller|data_out[0]~1_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|msb~1_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|msb~regout\ : std_logic;
SIGNAL \this_write_out_mram_manager|UART_SEND_DATA[0]~6_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|UART_SEND_DATA[1]~5_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|UART_SEND_DATA[2]~4_combout\ : std_logic;
SIGNAL \this_mram_controller|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|UART_SEND_DATA[3]~7_combout\ : std_logic;
SIGNAL \this_mram_controller|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|UART_SEND_DATA[4]~2_combout\ : std_logic;
SIGNAL \this_mram_controller|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|UART_SEND_DATA[5]~0_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|UART_SEND_DATA[6]~1_combout\ : std_logic;
SIGNAL \this_write_out_mram_manager|UART_SEND_DATA[7]~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[2]~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector1~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~1\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~3\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector14~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector15~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~5\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~6_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector13~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Equal0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~7\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~8_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector12~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~9\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~10_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector11~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~11\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~12_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector10~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~13\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~15\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~17\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~18_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector7~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~19\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~20_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector6~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Equal0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~14_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector9~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Equal0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Equal0~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|TX_BUSY~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector2~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector2~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.reading_fifo2~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.reading_fifo2~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector3~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.transmiting~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.transmiting~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector1~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector19~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector19~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add1~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector18~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector17~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector2~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector3~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector20~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.start~_wirecell_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|TX~regout\ : std_logic;
SIGNAL \Corr_Main_1|buff|buffer_7\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \ADC_BIT_A~combout\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Corr_Main_1|buff|buffer_1\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \Corr_Main_1|buff|buffer_6\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \Corr_Main_1|buff|buffer_5\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \Corr_Main_1|buff|buffer_2\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \Corr_Main_1|buff|buffer_0\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \Corr_Main_1|buff|buffer_3\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \Corr_Main_1|buff|buffer_4\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \this_mram_controller|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \this_mram_controller|counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \this_mram_controller|MRAM_A\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \this_state_manager|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \this_setup_manager|config_command_counter\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \this_setup_manager|SPI_send_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \this_read_adc_manager|read_counter\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \this_read_adc_manager|address_counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \this_read_adc_manager|MRAM_DATA_OUT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \this_write_out_mram_manager|address_counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \adc_spi_controller|cs_up_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_spi_controller|spi_tx_component|tx_buf\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_spi_controller|spi_tx_component|clk_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_spi_controller|spi_tx_component|bits_sent\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_tx_1|data_send\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_tx_1|data_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_tx_1|counter\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \this_mram_controller|ALT_INV_MRAM_D[15]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|ALT_INV_MRAM_D[14]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|ALT_INV_MRAM_D[13]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|ALT_INV_MRAM_D[12]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|ALT_INV_MRAM_D[11]~en_regout\ : std_logic;
SIGNAL \this_mram_controller|ALT_INV_MRAM_D[10]~en_regout\ : std_logic;
SIGNAL \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\ : std_logic;
SIGNAL \this_state_manager|ALT_INV_curr_state.read_adc~regout\ : std_logic;
SIGNAL \this_setup_manager|ALT_INV_Equal12~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|ALT_INV_tx_curr_state.data~regout\ : std_logic;
SIGNAL \this_mram_controller|ALT_INV_curr_state.idle~regout\ : std_logic;
SIGNAL \this_mram_controller|ALT_INV_MRAM_LOWER_EN~regout\ : std_logic;
SIGNAL \this_mram_controller|ALT_INV_MRAM_WRITE_EN~regout\ : std_logic;
SIGNAL \this_mram_controller|ALT_INV_MRAM_EN~regout\ : std_logic;
SIGNAL \this_mram_controller|ALT_INV_MRAM_OUTPUT_EN~regout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|ALT_INV_sclk~regout\ : std_logic;
SIGNAL \adc_spi_controller|spi_tx_component|ALT_INV_curr_state~regout\ : std_logic;

BEGIN

ww_CLK <= CLK;
ww_BUTTON <= BUTTON;
ADC_SHDN <= ww_ADC_SHDN;
ADC_SYNC <= ww_ADC_SYNC;
ADC_CLK <= ww_ADC_CLK;
ww_ADC_DORB <= ADC_DORB;
ww_ADC_DORA <= ADC_DORA;
ww_ADC_DCLKB <= ADC_DCLKB;
ww_ADC_DCLKA <= ADC_DCLKA;
ww_ADC_BIT_B <= ADC_BIT_B;
ww_ADC_BIT_A <= ADC_BIT_A;
ADC_SPI_SCLK <= ww_ADC_SPI_SCLK;
ADC_SPI_CS <= ww_ADC_SPI_CS;
MRAM_OUTPUT_EN <= ww_MRAM_OUTPUT_EN;
MRAM_A <= ww_MRAM_A;
MRAM_EN <= ww_MRAM_EN;
MRAM_WRITE_EN <= ww_MRAM_WRITE_EN;
MRAM_UPPER_EN <= ww_MRAM_UPPER_EN;
MRAM_LOWER_EN <= ww_MRAM_LOWER_EN;
ww_UART_RX <= UART_RX;
UART_TX <= ww_UART_TX;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\pl|altpll_component|pll_INCLK_bus\ <= (gnd & \CLK~combout\);

\pl|altpll_component|_clk0\ <= \pl|altpll_component|pll_CLK_bus\(0);
\pl|altpll_component|pll~CLK1\ <= \pl|altpll_component|pll_CLK_bus\(1);
\pl|altpll_component|pll~CLK2\ <= \pl|altpll_component|pll_CLK_bus\(2);

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\this_write_out_mram_manager|UART_SEND_DATA[7]~3_combout\ & \this_write_out_mram_manager|UART_SEND_DATA[6]~1_combout\ & 
\this_write_out_mram_manager|UART_SEND_DATA[5]~0_combout\ & \this_write_out_mram_manager|UART_SEND_DATA[4]~2_combout\ & \this_write_out_mram_manager|UART_SEND_DATA[3]~7_combout\ & \this_write_out_mram_manager|UART_SEND_DATA[2]~4_combout\ & 
\this_write_out_mram_manager|UART_SEND_DATA[1]~5_combout\ & \this_write_out_mram_manager|UART_SEND_DATA[0]~6_combout\);

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\Corr_Main_1|buff|buffer_7\(31) & \Corr_Main_1|buff|buffer_6\(31) & \Corr_Main_1|buff|buffer_5\(31) & \Corr_Main_1|buff|buffer_4\(31) & 
\Corr_Main_1|buff|buffer_3\(31) & \Corr_Main_1|buff|buffer_2\(31) & \Corr_Main_1|buff|buffer_1\(31) & \Corr_Main_1|buff|buffer_0\(31));

\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(3) & \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(2) & 
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(1) & \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(0));

\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(3) & \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(2) & 
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(1) & \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(0));

\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ <= \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ <= \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a2\ <= \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a3\ <= \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a4\ <= \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a5\ <= \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a6\ <= \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a7\ <= \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (\this_setup_manager|SPI_send_data\(15) & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\this_setup_manager|SPI_send_data\(11) & \this_setup_manager|SPI_send_data\(10) & \this_setup_manager|SPI_send_data\(10) & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \this_setup_manager|SPI_send_data\(4) & 
\this_setup_manager|SPI_send_data\(11) & \~GND~combout\ & \this_setup_manager|SPI_send_data\(0) & \this_setup_manager|SPI_send_data\(0));

\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(8) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(8);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(9) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(9);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(10) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(10);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(11) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(11);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(12) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(12);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(13) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(13);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(14) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(14);
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(15) <= \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(15);

\pl|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \pl|altpll_component|_clk0\);

\Corr_Main_1|corr_buffer_update~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \Corr_Main_1|corr_buffer_update~regout\);
\this_mram_controller|ALT_INV_MRAM_D[15]~en_regout\ <= NOT \this_mram_controller|MRAM_D[15]~en_regout\;
\this_mram_controller|ALT_INV_MRAM_D[14]~en_regout\ <= NOT \this_mram_controller|MRAM_D[14]~en_regout\;
\this_mram_controller|ALT_INV_MRAM_D[13]~en_regout\ <= NOT \this_mram_controller|MRAM_D[13]~en_regout\;
\this_mram_controller|ALT_INV_MRAM_D[12]~en_regout\ <= NOT \this_mram_controller|MRAM_D[12]~en_regout\;
\this_mram_controller|ALT_INV_MRAM_D[11]~en_regout\ <= NOT \this_mram_controller|MRAM_D[11]~en_regout\;
\this_mram_controller|ALT_INV_MRAM_D[10]~en_regout\ <= NOT \this_mram_controller|MRAM_D[10]~en_regout\;
\this_state_manager|ALT_INV_curr_state.write_out_mram~regout\ <= NOT \this_state_manager|curr_state.write_out_mram~regout\;
\this_state_manager|ALT_INV_curr_state.read_adc~regout\ <= NOT \this_state_manager|curr_state.read_adc~regout\;
\this_setup_manager|ALT_INV_Equal12~1_combout\ <= NOT \this_setup_manager|Equal12~1_combout\;
\UART_Controller_1|uart_tx_1|ALT_INV_tx_curr_state.data~regout\ <= NOT \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\;
\this_mram_controller|ALT_INV_curr_state.idle~regout\ <= NOT \this_mram_controller|curr_state.idle~regout\;
\this_mram_controller|ALT_INV_MRAM_LOWER_EN~regout\ <= NOT \this_mram_controller|MRAM_LOWER_EN~regout\;
\this_mram_controller|ALT_INV_MRAM_WRITE_EN~regout\ <= NOT \this_mram_controller|MRAM_WRITE_EN~regout\;
\this_mram_controller|ALT_INV_MRAM_EN~regout\ <= NOT \this_mram_controller|MRAM_EN~regout\;
\this_mram_controller|ALT_INV_MRAM_OUTPUT_EN~regout\ <= NOT \this_mram_controller|MRAM_OUTPUT_EN~regout\;
\adc_spi_controller|spi_tx_component|ALT_INV_sclk~regout\ <= NOT \adc_spi_controller|spi_tx_component|sclk~regout\;
\adc_spi_controller|spi_tx_component|ALT_INV_curr_state~regout\ <= NOT \adc_spi_controller|spi_tx_component|curr_state~regout\;

-- Location: LCFF_X9_Y8_N17
\this_setup_manager|config_command_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[9]~32_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(9));

-- Location: LCFF_X9_Y8_N7
\this_setup_manager|config_command_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[4]~22_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(4));

-- Location: LCFF_X7_Y6_N21
\adc_spi_controller|spi_tx_component|clk_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|clk_counter[0]~5_combout\,
	sclr => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	ena => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|clk_counter\(0));

-- Location: LCFF_X26_Y6_N31
\this_read_adc_manager|address_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|address_counter[9]~30_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	ena => \this_read_adc_manager|address_counter~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|address_counter\(9));

-- Location: LCCOMB_X9_Y8_N6
\this_setup_manager|config_command_counter[4]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[4]~22_combout\ = (\this_setup_manager|config_command_counter\(4) & (!\this_setup_manager|config_command_counter[3]~21\)) # (!\this_setup_manager|config_command_counter\(4) & 
-- ((\this_setup_manager|config_command_counter[3]~21\) # (GND)))
-- \this_setup_manager|config_command_counter[4]~23\ = CARRY((!\this_setup_manager|config_command_counter[3]~21\) # (!\this_setup_manager|config_command_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(4),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[3]~21\,
	combout => \this_setup_manager|config_command_counter[4]~22_combout\,
	cout => \this_setup_manager|config_command_counter[4]~23\);

-- Location: LCCOMB_X9_Y8_N16
\this_setup_manager|config_command_counter[9]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[9]~32_combout\ = (\this_setup_manager|config_command_counter\(9) & (\this_setup_manager|config_command_counter[8]~31\ $ (GND))) # (!\this_setup_manager|config_command_counter\(9) & 
-- (!\this_setup_manager|config_command_counter[8]~31\ & VCC))
-- \this_setup_manager|config_command_counter[9]~33\ = CARRY((\this_setup_manager|config_command_counter\(9) & !\this_setup_manager|config_command_counter[8]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(9),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[8]~31\,
	combout => \this_setup_manager|config_command_counter[9]~32_combout\,
	cout => \this_setup_manager|config_command_counter[9]~33\);

-- Location: LCFF_X9_Y5_N7
\adc_spi_controller|spi_tx_component|bits_sent[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|Add0~12_combout\,
	sclr => \adc_spi_controller|spi_tx_component|ALT_INV_curr_state~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|bits_sent\(2));

-- Location: LCCOMB_X7_Y6_N20
\adc_spi_controller|spi_tx_component|clk_counter[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|clk_counter[0]~5_combout\ = \adc_spi_controller|spi_tx_component|clk_counter\(0) $ (VCC)
-- \adc_spi_controller|spi_tx_component|clk_counter[0]~6\ = CARRY(\adc_spi_controller|spi_tx_component|clk_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|clk_counter\(0),
	datad => VCC,
	combout => \adc_spi_controller|spi_tx_component|clk_counter[0]~5_combout\,
	cout => \adc_spi_controller|spi_tx_component|clk_counter[0]~6\);

-- Location: LCFF_X27_Y10_N25
\this_write_out_mram_manager|have_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|have_data~0_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|have_data~regout\);

-- Location: LCCOMB_X26_Y6_N28
\this_read_adc_manager|address_counter[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|address_counter[8]~28_combout\ = (\this_read_adc_manager|address_counter\(8) & (\this_read_adc_manager|address_counter[7]~27\ $ (GND))) # (!\this_read_adc_manager|address_counter\(8) & (!\this_read_adc_manager|address_counter[7]~27\ 
-- & VCC))
-- \this_read_adc_manager|address_counter[8]~29\ = CARRY((\this_read_adc_manager|address_counter\(8) & !\this_read_adc_manager|address_counter[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_read_adc_manager|address_counter\(8),
	datad => VCC,
	cin => \this_read_adc_manager|address_counter[7]~27\,
	combout => \this_read_adc_manager|address_counter[8]~28_combout\,
	cout => \this_read_adc_manager|address_counter[8]~29\);

-- Location: LCCOMB_X26_Y6_N30
\this_read_adc_manager|address_counter[9]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|address_counter[9]~30_combout\ = \this_read_adc_manager|address_counter[8]~29\ $ (\this_read_adc_manager|address_counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \this_read_adc_manager|address_counter\(9),
	cin => \this_read_adc_manager|address_counter[8]~29\,
	combout => \this_read_adc_manager|address_counter[9]~30_combout\);

-- Location: M4K_X23_Y11
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbrewe => VCC,
	clk0 => \pl|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \pl|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X9_Y5_N20
\adc_spi_controller|spi_tx_component|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|Add0~0_combout\ = (\adc_spi_controller|spi_tx_component|sclk~regout\ & (\adc_spi_controller|spi_tx_component|bits_sent\(0) & VCC)) # (!\adc_spi_controller|spi_tx_component|sclk~regout\ & 
-- (\adc_spi_controller|spi_tx_component|bits_sent\(0) $ (VCC)))
-- \adc_spi_controller|spi_tx_component|Add0~1\ = CARRY((!\adc_spi_controller|spi_tx_component|sclk~regout\ & \adc_spi_controller|spi_tx_component|bits_sent\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|sclk~regout\,
	datab => \adc_spi_controller|spi_tx_component|bits_sent\(0),
	datad => VCC,
	combout => \adc_spi_controller|spi_tx_component|Add0~0_combout\,
	cout => \adc_spi_controller|spi_tx_component|Add0~1\);

-- Location: LCCOMB_X9_Y5_N24
\adc_spi_controller|spi_tx_component|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|Add0~4_combout\ = (\adc_spi_controller|spi_tx_component|bits_sent\(2) & (\adc_spi_controller|spi_tx_component|Add0~3\ $ (GND))) # (!\adc_spi_controller|spi_tx_component|bits_sent\(2) & 
-- (!\adc_spi_controller|spi_tx_component|Add0~3\ & VCC))
-- \adc_spi_controller|spi_tx_component|Add0~5\ = CARRY((\adc_spi_controller|spi_tx_component|bits_sent\(2) & !\adc_spi_controller|spi_tx_component|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|bits_sent\(2),
	datad => VCC,
	cin => \adc_spi_controller|spi_tx_component|Add0~3\,
	combout => \adc_spi_controller|spi_tx_component|Add0~4_combout\,
	cout => \adc_spi_controller|spi_tx_component|Add0~5\);

-- Location: LCFF_X8_Y6_N9
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	ena => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCCOMB_X7_Y5_N24
\adc_spi_controller|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Add0~6_combout\ = (\adc_spi_controller|cs_up_counter\(3) & (!\adc_spi_controller|Add0~5\)) # (!\adc_spi_controller|cs_up_counter\(3) & ((\adc_spi_controller|Add0~5\) # (GND)))
-- \adc_spi_controller|Add0~7\ = CARRY((!\adc_spi_controller|Add0~5\) # (!\adc_spi_controller|cs_up_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|cs_up_counter\(3),
	datad => VCC,
	cin => \adc_spi_controller|Add0~5\,
	combout => \adc_spi_controller|Add0~6_combout\,
	cout => \adc_spi_controller|Add0~7\);

-- Location: LCCOMB_X26_Y11_N2
\UART_Controller_1|uart_tx_1|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~0_combout\ = \UART_Controller_1|uart_tx_1|counter\(0) $ (VCC)
-- \UART_Controller_1|uart_tx_1|Add0~1\ = CARRY(\UART_Controller_1|uart_tx_1|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|counter\(0),
	datad => VCC,
	combout => \UART_Controller_1|uart_tx_1|Add0~0_combout\,
	cout => \UART_Controller_1|uart_tx_1|Add0~1\);

-- Location: LCCOMB_X26_Y11_N18
\UART_Controller_1|uart_tx_1|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~16_combout\ = (\UART_Controller_1|uart_tx_1|counter\(8) & (\UART_Controller_1|uart_tx_1|Add0~15\ $ (GND))) # (!\UART_Controller_1|uart_tx_1|counter\(8) & (!\UART_Controller_1|uart_tx_1|Add0~15\ & VCC))
-- \UART_Controller_1|uart_tx_1|Add0~17\ = CARRY((\UART_Controller_1|uart_tx_1|counter\(8) & !\UART_Controller_1|uart_tx_1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|counter\(8),
	datad => VCC,
	cin => \UART_Controller_1|uart_tx_1|Add0~15\,
	combout => \UART_Controller_1|uart_tx_1|Add0~16_combout\,
	cout => \UART_Controller_1|uart_tx_1|Add0~17\);

-- Location: LCCOMB_X12_Y7_N12
\Corr_Main_1|Add15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add15~2_combout\ = (\Corr_Main_1|buff|buffer_6\(30) & ((\Corr_Main_1|buff|buffer_6\(31) & (\Corr_Main_1|Add15~1\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(31) & (!\Corr_Main_1|Add15~1\)))) # (!\Corr_Main_1|buff|buffer_6\(30) & 
-- ((\Corr_Main_1|buff|buffer_6\(31) & (!\Corr_Main_1|Add15~1\)) # (!\Corr_Main_1|buff|buffer_6\(31) & ((\Corr_Main_1|Add15~1\) # (GND)))))
-- \Corr_Main_1|Add15~3\ = CARRY((\Corr_Main_1|buff|buffer_6\(30) & (!\Corr_Main_1|buff|buffer_6\(31) & !\Corr_Main_1|Add15~1\)) # (!\Corr_Main_1|buff|buffer_6\(30) & ((!\Corr_Main_1|Add15~1\) # (!\Corr_Main_1|buff|buffer_6\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(30),
	datab => \Corr_Main_1|buff|buffer_6\(31),
	datad => VCC,
	cin => \Corr_Main_1|Add15~1\,
	combout => \Corr_Main_1|Add15~2_combout\,
	cout => \Corr_Main_1|Add15~3\);

-- Location: LCCOMB_X12_Y7_N14
\Corr_Main_1|Add15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add15~4_combout\ = ((\Corr_Main_1|buff|buffer_5\(31) $ (\Corr_Main_1|buff|buffer_5\(30) $ (!\Corr_Main_1|Add15~3\)))) # (GND)
-- \Corr_Main_1|Add15~5\ = CARRY((\Corr_Main_1|buff|buffer_5\(31) & ((\Corr_Main_1|buff|buffer_5\(30)) # (!\Corr_Main_1|Add15~3\))) # (!\Corr_Main_1|buff|buffer_5\(31) & (\Corr_Main_1|buff|buffer_5\(30) & !\Corr_Main_1|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(31),
	datab => \Corr_Main_1|buff|buffer_5\(30),
	datad => VCC,
	cin => \Corr_Main_1|Add15~3\,
	combout => \Corr_Main_1|Add15~4_combout\,
	cout => \Corr_Main_1|Add15~5\);

-- Location: LCCOMB_X12_Y7_N16
\Corr_Main_1|Add15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add15~6_combout\ = (\Corr_Main_1|buff|buffer_4\(30) & ((\Corr_Main_1|buff|buffer_4\(31) & (\Corr_Main_1|Add15~5\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(31) & (!\Corr_Main_1|Add15~5\)))) # (!\Corr_Main_1|buff|buffer_4\(30) & 
-- ((\Corr_Main_1|buff|buffer_4\(31) & (!\Corr_Main_1|Add15~5\)) # (!\Corr_Main_1|buff|buffer_4\(31) & ((\Corr_Main_1|Add15~5\) # (GND)))))
-- \Corr_Main_1|Add15~7\ = CARRY((\Corr_Main_1|buff|buffer_4\(30) & (!\Corr_Main_1|buff|buffer_4\(31) & !\Corr_Main_1|Add15~5\)) # (!\Corr_Main_1|buff|buffer_4\(30) & ((!\Corr_Main_1|Add15~5\) # (!\Corr_Main_1|buff|buffer_4\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(30),
	datab => \Corr_Main_1|buff|buffer_4\(31),
	datad => VCC,
	cin => \Corr_Main_1|Add15~5\,
	combout => \Corr_Main_1|Add15~6_combout\,
	cout => \Corr_Main_1|Add15~7\);

-- Location: LCCOMB_X12_Y7_N18
\Corr_Main_1|Add15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add15~8_combout\ = ((\Corr_Main_1|buff|buffer_3\(30) $ (\Corr_Main_1|buff|buffer_3\(31) $ (!\Corr_Main_1|Add15~7\)))) # (GND)
-- \Corr_Main_1|Add15~9\ = CARRY((\Corr_Main_1|buff|buffer_3\(30) & ((\Corr_Main_1|buff|buffer_3\(31)) # (!\Corr_Main_1|Add15~7\))) # (!\Corr_Main_1|buff|buffer_3\(30) & (\Corr_Main_1|buff|buffer_3\(31) & !\Corr_Main_1|Add15~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(30),
	datab => \Corr_Main_1|buff|buffer_3\(31),
	datad => VCC,
	cin => \Corr_Main_1|Add15~7\,
	combout => \Corr_Main_1|Add15~8_combout\,
	cout => \Corr_Main_1|Add15~9\);

-- Location: LCCOMB_X12_Y7_N20
\Corr_Main_1|Add15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add15~10_combout\ = (\Corr_Main_1|buff|buffer_2\(30) & ((\Corr_Main_1|buff|buffer_2\(31) & (\Corr_Main_1|Add15~9\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(31) & (!\Corr_Main_1|Add15~9\)))) # (!\Corr_Main_1|buff|buffer_2\(30) & 
-- ((\Corr_Main_1|buff|buffer_2\(31) & (!\Corr_Main_1|Add15~9\)) # (!\Corr_Main_1|buff|buffer_2\(31) & ((\Corr_Main_1|Add15~9\) # (GND)))))
-- \Corr_Main_1|Add15~11\ = CARRY((\Corr_Main_1|buff|buffer_2\(30) & (!\Corr_Main_1|buff|buffer_2\(31) & !\Corr_Main_1|Add15~9\)) # (!\Corr_Main_1|buff|buffer_2\(30) & ((!\Corr_Main_1|Add15~9\) # (!\Corr_Main_1|buff|buffer_2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(30),
	datab => \Corr_Main_1|buff|buffer_2\(31),
	datad => VCC,
	cin => \Corr_Main_1|Add15~9\,
	combout => \Corr_Main_1|Add15~10_combout\,
	cout => \Corr_Main_1|Add15~11\);

-- Location: LCCOMB_X12_Y7_N22
\Corr_Main_1|Add15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add15~12_combout\ = ((\Corr_Main_1|buff|buffer_1\(31) $ (\Corr_Main_1|buff|buffer_1\(30) $ (!\Corr_Main_1|Add15~11\)))) # (GND)
-- \Corr_Main_1|Add15~13\ = CARRY((\Corr_Main_1|buff|buffer_1\(31) & ((\Corr_Main_1|buff|buffer_1\(30)) # (!\Corr_Main_1|Add15~11\))) # (!\Corr_Main_1|buff|buffer_1\(31) & (\Corr_Main_1|buff|buffer_1\(30) & !\Corr_Main_1|Add15~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(31),
	datab => \Corr_Main_1|buff|buffer_1\(30),
	datad => VCC,
	cin => \Corr_Main_1|Add15~11\,
	combout => \Corr_Main_1|Add15~12_combout\,
	cout => \Corr_Main_1|Add15~13\);

-- Location: LCCOMB_X12_Y7_N24
\Corr_Main_1|Add15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add15~14_combout\ = (\Corr_Main_1|buff|buffer_0\(31) & ((\Corr_Main_1|buff|buffer_0\(30) & (\Corr_Main_1|Add15~13\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(30) & (!\Corr_Main_1|Add15~13\)))) # (!\Corr_Main_1|buff|buffer_0\(31) & 
-- ((\Corr_Main_1|buff|buffer_0\(30) & (!\Corr_Main_1|Add15~13\)) # (!\Corr_Main_1|buff|buffer_0\(30) & ((\Corr_Main_1|Add15~13\) # (GND)))))
-- \Corr_Main_1|Add15~15\ = CARRY((\Corr_Main_1|buff|buffer_0\(31) & (!\Corr_Main_1|buff|buffer_0\(30) & !\Corr_Main_1|Add15~13\)) # (!\Corr_Main_1|buff|buffer_0\(31) & ((!\Corr_Main_1|Add15~13\) # (!\Corr_Main_1|buff|buffer_0\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(31),
	datab => \Corr_Main_1|buff|buffer_0\(30),
	datad => VCC,
	cin => \Corr_Main_1|Add15~13\,
	combout => \Corr_Main_1|Add15~14_combout\,
	cout => \Corr_Main_1|Add15~15\);

-- Location: LCCOMB_X12_Y7_N26
\Corr_Main_1|Add15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add15~16_combout\ = !\Corr_Main_1|Add15~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|Add15~15\,
	combout => \Corr_Main_1|Add15~16_combout\);

-- Location: LCCOMB_X13_Y7_N2
\Corr_Main_1|vacc1[14][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[14][0]~0_combout\ = (\Corr_Main_1|buff|buffer_7\(29) & (\Corr_Main_1|buff|buffer_7\(28) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(29) & (\Corr_Main_1|buff|buffer_7\(28) & VCC))
-- \Corr_Main_1|vacc1[14][0]~1\ = CARRY((\Corr_Main_1|buff|buffer_7\(29) & \Corr_Main_1|buff|buffer_7\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(29),
	datab => \Corr_Main_1|buff|buffer_7\(28),
	datad => VCC,
	combout => \Corr_Main_1|vacc1[14][0]~0_combout\,
	cout => \Corr_Main_1|vacc1[14][0]~1\);

-- Location: LCCOMB_X13_Y7_N6
\Corr_Main_1|vacc1[14][2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[14][2]~4_combout\ = ((\Corr_Main_1|buff|buffer_5\(28) $ (\Corr_Main_1|buff|buffer_5\(29) $ (!\Corr_Main_1|vacc1[14][1]~3\)))) # (GND)
-- \Corr_Main_1|vacc1[14][2]~5\ = CARRY((\Corr_Main_1|buff|buffer_5\(28) & ((\Corr_Main_1|buff|buffer_5\(29)) # (!\Corr_Main_1|vacc1[14][1]~3\))) # (!\Corr_Main_1|buff|buffer_5\(28) & (\Corr_Main_1|buff|buffer_5\(29) & !\Corr_Main_1|vacc1[14][1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(28),
	datab => \Corr_Main_1|buff|buffer_5\(29),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[14][1]~3\,
	combout => \Corr_Main_1|vacc1[14][2]~4_combout\,
	cout => \Corr_Main_1|vacc1[14][2]~5\);

-- Location: LCCOMB_X13_Y7_N8
\Corr_Main_1|vacc1[14][3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[14][3]~6_combout\ = (\Corr_Main_1|buff|buffer_4\(29) & ((\Corr_Main_1|buff|buffer_4\(28) & (\Corr_Main_1|vacc1[14][2]~5\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(28) & (!\Corr_Main_1|vacc1[14][2]~5\)))) # 
-- (!\Corr_Main_1|buff|buffer_4\(29) & ((\Corr_Main_1|buff|buffer_4\(28) & (!\Corr_Main_1|vacc1[14][2]~5\)) # (!\Corr_Main_1|buff|buffer_4\(28) & ((\Corr_Main_1|vacc1[14][2]~5\) # (GND)))))
-- \Corr_Main_1|vacc1[14][3]~7\ = CARRY((\Corr_Main_1|buff|buffer_4\(29) & (!\Corr_Main_1|buff|buffer_4\(28) & !\Corr_Main_1|vacc1[14][2]~5\)) # (!\Corr_Main_1|buff|buffer_4\(29) & ((!\Corr_Main_1|vacc1[14][2]~5\) # (!\Corr_Main_1|buff|buffer_4\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(29),
	datab => \Corr_Main_1|buff|buffer_4\(28),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[14][2]~5\,
	combout => \Corr_Main_1|vacc1[14][3]~6_combout\,
	cout => \Corr_Main_1|vacc1[14][3]~7\);

-- Location: LCCOMB_X13_Y7_N10
\Corr_Main_1|vacc1[14][4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[14][4]~8_combout\ = ((\Corr_Main_1|buff|buffer_3\(29) $ (\Corr_Main_1|buff|buffer_3\(28) $ (!\Corr_Main_1|vacc1[14][3]~7\)))) # (GND)
-- \Corr_Main_1|vacc1[14][4]~9\ = CARRY((\Corr_Main_1|buff|buffer_3\(29) & ((\Corr_Main_1|buff|buffer_3\(28)) # (!\Corr_Main_1|vacc1[14][3]~7\))) # (!\Corr_Main_1|buff|buffer_3\(29) & (\Corr_Main_1|buff|buffer_3\(28) & !\Corr_Main_1|vacc1[14][3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(29),
	datab => \Corr_Main_1|buff|buffer_3\(28),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[14][3]~7\,
	combout => \Corr_Main_1|vacc1[14][4]~8_combout\,
	cout => \Corr_Main_1|vacc1[14][4]~9\);

-- Location: LCCOMB_X13_Y7_N12
\Corr_Main_1|vacc1[14][5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[14][5]~10_combout\ = (\Corr_Main_1|buff|buffer_2\(29) & ((\Corr_Main_1|buff|buffer_2\(28) & (\Corr_Main_1|vacc1[14][4]~9\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(28) & (!\Corr_Main_1|vacc1[14][4]~9\)))) # 
-- (!\Corr_Main_1|buff|buffer_2\(29) & ((\Corr_Main_1|buff|buffer_2\(28) & (!\Corr_Main_1|vacc1[14][4]~9\)) # (!\Corr_Main_1|buff|buffer_2\(28) & ((\Corr_Main_1|vacc1[14][4]~9\) # (GND)))))
-- \Corr_Main_1|vacc1[14][5]~11\ = CARRY((\Corr_Main_1|buff|buffer_2\(29) & (!\Corr_Main_1|buff|buffer_2\(28) & !\Corr_Main_1|vacc1[14][4]~9\)) # (!\Corr_Main_1|buff|buffer_2\(29) & ((!\Corr_Main_1|vacc1[14][4]~9\) # (!\Corr_Main_1|buff|buffer_2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(29),
	datab => \Corr_Main_1|buff|buffer_2\(28),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[14][4]~9\,
	combout => \Corr_Main_1|vacc1[14][5]~10_combout\,
	cout => \Corr_Main_1|vacc1[14][5]~11\);

-- Location: LCCOMB_X13_Y7_N14
\Corr_Main_1|vacc1[14][6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[14][6]~12_combout\ = ((\Corr_Main_1|buff|buffer_1\(29) $ (\Corr_Main_1|buff|buffer_1\(28) $ (!\Corr_Main_1|vacc1[14][5]~11\)))) # (GND)
-- \Corr_Main_1|vacc1[14][6]~13\ = CARRY((\Corr_Main_1|buff|buffer_1\(29) & ((\Corr_Main_1|buff|buffer_1\(28)) # (!\Corr_Main_1|vacc1[14][5]~11\))) # (!\Corr_Main_1|buff|buffer_1\(29) & (\Corr_Main_1|buff|buffer_1\(28) & !\Corr_Main_1|vacc1[14][5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(29),
	datab => \Corr_Main_1|buff|buffer_1\(28),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[14][5]~11\,
	combout => \Corr_Main_1|vacc1[14][6]~12_combout\,
	cout => \Corr_Main_1|vacc1[14][6]~13\);

-- Location: LCCOMB_X13_Y7_N16
\Corr_Main_1|vacc1[14][7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[14][7]~14_combout\ = (\Corr_Main_1|buff|buffer_0\(28) & ((\Corr_Main_1|buff|buffer_0\(29) & (\Corr_Main_1|vacc1[14][6]~13\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(29) & (!\Corr_Main_1|vacc1[14][6]~13\)))) # 
-- (!\Corr_Main_1|buff|buffer_0\(28) & ((\Corr_Main_1|buff|buffer_0\(29) & (!\Corr_Main_1|vacc1[14][6]~13\)) # (!\Corr_Main_1|buff|buffer_0\(29) & ((\Corr_Main_1|vacc1[14][6]~13\) # (GND)))))
-- \Corr_Main_1|vacc1[14][7]~15\ = CARRY((\Corr_Main_1|buff|buffer_0\(28) & (!\Corr_Main_1|buff|buffer_0\(29) & !\Corr_Main_1|vacc1[14][6]~13\)) # (!\Corr_Main_1|buff|buffer_0\(28) & ((!\Corr_Main_1|vacc1[14][6]~13\) # (!\Corr_Main_1|buff|buffer_0\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(28),
	datab => \Corr_Main_1|buff|buffer_0\(29),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[14][6]~13\,
	combout => \Corr_Main_1|vacc1[14][7]~14_combout\,
	cout => \Corr_Main_1|vacc1[14][7]~15\);

-- Location: LCCOMB_X13_Y7_N18
\Corr_Main_1|Add14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add14~0_combout\ = !\Corr_Main_1|vacc1[14][7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc1[14][7]~15\,
	combout => \Corr_Main_1|Add14~0_combout\);

-- Location: LCCOMB_X14_Y7_N2
\Corr_Main_1|vacc2[7][1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[7][1]~2_combout\ = (\Corr_Main_1|Add15~2_combout\ & ((\Corr_Main_1|vacc1[14][1]~2_combout\ & (\Corr_Main_1|vacc2[7][0]~1\ & VCC)) # (!\Corr_Main_1|vacc1[14][1]~2_combout\ & (!\Corr_Main_1|vacc2[7][0]~1\)))) # 
-- (!\Corr_Main_1|Add15~2_combout\ & ((\Corr_Main_1|vacc1[14][1]~2_combout\ & (!\Corr_Main_1|vacc2[7][0]~1\)) # (!\Corr_Main_1|vacc1[14][1]~2_combout\ & ((\Corr_Main_1|vacc2[7][0]~1\) # (GND)))))
-- \Corr_Main_1|vacc2[7][1]~3\ = CARRY((\Corr_Main_1|Add15~2_combout\ & (!\Corr_Main_1|vacc1[14][1]~2_combout\ & !\Corr_Main_1|vacc2[7][0]~1\)) # (!\Corr_Main_1|Add15~2_combout\ & ((!\Corr_Main_1|vacc2[7][0]~1\) # (!\Corr_Main_1|vacc1[14][1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add15~2_combout\,
	datab => \Corr_Main_1|vacc1[14][1]~2_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[7][0]~1\,
	combout => \Corr_Main_1|vacc2[7][1]~2_combout\,
	cout => \Corr_Main_1|vacc2[7][1]~3\);

-- Location: LCCOMB_X14_Y7_N6
\Corr_Main_1|vacc2[7][3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[7][3]~6_combout\ = (\Corr_Main_1|vacc1[14][3]~6_combout\ & ((\Corr_Main_1|Add15~6_combout\ & (\Corr_Main_1|vacc2[7][2]~5\ & VCC)) # (!\Corr_Main_1|Add15~6_combout\ & (!\Corr_Main_1|vacc2[7][2]~5\)))) # 
-- (!\Corr_Main_1|vacc1[14][3]~6_combout\ & ((\Corr_Main_1|Add15~6_combout\ & (!\Corr_Main_1|vacc2[7][2]~5\)) # (!\Corr_Main_1|Add15~6_combout\ & ((\Corr_Main_1|vacc2[7][2]~5\) # (GND)))))
-- \Corr_Main_1|vacc2[7][3]~7\ = CARRY((\Corr_Main_1|vacc1[14][3]~6_combout\ & (!\Corr_Main_1|Add15~6_combout\ & !\Corr_Main_1|vacc2[7][2]~5\)) # (!\Corr_Main_1|vacc1[14][3]~6_combout\ & ((!\Corr_Main_1|vacc2[7][2]~5\) # (!\Corr_Main_1|Add15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[14][3]~6_combout\,
	datab => \Corr_Main_1|Add15~6_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[7][2]~5\,
	combout => \Corr_Main_1|vacc2[7][3]~6_combout\,
	cout => \Corr_Main_1|vacc2[7][3]~7\);

-- Location: LCCOMB_X14_Y7_N8
\Corr_Main_1|vacc2[7][4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[7][4]~8_combout\ = ((\Corr_Main_1|vacc1[14][4]~8_combout\ $ (\Corr_Main_1|Add15~8_combout\ $ (!\Corr_Main_1|vacc2[7][3]~7\)))) # (GND)
-- \Corr_Main_1|vacc2[7][4]~9\ = CARRY((\Corr_Main_1|vacc1[14][4]~8_combout\ & ((\Corr_Main_1|Add15~8_combout\) # (!\Corr_Main_1|vacc2[7][3]~7\))) # (!\Corr_Main_1|vacc1[14][4]~8_combout\ & (\Corr_Main_1|Add15~8_combout\ & !\Corr_Main_1|vacc2[7][3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[14][4]~8_combout\,
	datab => \Corr_Main_1|Add15~8_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[7][3]~7\,
	combout => \Corr_Main_1|vacc2[7][4]~8_combout\,
	cout => \Corr_Main_1|vacc2[7][4]~9\);

-- Location: LCCOMB_X14_Y7_N10
\Corr_Main_1|vacc2[7][5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[7][5]~10_combout\ = (\Corr_Main_1|Add15~10_combout\ & ((\Corr_Main_1|vacc1[14][5]~10_combout\ & (\Corr_Main_1|vacc2[7][4]~9\ & VCC)) # (!\Corr_Main_1|vacc1[14][5]~10_combout\ & (!\Corr_Main_1|vacc2[7][4]~9\)))) # 
-- (!\Corr_Main_1|Add15~10_combout\ & ((\Corr_Main_1|vacc1[14][5]~10_combout\ & (!\Corr_Main_1|vacc2[7][4]~9\)) # (!\Corr_Main_1|vacc1[14][5]~10_combout\ & ((\Corr_Main_1|vacc2[7][4]~9\) # (GND)))))
-- \Corr_Main_1|vacc2[7][5]~11\ = CARRY((\Corr_Main_1|Add15~10_combout\ & (!\Corr_Main_1|vacc1[14][5]~10_combout\ & !\Corr_Main_1|vacc2[7][4]~9\)) # (!\Corr_Main_1|Add15~10_combout\ & ((!\Corr_Main_1|vacc2[7][4]~9\) # 
-- (!\Corr_Main_1|vacc1[14][5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add15~10_combout\,
	datab => \Corr_Main_1|vacc1[14][5]~10_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[7][4]~9\,
	combout => \Corr_Main_1|vacc2[7][5]~10_combout\,
	cout => \Corr_Main_1|vacc2[7][5]~11\);

-- Location: LCCOMB_X14_Y7_N12
\Corr_Main_1|vacc2[7][6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[7][6]~12_combout\ = ((\Corr_Main_1|vacc1[14][6]~12_combout\ $ (\Corr_Main_1|Add15~12_combout\ $ (!\Corr_Main_1|vacc2[7][5]~11\)))) # (GND)
-- \Corr_Main_1|vacc2[7][6]~13\ = CARRY((\Corr_Main_1|vacc1[14][6]~12_combout\ & ((\Corr_Main_1|Add15~12_combout\) # (!\Corr_Main_1|vacc2[7][5]~11\))) # (!\Corr_Main_1|vacc1[14][6]~12_combout\ & (\Corr_Main_1|Add15~12_combout\ & 
-- !\Corr_Main_1|vacc2[7][5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[14][6]~12_combout\,
	datab => \Corr_Main_1|Add15~12_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[7][5]~11\,
	combout => \Corr_Main_1|vacc2[7][6]~12_combout\,
	cout => \Corr_Main_1|vacc2[7][6]~13\);

-- Location: LCCOMB_X14_Y7_N14
\Corr_Main_1|vacc2[7][7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[7][7]~14_combout\ = (\Corr_Main_1|Add15~14_combout\ & ((\Corr_Main_1|vacc1[14][7]~14_combout\ & (\Corr_Main_1|vacc2[7][6]~13\ & VCC)) # (!\Corr_Main_1|vacc1[14][7]~14_combout\ & (!\Corr_Main_1|vacc2[7][6]~13\)))) # 
-- (!\Corr_Main_1|Add15~14_combout\ & ((\Corr_Main_1|vacc1[14][7]~14_combout\ & (!\Corr_Main_1|vacc2[7][6]~13\)) # (!\Corr_Main_1|vacc1[14][7]~14_combout\ & ((\Corr_Main_1|vacc2[7][6]~13\) # (GND)))))
-- \Corr_Main_1|vacc2[7][7]~15\ = CARRY((\Corr_Main_1|Add15~14_combout\ & (!\Corr_Main_1|vacc1[14][7]~14_combout\ & !\Corr_Main_1|vacc2[7][6]~13\)) # (!\Corr_Main_1|Add15~14_combout\ & ((!\Corr_Main_1|vacc2[7][6]~13\) # 
-- (!\Corr_Main_1|vacc1[14][7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add15~14_combout\,
	datab => \Corr_Main_1|vacc1[14][7]~14_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[7][6]~13\,
	combout => \Corr_Main_1|vacc2[7][7]~14_combout\,
	cout => \Corr_Main_1|vacc2[7][7]~15\);

-- Location: LCCOMB_X14_Y7_N16
\Corr_Main_1|vacc2[7][8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[7][8]~16_combout\ = ((\Corr_Main_1|Add15~16_combout\ $ (\Corr_Main_1|Add14~0_combout\ $ (!\Corr_Main_1|vacc2[7][7]~15\)))) # (GND)
-- \Corr_Main_1|vacc2[7][8]~17\ = CARRY((\Corr_Main_1|Add15~16_combout\ & ((\Corr_Main_1|Add14~0_combout\) # (!\Corr_Main_1|vacc2[7][7]~15\))) # (!\Corr_Main_1|Add15~16_combout\ & (\Corr_Main_1|Add14~0_combout\ & !\Corr_Main_1|vacc2[7][7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add15~16_combout\,
	datab => \Corr_Main_1|Add14~0_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[7][7]~15\,
	combout => \Corr_Main_1|vacc2[7][8]~16_combout\,
	cout => \Corr_Main_1|vacc2[7][8]~17\);

-- Location: LCCOMB_X14_Y7_N18
\Corr_Main_1|Add24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add24~0_combout\ = \Corr_Main_1|vacc2[7][8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc2[7][8]~17\,
	combout => \Corr_Main_1|Add24~0_combout\);

-- Location: LCCOMB_X13_Y6_N6
\Corr_Main_1|Add13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add13~2_combout\ = (\Corr_Main_1|buff|buffer_6\(27) & ((\Corr_Main_1|buff|buffer_6\(26) & (\Corr_Main_1|Add13~1\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(26) & (!\Corr_Main_1|Add13~1\)))) # (!\Corr_Main_1|buff|buffer_6\(27) & 
-- ((\Corr_Main_1|buff|buffer_6\(26) & (!\Corr_Main_1|Add13~1\)) # (!\Corr_Main_1|buff|buffer_6\(26) & ((\Corr_Main_1|Add13~1\) # (GND)))))
-- \Corr_Main_1|Add13~3\ = CARRY((\Corr_Main_1|buff|buffer_6\(27) & (!\Corr_Main_1|buff|buffer_6\(26) & !\Corr_Main_1|Add13~1\)) # (!\Corr_Main_1|buff|buffer_6\(27) & ((!\Corr_Main_1|Add13~1\) # (!\Corr_Main_1|buff|buffer_6\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(27),
	datab => \Corr_Main_1|buff|buffer_6\(26),
	datad => VCC,
	cin => \Corr_Main_1|Add13~1\,
	combout => \Corr_Main_1|Add13~2_combout\,
	cout => \Corr_Main_1|Add13~3\);

-- Location: LCCOMB_X13_Y6_N8
\Corr_Main_1|Add13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add13~4_combout\ = ((\Corr_Main_1|buff|buffer_5\(26) $ (\Corr_Main_1|buff|buffer_5\(27) $ (!\Corr_Main_1|Add13~3\)))) # (GND)
-- \Corr_Main_1|Add13~5\ = CARRY((\Corr_Main_1|buff|buffer_5\(26) & ((\Corr_Main_1|buff|buffer_5\(27)) # (!\Corr_Main_1|Add13~3\))) # (!\Corr_Main_1|buff|buffer_5\(26) & (\Corr_Main_1|buff|buffer_5\(27) & !\Corr_Main_1|Add13~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(26),
	datab => \Corr_Main_1|buff|buffer_5\(27),
	datad => VCC,
	cin => \Corr_Main_1|Add13~3\,
	combout => \Corr_Main_1|Add13~4_combout\,
	cout => \Corr_Main_1|Add13~5\);

-- Location: LCCOMB_X13_Y6_N10
\Corr_Main_1|Add13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add13~6_combout\ = (\Corr_Main_1|buff|buffer_4\(27) & ((\Corr_Main_1|buff|buffer_4\(26) & (\Corr_Main_1|Add13~5\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(26) & (!\Corr_Main_1|Add13~5\)))) # (!\Corr_Main_1|buff|buffer_4\(27) & 
-- ((\Corr_Main_1|buff|buffer_4\(26) & (!\Corr_Main_1|Add13~5\)) # (!\Corr_Main_1|buff|buffer_4\(26) & ((\Corr_Main_1|Add13~5\) # (GND)))))
-- \Corr_Main_1|Add13~7\ = CARRY((\Corr_Main_1|buff|buffer_4\(27) & (!\Corr_Main_1|buff|buffer_4\(26) & !\Corr_Main_1|Add13~5\)) # (!\Corr_Main_1|buff|buffer_4\(27) & ((!\Corr_Main_1|Add13~5\) # (!\Corr_Main_1|buff|buffer_4\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(27),
	datab => \Corr_Main_1|buff|buffer_4\(26),
	datad => VCC,
	cin => \Corr_Main_1|Add13~5\,
	combout => \Corr_Main_1|Add13~6_combout\,
	cout => \Corr_Main_1|Add13~7\);

-- Location: LCCOMB_X13_Y6_N12
\Corr_Main_1|Add13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add13~8_combout\ = ((\Corr_Main_1|buff|buffer_3\(26) $ (\Corr_Main_1|buff|buffer_3\(27) $ (!\Corr_Main_1|Add13~7\)))) # (GND)
-- \Corr_Main_1|Add13~9\ = CARRY((\Corr_Main_1|buff|buffer_3\(26) & ((\Corr_Main_1|buff|buffer_3\(27)) # (!\Corr_Main_1|Add13~7\))) # (!\Corr_Main_1|buff|buffer_3\(26) & (\Corr_Main_1|buff|buffer_3\(27) & !\Corr_Main_1|Add13~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(26),
	datab => \Corr_Main_1|buff|buffer_3\(27),
	datad => VCC,
	cin => \Corr_Main_1|Add13~7\,
	combout => \Corr_Main_1|Add13~8_combout\,
	cout => \Corr_Main_1|Add13~9\);

-- Location: LCCOMB_X13_Y6_N14
\Corr_Main_1|Add13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add13~10_combout\ = (\Corr_Main_1|buff|buffer_2\(27) & ((\Corr_Main_1|buff|buffer_2\(26) & (\Corr_Main_1|Add13~9\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(26) & (!\Corr_Main_1|Add13~9\)))) # (!\Corr_Main_1|buff|buffer_2\(27) & 
-- ((\Corr_Main_1|buff|buffer_2\(26) & (!\Corr_Main_1|Add13~9\)) # (!\Corr_Main_1|buff|buffer_2\(26) & ((\Corr_Main_1|Add13~9\) # (GND)))))
-- \Corr_Main_1|Add13~11\ = CARRY((\Corr_Main_1|buff|buffer_2\(27) & (!\Corr_Main_1|buff|buffer_2\(26) & !\Corr_Main_1|Add13~9\)) # (!\Corr_Main_1|buff|buffer_2\(27) & ((!\Corr_Main_1|Add13~9\) # (!\Corr_Main_1|buff|buffer_2\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(27),
	datab => \Corr_Main_1|buff|buffer_2\(26),
	datad => VCC,
	cin => \Corr_Main_1|Add13~9\,
	combout => \Corr_Main_1|Add13~10_combout\,
	cout => \Corr_Main_1|Add13~11\);

-- Location: LCCOMB_X13_Y6_N16
\Corr_Main_1|Add13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add13~12_combout\ = ((\Corr_Main_1|buff|buffer_1\(27) $ (\Corr_Main_1|buff|buffer_1\(26) $ (!\Corr_Main_1|Add13~11\)))) # (GND)
-- \Corr_Main_1|Add13~13\ = CARRY((\Corr_Main_1|buff|buffer_1\(27) & ((\Corr_Main_1|buff|buffer_1\(26)) # (!\Corr_Main_1|Add13~11\))) # (!\Corr_Main_1|buff|buffer_1\(27) & (\Corr_Main_1|buff|buffer_1\(26) & !\Corr_Main_1|Add13~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(27),
	datab => \Corr_Main_1|buff|buffer_1\(26),
	datad => VCC,
	cin => \Corr_Main_1|Add13~11\,
	combout => \Corr_Main_1|Add13~12_combout\,
	cout => \Corr_Main_1|Add13~13\);

-- Location: LCCOMB_X13_Y6_N18
\Corr_Main_1|Add13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add13~14_combout\ = (\Corr_Main_1|buff|buffer_0\(26) & ((\Corr_Main_1|buff|buffer_0\(27) & (\Corr_Main_1|Add13~13\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(27) & (!\Corr_Main_1|Add13~13\)))) # (!\Corr_Main_1|buff|buffer_0\(26) & 
-- ((\Corr_Main_1|buff|buffer_0\(27) & (!\Corr_Main_1|Add13~13\)) # (!\Corr_Main_1|buff|buffer_0\(27) & ((\Corr_Main_1|Add13~13\) # (GND)))))
-- \Corr_Main_1|Add13~15\ = CARRY((\Corr_Main_1|buff|buffer_0\(26) & (!\Corr_Main_1|buff|buffer_0\(27) & !\Corr_Main_1|Add13~13\)) # (!\Corr_Main_1|buff|buffer_0\(26) & ((!\Corr_Main_1|Add13~13\) # (!\Corr_Main_1|buff|buffer_0\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(26),
	datab => \Corr_Main_1|buff|buffer_0\(27),
	datad => VCC,
	cin => \Corr_Main_1|Add13~13\,
	combout => \Corr_Main_1|Add13~14_combout\,
	cout => \Corr_Main_1|Add13~15\);

-- Location: LCCOMB_X13_Y6_N20
\Corr_Main_1|Add13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add13~16_combout\ = !\Corr_Main_1|Add13~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|Add13~15\,
	combout => \Corr_Main_1|Add13~16_combout\);

-- Location: LCCOMB_X15_Y6_N10
\Corr_Main_1|vacc1[12][0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[12][0]~16_combout\ = (\Corr_Main_1|buff|buffer_7\(25) & (\Corr_Main_1|buff|buffer_7\(24) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(25) & (\Corr_Main_1|buff|buffer_7\(24) & VCC))
-- \Corr_Main_1|vacc1[12][0]~17\ = CARRY((\Corr_Main_1|buff|buffer_7\(25) & \Corr_Main_1|buff|buffer_7\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(25),
	datab => \Corr_Main_1|buff|buffer_7\(24),
	datad => VCC,
	combout => \Corr_Main_1|vacc1[12][0]~16_combout\,
	cout => \Corr_Main_1|vacc1[12][0]~17\);

-- Location: LCCOMB_X15_Y6_N18
\Corr_Main_1|vacc1[12][4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[12][4]~24_combout\ = ((\Corr_Main_1|buff|buffer_3\(25) $ (\Corr_Main_1|buff|buffer_3\(24) $ (!\Corr_Main_1|vacc1[12][3]~23\)))) # (GND)
-- \Corr_Main_1|vacc1[12][4]~25\ = CARRY((\Corr_Main_1|buff|buffer_3\(25) & ((\Corr_Main_1|buff|buffer_3\(24)) # (!\Corr_Main_1|vacc1[12][3]~23\))) # (!\Corr_Main_1|buff|buffer_3\(25) & (\Corr_Main_1|buff|buffer_3\(24) & !\Corr_Main_1|vacc1[12][3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(25),
	datab => \Corr_Main_1|buff|buffer_3\(24),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[12][3]~23\,
	combout => \Corr_Main_1|vacc1[12][4]~24_combout\,
	cout => \Corr_Main_1|vacc1[12][4]~25\);

-- Location: LCCOMB_X15_Y6_N20
\Corr_Main_1|vacc1[12][5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[12][5]~26_combout\ = (\Corr_Main_1|buff|buffer_2\(25) & ((\Corr_Main_1|buff|buffer_2\(24) & (\Corr_Main_1|vacc1[12][4]~25\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(24) & (!\Corr_Main_1|vacc1[12][4]~25\)))) # 
-- (!\Corr_Main_1|buff|buffer_2\(25) & ((\Corr_Main_1|buff|buffer_2\(24) & (!\Corr_Main_1|vacc1[12][4]~25\)) # (!\Corr_Main_1|buff|buffer_2\(24) & ((\Corr_Main_1|vacc1[12][4]~25\) # (GND)))))
-- \Corr_Main_1|vacc1[12][5]~27\ = CARRY((\Corr_Main_1|buff|buffer_2\(25) & (!\Corr_Main_1|buff|buffer_2\(24) & !\Corr_Main_1|vacc1[12][4]~25\)) # (!\Corr_Main_1|buff|buffer_2\(25) & ((!\Corr_Main_1|vacc1[12][4]~25\) # (!\Corr_Main_1|buff|buffer_2\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(25),
	datab => \Corr_Main_1|buff|buffer_2\(24),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[12][4]~25\,
	combout => \Corr_Main_1|vacc1[12][5]~26_combout\,
	cout => \Corr_Main_1|vacc1[12][5]~27\);

-- Location: LCCOMB_X15_Y6_N22
\Corr_Main_1|vacc1[12][6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[12][6]~28_combout\ = ((\Corr_Main_1|buff|buffer_1\(24) $ (\Corr_Main_1|buff|buffer_1\(25) $ (!\Corr_Main_1|vacc1[12][5]~27\)))) # (GND)
-- \Corr_Main_1|vacc1[12][6]~29\ = CARRY((\Corr_Main_1|buff|buffer_1\(24) & ((\Corr_Main_1|buff|buffer_1\(25)) # (!\Corr_Main_1|vacc1[12][5]~27\))) # (!\Corr_Main_1|buff|buffer_1\(24) & (\Corr_Main_1|buff|buffer_1\(25) & !\Corr_Main_1|vacc1[12][5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(24),
	datab => \Corr_Main_1|buff|buffer_1\(25),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[12][5]~27\,
	combout => \Corr_Main_1|vacc1[12][6]~28_combout\,
	cout => \Corr_Main_1|vacc1[12][6]~29\);

-- Location: LCCOMB_X15_Y6_N24
\Corr_Main_1|vacc1[12][7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[12][7]~30_combout\ = (\Corr_Main_1|buff|buffer_0\(25) & ((\Corr_Main_1|buff|buffer_0\(24) & (\Corr_Main_1|vacc1[12][6]~29\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(24) & (!\Corr_Main_1|vacc1[12][6]~29\)))) # 
-- (!\Corr_Main_1|buff|buffer_0\(25) & ((\Corr_Main_1|buff|buffer_0\(24) & (!\Corr_Main_1|vacc1[12][6]~29\)) # (!\Corr_Main_1|buff|buffer_0\(24) & ((\Corr_Main_1|vacc1[12][6]~29\) # (GND)))))
-- \Corr_Main_1|vacc1[12][7]~31\ = CARRY((\Corr_Main_1|buff|buffer_0\(25) & (!\Corr_Main_1|buff|buffer_0\(24) & !\Corr_Main_1|vacc1[12][6]~29\)) # (!\Corr_Main_1|buff|buffer_0\(25) & ((!\Corr_Main_1|vacc1[12][6]~29\) # (!\Corr_Main_1|buff|buffer_0\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(25),
	datab => \Corr_Main_1|buff|buffer_0\(24),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[12][6]~29\,
	combout => \Corr_Main_1|vacc1[12][7]~30_combout\,
	cout => \Corr_Main_1|vacc1[12][7]~31\);

-- Location: LCCOMB_X15_Y6_N26
\Corr_Main_1|Add12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add12~0_combout\ = !\Corr_Main_1|vacc1[12][7]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc1[12][7]~31\,
	combout => \Corr_Main_1|Add12~0_combout\);

-- Location: LCCOMB_X14_Y6_N12
\Corr_Main_1|vacc2[6][0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[6][0]~18_combout\ = (\Corr_Main_1|vacc1[12][0]~16_combout\ & (\Corr_Main_1|Add13~0_combout\ $ (VCC))) # (!\Corr_Main_1|vacc1[12][0]~16_combout\ & (\Corr_Main_1|Add13~0_combout\ & VCC))
-- \Corr_Main_1|vacc2[6][0]~19\ = CARRY((\Corr_Main_1|vacc1[12][0]~16_combout\ & \Corr_Main_1|Add13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[12][0]~16_combout\,
	datab => \Corr_Main_1|Add13~0_combout\,
	datad => VCC,
	combout => \Corr_Main_1|vacc2[6][0]~18_combout\,
	cout => \Corr_Main_1|vacc2[6][0]~19\);

-- Location: LCCOMB_X14_Y6_N16
\Corr_Main_1|vacc2[6][2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[6][2]~22_combout\ = ((\Corr_Main_1|Add13~4_combout\ $ (\Corr_Main_1|vacc1[12][2]~20_combout\ $ (!\Corr_Main_1|vacc2[6][1]~21\)))) # (GND)
-- \Corr_Main_1|vacc2[6][2]~23\ = CARRY((\Corr_Main_1|Add13~4_combout\ & ((\Corr_Main_1|vacc1[12][2]~20_combout\) # (!\Corr_Main_1|vacc2[6][1]~21\))) # (!\Corr_Main_1|Add13~4_combout\ & (\Corr_Main_1|vacc1[12][2]~20_combout\ & 
-- !\Corr_Main_1|vacc2[6][1]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add13~4_combout\,
	datab => \Corr_Main_1|vacc1[12][2]~20_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[6][1]~21\,
	combout => \Corr_Main_1|vacc2[6][2]~22_combout\,
	cout => \Corr_Main_1|vacc2[6][2]~23\);

-- Location: LCCOMB_X14_Y6_N18
\Corr_Main_1|vacc2[6][3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[6][3]~24_combout\ = (\Corr_Main_1|Add13~6_combout\ & ((\Corr_Main_1|vacc1[12][3]~22_combout\ & (\Corr_Main_1|vacc2[6][2]~23\ & VCC)) # (!\Corr_Main_1|vacc1[12][3]~22_combout\ & (!\Corr_Main_1|vacc2[6][2]~23\)))) # 
-- (!\Corr_Main_1|Add13~6_combout\ & ((\Corr_Main_1|vacc1[12][3]~22_combout\ & (!\Corr_Main_1|vacc2[6][2]~23\)) # (!\Corr_Main_1|vacc1[12][3]~22_combout\ & ((\Corr_Main_1|vacc2[6][2]~23\) # (GND)))))
-- \Corr_Main_1|vacc2[6][3]~25\ = CARRY((\Corr_Main_1|Add13~6_combout\ & (!\Corr_Main_1|vacc1[12][3]~22_combout\ & !\Corr_Main_1|vacc2[6][2]~23\)) # (!\Corr_Main_1|Add13~6_combout\ & ((!\Corr_Main_1|vacc2[6][2]~23\) # 
-- (!\Corr_Main_1|vacc1[12][3]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add13~6_combout\,
	datab => \Corr_Main_1|vacc1[12][3]~22_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[6][2]~23\,
	combout => \Corr_Main_1|vacc2[6][3]~24_combout\,
	cout => \Corr_Main_1|vacc2[6][3]~25\);

-- Location: LCCOMB_X14_Y6_N22
\Corr_Main_1|vacc2[6][5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[6][5]~28_combout\ = (\Corr_Main_1|Add13~10_combout\ & ((\Corr_Main_1|vacc1[12][5]~26_combout\ & (\Corr_Main_1|vacc2[6][4]~27\ & VCC)) # (!\Corr_Main_1|vacc1[12][5]~26_combout\ & (!\Corr_Main_1|vacc2[6][4]~27\)))) # 
-- (!\Corr_Main_1|Add13~10_combout\ & ((\Corr_Main_1|vacc1[12][5]~26_combout\ & (!\Corr_Main_1|vacc2[6][4]~27\)) # (!\Corr_Main_1|vacc1[12][5]~26_combout\ & ((\Corr_Main_1|vacc2[6][4]~27\) # (GND)))))
-- \Corr_Main_1|vacc2[6][5]~29\ = CARRY((\Corr_Main_1|Add13~10_combout\ & (!\Corr_Main_1|vacc1[12][5]~26_combout\ & !\Corr_Main_1|vacc2[6][4]~27\)) # (!\Corr_Main_1|Add13~10_combout\ & ((!\Corr_Main_1|vacc2[6][4]~27\) # 
-- (!\Corr_Main_1|vacc1[12][5]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add13~10_combout\,
	datab => \Corr_Main_1|vacc1[12][5]~26_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[6][4]~27\,
	combout => \Corr_Main_1|vacc2[6][5]~28_combout\,
	cout => \Corr_Main_1|vacc2[6][5]~29\);

-- Location: LCCOMB_X14_Y6_N24
\Corr_Main_1|vacc2[6][6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[6][6]~30_combout\ = ((\Corr_Main_1|vacc1[12][6]~28_combout\ $ (\Corr_Main_1|Add13~12_combout\ $ (!\Corr_Main_1|vacc2[6][5]~29\)))) # (GND)
-- \Corr_Main_1|vacc2[6][6]~31\ = CARRY((\Corr_Main_1|vacc1[12][6]~28_combout\ & ((\Corr_Main_1|Add13~12_combout\) # (!\Corr_Main_1|vacc2[6][5]~29\))) # (!\Corr_Main_1|vacc1[12][6]~28_combout\ & (\Corr_Main_1|Add13~12_combout\ & 
-- !\Corr_Main_1|vacc2[6][5]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[12][6]~28_combout\,
	datab => \Corr_Main_1|Add13~12_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[6][5]~29\,
	combout => \Corr_Main_1|vacc2[6][6]~30_combout\,
	cout => \Corr_Main_1|vacc2[6][6]~31\);

-- Location: LCCOMB_X14_Y6_N26
\Corr_Main_1|vacc2[6][7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[6][7]~32_combout\ = (\Corr_Main_1|vacc1[12][7]~30_combout\ & ((\Corr_Main_1|Add13~14_combout\ & (\Corr_Main_1|vacc2[6][6]~31\ & VCC)) # (!\Corr_Main_1|Add13~14_combout\ & (!\Corr_Main_1|vacc2[6][6]~31\)))) # 
-- (!\Corr_Main_1|vacc1[12][7]~30_combout\ & ((\Corr_Main_1|Add13~14_combout\ & (!\Corr_Main_1|vacc2[6][6]~31\)) # (!\Corr_Main_1|Add13~14_combout\ & ((\Corr_Main_1|vacc2[6][6]~31\) # (GND)))))
-- \Corr_Main_1|vacc2[6][7]~33\ = CARRY((\Corr_Main_1|vacc1[12][7]~30_combout\ & (!\Corr_Main_1|Add13~14_combout\ & !\Corr_Main_1|vacc2[6][6]~31\)) # (!\Corr_Main_1|vacc1[12][7]~30_combout\ & ((!\Corr_Main_1|vacc2[6][6]~31\) # 
-- (!\Corr_Main_1|Add13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[12][7]~30_combout\,
	datab => \Corr_Main_1|Add13~14_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[6][6]~31\,
	combout => \Corr_Main_1|vacc2[6][7]~32_combout\,
	cout => \Corr_Main_1|vacc2[6][7]~33\);

-- Location: LCCOMB_X14_Y6_N28
\Corr_Main_1|vacc2[6][8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[6][8]~34_combout\ = ((\Corr_Main_1|Add12~0_combout\ $ (\Corr_Main_1|Add13~16_combout\ $ (!\Corr_Main_1|vacc2[6][7]~33\)))) # (GND)
-- \Corr_Main_1|vacc2[6][8]~35\ = CARRY((\Corr_Main_1|Add12~0_combout\ & ((\Corr_Main_1|Add13~16_combout\) # (!\Corr_Main_1|vacc2[6][7]~33\))) # (!\Corr_Main_1|Add12~0_combout\ & (\Corr_Main_1|Add13~16_combout\ & !\Corr_Main_1|vacc2[6][7]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add12~0_combout\,
	datab => \Corr_Main_1|Add13~16_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[6][7]~33\,
	combout => \Corr_Main_1|vacc2[6][8]~34_combout\,
	cout => \Corr_Main_1|vacc2[6][8]~35\);

-- Location: LCCOMB_X14_Y6_N30
\Corr_Main_1|Add23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add23~0_combout\ = \Corr_Main_1|vacc2[6][8]~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc2[6][8]~35\,
	combout => \Corr_Main_1|Add23~0_combout\);

-- Location: LCCOMB_X15_Y7_N10
\Corr_Main_1|Add28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add28~2_combout\ = (\Corr_Main_1|vacc2[7][1]~2_combout\ & ((\Corr_Main_1|vacc2[6][1]~20_combout\ & (\Corr_Main_1|Add28~1\ & VCC)) # (!\Corr_Main_1|vacc2[6][1]~20_combout\ & (!\Corr_Main_1|Add28~1\)))) # (!\Corr_Main_1|vacc2[7][1]~2_combout\ & 
-- ((\Corr_Main_1|vacc2[6][1]~20_combout\ & (!\Corr_Main_1|Add28~1\)) # (!\Corr_Main_1|vacc2[6][1]~20_combout\ & ((\Corr_Main_1|Add28~1\) # (GND)))))
-- \Corr_Main_1|Add28~3\ = CARRY((\Corr_Main_1|vacc2[7][1]~2_combout\ & (!\Corr_Main_1|vacc2[6][1]~20_combout\ & !\Corr_Main_1|Add28~1\)) # (!\Corr_Main_1|vacc2[7][1]~2_combout\ & ((!\Corr_Main_1|Add28~1\) # (!\Corr_Main_1|vacc2[6][1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[7][1]~2_combout\,
	datab => \Corr_Main_1|vacc2[6][1]~20_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add28~1\,
	combout => \Corr_Main_1|Add28~2_combout\,
	cout => \Corr_Main_1|Add28~3\);

-- Location: LCCOMB_X15_Y7_N12
\Corr_Main_1|Add28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add28~4_combout\ = ((\Corr_Main_1|vacc2[6][2]~22_combout\ $ (\Corr_Main_1|vacc2[7][2]~4_combout\ $ (!\Corr_Main_1|Add28~3\)))) # (GND)
-- \Corr_Main_1|Add28~5\ = CARRY((\Corr_Main_1|vacc2[6][2]~22_combout\ & ((\Corr_Main_1|vacc2[7][2]~4_combout\) # (!\Corr_Main_1|Add28~3\))) # (!\Corr_Main_1|vacc2[6][2]~22_combout\ & (\Corr_Main_1|vacc2[7][2]~4_combout\ & !\Corr_Main_1|Add28~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[6][2]~22_combout\,
	datab => \Corr_Main_1|vacc2[7][2]~4_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add28~3\,
	combout => \Corr_Main_1|Add28~4_combout\,
	cout => \Corr_Main_1|Add28~5\);

-- Location: LCCOMB_X15_Y7_N18
\Corr_Main_1|Add28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add28~10_combout\ = (\Corr_Main_1|vacc2[7][5]~10_combout\ & ((\Corr_Main_1|vacc2[6][5]~28_combout\ & (\Corr_Main_1|Add28~9\ & VCC)) # (!\Corr_Main_1|vacc2[6][5]~28_combout\ & (!\Corr_Main_1|Add28~9\)))) # 
-- (!\Corr_Main_1|vacc2[7][5]~10_combout\ & ((\Corr_Main_1|vacc2[6][5]~28_combout\ & (!\Corr_Main_1|Add28~9\)) # (!\Corr_Main_1|vacc2[6][5]~28_combout\ & ((\Corr_Main_1|Add28~9\) # (GND)))))
-- \Corr_Main_1|Add28~11\ = CARRY((\Corr_Main_1|vacc2[7][5]~10_combout\ & (!\Corr_Main_1|vacc2[6][5]~28_combout\ & !\Corr_Main_1|Add28~9\)) # (!\Corr_Main_1|vacc2[7][5]~10_combout\ & ((!\Corr_Main_1|Add28~9\) # (!\Corr_Main_1|vacc2[6][5]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[7][5]~10_combout\,
	datab => \Corr_Main_1|vacc2[6][5]~28_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add28~9\,
	combout => \Corr_Main_1|Add28~10_combout\,
	cout => \Corr_Main_1|Add28~11\);

-- Location: LCCOMB_X15_Y7_N20
\Corr_Main_1|Add28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add28~12_combout\ = ((\Corr_Main_1|vacc2[7][6]~12_combout\ $ (\Corr_Main_1|vacc2[6][6]~30_combout\ $ (!\Corr_Main_1|Add28~11\)))) # (GND)
-- \Corr_Main_1|Add28~13\ = CARRY((\Corr_Main_1|vacc2[7][6]~12_combout\ & ((\Corr_Main_1|vacc2[6][6]~30_combout\) # (!\Corr_Main_1|Add28~11\))) # (!\Corr_Main_1|vacc2[7][6]~12_combout\ & (\Corr_Main_1|vacc2[6][6]~30_combout\ & !\Corr_Main_1|Add28~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[7][6]~12_combout\,
	datab => \Corr_Main_1|vacc2[6][6]~30_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add28~11\,
	combout => \Corr_Main_1|Add28~12_combout\,
	cout => \Corr_Main_1|Add28~13\);

-- Location: LCCOMB_X15_Y7_N22
\Corr_Main_1|Add28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add28~14_combout\ = (\Corr_Main_1|vacc2[7][7]~14_combout\ & ((\Corr_Main_1|vacc2[6][7]~32_combout\ & (\Corr_Main_1|Add28~13\ & VCC)) # (!\Corr_Main_1|vacc2[6][7]~32_combout\ & (!\Corr_Main_1|Add28~13\)))) # 
-- (!\Corr_Main_1|vacc2[7][7]~14_combout\ & ((\Corr_Main_1|vacc2[6][7]~32_combout\ & (!\Corr_Main_1|Add28~13\)) # (!\Corr_Main_1|vacc2[6][7]~32_combout\ & ((\Corr_Main_1|Add28~13\) # (GND)))))
-- \Corr_Main_1|Add28~15\ = CARRY((\Corr_Main_1|vacc2[7][7]~14_combout\ & (!\Corr_Main_1|vacc2[6][7]~32_combout\ & !\Corr_Main_1|Add28~13\)) # (!\Corr_Main_1|vacc2[7][7]~14_combout\ & ((!\Corr_Main_1|Add28~13\) # (!\Corr_Main_1|vacc2[6][7]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[7][7]~14_combout\,
	datab => \Corr_Main_1|vacc2[6][7]~32_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add28~13\,
	combout => \Corr_Main_1|Add28~14_combout\,
	cout => \Corr_Main_1|Add28~15\);

-- Location: LCCOMB_X15_Y7_N24
\Corr_Main_1|Add28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add28~16_combout\ = ((\Corr_Main_1|vacc2[6][8]~34_combout\ $ (\Corr_Main_1|vacc2[7][8]~16_combout\ $ (!\Corr_Main_1|Add28~15\)))) # (GND)
-- \Corr_Main_1|Add28~17\ = CARRY((\Corr_Main_1|vacc2[6][8]~34_combout\ & ((\Corr_Main_1|vacc2[7][8]~16_combout\) # (!\Corr_Main_1|Add28~15\))) # (!\Corr_Main_1|vacc2[6][8]~34_combout\ & (\Corr_Main_1|vacc2[7][8]~16_combout\ & !\Corr_Main_1|Add28~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[6][8]~34_combout\,
	datab => \Corr_Main_1|vacc2[7][8]~16_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add28~15\,
	combout => \Corr_Main_1|Add28~16_combout\,
	cout => \Corr_Main_1|Add28~17\);

-- Location: LCCOMB_X15_Y7_N26
\Corr_Main_1|Add28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add28~18_combout\ = (\Corr_Main_1|Add23~0_combout\ & ((\Corr_Main_1|Add24~0_combout\ & (\Corr_Main_1|Add28~17\ & VCC)) # (!\Corr_Main_1|Add24~0_combout\ & (!\Corr_Main_1|Add28~17\)))) # (!\Corr_Main_1|Add23~0_combout\ & 
-- ((\Corr_Main_1|Add24~0_combout\ & (!\Corr_Main_1|Add28~17\)) # (!\Corr_Main_1|Add24~0_combout\ & ((\Corr_Main_1|Add28~17\) # (GND)))))
-- \Corr_Main_1|Add28~19\ = CARRY((\Corr_Main_1|Add23~0_combout\ & (!\Corr_Main_1|Add24~0_combout\ & !\Corr_Main_1|Add28~17\)) # (!\Corr_Main_1|Add23~0_combout\ & ((!\Corr_Main_1|Add28~17\) # (!\Corr_Main_1|Add24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add23~0_combout\,
	datab => \Corr_Main_1|Add24~0_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add28~17\,
	combout => \Corr_Main_1|Add28~18_combout\,
	cout => \Corr_Main_1|Add28~19\);

-- Location: LCCOMB_X15_Y7_N28
\Corr_Main_1|Add28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add28~20_combout\ = !\Corr_Main_1|Add28~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|Add28~19\,
	combout => \Corr_Main_1|Add28~20_combout\);

-- Location: LCCOMB_X14_Y9_N8
\Corr_Main_1|Add11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add11~0_combout\ = (\Corr_Main_1|buff|buffer_7\(23) & (\Corr_Main_1|buff|buffer_7\(22) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(23) & (\Corr_Main_1|buff|buffer_7\(22) & VCC))
-- \Corr_Main_1|Add11~1\ = CARRY((\Corr_Main_1|buff|buffer_7\(23) & \Corr_Main_1|buff|buffer_7\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(23),
	datab => \Corr_Main_1|buff|buffer_7\(22),
	datad => VCC,
	combout => \Corr_Main_1|Add11~0_combout\,
	cout => \Corr_Main_1|Add11~1\);

-- Location: LCCOMB_X14_Y9_N12
\Corr_Main_1|Add11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add11~4_combout\ = ((\Corr_Main_1|buff|buffer_5\(23) $ (\Corr_Main_1|buff|buffer_5\(22) $ (!\Corr_Main_1|Add11~3\)))) # (GND)
-- \Corr_Main_1|Add11~5\ = CARRY((\Corr_Main_1|buff|buffer_5\(23) & ((\Corr_Main_1|buff|buffer_5\(22)) # (!\Corr_Main_1|Add11~3\))) # (!\Corr_Main_1|buff|buffer_5\(23) & (\Corr_Main_1|buff|buffer_5\(22) & !\Corr_Main_1|Add11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(23),
	datab => \Corr_Main_1|buff|buffer_5\(22),
	datad => VCC,
	cin => \Corr_Main_1|Add11~3\,
	combout => \Corr_Main_1|Add11~4_combout\,
	cout => \Corr_Main_1|Add11~5\);

-- Location: LCCOMB_X14_Y9_N14
\Corr_Main_1|Add11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add11~6_combout\ = (\Corr_Main_1|buff|buffer_4\(23) & ((\Corr_Main_1|buff|buffer_4\(22) & (\Corr_Main_1|Add11~5\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(22) & (!\Corr_Main_1|Add11~5\)))) # (!\Corr_Main_1|buff|buffer_4\(23) & 
-- ((\Corr_Main_1|buff|buffer_4\(22) & (!\Corr_Main_1|Add11~5\)) # (!\Corr_Main_1|buff|buffer_4\(22) & ((\Corr_Main_1|Add11~5\) # (GND)))))
-- \Corr_Main_1|Add11~7\ = CARRY((\Corr_Main_1|buff|buffer_4\(23) & (!\Corr_Main_1|buff|buffer_4\(22) & !\Corr_Main_1|Add11~5\)) # (!\Corr_Main_1|buff|buffer_4\(23) & ((!\Corr_Main_1|Add11~5\) # (!\Corr_Main_1|buff|buffer_4\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(23),
	datab => \Corr_Main_1|buff|buffer_4\(22),
	datad => VCC,
	cin => \Corr_Main_1|Add11~5\,
	combout => \Corr_Main_1|Add11~6_combout\,
	cout => \Corr_Main_1|Add11~7\);

-- Location: LCCOMB_X14_Y9_N16
\Corr_Main_1|Add11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add11~8_combout\ = ((\Corr_Main_1|buff|buffer_3\(23) $ (\Corr_Main_1|buff|buffer_3\(22) $ (!\Corr_Main_1|Add11~7\)))) # (GND)
-- \Corr_Main_1|Add11~9\ = CARRY((\Corr_Main_1|buff|buffer_3\(23) & ((\Corr_Main_1|buff|buffer_3\(22)) # (!\Corr_Main_1|Add11~7\))) # (!\Corr_Main_1|buff|buffer_3\(23) & (\Corr_Main_1|buff|buffer_3\(22) & !\Corr_Main_1|Add11~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(23),
	datab => \Corr_Main_1|buff|buffer_3\(22),
	datad => VCC,
	cin => \Corr_Main_1|Add11~7\,
	combout => \Corr_Main_1|Add11~8_combout\,
	cout => \Corr_Main_1|Add11~9\);

-- Location: LCCOMB_X14_Y9_N18
\Corr_Main_1|Add11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add11~10_combout\ = (\Corr_Main_1|buff|buffer_2\(22) & ((\Corr_Main_1|buff|buffer_2\(23) & (\Corr_Main_1|Add11~9\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(23) & (!\Corr_Main_1|Add11~9\)))) # (!\Corr_Main_1|buff|buffer_2\(22) & 
-- ((\Corr_Main_1|buff|buffer_2\(23) & (!\Corr_Main_1|Add11~9\)) # (!\Corr_Main_1|buff|buffer_2\(23) & ((\Corr_Main_1|Add11~9\) # (GND)))))
-- \Corr_Main_1|Add11~11\ = CARRY((\Corr_Main_1|buff|buffer_2\(22) & (!\Corr_Main_1|buff|buffer_2\(23) & !\Corr_Main_1|Add11~9\)) # (!\Corr_Main_1|buff|buffer_2\(22) & ((!\Corr_Main_1|Add11~9\) # (!\Corr_Main_1|buff|buffer_2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(22),
	datab => \Corr_Main_1|buff|buffer_2\(23),
	datad => VCC,
	cin => \Corr_Main_1|Add11~9\,
	combout => \Corr_Main_1|Add11~10_combout\,
	cout => \Corr_Main_1|Add11~11\);

-- Location: LCCOMB_X14_Y9_N20
\Corr_Main_1|Add11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add11~12_combout\ = ((\Corr_Main_1|buff|buffer_1\(23) $ (\Corr_Main_1|buff|buffer_1\(22) $ (!\Corr_Main_1|Add11~11\)))) # (GND)
-- \Corr_Main_1|Add11~13\ = CARRY((\Corr_Main_1|buff|buffer_1\(23) & ((\Corr_Main_1|buff|buffer_1\(22)) # (!\Corr_Main_1|Add11~11\))) # (!\Corr_Main_1|buff|buffer_1\(23) & (\Corr_Main_1|buff|buffer_1\(22) & !\Corr_Main_1|Add11~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(23),
	datab => \Corr_Main_1|buff|buffer_1\(22),
	datad => VCC,
	cin => \Corr_Main_1|Add11~11\,
	combout => \Corr_Main_1|Add11~12_combout\,
	cout => \Corr_Main_1|Add11~13\);

-- Location: LCCOMB_X14_Y9_N22
\Corr_Main_1|Add11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add11~14_combout\ = (\Corr_Main_1|buff|buffer_0\(22) & ((\Corr_Main_1|buff|buffer_0\(23) & (\Corr_Main_1|Add11~13\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(23) & (!\Corr_Main_1|Add11~13\)))) # (!\Corr_Main_1|buff|buffer_0\(22) & 
-- ((\Corr_Main_1|buff|buffer_0\(23) & (!\Corr_Main_1|Add11~13\)) # (!\Corr_Main_1|buff|buffer_0\(23) & ((\Corr_Main_1|Add11~13\) # (GND)))))
-- \Corr_Main_1|Add11~15\ = CARRY((\Corr_Main_1|buff|buffer_0\(22) & (!\Corr_Main_1|buff|buffer_0\(23) & !\Corr_Main_1|Add11~13\)) # (!\Corr_Main_1|buff|buffer_0\(22) & ((!\Corr_Main_1|Add11~13\) # (!\Corr_Main_1|buff|buffer_0\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(22),
	datab => \Corr_Main_1|buff|buffer_0\(23),
	datad => VCC,
	cin => \Corr_Main_1|Add11~13\,
	combout => \Corr_Main_1|Add11~14_combout\,
	cout => \Corr_Main_1|Add11~15\);

-- Location: LCCOMB_X14_Y9_N24
\Corr_Main_1|Add11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add11~16_combout\ = !\Corr_Main_1|Add11~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|Add11~15\,
	combout => \Corr_Main_1|Add11~16_combout\);

-- Location: LCCOMB_X15_Y9_N6
\Corr_Main_1|vacc1[10][1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[10][1]~34_combout\ = (\Corr_Main_1|buff|buffer_6\(20) & ((\Corr_Main_1|buff|buffer_6\(21) & (\Corr_Main_1|vacc1[10][0]~33\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(21) & (!\Corr_Main_1|vacc1[10][0]~33\)))) # 
-- (!\Corr_Main_1|buff|buffer_6\(20) & ((\Corr_Main_1|buff|buffer_6\(21) & (!\Corr_Main_1|vacc1[10][0]~33\)) # (!\Corr_Main_1|buff|buffer_6\(21) & ((\Corr_Main_1|vacc1[10][0]~33\) # (GND)))))
-- \Corr_Main_1|vacc1[10][1]~35\ = CARRY((\Corr_Main_1|buff|buffer_6\(20) & (!\Corr_Main_1|buff|buffer_6\(21) & !\Corr_Main_1|vacc1[10][0]~33\)) # (!\Corr_Main_1|buff|buffer_6\(20) & ((!\Corr_Main_1|vacc1[10][0]~33\) # (!\Corr_Main_1|buff|buffer_6\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(20),
	datab => \Corr_Main_1|buff|buffer_6\(21),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[10][0]~33\,
	combout => \Corr_Main_1|vacc1[10][1]~34_combout\,
	cout => \Corr_Main_1|vacc1[10][1]~35\);

-- Location: LCCOMB_X15_Y9_N10
\Corr_Main_1|vacc1[10][3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[10][3]~38_combout\ = (\Corr_Main_1|buff|buffer_4\(20) & ((\Corr_Main_1|buff|buffer_4\(21) & (\Corr_Main_1|vacc1[10][2]~37\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(21) & (!\Corr_Main_1|vacc1[10][2]~37\)))) # 
-- (!\Corr_Main_1|buff|buffer_4\(20) & ((\Corr_Main_1|buff|buffer_4\(21) & (!\Corr_Main_1|vacc1[10][2]~37\)) # (!\Corr_Main_1|buff|buffer_4\(21) & ((\Corr_Main_1|vacc1[10][2]~37\) # (GND)))))
-- \Corr_Main_1|vacc1[10][3]~39\ = CARRY((\Corr_Main_1|buff|buffer_4\(20) & (!\Corr_Main_1|buff|buffer_4\(21) & !\Corr_Main_1|vacc1[10][2]~37\)) # (!\Corr_Main_1|buff|buffer_4\(20) & ((!\Corr_Main_1|vacc1[10][2]~37\) # (!\Corr_Main_1|buff|buffer_4\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(20),
	datab => \Corr_Main_1|buff|buffer_4\(21),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[10][2]~37\,
	combout => \Corr_Main_1|vacc1[10][3]~38_combout\,
	cout => \Corr_Main_1|vacc1[10][3]~39\);

-- Location: LCCOMB_X15_Y9_N12
\Corr_Main_1|vacc1[10][4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[10][4]~40_combout\ = ((\Corr_Main_1|buff|buffer_3\(20) $ (\Corr_Main_1|buff|buffer_3\(21) $ (!\Corr_Main_1|vacc1[10][3]~39\)))) # (GND)
-- \Corr_Main_1|vacc1[10][4]~41\ = CARRY((\Corr_Main_1|buff|buffer_3\(20) & ((\Corr_Main_1|buff|buffer_3\(21)) # (!\Corr_Main_1|vacc1[10][3]~39\))) # (!\Corr_Main_1|buff|buffer_3\(20) & (\Corr_Main_1|buff|buffer_3\(21) & !\Corr_Main_1|vacc1[10][3]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(20),
	datab => \Corr_Main_1|buff|buffer_3\(21),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[10][3]~39\,
	combout => \Corr_Main_1|vacc1[10][4]~40_combout\,
	cout => \Corr_Main_1|vacc1[10][4]~41\);

-- Location: LCCOMB_X15_Y9_N14
\Corr_Main_1|vacc1[10][5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[10][5]~42_combout\ = (\Corr_Main_1|buff|buffer_2\(21) & ((\Corr_Main_1|buff|buffer_2\(20) & (\Corr_Main_1|vacc1[10][4]~41\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(20) & (!\Corr_Main_1|vacc1[10][4]~41\)))) # 
-- (!\Corr_Main_1|buff|buffer_2\(21) & ((\Corr_Main_1|buff|buffer_2\(20) & (!\Corr_Main_1|vacc1[10][4]~41\)) # (!\Corr_Main_1|buff|buffer_2\(20) & ((\Corr_Main_1|vacc1[10][4]~41\) # (GND)))))
-- \Corr_Main_1|vacc1[10][5]~43\ = CARRY((\Corr_Main_1|buff|buffer_2\(21) & (!\Corr_Main_1|buff|buffer_2\(20) & !\Corr_Main_1|vacc1[10][4]~41\)) # (!\Corr_Main_1|buff|buffer_2\(21) & ((!\Corr_Main_1|vacc1[10][4]~41\) # (!\Corr_Main_1|buff|buffer_2\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(21),
	datab => \Corr_Main_1|buff|buffer_2\(20),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[10][4]~41\,
	combout => \Corr_Main_1|vacc1[10][5]~42_combout\,
	cout => \Corr_Main_1|vacc1[10][5]~43\);

-- Location: LCCOMB_X15_Y9_N16
\Corr_Main_1|vacc1[10][6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[10][6]~44_combout\ = ((\Corr_Main_1|buff|buffer_1\(21) $ (\Corr_Main_1|buff|buffer_1\(20) $ (!\Corr_Main_1|vacc1[10][5]~43\)))) # (GND)
-- \Corr_Main_1|vacc1[10][6]~45\ = CARRY((\Corr_Main_1|buff|buffer_1\(21) & ((\Corr_Main_1|buff|buffer_1\(20)) # (!\Corr_Main_1|vacc1[10][5]~43\))) # (!\Corr_Main_1|buff|buffer_1\(21) & (\Corr_Main_1|buff|buffer_1\(20) & !\Corr_Main_1|vacc1[10][5]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(21),
	datab => \Corr_Main_1|buff|buffer_1\(20),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[10][5]~43\,
	combout => \Corr_Main_1|vacc1[10][6]~44_combout\,
	cout => \Corr_Main_1|vacc1[10][6]~45\);

-- Location: LCCOMB_X15_Y9_N18
\Corr_Main_1|vacc1[10][7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[10][7]~46_combout\ = (\Corr_Main_1|buff|buffer_0\(20) & ((\Corr_Main_1|buff|buffer_0\(21) & (\Corr_Main_1|vacc1[10][6]~45\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(21) & (!\Corr_Main_1|vacc1[10][6]~45\)))) # 
-- (!\Corr_Main_1|buff|buffer_0\(20) & ((\Corr_Main_1|buff|buffer_0\(21) & (!\Corr_Main_1|vacc1[10][6]~45\)) # (!\Corr_Main_1|buff|buffer_0\(21) & ((\Corr_Main_1|vacc1[10][6]~45\) # (GND)))))
-- \Corr_Main_1|vacc1[10][7]~47\ = CARRY((\Corr_Main_1|buff|buffer_0\(20) & (!\Corr_Main_1|buff|buffer_0\(21) & !\Corr_Main_1|vacc1[10][6]~45\)) # (!\Corr_Main_1|buff|buffer_0\(20) & ((!\Corr_Main_1|vacc1[10][6]~45\) # (!\Corr_Main_1|buff|buffer_0\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(20),
	datab => \Corr_Main_1|buff|buffer_0\(21),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[10][6]~45\,
	combout => \Corr_Main_1|vacc1[10][7]~46_combout\,
	cout => \Corr_Main_1|vacc1[10][7]~47\);

-- Location: LCCOMB_X15_Y9_N20
\Corr_Main_1|Add10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add10~0_combout\ = !\Corr_Main_1|vacc1[10][7]~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc1[10][7]~47\,
	combout => \Corr_Main_1|Add10~0_combout\);

-- Location: LCCOMB_X17_Y9_N12
\Corr_Main_1|vacc2[5][0]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[5][0]~36_combout\ = (\Corr_Main_1|Add11~0_combout\ & (\Corr_Main_1|vacc1[10][0]~32_combout\ $ (VCC))) # (!\Corr_Main_1|Add11~0_combout\ & (\Corr_Main_1|vacc1[10][0]~32_combout\ & VCC))
-- \Corr_Main_1|vacc2[5][0]~37\ = CARRY((\Corr_Main_1|Add11~0_combout\ & \Corr_Main_1|vacc1[10][0]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add11~0_combout\,
	datab => \Corr_Main_1|vacc1[10][0]~32_combout\,
	datad => VCC,
	combout => \Corr_Main_1|vacc2[5][0]~36_combout\,
	cout => \Corr_Main_1|vacc2[5][0]~37\);

-- Location: LCCOMB_X17_Y9_N14
\Corr_Main_1|vacc2[5][1]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[5][1]~38_combout\ = (\Corr_Main_1|vacc1[10][1]~34_combout\ & ((\Corr_Main_1|Add11~2_combout\ & (\Corr_Main_1|vacc2[5][0]~37\ & VCC)) # (!\Corr_Main_1|Add11~2_combout\ & (!\Corr_Main_1|vacc2[5][0]~37\)))) # 
-- (!\Corr_Main_1|vacc1[10][1]~34_combout\ & ((\Corr_Main_1|Add11~2_combout\ & (!\Corr_Main_1|vacc2[5][0]~37\)) # (!\Corr_Main_1|Add11~2_combout\ & ((\Corr_Main_1|vacc2[5][0]~37\) # (GND)))))
-- \Corr_Main_1|vacc2[5][1]~39\ = CARRY((\Corr_Main_1|vacc1[10][1]~34_combout\ & (!\Corr_Main_1|Add11~2_combout\ & !\Corr_Main_1|vacc2[5][0]~37\)) # (!\Corr_Main_1|vacc1[10][1]~34_combout\ & ((!\Corr_Main_1|vacc2[5][0]~37\) # 
-- (!\Corr_Main_1|Add11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[10][1]~34_combout\,
	datab => \Corr_Main_1|Add11~2_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[5][0]~37\,
	combout => \Corr_Main_1|vacc2[5][1]~38_combout\,
	cout => \Corr_Main_1|vacc2[5][1]~39\);

-- Location: LCCOMB_X17_Y9_N16
\Corr_Main_1|vacc2[5][2]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[5][2]~40_combout\ = ((\Corr_Main_1|Add11~4_combout\ $ (\Corr_Main_1|vacc1[10][2]~36_combout\ $ (!\Corr_Main_1|vacc2[5][1]~39\)))) # (GND)
-- \Corr_Main_1|vacc2[5][2]~41\ = CARRY((\Corr_Main_1|Add11~4_combout\ & ((\Corr_Main_1|vacc1[10][2]~36_combout\) # (!\Corr_Main_1|vacc2[5][1]~39\))) # (!\Corr_Main_1|Add11~4_combout\ & (\Corr_Main_1|vacc1[10][2]~36_combout\ & 
-- !\Corr_Main_1|vacc2[5][1]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add11~4_combout\,
	datab => \Corr_Main_1|vacc1[10][2]~36_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[5][1]~39\,
	combout => \Corr_Main_1|vacc2[5][2]~40_combout\,
	cout => \Corr_Main_1|vacc2[5][2]~41\);

-- Location: LCCOMB_X17_Y9_N18
\Corr_Main_1|vacc2[5][3]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[5][3]~42_combout\ = (\Corr_Main_1|vacc1[10][3]~38_combout\ & ((\Corr_Main_1|Add11~6_combout\ & (\Corr_Main_1|vacc2[5][2]~41\ & VCC)) # (!\Corr_Main_1|Add11~6_combout\ & (!\Corr_Main_1|vacc2[5][2]~41\)))) # 
-- (!\Corr_Main_1|vacc1[10][3]~38_combout\ & ((\Corr_Main_1|Add11~6_combout\ & (!\Corr_Main_1|vacc2[5][2]~41\)) # (!\Corr_Main_1|Add11~6_combout\ & ((\Corr_Main_1|vacc2[5][2]~41\) # (GND)))))
-- \Corr_Main_1|vacc2[5][3]~43\ = CARRY((\Corr_Main_1|vacc1[10][3]~38_combout\ & (!\Corr_Main_1|Add11~6_combout\ & !\Corr_Main_1|vacc2[5][2]~41\)) # (!\Corr_Main_1|vacc1[10][3]~38_combout\ & ((!\Corr_Main_1|vacc2[5][2]~41\) # 
-- (!\Corr_Main_1|Add11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[10][3]~38_combout\,
	datab => \Corr_Main_1|Add11~6_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[5][2]~41\,
	combout => \Corr_Main_1|vacc2[5][3]~42_combout\,
	cout => \Corr_Main_1|vacc2[5][3]~43\);

-- Location: LCCOMB_X17_Y9_N20
\Corr_Main_1|vacc2[5][4]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[5][4]~44_combout\ = ((\Corr_Main_1|Add11~8_combout\ $ (\Corr_Main_1|vacc1[10][4]~40_combout\ $ (!\Corr_Main_1|vacc2[5][3]~43\)))) # (GND)
-- \Corr_Main_1|vacc2[5][4]~45\ = CARRY((\Corr_Main_1|Add11~8_combout\ & ((\Corr_Main_1|vacc1[10][4]~40_combout\) # (!\Corr_Main_1|vacc2[5][3]~43\))) # (!\Corr_Main_1|Add11~8_combout\ & (\Corr_Main_1|vacc1[10][4]~40_combout\ & 
-- !\Corr_Main_1|vacc2[5][3]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add11~8_combout\,
	datab => \Corr_Main_1|vacc1[10][4]~40_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[5][3]~43\,
	combout => \Corr_Main_1|vacc2[5][4]~44_combout\,
	cout => \Corr_Main_1|vacc2[5][4]~45\);

-- Location: LCCOMB_X17_Y9_N22
\Corr_Main_1|vacc2[5][5]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[5][5]~46_combout\ = (\Corr_Main_1|vacc1[10][5]~42_combout\ & ((\Corr_Main_1|Add11~10_combout\ & (\Corr_Main_1|vacc2[5][4]~45\ & VCC)) # (!\Corr_Main_1|Add11~10_combout\ & (!\Corr_Main_1|vacc2[5][4]~45\)))) # 
-- (!\Corr_Main_1|vacc1[10][5]~42_combout\ & ((\Corr_Main_1|Add11~10_combout\ & (!\Corr_Main_1|vacc2[5][4]~45\)) # (!\Corr_Main_1|Add11~10_combout\ & ((\Corr_Main_1|vacc2[5][4]~45\) # (GND)))))
-- \Corr_Main_1|vacc2[5][5]~47\ = CARRY((\Corr_Main_1|vacc1[10][5]~42_combout\ & (!\Corr_Main_1|Add11~10_combout\ & !\Corr_Main_1|vacc2[5][4]~45\)) # (!\Corr_Main_1|vacc1[10][5]~42_combout\ & ((!\Corr_Main_1|vacc2[5][4]~45\) # 
-- (!\Corr_Main_1|Add11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[10][5]~42_combout\,
	datab => \Corr_Main_1|Add11~10_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[5][4]~45\,
	combout => \Corr_Main_1|vacc2[5][5]~46_combout\,
	cout => \Corr_Main_1|vacc2[5][5]~47\);

-- Location: LCCOMB_X17_Y9_N24
\Corr_Main_1|vacc2[5][6]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[5][6]~48_combout\ = ((\Corr_Main_1|vacc1[10][6]~44_combout\ $ (\Corr_Main_1|Add11~12_combout\ $ (!\Corr_Main_1|vacc2[5][5]~47\)))) # (GND)
-- \Corr_Main_1|vacc2[5][6]~49\ = CARRY((\Corr_Main_1|vacc1[10][6]~44_combout\ & ((\Corr_Main_1|Add11~12_combout\) # (!\Corr_Main_1|vacc2[5][5]~47\))) # (!\Corr_Main_1|vacc1[10][6]~44_combout\ & (\Corr_Main_1|Add11~12_combout\ & 
-- !\Corr_Main_1|vacc2[5][5]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[10][6]~44_combout\,
	datab => \Corr_Main_1|Add11~12_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[5][5]~47\,
	combout => \Corr_Main_1|vacc2[5][6]~48_combout\,
	cout => \Corr_Main_1|vacc2[5][6]~49\);

-- Location: LCCOMB_X17_Y9_N26
\Corr_Main_1|vacc2[5][7]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[5][7]~50_combout\ = (\Corr_Main_1|vacc1[10][7]~46_combout\ & ((\Corr_Main_1|Add11~14_combout\ & (\Corr_Main_1|vacc2[5][6]~49\ & VCC)) # (!\Corr_Main_1|Add11~14_combout\ & (!\Corr_Main_1|vacc2[5][6]~49\)))) # 
-- (!\Corr_Main_1|vacc1[10][7]~46_combout\ & ((\Corr_Main_1|Add11~14_combout\ & (!\Corr_Main_1|vacc2[5][6]~49\)) # (!\Corr_Main_1|Add11~14_combout\ & ((\Corr_Main_1|vacc2[5][6]~49\) # (GND)))))
-- \Corr_Main_1|vacc2[5][7]~51\ = CARRY((\Corr_Main_1|vacc1[10][7]~46_combout\ & (!\Corr_Main_1|Add11~14_combout\ & !\Corr_Main_1|vacc2[5][6]~49\)) # (!\Corr_Main_1|vacc1[10][7]~46_combout\ & ((!\Corr_Main_1|vacc2[5][6]~49\) # 
-- (!\Corr_Main_1|Add11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[10][7]~46_combout\,
	datab => \Corr_Main_1|Add11~14_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[5][6]~49\,
	combout => \Corr_Main_1|vacc2[5][7]~50_combout\,
	cout => \Corr_Main_1|vacc2[5][7]~51\);

-- Location: LCCOMB_X17_Y9_N28
\Corr_Main_1|vacc2[5][8]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[5][8]~52_combout\ = ((\Corr_Main_1|Add11~16_combout\ $ (\Corr_Main_1|Add10~0_combout\ $ (!\Corr_Main_1|vacc2[5][7]~51\)))) # (GND)
-- \Corr_Main_1|vacc2[5][8]~53\ = CARRY((\Corr_Main_1|Add11~16_combout\ & ((\Corr_Main_1|Add10~0_combout\) # (!\Corr_Main_1|vacc2[5][7]~51\))) # (!\Corr_Main_1|Add11~16_combout\ & (\Corr_Main_1|Add10~0_combout\ & !\Corr_Main_1|vacc2[5][7]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add11~16_combout\,
	datab => \Corr_Main_1|Add10~0_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[5][7]~51\,
	combout => \Corr_Main_1|vacc2[5][8]~52_combout\,
	cout => \Corr_Main_1|vacc2[5][8]~53\);

-- Location: LCCOMB_X17_Y9_N30
\Corr_Main_1|Add22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add22~0_combout\ = \Corr_Main_1|vacc2[5][8]~53\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc2[5][8]~53\,
	combout => \Corr_Main_1|Add22~0_combout\);

-- Location: LCCOMB_X15_Y10_N2
\Corr_Main_1|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add9~0_combout\ = (\Corr_Main_1|buff|buffer_7\(19) & (\Corr_Main_1|buff|buffer_7\(18) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(19) & (\Corr_Main_1|buff|buffer_7\(18) & VCC))
-- \Corr_Main_1|Add9~1\ = CARRY((\Corr_Main_1|buff|buffer_7\(19) & \Corr_Main_1|buff|buffer_7\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(19),
	datab => \Corr_Main_1|buff|buffer_7\(18),
	datad => VCC,
	combout => \Corr_Main_1|Add9~0_combout\,
	cout => \Corr_Main_1|Add9~1\);

-- Location: LCCOMB_X15_Y10_N6
\Corr_Main_1|Add9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add9~4_combout\ = ((\Corr_Main_1|buff|buffer_5\(19) $ (\Corr_Main_1|buff|buffer_5\(18) $ (!\Corr_Main_1|Add9~3\)))) # (GND)
-- \Corr_Main_1|Add9~5\ = CARRY((\Corr_Main_1|buff|buffer_5\(19) & ((\Corr_Main_1|buff|buffer_5\(18)) # (!\Corr_Main_1|Add9~3\))) # (!\Corr_Main_1|buff|buffer_5\(19) & (\Corr_Main_1|buff|buffer_5\(18) & !\Corr_Main_1|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(19),
	datab => \Corr_Main_1|buff|buffer_5\(18),
	datad => VCC,
	cin => \Corr_Main_1|Add9~3\,
	combout => \Corr_Main_1|Add9~4_combout\,
	cout => \Corr_Main_1|Add9~5\);

-- Location: LCCOMB_X15_Y10_N10
\Corr_Main_1|Add9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add9~8_combout\ = ((\Corr_Main_1|buff|buffer_3\(18) $ (\Corr_Main_1|buff|buffer_3\(19) $ (!\Corr_Main_1|Add9~7\)))) # (GND)
-- \Corr_Main_1|Add9~9\ = CARRY((\Corr_Main_1|buff|buffer_3\(18) & ((\Corr_Main_1|buff|buffer_3\(19)) # (!\Corr_Main_1|Add9~7\))) # (!\Corr_Main_1|buff|buffer_3\(18) & (\Corr_Main_1|buff|buffer_3\(19) & !\Corr_Main_1|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(18),
	datab => \Corr_Main_1|buff|buffer_3\(19),
	datad => VCC,
	cin => \Corr_Main_1|Add9~7\,
	combout => \Corr_Main_1|Add9~8_combout\,
	cout => \Corr_Main_1|Add9~9\);

-- Location: LCCOMB_X15_Y10_N12
\Corr_Main_1|Add9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add9~10_combout\ = (\Corr_Main_1|buff|buffer_2\(18) & ((\Corr_Main_1|buff|buffer_2\(19) & (\Corr_Main_1|Add9~9\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(19) & (!\Corr_Main_1|Add9~9\)))) # (!\Corr_Main_1|buff|buffer_2\(18) & 
-- ((\Corr_Main_1|buff|buffer_2\(19) & (!\Corr_Main_1|Add9~9\)) # (!\Corr_Main_1|buff|buffer_2\(19) & ((\Corr_Main_1|Add9~9\) # (GND)))))
-- \Corr_Main_1|Add9~11\ = CARRY((\Corr_Main_1|buff|buffer_2\(18) & (!\Corr_Main_1|buff|buffer_2\(19) & !\Corr_Main_1|Add9~9\)) # (!\Corr_Main_1|buff|buffer_2\(18) & ((!\Corr_Main_1|Add9~9\) # (!\Corr_Main_1|buff|buffer_2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(18),
	datab => \Corr_Main_1|buff|buffer_2\(19),
	datad => VCC,
	cin => \Corr_Main_1|Add9~9\,
	combout => \Corr_Main_1|Add9~10_combout\,
	cout => \Corr_Main_1|Add9~11\);

-- Location: LCCOMB_X15_Y10_N14
\Corr_Main_1|Add9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add9~12_combout\ = ((\Corr_Main_1|buff|buffer_1\(19) $ (\Corr_Main_1|buff|buffer_1\(18) $ (!\Corr_Main_1|Add9~11\)))) # (GND)
-- \Corr_Main_1|Add9~13\ = CARRY((\Corr_Main_1|buff|buffer_1\(19) & ((\Corr_Main_1|buff|buffer_1\(18)) # (!\Corr_Main_1|Add9~11\))) # (!\Corr_Main_1|buff|buffer_1\(19) & (\Corr_Main_1|buff|buffer_1\(18) & !\Corr_Main_1|Add9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(19),
	datab => \Corr_Main_1|buff|buffer_1\(18),
	datad => VCC,
	cin => \Corr_Main_1|Add9~11\,
	combout => \Corr_Main_1|Add9~12_combout\,
	cout => \Corr_Main_1|Add9~13\);

-- Location: LCCOMB_X15_Y10_N16
\Corr_Main_1|Add9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add9~14_combout\ = (\Corr_Main_1|buff|buffer_0\(18) & ((\Corr_Main_1|buff|buffer_0\(19) & (\Corr_Main_1|Add9~13\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(19) & (!\Corr_Main_1|Add9~13\)))) # (!\Corr_Main_1|buff|buffer_0\(18) & 
-- ((\Corr_Main_1|buff|buffer_0\(19) & (!\Corr_Main_1|Add9~13\)) # (!\Corr_Main_1|buff|buffer_0\(19) & ((\Corr_Main_1|Add9~13\) # (GND)))))
-- \Corr_Main_1|Add9~15\ = CARRY((\Corr_Main_1|buff|buffer_0\(18) & (!\Corr_Main_1|buff|buffer_0\(19) & !\Corr_Main_1|Add9~13\)) # (!\Corr_Main_1|buff|buffer_0\(18) & ((!\Corr_Main_1|Add9~13\) # (!\Corr_Main_1|buff|buffer_0\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(18),
	datab => \Corr_Main_1|buff|buffer_0\(19),
	datad => VCC,
	cin => \Corr_Main_1|Add9~13\,
	combout => \Corr_Main_1|Add9~14_combout\,
	cout => \Corr_Main_1|Add9~15\);

-- Location: LCCOMB_X15_Y10_N18
\Corr_Main_1|Add9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add9~16_combout\ = !\Corr_Main_1|Add9~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|Add9~15\,
	combout => \Corr_Main_1|Add9~16_combout\);

-- Location: LCCOMB_X19_Y10_N16
\Corr_Main_1|vacc1[8][1]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[8][1]~50_combout\ = (\Corr_Main_1|buff|buffer_6\(16) & ((\Corr_Main_1|buff|buffer_6\(17) & (\Corr_Main_1|vacc1[8][0]~49\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(17) & (!\Corr_Main_1|vacc1[8][0]~49\)))) # 
-- (!\Corr_Main_1|buff|buffer_6\(16) & ((\Corr_Main_1|buff|buffer_6\(17) & (!\Corr_Main_1|vacc1[8][0]~49\)) # (!\Corr_Main_1|buff|buffer_6\(17) & ((\Corr_Main_1|vacc1[8][0]~49\) # (GND)))))
-- \Corr_Main_1|vacc1[8][1]~51\ = CARRY((\Corr_Main_1|buff|buffer_6\(16) & (!\Corr_Main_1|buff|buffer_6\(17) & !\Corr_Main_1|vacc1[8][0]~49\)) # (!\Corr_Main_1|buff|buffer_6\(16) & ((!\Corr_Main_1|vacc1[8][0]~49\) # (!\Corr_Main_1|buff|buffer_6\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(16),
	datab => \Corr_Main_1|buff|buffer_6\(17),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[8][0]~49\,
	combout => \Corr_Main_1|vacc1[8][1]~50_combout\,
	cout => \Corr_Main_1|vacc1[8][1]~51\);

-- Location: LCCOMB_X19_Y10_N20
\Corr_Main_1|vacc1[8][3]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[8][3]~54_combout\ = (\Corr_Main_1|buff|buffer_4\(16) & ((\Corr_Main_1|buff|buffer_4\(17) & (\Corr_Main_1|vacc1[8][2]~53\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(17) & (!\Corr_Main_1|vacc1[8][2]~53\)))) # 
-- (!\Corr_Main_1|buff|buffer_4\(16) & ((\Corr_Main_1|buff|buffer_4\(17) & (!\Corr_Main_1|vacc1[8][2]~53\)) # (!\Corr_Main_1|buff|buffer_4\(17) & ((\Corr_Main_1|vacc1[8][2]~53\) # (GND)))))
-- \Corr_Main_1|vacc1[8][3]~55\ = CARRY((\Corr_Main_1|buff|buffer_4\(16) & (!\Corr_Main_1|buff|buffer_4\(17) & !\Corr_Main_1|vacc1[8][2]~53\)) # (!\Corr_Main_1|buff|buffer_4\(16) & ((!\Corr_Main_1|vacc1[8][2]~53\) # (!\Corr_Main_1|buff|buffer_4\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(16),
	datab => \Corr_Main_1|buff|buffer_4\(17),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[8][2]~53\,
	combout => \Corr_Main_1|vacc1[8][3]~54_combout\,
	cout => \Corr_Main_1|vacc1[8][3]~55\);

-- Location: LCCOMB_X19_Y10_N24
\Corr_Main_1|vacc1[8][5]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[8][5]~58_combout\ = (\Corr_Main_1|buff|buffer_2\(17) & ((\Corr_Main_1|buff|buffer_2\(16) & (\Corr_Main_1|vacc1[8][4]~57\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(16) & (!\Corr_Main_1|vacc1[8][4]~57\)))) # 
-- (!\Corr_Main_1|buff|buffer_2\(17) & ((\Corr_Main_1|buff|buffer_2\(16) & (!\Corr_Main_1|vacc1[8][4]~57\)) # (!\Corr_Main_1|buff|buffer_2\(16) & ((\Corr_Main_1|vacc1[8][4]~57\) # (GND)))))
-- \Corr_Main_1|vacc1[8][5]~59\ = CARRY((\Corr_Main_1|buff|buffer_2\(17) & (!\Corr_Main_1|buff|buffer_2\(16) & !\Corr_Main_1|vacc1[8][4]~57\)) # (!\Corr_Main_1|buff|buffer_2\(17) & ((!\Corr_Main_1|vacc1[8][4]~57\) # (!\Corr_Main_1|buff|buffer_2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(17),
	datab => \Corr_Main_1|buff|buffer_2\(16),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[8][4]~57\,
	combout => \Corr_Main_1|vacc1[8][5]~58_combout\,
	cout => \Corr_Main_1|vacc1[8][5]~59\);

-- Location: LCCOMB_X19_Y10_N26
\Corr_Main_1|vacc1[8][6]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[8][6]~60_combout\ = ((\Corr_Main_1|buff|buffer_1\(16) $ (\Corr_Main_1|buff|buffer_1\(17) $ (!\Corr_Main_1|vacc1[8][5]~59\)))) # (GND)
-- \Corr_Main_1|vacc1[8][6]~61\ = CARRY((\Corr_Main_1|buff|buffer_1\(16) & ((\Corr_Main_1|buff|buffer_1\(17)) # (!\Corr_Main_1|vacc1[8][5]~59\))) # (!\Corr_Main_1|buff|buffer_1\(16) & (\Corr_Main_1|buff|buffer_1\(17) & !\Corr_Main_1|vacc1[8][5]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(16),
	datab => \Corr_Main_1|buff|buffer_1\(17),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[8][5]~59\,
	combout => \Corr_Main_1|vacc1[8][6]~60_combout\,
	cout => \Corr_Main_1|vacc1[8][6]~61\);

-- Location: LCCOMB_X19_Y10_N28
\Corr_Main_1|vacc1[8][7]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[8][7]~62_combout\ = (\Corr_Main_1|buff|buffer_0\(16) & ((\Corr_Main_1|buff|buffer_0\(17) & (\Corr_Main_1|vacc1[8][6]~61\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(17) & (!\Corr_Main_1|vacc1[8][6]~61\)))) # 
-- (!\Corr_Main_1|buff|buffer_0\(16) & ((\Corr_Main_1|buff|buffer_0\(17) & (!\Corr_Main_1|vacc1[8][6]~61\)) # (!\Corr_Main_1|buff|buffer_0\(17) & ((\Corr_Main_1|vacc1[8][6]~61\) # (GND)))))
-- \Corr_Main_1|vacc1[8][7]~63\ = CARRY((\Corr_Main_1|buff|buffer_0\(16) & (!\Corr_Main_1|buff|buffer_0\(17) & !\Corr_Main_1|vacc1[8][6]~61\)) # (!\Corr_Main_1|buff|buffer_0\(16) & ((!\Corr_Main_1|vacc1[8][6]~61\) # (!\Corr_Main_1|buff|buffer_0\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(16),
	datab => \Corr_Main_1|buff|buffer_0\(17),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[8][6]~61\,
	combout => \Corr_Main_1|vacc1[8][7]~62_combout\,
	cout => \Corr_Main_1|vacc1[8][7]~63\);

-- Location: LCCOMB_X19_Y10_N30
\Corr_Main_1|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add8~0_combout\ = !\Corr_Main_1|vacc1[8][7]~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc1[8][7]~63\,
	combout => \Corr_Main_1|Add8~0_combout\);

-- Location: LCCOMB_X18_Y10_N16
\Corr_Main_1|vacc2[4][4]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[4][4]~62_combout\ = ((\Corr_Main_1|Add9~8_combout\ $ (\Corr_Main_1|vacc1[8][4]~56_combout\ $ (!\Corr_Main_1|vacc2[4][3]~61\)))) # (GND)
-- \Corr_Main_1|vacc2[4][4]~63\ = CARRY((\Corr_Main_1|Add9~8_combout\ & ((\Corr_Main_1|vacc1[8][4]~56_combout\) # (!\Corr_Main_1|vacc2[4][3]~61\))) # (!\Corr_Main_1|Add9~8_combout\ & (\Corr_Main_1|vacc1[8][4]~56_combout\ & !\Corr_Main_1|vacc2[4][3]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add9~8_combout\,
	datab => \Corr_Main_1|vacc1[8][4]~56_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[4][3]~61\,
	combout => \Corr_Main_1|vacc2[4][4]~62_combout\,
	cout => \Corr_Main_1|vacc2[4][4]~63\);

-- Location: LCCOMB_X18_Y10_N20
\Corr_Main_1|vacc2[4][6]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[4][6]~66_combout\ = ((\Corr_Main_1|vacc1[8][6]~60_combout\ $ (\Corr_Main_1|Add9~12_combout\ $ (!\Corr_Main_1|vacc2[4][5]~65\)))) # (GND)
-- \Corr_Main_1|vacc2[4][6]~67\ = CARRY((\Corr_Main_1|vacc1[8][6]~60_combout\ & ((\Corr_Main_1|Add9~12_combout\) # (!\Corr_Main_1|vacc2[4][5]~65\))) # (!\Corr_Main_1|vacc1[8][6]~60_combout\ & (\Corr_Main_1|Add9~12_combout\ & !\Corr_Main_1|vacc2[4][5]~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[8][6]~60_combout\,
	datab => \Corr_Main_1|Add9~12_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[4][5]~65\,
	combout => \Corr_Main_1|vacc2[4][6]~66_combout\,
	cout => \Corr_Main_1|vacc2[4][6]~67\);

-- Location: LCCOMB_X18_Y10_N22
\Corr_Main_1|vacc2[4][7]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[4][7]~68_combout\ = (\Corr_Main_1|Add9~14_combout\ & ((\Corr_Main_1|vacc1[8][7]~62_combout\ & (\Corr_Main_1|vacc2[4][6]~67\ & VCC)) # (!\Corr_Main_1|vacc1[8][7]~62_combout\ & (!\Corr_Main_1|vacc2[4][6]~67\)))) # 
-- (!\Corr_Main_1|Add9~14_combout\ & ((\Corr_Main_1|vacc1[8][7]~62_combout\ & (!\Corr_Main_1|vacc2[4][6]~67\)) # (!\Corr_Main_1|vacc1[8][7]~62_combout\ & ((\Corr_Main_1|vacc2[4][6]~67\) # (GND)))))
-- \Corr_Main_1|vacc2[4][7]~69\ = CARRY((\Corr_Main_1|Add9~14_combout\ & (!\Corr_Main_1|vacc1[8][7]~62_combout\ & !\Corr_Main_1|vacc2[4][6]~67\)) # (!\Corr_Main_1|Add9~14_combout\ & ((!\Corr_Main_1|vacc2[4][6]~67\) # 
-- (!\Corr_Main_1|vacc1[8][7]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add9~14_combout\,
	datab => \Corr_Main_1|vacc1[8][7]~62_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[4][6]~67\,
	combout => \Corr_Main_1|vacc2[4][7]~68_combout\,
	cout => \Corr_Main_1|vacc2[4][7]~69\);

-- Location: LCCOMB_X18_Y10_N24
\Corr_Main_1|vacc2[4][8]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[4][8]~70_combout\ = ((\Corr_Main_1|Add9~16_combout\ $ (\Corr_Main_1|Add8~0_combout\ $ (!\Corr_Main_1|vacc2[4][7]~69\)))) # (GND)
-- \Corr_Main_1|vacc2[4][8]~71\ = CARRY((\Corr_Main_1|Add9~16_combout\ & ((\Corr_Main_1|Add8~0_combout\) # (!\Corr_Main_1|vacc2[4][7]~69\))) # (!\Corr_Main_1|Add9~16_combout\ & (\Corr_Main_1|Add8~0_combout\ & !\Corr_Main_1|vacc2[4][7]~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add9~16_combout\,
	datab => \Corr_Main_1|Add8~0_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[4][7]~69\,
	combout => \Corr_Main_1|vacc2[4][8]~70_combout\,
	cout => \Corr_Main_1|vacc2[4][8]~71\);

-- Location: LCCOMB_X18_Y10_N26
\Corr_Main_1|Add21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add21~0_combout\ = \Corr_Main_1|vacc2[4][8]~71\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc2[4][8]~71\,
	combout => \Corr_Main_1|Add21~0_combout\);

-- Location: LCCOMB_X17_Y10_N0
\Corr_Main_1|vacc3[2][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[2][0]~0_combout\ = (\Corr_Main_1|vacc2[5][0]~36_combout\ & (\Corr_Main_1|vacc2[4][0]~54_combout\ $ (VCC))) # (!\Corr_Main_1|vacc2[5][0]~36_combout\ & (\Corr_Main_1|vacc2[4][0]~54_combout\ & VCC))
-- \Corr_Main_1|vacc3[2][0]~1\ = CARRY((\Corr_Main_1|vacc2[5][0]~36_combout\ & \Corr_Main_1|vacc2[4][0]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[5][0]~36_combout\,
	datab => \Corr_Main_1|vacc2[4][0]~54_combout\,
	datad => VCC,
	combout => \Corr_Main_1|vacc3[2][0]~0_combout\,
	cout => \Corr_Main_1|vacc3[2][0]~1\);

-- Location: LCCOMB_X17_Y10_N6
\Corr_Main_1|vacc3[2][3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[2][3]~6_combout\ = (\Corr_Main_1|vacc2[5][3]~42_combout\ & ((\Corr_Main_1|vacc2[4][3]~60_combout\ & (\Corr_Main_1|vacc3[2][2]~5\ & VCC)) # (!\Corr_Main_1|vacc2[4][3]~60_combout\ & (!\Corr_Main_1|vacc3[2][2]~5\)))) # 
-- (!\Corr_Main_1|vacc2[5][3]~42_combout\ & ((\Corr_Main_1|vacc2[4][3]~60_combout\ & (!\Corr_Main_1|vacc3[2][2]~5\)) # (!\Corr_Main_1|vacc2[4][3]~60_combout\ & ((\Corr_Main_1|vacc3[2][2]~5\) # (GND)))))
-- \Corr_Main_1|vacc3[2][3]~7\ = CARRY((\Corr_Main_1|vacc2[5][3]~42_combout\ & (!\Corr_Main_1|vacc2[4][3]~60_combout\ & !\Corr_Main_1|vacc3[2][2]~5\)) # (!\Corr_Main_1|vacc2[5][3]~42_combout\ & ((!\Corr_Main_1|vacc3[2][2]~5\) # 
-- (!\Corr_Main_1|vacc2[4][3]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[5][3]~42_combout\,
	datab => \Corr_Main_1|vacc2[4][3]~60_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[2][2]~5\,
	combout => \Corr_Main_1|vacc3[2][3]~6_combout\,
	cout => \Corr_Main_1|vacc3[2][3]~7\);

-- Location: LCCOMB_X17_Y10_N8
\Corr_Main_1|vacc3[2][4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[2][4]~8_combout\ = ((\Corr_Main_1|vacc2[4][4]~62_combout\ $ (\Corr_Main_1|vacc2[5][4]~44_combout\ $ (!\Corr_Main_1|vacc3[2][3]~7\)))) # (GND)
-- \Corr_Main_1|vacc3[2][4]~9\ = CARRY((\Corr_Main_1|vacc2[4][4]~62_combout\ & ((\Corr_Main_1|vacc2[5][4]~44_combout\) # (!\Corr_Main_1|vacc3[2][3]~7\))) # (!\Corr_Main_1|vacc2[4][4]~62_combout\ & (\Corr_Main_1|vacc2[5][4]~44_combout\ & 
-- !\Corr_Main_1|vacc3[2][3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[4][4]~62_combout\,
	datab => \Corr_Main_1|vacc2[5][4]~44_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[2][3]~7\,
	combout => \Corr_Main_1|vacc3[2][4]~8_combout\,
	cout => \Corr_Main_1|vacc3[2][4]~9\);

-- Location: LCCOMB_X17_Y10_N10
\Corr_Main_1|vacc3[2][5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[2][5]~10_combout\ = (\Corr_Main_1|vacc2[5][5]~46_combout\ & ((\Corr_Main_1|vacc2[4][5]~64_combout\ & (\Corr_Main_1|vacc3[2][4]~9\ & VCC)) # (!\Corr_Main_1|vacc2[4][5]~64_combout\ & (!\Corr_Main_1|vacc3[2][4]~9\)))) # 
-- (!\Corr_Main_1|vacc2[5][5]~46_combout\ & ((\Corr_Main_1|vacc2[4][5]~64_combout\ & (!\Corr_Main_1|vacc3[2][4]~9\)) # (!\Corr_Main_1|vacc2[4][5]~64_combout\ & ((\Corr_Main_1|vacc3[2][4]~9\) # (GND)))))
-- \Corr_Main_1|vacc3[2][5]~11\ = CARRY((\Corr_Main_1|vacc2[5][5]~46_combout\ & (!\Corr_Main_1|vacc2[4][5]~64_combout\ & !\Corr_Main_1|vacc3[2][4]~9\)) # (!\Corr_Main_1|vacc2[5][5]~46_combout\ & ((!\Corr_Main_1|vacc3[2][4]~9\) # 
-- (!\Corr_Main_1|vacc2[4][5]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[5][5]~46_combout\,
	datab => \Corr_Main_1|vacc2[4][5]~64_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[2][4]~9\,
	combout => \Corr_Main_1|vacc3[2][5]~10_combout\,
	cout => \Corr_Main_1|vacc3[2][5]~11\);

-- Location: LCCOMB_X17_Y10_N12
\Corr_Main_1|vacc3[2][6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[2][6]~12_combout\ = ((\Corr_Main_1|vacc2[5][6]~48_combout\ $ (\Corr_Main_1|vacc2[4][6]~66_combout\ $ (!\Corr_Main_1|vacc3[2][5]~11\)))) # (GND)
-- \Corr_Main_1|vacc3[2][6]~13\ = CARRY((\Corr_Main_1|vacc2[5][6]~48_combout\ & ((\Corr_Main_1|vacc2[4][6]~66_combout\) # (!\Corr_Main_1|vacc3[2][5]~11\))) # (!\Corr_Main_1|vacc2[5][6]~48_combout\ & (\Corr_Main_1|vacc2[4][6]~66_combout\ & 
-- !\Corr_Main_1|vacc3[2][5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[5][6]~48_combout\,
	datab => \Corr_Main_1|vacc2[4][6]~66_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[2][5]~11\,
	combout => \Corr_Main_1|vacc3[2][6]~12_combout\,
	cout => \Corr_Main_1|vacc3[2][6]~13\);

-- Location: LCCOMB_X17_Y10_N14
\Corr_Main_1|vacc3[2][7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[2][7]~14_combout\ = (\Corr_Main_1|vacc2[5][7]~50_combout\ & ((\Corr_Main_1|vacc2[4][7]~68_combout\ & (\Corr_Main_1|vacc3[2][6]~13\ & VCC)) # (!\Corr_Main_1|vacc2[4][7]~68_combout\ & (!\Corr_Main_1|vacc3[2][6]~13\)))) # 
-- (!\Corr_Main_1|vacc2[5][7]~50_combout\ & ((\Corr_Main_1|vacc2[4][7]~68_combout\ & (!\Corr_Main_1|vacc3[2][6]~13\)) # (!\Corr_Main_1|vacc2[4][7]~68_combout\ & ((\Corr_Main_1|vacc3[2][6]~13\) # (GND)))))
-- \Corr_Main_1|vacc3[2][7]~15\ = CARRY((\Corr_Main_1|vacc2[5][7]~50_combout\ & (!\Corr_Main_1|vacc2[4][7]~68_combout\ & !\Corr_Main_1|vacc3[2][6]~13\)) # (!\Corr_Main_1|vacc2[5][7]~50_combout\ & ((!\Corr_Main_1|vacc3[2][6]~13\) # 
-- (!\Corr_Main_1|vacc2[4][7]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[5][7]~50_combout\,
	datab => \Corr_Main_1|vacc2[4][7]~68_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[2][6]~13\,
	combout => \Corr_Main_1|vacc3[2][7]~14_combout\,
	cout => \Corr_Main_1|vacc3[2][7]~15\);

-- Location: LCCOMB_X17_Y10_N16
\Corr_Main_1|vacc3[2][8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[2][8]~16_combout\ = ((\Corr_Main_1|vacc2[4][8]~70_combout\ $ (\Corr_Main_1|vacc2[5][8]~52_combout\ $ (!\Corr_Main_1|vacc3[2][7]~15\)))) # (GND)
-- \Corr_Main_1|vacc3[2][8]~17\ = CARRY((\Corr_Main_1|vacc2[4][8]~70_combout\ & ((\Corr_Main_1|vacc2[5][8]~52_combout\) # (!\Corr_Main_1|vacc3[2][7]~15\))) # (!\Corr_Main_1|vacc2[4][8]~70_combout\ & (\Corr_Main_1|vacc2[5][8]~52_combout\ & 
-- !\Corr_Main_1|vacc3[2][7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[4][8]~70_combout\,
	datab => \Corr_Main_1|vacc2[5][8]~52_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[2][7]~15\,
	combout => \Corr_Main_1|vacc3[2][8]~16_combout\,
	cout => \Corr_Main_1|vacc3[2][8]~17\);

-- Location: LCCOMB_X17_Y10_N18
\Corr_Main_1|vacc3[2][9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[2][9]~18_combout\ = (\Corr_Main_1|Add21~0_combout\ & ((\Corr_Main_1|Add22~0_combout\ & (\Corr_Main_1|vacc3[2][8]~17\ & VCC)) # (!\Corr_Main_1|Add22~0_combout\ & (!\Corr_Main_1|vacc3[2][8]~17\)))) # (!\Corr_Main_1|Add21~0_combout\ & 
-- ((\Corr_Main_1|Add22~0_combout\ & (!\Corr_Main_1|vacc3[2][8]~17\)) # (!\Corr_Main_1|Add22~0_combout\ & ((\Corr_Main_1|vacc3[2][8]~17\) # (GND)))))
-- \Corr_Main_1|vacc3[2][9]~19\ = CARRY((\Corr_Main_1|Add21~0_combout\ & (!\Corr_Main_1|Add22~0_combout\ & !\Corr_Main_1|vacc3[2][8]~17\)) # (!\Corr_Main_1|Add21~0_combout\ & ((!\Corr_Main_1|vacc3[2][8]~17\) # (!\Corr_Main_1|Add22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add21~0_combout\,
	datab => \Corr_Main_1|Add22~0_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[2][8]~17\,
	combout => \Corr_Main_1|vacc3[2][9]~18_combout\,
	cout => \Corr_Main_1|vacc3[2][9]~19\);

-- Location: LCCOMB_X17_Y10_N20
\Corr_Main_1|Add27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add27~0_combout\ = !\Corr_Main_1|vacc3[2][9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc3[2][9]~19\,
	combout => \Corr_Main_1|Add27~0_combout\);

-- Location: LCCOMB_X17_Y7_N8
\Corr_Main_1|vacc4[1][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[1][0]~0_combout\ = (\Corr_Main_1|vacc3[2][0]~0_combout\ & (\Corr_Main_1|Add28~0_combout\ $ (VCC))) # (!\Corr_Main_1|vacc3[2][0]~0_combout\ & (\Corr_Main_1|Add28~0_combout\ & VCC))
-- \Corr_Main_1|vacc4[1][0]~1\ = CARRY((\Corr_Main_1|vacc3[2][0]~0_combout\ & \Corr_Main_1|Add28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc3[2][0]~0_combout\,
	datab => \Corr_Main_1|Add28~0_combout\,
	datad => VCC,
	combout => \Corr_Main_1|vacc4[1][0]~0_combout\,
	cout => \Corr_Main_1|vacc4[1][0]~1\);

-- Location: LCCOMB_X17_Y7_N10
\Corr_Main_1|vacc4[1][1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[1][1]~2_combout\ = (\Corr_Main_1|Add28~2_combout\ & ((\Corr_Main_1|vacc3[2][1]~2_combout\ & (\Corr_Main_1|vacc4[1][0]~1\ & VCC)) # (!\Corr_Main_1|vacc3[2][1]~2_combout\ & (!\Corr_Main_1|vacc4[1][0]~1\)))) # 
-- (!\Corr_Main_1|Add28~2_combout\ & ((\Corr_Main_1|vacc3[2][1]~2_combout\ & (!\Corr_Main_1|vacc4[1][0]~1\)) # (!\Corr_Main_1|vacc3[2][1]~2_combout\ & ((\Corr_Main_1|vacc4[1][0]~1\) # (GND)))))
-- \Corr_Main_1|vacc4[1][1]~3\ = CARRY((\Corr_Main_1|Add28~2_combout\ & (!\Corr_Main_1|vacc3[2][1]~2_combout\ & !\Corr_Main_1|vacc4[1][0]~1\)) # (!\Corr_Main_1|Add28~2_combout\ & ((!\Corr_Main_1|vacc4[1][0]~1\) # (!\Corr_Main_1|vacc3[2][1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add28~2_combout\,
	datab => \Corr_Main_1|vacc3[2][1]~2_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[1][0]~1\,
	combout => \Corr_Main_1|vacc4[1][1]~2_combout\,
	cout => \Corr_Main_1|vacc4[1][1]~3\);

-- Location: LCCOMB_X17_Y7_N14
\Corr_Main_1|vacc4[1][3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[1][3]~6_combout\ = (\Corr_Main_1|vacc3[2][3]~6_combout\ & ((\Corr_Main_1|Add28~6_combout\ & (\Corr_Main_1|vacc4[1][2]~5\ & VCC)) # (!\Corr_Main_1|Add28~6_combout\ & (!\Corr_Main_1|vacc4[1][2]~5\)))) # 
-- (!\Corr_Main_1|vacc3[2][3]~6_combout\ & ((\Corr_Main_1|Add28~6_combout\ & (!\Corr_Main_1|vacc4[1][2]~5\)) # (!\Corr_Main_1|Add28~6_combout\ & ((\Corr_Main_1|vacc4[1][2]~5\) # (GND)))))
-- \Corr_Main_1|vacc4[1][3]~7\ = CARRY((\Corr_Main_1|vacc3[2][3]~6_combout\ & (!\Corr_Main_1|Add28~6_combout\ & !\Corr_Main_1|vacc4[1][2]~5\)) # (!\Corr_Main_1|vacc3[2][3]~6_combout\ & ((!\Corr_Main_1|vacc4[1][2]~5\) # (!\Corr_Main_1|Add28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc3[2][3]~6_combout\,
	datab => \Corr_Main_1|Add28~6_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[1][2]~5\,
	combout => \Corr_Main_1|vacc4[1][3]~6_combout\,
	cout => \Corr_Main_1|vacc4[1][3]~7\);

-- Location: LCCOMB_X17_Y7_N16
\Corr_Main_1|vacc4[1][4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[1][4]~8_combout\ = ((\Corr_Main_1|vacc3[2][4]~8_combout\ $ (\Corr_Main_1|Add28~8_combout\ $ (!\Corr_Main_1|vacc4[1][3]~7\)))) # (GND)
-- \Corr_Main_1|vacc4[1][4]~9\ = CARRY((\Corr_Main_1|vacc3[2][4]~8_combout\ & ((\Corr_Main_1|Add28~8_combout\) # (!\Corr_Main_1|vacc4[1][3]~7\))) # (!\Corr_Main_1|vacc3[2][4]~8_combout\ & (\Corr_Main_1|Add28~8_combout\ & !\Corr_Main_1|vacc4[1][3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc3[2][4]~8_combout\,
	datab => \Corr_Main_1|Add28~8_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[1][3]~7\,
	combout => \Corr_Main_1|vacc4[1][4]~8_combout\,
	cout => \Corr_Main_1|vacc4[1][4]~9\);

-- Location: LCCOMB_X17_Y7_N18
\Corr_Main_1|vacc4[1][5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[1][5]~10_combout\ = (\Corr_Main_1|vacc3[2][5]~10_combout\ & ((\Corr_Main_1|Add28~10_combout\ & (\Corr_Main_1|vacc4[1][4]~9\ & VCC)) # (!\Corr_Main_1|Add28~10_combout\ & (!\Corr_Main_1|vacc4[1][4]~9\)))) # 
-- (!\Corr_Main_1|vacc3[2][5]~10_combout\ & ((\Corr_Main_1|Add28~10_combout\ & (!\Corr_Main_1|vacc4[1][4]~9\)) # (!\Corr_Main_1|Add28~10_combout\ & ((\Corr_Main_1|vacc4[1][4]~9\) # (GND)))))
-- \Corr_Main_1|vacc4[1][5]~11\ = CARRY((\Corr_Main_1|vacc3[2][5]~10_combout\ & (!\Corr_Main_1|Add28~10_combout\ & !\Corr_Main_1|vacc4[1][4]~9\)) # (!\Corr_Main_1|vacc3[2][5]~10_combout\ & ((!\Corr_Main_1|vacc4[1][4]~9\) # 
-- (!\Corr_Main_1|Add28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc3[2][5]~10_combout\,
	datab => \Corr_Main_1|Add28~10_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[1][4]~9\,
	combout => \Corr_Main_1|vacc4[1][5]~10_combout\,
	cout => \Corr_Main_1|vacc4[1][5]~11\);

-- Location: LCCOMB_X17_Y7_N20
\Corr_Main_1|vacc4[1][6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[1][6]~12_combout\ = ((\Corr_Main_1|Add28~12_combout\ $ (\Corr_Main_1|vacc3[2][6]~12_combout\ $ (!\Corr_Main_1|vacc4[1][5]~11\)))) # (GND)
-- \Corr_Main_1|vacc4[1][6]~13\ = CARRY((\Corr_Main_1|Add28~12_combout\ & ((\Corr_Main_1|vacc3[2][6]~12_combout\) # (!\Corr_Main_1|vacc4[1][5]~11\))) # (!\Corr_Main_1|Add28~12_combout\ & (\Corr_Main_1|vacc3[2][6]~12_combout\ & 
-- !\Corr_Main_1|vacc4[1][5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add28~12_combout\,
	datab => \Corr_Main_1|vacc3[2][6]~12_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[1][5]~11\,
	combout => \Corr_Main_1|vacc4[1][6]~12_combout\,
	cout => \Corr_Main_1|vacc4[1][6]~13\);

-- Location: LCCOMB_X17_Y7_N22
\Corr_Main_1|vacc4[1][7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[1][7]~14_combout\ = (\Corr_Main_1|vacc3[2][7]~14_combout\ & ((\Corr_Main_1|Add28~14_combout\ & (\Corr_Main_1|vacc4[1][6]~13\ & VCC)) # (!\Corr_Main_1|Add28~14_combout\ & (!\Corr_Main_1|vacc4[1][6]~13\)))) # 
-- (!\Corr_Main_1|vacc3[2][7]~14_combout\ & ((\Corr_Main_1|Add28~14_combout\ & (!\Corr_Main_1|vacc4[1][6]~13\)) # (!\Corr_Main_1|Add28~14_combout\ & ((\Corr_Main_1|vacc4[1][6]~13\) # (GND)))))
-- \Corr_Main_1|vacc4[1][7]~15\ = CARRY((\Corr_Main_1|vacc3[2][7]~14_combout\ & (!\Corr_Main_1|Add28~14_combout\ & !\Corr_Main_1|vacc4[1][6]~13\)) # (!\Corr_Main_1|vacc3[2][7]~14_combout\ & ((!\Corr_Main_1|vacc4[1][6]~13\) # 
-- (!\Corr_Main_1|Add28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc3[2][7]~14_combout\,
	datab => \Corr_Main_1|Add28~14_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[1][6]~13\,
	combout => \Corr_Main_1|vacc4[1][7]~14_combout\,
	cout => \Corr_Main_1|vacc4[1][7]~15\);

-- Location: LCCOMB_X17_Y7_N24
\Corr_Main_1|vacc4[1][8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[1][8]~16_combout\ = ((\Corr_Main_1|Add28~16_combout\ $ (\Corr_Main_1|vacc3[2][8]~16_combout\ $ (!\Corr_Main_1|vacc4[1][7]~15\)))) # (GND)
-- \Corr_Main_1|vacc4[1][8]~17\ = CARRY((\Corr_Main_1|Add28~16_combout\ & ((\Corr_Main_1|vacc3[2][8]~16_combout\) # (!\Corr_Main_1|vacc4[1][7]~15\))) # (!\Corr_Main_1|Add28~16_combout\ & (\Corr_Main_1|vacc3[2][8]~16_combout\ & 
-- !\Corr_Main_1|vacc4[1][7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add28~16_combout\,
	datab => \Corr_Main_1|vacc3[2][8]~16_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[1][7]~15\,
	combout => \Corr_Main_1|vacc4[1][8]~16_combout\,
	cout => \Corr_Main_1|vacc4[1][8]~17\);

-- Location: LCCOMB_X17_Y7_N26
\Corr_Main_1|vacc4[1][9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[1][9]~18_combout\ = (\Corr_Main_1|Add28~18_combout\ & ((\Corr_Main_1|vacc3[2][9]~18_combout\ & (\Corr_Main_1|vacc4[1][8]~17\ & VCC)) # (!\Corr_Main_1|vacc3[2][9]~18_combout\ & (!\Corr_Main_1|vacc4[1][8]~17\)))) # 
-- (!\Corr_Main_1|Add28~18_combout\ & ((\Corr_Main_1|vacc3[2][9]~18_combout\ & (!\Corr_Main_1|vacc4[1][8]~17\)) # (!\Corr_Main_1|vacc3[2][9]~18_combout\ & ((\Corr_Main_1|vacc4[1][8]~17\) # (GND)))))
-- \Corr_Main_1|vacc4[1][9]~19\ = CARRY((\Corr_Main_1|Add28~18_combout\ & (!\Corr_Main_1|vacc3[2][9]~18_combout\ & !\Corr_Main_1|vacc4[1][8]~17\)) # (!\Corr_Main_1|Add28~18_combout\ & ((!\Corr_Main_1|vacc4[1][8]~17\) # 
-- (!\Corr_Main_1|vacc3[2][9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add28~18_combout\,
	datab => \Corr_Main_1|vacc3[2][9]~18_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[1][8]~17\,
	combout => \Corr_Main_1|vacc4[1][9]~18_combout\,
	cout => \Corr_Main_1|vacc4[1][9]~19\);

-- Location: LCCOMB_X17_Y7_N28
\Corr_Main_1|vacc4[1][10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[1][10]~20_combout\ = ((\Corr_Main_1|Add28~20_combout\ $ (\Corr_Main_1|Add27~0_combout\ $ (!\Corr_Main_1|vacc4[1][9]~19\)))) # (GND)
-- \Corr_Main_1|vacc4[1][10]~21\ = CARRY((\Corr_Main_1|Add28~20_combout\ & ((\Corr_Main_1|Add27~0_combout\) # (!\Corr_Main_1|vacc4[1][9]~19\))) # (!\Corr_Main_1|Add28~20_combout\ & (\Corr_Main_1|Add27~0_combout\ & !\Corr_Main_1|vacc4[1][9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add28~20_combout\,
	datab => \Corr_Main_1|Add27~0_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[1][9]~19\,
	combout => \Corr_Main_1|vacc4[1][10]~20_combout\,
	cout => \Corr_Main_1|vacc4[1][10]~21\);

-- Location: LCCOMB_X17_Y7_N30
\Corr_Main_1|Add30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add30~0_combout\ = \Corr_Main_1|vacc4[1][10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc4[1][10]~21\,
	combout => \Corr_Main_1|Add30~0_combout\);

-- Location: LCCOMB_X18_Y8_N8
\Corr_Main_1|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add7~0_combout\ = (\Corr_Main_1|buff|buffer_7\(15) & (\Corr_Main_1|buff|buffer_7\(14) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(15) & (\Corr_Main_1|buff|buffer_7\(14) & VCC))
-- \Corr_Main_1|Add7~1\ = CARRY((\Corr_Main_1|buff|buffer_7\(15) & \Corr_Main_1|buff|buffer_7\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(15),
	datab => \Corr_Main_1|buff|buffer_7\(14),
	datad => VCC,
	combout => \Corr_Main_1|Add7~0_combout\,
	cout => \Corr_Main_1|Add7~1\);

-- Location: LCCOMB_X18_Y8_N10
\Corr_Main_1|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add7~2_combout\ = (\Corr_Main_1|buff|buffer_6\(14) & ((\Corr_Main_1|buff|buffer_6\(15) & (\Corr_Main_1|Add7~1\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(15) & (!\Corr_Main_1|Add7~1\)))) # (!\Corr_Main_1|buff|buffer_6\(14) & 
-- ((\Corr_Main_1|buff|buffer_6\(15) & (!\Corr_Main_1|Add7~1\)) # (!\Corr_Main_1|buff|buffer_6\(15) & ((\Corr_Main_1|Add7~1\) # (GND)))))
-- \Corr_Main_1|Add7~3\ = CARRY((\Corr_Main_1|buff|buffer_6\(14) & (!\Corr_Main_1|buff|buffer_6\(15) & !\Corr_Main_1|Add7~1\)) # (!\Corr_Main_1|buff|buffer_6\(14) & ((!\Corr_Main_1|Add7~1\) # (!\Corr_Main_1|buff|buffer_6\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(14),
	datab => \Corr_Main_1|buff|buffer_6\(15),
	datad => VCC,
	cin => \Corr_Main_1|Add7~1\,
	combout => \Corr_Main_1|Add7~2_combout\,
	cout => \Corr_Main_1|Add7~3\);

-- Location: LCCOMB_X18_Y8_N14
\Corr_Main_1|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add7~6_combout\ = (\Corr_Main_1|buff|buffer_4\(15) & ((\Corr_Main_1|buff|buffer_4\(14) & (\Corr_Main_1|Add7~5\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(14) & (!\Corr_Main_1|Add7~5\)))) # (!\Corr_Main_1|buff|buffer_4\(15) & 
-- ((\Corr_Main_1|buff|buffer_4\(14) & (!\Corr_Main_1|Add7~5\)) # (!\Corr_Main_1|buff|buffer_4\(14) & ((\Corr_Main_1|Add7~5\) # (GND)))))
-- \Corr_Main_1|Add7~7\ = CARRY((\Corr_Main_1|buff|buffer_4\(15) & (!\Corr_Main_1|buff|buffer_4\(14) & !\Corr_Main_1|Add7~5\)) # (!\Corr_Main_1|buff|buffer_4\(15) & ((!\Corr_Main_1|Add7~5\) # (!\Corr_Main_1|buff|buffer_4\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(15),
	datab => \Corr_Main_1|buff|buffer_4\(14),
	datad => VCC,
	cin => \Corr_Main_1|Add7~5\,
	combout => \Corr_Main_1|Add7~6_combout\,
	cout => \Corr_Main_1|Add7~7\);

-- Location: LCCOMB_X18_Y8_N20
\Corr_Main_1|Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add7~12_combout\ = ((\Corr_Main_1|buff|buffer_1\(14) $ (\Corr_Main_1|buff|buffer_1\(15) $ (!\Corr_Main_1|Add7~11\)))) # (GND)
-- \Corr_Main_1|Add7~13\ = CARRY((\Corr_Main_1|buff|buffer_1\(14) & ((\Corr_Main_1|buff|buffer_1\(15)) # (!\Corr_Main_1|Add7~11\))) # (!\Corr_Main_1|buff|buffer_1\(14) & (\Corr_Main_1|buff|buffer_1\(15) & !\Corr_Main_1|Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(14),
	datab => \Corr_Main_1|buff|buffer_1\(15),
	datad => VCC,
	cin => \Corr_Main_1|Add7~11\,
	combout => \Corr_Main_1|Add7~12_combout\,
	cout => \Corr_Main_1|Add7~13\);

-- Location: LCCOMB_X18_Y8_N22
\Corr_Main_1|Add7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add7~14_combout\ = (\Corr_Main_1|buff|buffer_0\(15) & ((\Corr_Main_1|buff|buffer_0\(14) & (\Corr_Main_1|Add7~13\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(14) & (!\Corr_Main_1|Add7~13\)))) # (!\Corr_Main_1|buff|buffer_0\(15) & 
-- ((\Corr_Main_1|buff|buffer_0\(14) & (!\Corr_Main_1|Add7~13\)) # (!\Corr_Main_1|buff|buffer_0\(14) & ((\Corr_Main_1|Add7~13\) # (GND)))))
-- \Corr_Main_1|Add7~15\ = CARRY((\Corr_Main_1|buff|buffer_0\(15) & (!\Corr_Main_1|buff|buffer_0\(14) & !\Corr_Main_1|Add7~13\)) # (!\Corr_Main_1|buff|buffer_0\(15) & ((!\Corr_Main_1|Add7~13\) # (!\Corr_Main_1|buff|buffer_0\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(15),
	datab => \Corr_Main_1|buff|buffer_0\(14),
	datad => VCC,
	cin => \Corr_Main_1|Add7~13\,
	combout => \Corr_Main_1|Add7~14_combout\,
	cout => \Corr_Main_1|Add7~15\);

-- Location: LCCOMB_X18_Y9_N6
\Corr_Main_1|vacc1[6][2]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[6][2]~68_combout\ = ((\Corr_Main_1|buff|buffer_5\(13) $ (\Corr_Main_1|buff|buffer_5\(12) $ (!\Corr_Main_1|vacc1[6][1]~67\)))) # (GND)
-- \Corr_Main_1|vacc1[6][2]~69\ = CARRY((\Corr_Main_1|buff|buffer_5\(13) & ((\Corr_Main_1|buff|buffer_5\(12)) # (!\Corr_Main_1|vacc1[6][1]~67\))) # (!\Corr_Main_1|buff|buffer_5\(13) & (\Corr_Main_1|buff|buffer_5\(12) & !\Corr_Main_1|vacc1[6][1]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(13),
	datab => \Corr_Main_1|buff|buffer_5\(12),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[6][1]~67\,
	combout => \Corr_Main_1|vacc1[6][2]~68_combout\,
	cout => \Corr_Main_1|vacc1[6][2]~69\);

-- Location: LCCOMB_X18_Y9_N10
\Corr_Main_1|vacc1[6][4]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[6][4]~72_combout\ = ((\Corr_Main_1|buff|buffer_3\(13) $ (\Corr_Main_1|buff|buffer_3\(12) $ (!\Corr_Main_1|vacc1[6][3]~71\)))) # (GND)
-- \Corr_Main_1|vacc1[6][4]~73\ = CARRY((\Corr_Main_1|buff|buffer_3\(13) & ((\Corr_Main_1|buff|buffer_3\(12)) # (!\Corr_Main_1|vacc1[6][3]~71\))) # (!\Corr_Main_1|buff|buffer_3\(13) & (\Corr_Main_1|buff|buffer_3\(12) & !\Corr_Main_1|vacc1[6][3]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(13),
	datab => \Corr_Main_1|buff|buffer_3\(12),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[6][3]~71\,
	combout => \Corr_Main_1|vacc1[6][4]~72_combout\,
	cout => \Corr_Main_1|vacc1[6][4]~73\);

-- Location: LCCOMB_X18_Y9_N12
\Corr_Main_1|vacc1[6][5]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[6][5]~74_combout\ = (\Corr_Main_1|buff|buffer_2\(13) & ((\Corr_Main_1|buff|buffer_2\(12) & (\Corr_Main_1|vacc1[6][4]~73\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(12) & (!\Corr_Main_1|vacc1[6][4]~73\)))) # 
-- (!\Corr_Main_1|buff|buffer_2\(13) & ((\Corr_Main_1|buff|buffer_2\(12) & (!\Corr_Main_1|vacc1[6][4]~73\)) # (!\Corr_Main_1|buff|buffer_2\(12) & ((\Corr_Main_1|vacc1[6][4]~73\) # (GND)))))
-- \Corr_Main_1|vacc1[6][5]~75\ = CARRY((\Corr_Main_1|buff|buffer_2\(13) & (!\Corr_Main_1|buff|buffer_2\(12) & !\Corr_Main_1|vacc1[6][4]~73\)) # (!\Corr_Main_1|buff|buffer_2\(13) & ((!\Corr_Main_1|vacc1[6][4]~73\) # (!\Corr_Main_1|buff|buffer_2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(13),
	datab => \Corr_Main_1|buff|buffer_2\(12),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[6][4]~73\,
	combout => \Corr_Main_1|vacc1[6][5]~74_combout\,
	cout => \Corr_Main_1|vacc1[6][5]~75\);

-- Location: LCCOMB_X18_Y9_N16
\Corr_Main_1|vacc1[6][7]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[6][7]~78_combout\ = (\Corr_Main_1|buff|buffer_0\(12) & ((\Corr_Main_1|buff|buffer_0\(13) & (\Corr_Main_1|vacc1[6][6]~77\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(13) & (!\Corr_Main_1|vacc1[6][6]~77\)))) # 
-- (!\Corr_Main_1|buff|buffer_0\(12) & ((\Corr_Main_1|buff|buffer_0\(13) & (!\Corr_Main_1|vacc1[6][6]~77\)) # (!\Corr_Main_1|buff|buffer_0\(13) & ((\Corr_Main_1|vacc1[6][6]~77\) # (GND)))))
-- \Corr_Main_1|vacc1[6][7]~79\ = CARRY((\Corr_Main_1|buff|buffer_0\(12) & (!\Corr_Main_1|buff|buffer_0\(13) & !\Corr_Main_1|vacc1[6][6]~77\)) # (!\Corr_Main_1|buff|buffer_0\(12) & ((!\Corr_Main_1|vacc1[6][6]~77\) # (!\Corr_Main_1|buff|buffer_0\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(12),
	datab => \Corr_Main_1|buff|buffer_0\(13),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[6][6]~77\,
	combout => \Corr_Main_1|vacc1[6][7]~78_combout\,
	cout => \Corr_Main_1|vacc1[6][7]~79\);

-- Location: LCCOMB_X18_Y9_N18
\Corr_Main_1|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add6~0_combout\ = !\Corr_Main_1|vacc1[6][7]~79\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc1[6][7]~79\,
	combout => \Corr_Main_1|Add6~0_combout\);

-- Location: LCCOMB_X19_Y8_N14
\Corr_Main_1|vacc2[3][1]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[3][1]~74_combout\ = (\Corr_Main_1|Add7~2_combout\ & ((\Corr_Main_1|vacc1[6][1]~66_combout\ & (\Corr_Main_1|vacc2[3][0]~73\ & VCC)) # (!\Corr_Main_1|vacc1[6][1]~66_combout\ & (!\Corr_Main_1|vacc2[3][0]~73\)))) # 
-- (!\Corr_Main_1|Add7~2_combout\ & ((\Corr_Main_1|vacc1[6][1]~66_combout\ & (!\Corr_Main_1|vacc2[3][0]~73\)) # (!\Corr_Main_1|vacc1[6][1]~66_combout\ & ((\Corr_Main_1|vacc2[3][0]~73\) # (GND)))))
-- \Corr_Main_1|vacc2[3][1]~75\ = CARRY((\Corr_Main_1|Add7~2_combout\ & (!\Corr_Main_1|vacc1[6][1]~66_combout\ & !\Corr_Main_1|vacc2[3][0]~73\)) # (!\Corr_Main_1|Add7~2_combout\ & ((!\Corr_Main_1|vacc2[3][0]~73\) # (!\Corr_Main_1|vacc1[6][1]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add7~2_combout\,
	datab => \Corr_Main_1|vacc1[6][1]~66_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[3][0]~73\,
	combout => \Corr_Main_1|vacc2[3][1]~74_combout\,
	cout => \Corr_Main_1|vacc2[3][1]~75\);

-- Location: LCCOMB_X19_Y8_N16
\Corr_Main_1|vacc2[3][2]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[3][2]~76_combout\ = ((\Corr_Main_1|vacc1[6][2]~68_combout\ $ (\Corr_Main_1|Add7~4_combout\ $ (!\Corr_Main_1|vacc2[3][1]~75\)))) # (GND)
-- \Corr_Main_1|vacc2[3][2]~77\ = CARRY((\Corr_Main_1|vacc1[6][2]~68_combout\ & ((\Corr_Main_1|Add7~4_combout\) # (!\Corr_Main_1|vacc2[3][1]~75\))) # (!\Corr_Main_1|vacc1[6][2]~68_combout\ & (\Corr_Main_1|Add7~4_combout\ & !\Corr_Main_1|vacc2[3][1]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[6][2]~68_combout\,
	datab => \Corr_Main_1|Add7~4_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[3][1]~75\,
	combout => \Corr_Main_1|vacc2[3][2]~76_combout\,
	cout => \Corr_Main_1|vacc2[3][2]~77\);

-- Location: LCCOMB_X19_Y8_N20
\Corr_Main_1|vacc2[3][4]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[3][4]~80_combout\ = ((\Corr_Main_1|vacc1[6][4]~72_combout\ $ (\Corr_Main_1|Add7~8_combout\ $ (!\Corr_Main_1|vacc2[3][3]~79\)))) # (GND)
-- \Corr_Main_1|vacc2[3][4]~81\ = CARRY((\Corr_Main_1|vacc1[6][4]~72_combout\ & ((\Corr_Main_1|Add7~8_combout\) # (!\Corr_Main_1|vacc2[3][3]~79\))) # (!\Corr_Main_1|vacc1[6][4]~72_combout\ & (\Corr_Main_1|Add7~8_combout\ & !\Corr_Main_1|vacc2[3][3]~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[6][4]~72_combout\,
	datab => \Corr_Main_1|Add7~8_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[3][3]~79\,
	combout => \Corr_Main_1|vacc2[3][4]~80_combout\,
	cout => \Corr_Main_1|vacc2[3][4]~81\);

-- Location: LCCOMB_X19_Y8_N28
\Corr_Main_1|vacc2[3][8]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[3][8]~88_combout\ = ((\Corr_Main_1|Add6~0_combout\ $ (\Corr_Main_1|Add7~16_combout\ $ (!\Corr_Main_1|vacc2[3][7]~87\)))) # (GND)
-- \Corr_Main_1|vacc2[3][8]~89\ = CARRY((\Corr_Main_1|Add6~0_combout\ & ((\Corr_Main_1|Add7~16_combout\) # (!\Corr_Main_1|vacc2[3][7]~87\))) # (!\Corr_Main_1|Add6~0_combout\ & (\Corr_Main_1|Add7~16_combout\ & !\Corr_Main_1|vacc2[3][7]~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add6~0_combout\,
	datab => \Corr_Main_1|Add7~16_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[3][7]~87\,
	combout => \Corr_Main_1|vacc2[3][8]~88_combout\,
	cout => \Corr_Main_1|vacc2[3][8]~89\);

-- Location: LCCOMB_X19_Y8_N30
\Corr_Main_1|Add20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add20~0_combout\ = \Corr_Main_1|vacc2[3][8]~89\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc2[3][8]~89\,
	combout => \Corr_Main_1|Add20~0_combout\);

-- Location: LCCOMB_X19_Y9_N0
\Corr_Main_1|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add5~0_combout\ = (\Corr_Main_1|buff|buffer_7\(11) & (\Corr_Main_1|buff|buffer_7\(10) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(11) & (\Corr_Main_1|buff|buffer_7\(10) & VCC))
-- \Corr_Main_1|Add5~1\ = CARRY((\Corr_Main_1|buff|buffer_7\(11) & \Corr_Main_1|buff|buffer_7\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(11),
	datab => \Corr_Main_1|buff|buffer_7\(10),
	datad => VCC,
	combout => \Corr_Main_1|Add5~0_combout\,
	cout => \Corr_Main_1|Add5~1\);

-- Location: LCCOMB_X19_Y9_N2
\Corr_Main_1|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add5~2_combout\ = (\Corr_Main_1|buff|buffer_6\(10) & ((\Corr_Main_1|buff|buffer_6\(11) & (\Corr_Main_1|Add5~1\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(11) & (!\Corr_Main_1|Add5~1\)))) # (!\Corr_Main_1|buff|buffer_6\(10) & 
-- ((\Corr_Main_1|buff|buffer_6\(11) & (!\Corr_Main_1|Add5~1\)) # (!\Corr_Main_1|buff|buffer_6\(11) & ((\Corr_Main_1|Add5~1\) # (GND)))))
-- \Corr_Main_1|Add5~3\ = CARRY((\Corr_Main_1|buff|buffer_6\(10) & (!\Corr_Main_1|buff|buffer_6\(11) & !\Corr_Main_1|Add5~1\)) # (!\Corr_Main_1|buff|buffer_6\(10) & ((!\Corr_Main_1|Add5~1\) # (!\Corr_Main_1|buff|buffer_6\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(10),
	datab => \Corr_Main_1|buff|buffer_6\(11),
	datad => VCC,
	cin => \Corr_Main_1|Add5~1\,
	combout => \Corr_Main_1|Add5~2_combout\,
	cout => \Corr_Main_1|Add5~3\);

-- Location: LCCOMB_X19_Y9_N6
\Corr_Main_1|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add5~6_combout\ = (\Corr_Main_1|buff|buffer_4\(11) & ((\Corr_Main_1|buff|buffer_4\(10) & (\Corr_Main_1|Add5~5\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(10) & (!\Corr_Main_1|Add5~5\)))) # (!\Corr_Main_1|buff|buffer_4\(11) & 
-- ((\Corr_Main_1|buff|buffer_4\(10) & (!\Corr_Main_1|Add5~5\)) # (!\Corr_Main_1|buff|buffer_4\(10) & ((\Corr_Main_1|Add5~5\) # (GND)))))
-- \Corr_Main_1|Add5~7\ = CARRY((\Corr_Main_1|buff|buffer_4\(11) & (!\Corr_Main_1|buff|buffer_4\(10) & !\Corr_Main_1|Add5~5\)) # (!\Corr_Main_1|buff|buffer_4\(11) & ((!\Corr_Main_1|Add5~5\) # (!\Corr_Main_1|buff|buffer_4\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(11),
	datab => \Corr_Main_1|buff|buffer_4\(10),
	datad => VCC,
	cin => \Corr_Main_1|Add5~5\,
	combout => \Corr_Main_1|Add5~6_combout\,
	cout => \Corr_Main_1|Add5~7\);

-- Location: LCCOMB_X19_Y9_N8
\Corr_Main_1|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add5~8_combout\ = ((\Corr_Main_1|buff|buffer_3\(10) $ (\Corr_Main_1|buff|buffer_3\(11) $ (!\Corr_Main_1|Add5~7\)))) # (GND)
-- \Corr_Main_1|Add5~9\ = CARRY((\Corr_Main_1|buff|buffer_3\(10) & ((\Corr_Main_1|buff|buffer_3\(11)) # (!\Corr_Main_1|Add5~7\))) # (!\Corr_Main_1|buff|buffer_3\(10) & (\Corr_Main_1|buff|buffer_3\(11) & !\Corr_Main_1|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(10),
	datab => \Corr_Main_1|buff|buffer_3\(11),
	datad => VCC,
	cin => \Corr_Main_1|Add5~7\,
	combout => \Corr_Main_1|Add5~8_combout\,
	cout => \Corr_Main_1|Add5~9\);

-- Location: LCCOMB_X19_Y9_N10
\Corr_Main_1|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add5~10_combout\ = (\Corr_Main_1|buff|buffer_2\(10) & ((\Corr_Main_1|buff|buffer_2\(11) & (\Corr_Main_1|Add5~9\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(11) & (!\Corr_Main_1|Add5~9\)))) # (!\Corr_Main_1|buff|buffer_2\(10) & 
-- ((\Corr_Main_1|buff|buffer_2\(11) & (!\Corr_Main_1|Add5~9\)) # (!\Corr_Main_1|buff|buffer_2\(11) & ((\Corr_Main_1|Add5~9\) # (GND)))))
-- \Corr_Main_1|Add5~11\ = CARRY((\Corr_Main_1|buff|buffer_2\(10) & (!\Corr_Main_1|buff|buffer_2\(11) & !\Corr_Main_1|Add5~9\)) # (!\Corr_Main_1|buff|buffer_2\(10) & ((!\Corr_Main_1|Add5~9\) # (!\Corr_Main_1|buff|buffer_2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(10),
	datab => \Corr_Main_1|buff|buffer_2\(11),
	datad => VCC,
	cin => \Corr_Main_1|Add5~9\,
	combout => \Corr_Main_1|Add5~10_combout\,
	cout => \Corr_Main_1|Add5~11\);

-- Location: LCCOMB_X19_Y9_N12
\Corr_Main_1|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add5~12_combout\ = ((\Corr_Main_1|buff|buffer_1\(11) $ (\Corr_Main_1|buff|buffer_1\(10) $ (!\Corr_Main_1|Add5~11\)))) # (GND)
-- \Corr_Main_1|Add5~13\ = CARRY((\Corr_Main_1|buff|buffer_1\(11) & ((\Corr_Main_1|buff|buffer_1\(10)) # (!\Corr_Main_1|Add5~11\))) # (!\Corr_Main_1|buff|buffer_1\(11) & (\Corr_Main_1|buff|buffer_1\(10) & !\Corr_Main_1|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(11),
	datab => \Corr_Main_1|buff|buffer_1\(10),
	datad => VCC,
	cin => \Corr_Main_1|Add5~11\,
	combout => \Corr_Main_1|Add5~12_combout\,
	cout => \Corr_Main_1|Add5~13\);

-- Location: LCCOMB_X19_Y9_N14
\Corr_Main_1|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add5~14_combout\ = (\Corr_Main_1|buff|buffer_0\(10) & ((\Corr_Main_1|buff|buffer_0\(11) & (\Corr_Main_1|Add5~13\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(11) & (!\Corr_Main_1|Add5~13\)))) # (!\Corr_Main_1|buff|buffer_0\(10) & 
-- ((\Corr_Main_1|buff|buffer_0\(11) & (!\Corr_Main_1|Add5~13\)) # (!\Corr_Main_1|buff|buffer_0\(11) & ((\Corr_Main_1|Add5~13\) # (GND)))))
-- \Corr_Main_1|Add5~15\ = CARRY((\Corr_Main_1|buff|buffer_0\(10) & (!\Corr_Main_1|buff|buffer_0\(11) & !\Corr_Main_1|Add5~13\)) # (!\Corr_Main_1|buff|buffer_0\(10) & ((!\Corr_Main_1|Add5~13\) # (!\Corr_Main_1|buff|buffer_0\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(10),
	datab => \Corr_Main_1|buff|buffer_0\(11),
	datad => VCC,
	cin => \Corr_Main_1|Add5~13\,
	combout => \Corr_Main_1|Add5~14_combout\,
	cout => \Corr_Main_1|Add5~15\);

-- Location: LCCOMB_X19_Y9_N16
\Corr_Main_1|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add5~16_combout\ = !\Corr_Main_1|Add5~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|Add5~15\,
	combout => \Corr_Main_1|Add5~16_combout\);

-- Location: LCCOMB_X21_Y9_N14
\Corr_Main_1|vacc1[4][2]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[4][2]~84_combout\ = ((\Corr_Main_1|buff|buffer_5\(9) $ (\Corr_Main_1|buff|buffer_5\(8) $ (!\Corr_Main_1|vacc1[4][1]~83\)))) # (GND)
-- \Corr_Main_1|vacc1[4][2]~85\ = CARRY((\Corr_Main_1|buff|buffer_5\(9) & ((\Corr_Main_1|buff|buffer_5\(8)) # (!\Corr_Main_1|vacc1[4][1]~83\))) # (!\Corr_Main_1|buff|buffer_5\(9) & (\Corr_Main_1|buff|buffer_5\(8) & !\Corr_Main_1|vacc1[4][1]~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(9),
	datab => \Corr_Main_1|buff|buffer_5\(8),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[4][1]~83\,
	combout => \Corr_Main_1|vacc1[4][2]~84_combout\,
	cout => \Corr_Main_1|vacc1[4][2]~85\);

-- Location: LCCOMB_X21_Y9_N16
\Corr_Main_1|vacc1[4][3]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[4][3]~86_combout\ = (\Corr_Main_1|buff|buffer_4\(8) & ((\Corr_Main_1|buff|buffer_4\(9) & (\Corr_Main_1|vacc1[4][2]~85\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(9) & (!\Corr_Main_1|vacc1[4][2]~85\)))) # (!\Corr_Main_1|buff|buffer_4\(8) & 
-- ((\Corr_Main_1|buff|buffer_4\(9) & (!\Corr_Main_1|vacc1[4][2]~85\)) # (!\Corr_Main_1|buff|buffer_4\(9) & ((\Corr_Main_1|vacc1[4][2]~85\) # (GND)))))
-- \Corr_Main_1|vacc1[4][3]~87\ = CARRY((\Corr_Main_1|buff|buffer_4\(8) & (!\Corr_Main_1|buff|buffer_4\(9) & !\Corr_Main_1|vacc1[4][2]~85\)) # (!\Corr_Main_1|buff|buffer_4\(8) & ((!\Corr_Main_1|vacc1[4][2]~85\) # (!\Corr_Main_1|buff|buffer_4\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(8),
	datab => \Corr_Main_1|buff|buffer_4\(9),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[4][2]~85\,
	combout => \Corr_Main_1|vacc1[4][3]~86_combout\,
	cout => \Corr_Main_1|vacc1[4][3]~87\);

-- Location: LCCOMB_X21_Y9_N18
\Corr_Main_1|vacc1[4][4]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[4][4]~88_combout\ = ((\Corr_Main_1|buff|buffer_3\(9) $ (\Corr_Main_1|buff|buffer_3\(8) $ (!\Corr_Main_1|vacc1[4][3]~87\)))) # (GND)
-- \Corr_Main_1|vacc1[4][4]~89\ = CARRY((\Corr_Main_1|buff|buffer_3\(9) & ((\Corr_Main_1|buff|buffer_3\(8)) # (!\Corr_Main_1|vacc1[4][3]~87\))) # (!\Corr_Main_1|buff|buffer_3\(9) & (\Corr_Main_1|buff|buffer_3\(8) & !\Corr_Main_1|vacc1[4][3]~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(9),
	datab => \Corr_Main_1|buff|buffer_3\(8),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[4][3]~87\,
	combout => \Corr_Main_1|vacc1[4][4]~88_combout\,
	cout => \Corr_Main_1|vacc1[4][4]~89\);

-- Location: LCCOMB_X21_Y9_N20
\Corr_Main_1|vacc1[4][5]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[4][5]~90_combout\ = (\Corr_Main_1|buff|buffer_2\(9) & ((\Corr_Main_1|buff|buffer_2\(8) & (\Corr_Main_1|vacc1[4][4]~89\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(8) & (!\Corr_Main_1|vacc1[4][4]~89\)))) # (!\Corr_Main_1|buff|buffer_2\(9) & 
-- ((\Corr_Main_1|buff|buffer_2\(8) & (!\Corr_Main_1|vacc1[4][4]~89\)) # (!\Corr_Main_1|buff|buffer_2\(8) & ((\Corr_Main_1|vacc1[4][4]~89\) # (GND)))))
-- \Corr_Main_1|vacc1[4][5]~91\ = CARRY((\Corr_Main_1|buff|buffer_2\(9) & (!\Corr_Main_1|buff|buffer_2\(8) & !\Corr_Main_1|vacc1[4][4]~89\)) # (!\Corr_Main_1|buff|buffer_2\(9) & ((!\Corr_Main_1|vacc1[4][4]~89\) # (!\Corr_Main_1|buff|buffer_2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(9),
	datab => \Corr_Main_1|buff|buffer_2\(8),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[4][4]~89\,
	combout => \Corr_Main_1|vacc1[4][5]~90_combout\,
	cout => \Corr_Main_1|vacc1[4][5]~91\);

-- Location: LCCOMB_X21_Y9_N22
\Corr_Main_1|vacc1[4][6]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[4][6]~92_combout\ = ((\Corr_Main_1|buff|buffer_1\(9) $ (\Corr_Main_1|buff|buffer_1\(8) $ (!\Corr_Main_1|vacc1[4][5]~91\)))) # (GND)
-- \Corr_Main_1|vacc1[4][6]~93\ = CARRY((\Corr_Main_1|buff|buffer_1\(9) & ((\Corr_Main_1|buff|buffer_1\(8)) # (!\Corr_Main_1|vacc1[4][5]~91\))) # (!\Corr_Main_1|buff|buffer_1\(9) & (\Corr_Main_1|buff|buffer_1\(8) & !\Corr_Main_1|vacc1[4][5]~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(9),
	datab => \Corr_Main_1|buff|buffer_1\(8),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[4][5]~91\,
	combout => \Corr_Main_1|vacc1[4][6]~92_combout\,
	cout => \Corr_Main_1|vacc1[4][6]~93\);

-- Location: LCCOMB_X21_Y9_N24
\Corr_Main_1|vacc1[4][7]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[4][7]~94_combout\ = (\Corr_Main_1|buff|buffer_0\(9) & ((\Corr_Main_1|buff|buffer_0\(8) & (\Corr_Main_1|vacc1[4][6]~93\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(8) & (!\Corr_Main_1|vacc1[4][6]~93\)))) # (!\Corr_Main_1|buff|buffer_0\(9) & 
-- ((\Corr_Main_1|buff|buffer_0\(8) & (!\Corr_Main_1|vacc1[4][6]~93\)) # (!\Corr_Main_1|buff|buffer_0\(8) & ((\Corr_Main_1|vacc1[4][6]~93\) # (GND)))))
-- \Corr_Main_1|vacc1[4][7]~95\ = CARRY((\Corr_Main_1|buff|buffer_0\(9) & (!\Corr_Main_1|buff|buffer_0\(8) & !\Corr_Main_1|vacc1[4][6]~93\)) # (!\Corr_Main_1|buff|buffer_0\(9) & ((!\Corr_Main_1|vacc1[4][6]~93\) # (!\Corr_Main_1|buff|buffer_0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(9),
	datab => \Corr_Main_1|buff|buffer_0\(8),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[4][6]~93\,
	combout => \Corr_Main_1|vacc1[4][7]~94_combout\,
	cout => \Corr_Main_1|vacc1[4][7]~95\);

-- Location: LCCOMB_X21_Y9_N26
\Corr_Main_1|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add4~0_combout\ = !\Corr_Main_1|vacc1[4][7]~95\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc1[4][7]~95\,
	combout => \Corr_Main_1|Add4~0_combout\);

-- Location: LCCOMB_X20_Y9_N2
\Corr_Main_1|vacc2[2][0]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[2][0]~90_combout\ = (\Corr_Main_1|Add5~0_combout\ & (\Corr_Main_1|vacc1[4][0]~80_combout\ $ (VCC))) # (!\Corr_Main_1|Add5~0_combout\ & (\Corr_Main_1|vacc1[4][0]~80_combout\ & VCC))
-- \Corr_Main_1|vacc2[2][0]~91\ = CARRY((\Corr_Main_1|Add5~0_combout\ & \Corr_Main_1|vacc1[4][0]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add5~0_combout\,
	datab => \Corr_Main_1|vacc1[4][0]~80_combout\,
	datad => VCC,
	combout => \Corr_Main_1|vacc2[2][0]~90_combout\,
	cout => \Corr_Main_1|vacc2[2][0]~91\);

-- Location: LCCOMB_X20_Y9_N8
\Corr_Main_1|vacc2[2][3]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[2][3]~96_combout\ = (\Corr_Main_1|vacc1[4][3]~86_combout\ & ((\Corr_Main_1|Add5~6_combout\ & (\Corr_Main_1|vacc2[2][2]~95\ & VCC)) # (!\Corr_Main_1|Add5~6_combout\ & (!\Corr_Main_1|vacc2[2][2]~95\)))) # 
-- (!\Corr_Main_1|vacc1[4][3]~86_combout\ & ((\Corr_Main_1|Add5~6_combout\ & (!\Corr_Main_1|vacc2[2][2]~95\)) # (!\Corr_Main_1|Add5~6_combout\ & ((\Corr_Main_1|vacc2[2][2]~95\) # (GND)))))
-- \Corr_Main_1|vacc2[2][3]~97\ = CARRY((\Corr_Main_1|vacc1[4][3]~86_combout\ & (!\Corr_Main_1|Add5~6_combout\ & !\Corr_Main_1|vacc2[2][2]~95\)) # (!\Corr_Main_1|vacc1[4][3]~86_combout\ & ((!\Corr_Main_1|vacc2[2][2]~95\) # (!\Corr_Main_1|Add5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[4][3]~86_combout\,
	datab => \Corr_Main_1|Add5~6_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[2][2]~95\,
	combout => \Corr_Main_1|vacc2[2][3]~96_combout\,
	cout => \Corr_Main_1|vacc2[2][3]~97\);

-- Location: LCCOMB_X20_Y9_N10
\Corr_Main_1|vacc2[2][4]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[2][4]~98_combout\ = ((\Corr_Main_1|Add5~8_combout\ $ (\Corr_Main_1|vacc1[4][4]~88_combout\ $ (!\Corr_Main_1|vacc2[2][3]~97\)))) # (GND)
-- \Corr_Main_1|vacc2[2][4]~99\ = CARRY((\Corr_Main_1|Add5~8_combout\ & ((\Corr_Main_1|vacc1[4][4]~88_combout\) # (!\Corr_Main_1|vacc2[2][3]~97\))) # (!\Corr_Main_1|Add5~8_combout\ & (\Corr_Main_1|vacc1[4][4]~88_combout\ & !\Corr_Main_1|vacc2[2][3]~97\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add5~8_combout\,
	datab => \Corr_Main_1|vacc1[4][4]~88_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[2][3]~97\,
	combout => \Corr_Main_1|vacc2[2][4]~98_combout\,
	cout => \Corr_Main_1|vacc2[2][4]~99\);

-- Location: LCCOMB_X20_Y9_N12
\Corr_Main_1|vacc2[2][5]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[2][5]~100_combout\ = (\Corr_Main_1|vacc1[4][5]~90_combout\ & ((\Corr_Main_1|Add5~10_combout\ & (\Corr_Main_1|vacc2[2][4]~99\ & VCC)) # (!\Corr_Main_1|Add5~10_combout\ & (!\Corr_Main_1|vacc2[2][4]~99\)))) # 
-- (!\Corr_Main_1|vacc1[4][5]~90_combout\ & ((\Corr_Main_1|Add5~10_combout\ & (!\Corr_Main_1|vacc2[2][4]~99\)) # (!\Corr_Main_1|Add5~10_combout\ & ((\Corr_Main_1|vacc2[2][4]~99\) # (GND)))))
-- \Corr_Main_1|vacc2[2][5]~101\ = CARRY((\Corr_Main_1|vacc1[4][5]~90_combout\ & (!\Corr_Main_1|Add5~10_combout\ & !\Corr_Main_1|vacc2[2][4]~99\)) # (!\Corr_Main_1|vacc1[4][5]~90_combout\ & ((!\Corr_Main_1|vacc2[2][4]~99\) # 
-- (!\Corr_Main_1|Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[4][5]~90_combout\,
	datab => \Corr_Main_1|Add5~10_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[2][4]~99\,
	combout => \Corr_Main_1|vacc2[2][5]~100_combout\,
	cout => \Corr_Main_1|vacc2[2][5]~101\);

-- Location: LCCOMB_X20_Y9_N14
\Corr_Main_1|vacc2[2][6]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[2][6]~102_combout\ = ((\Corr_Main_1|Add5~12_combout\ $ (\Corr_Main_1|vacc1[4][6]~92_combout\ $ (!\Corr_Main_1|vacc2[2][5]~101\)))) # (GND)
-- \Corr_Main_1|vacc2[2][6]~103\ = CARRY((\Corr_Main_1|Add5~12_combout\ & ((\Corr_Main_1|vacc1[4][6]~92_combout\) # (!\Corr_Main_1|vacc2[2][5]~101\))) # (!\Corr_Main_1|Add5~12_combout\ & (\Corr_Main_1|vacc1[4][6]~92_combout\ & 
-- !\Corr_Main_1|vacc2[2][5]~101\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add5~12_combout\,
	datab => \Corr_Main_1|vacc1[4][6]~92_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[2][5]~101\,
	combout => \Corr_Main_1|vacc2[2][6]~102_combout\,
	cout => \Corr_Main_1|vacc2[2][6]~103\);

-- Location: LCCOMB_X20_Y9_N16
\Corr_Main_1|vacc2[2][7]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[2][7]~104_combout\ = (\Corr_Main_1|vacc1[4][7]~94_combout\ & ((\Corr_Main_1|Add5~14_combout\ & (\Corr_Main_1|vacc2[2][6]~103\ & VCC)) # (!\Corr_Main_1|Add5~14_combout\ & (!\Corr_Main_1|vacc2[2][6]~103\)))) # 
-- (!\Corr_Main_1|vacc1[4][7]~94_combout\ & ((\Corr_Main_1|Add5~14_combout\ & (!\Corr_Main_1|vacc2[2][6]~103\)) # (!\Corr_Main_1|Add5~14_combout\ & ((\Corr_Main_1|vacc2[2][6]~103\) # (GND)))))
-- \Corr_Main_1|vacc2[2][7]~105\ = CARRY((\Corr_Main_1|vacc1[4][7]~94_combout\ & (!\Corr_Main_1|Add5~14_combout\ & !\Corr_Main_1|vacc2[2][6]~103\)) # (!\Corr_Main_1|vacc1[4][7]~94_combout\ & ((!\Corr_Main_1|vacc2[2][6]~103\) # 
-- (!\Corr_Main_1|Add5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[4][7]~94_combout\,
	datab => \Corr_Main_1|Add5~14_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[2][6]~103\,
	combout => \Corr_Main_1|vacc2[2][7]~104_combout\,
	cout => \Corr_Main_1|vacc2[2][7]~105\);

-- Location: LCCOMB_X20_Y9_N18
\Corr_Main_1|vacc2[2][8]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[2][8]~106_combout\ = ((\Corr_Main_1|Add4~0_combout\ $ (\Corr_Main_1|Add5~16_combout\ $ (!\Corr_Main_1|vacc2[2][7]~105\)))) # (GND)
-- \Corr_Main_1|vacc2[2][8]~107\ = CARRY((\Corr_Main_1|Add4~0_combout\ & ((\Corr_Main_1|Add5~16_combout\) # (!\Corr_Main_1|vacc2[2][7]~105\))) # (!\Corr_Main_1|Add4~0_combout\ & (\Corr_Main_1|Add5~16_combout\ & !\Corr_Main_1|vacc2[2][7]~105\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add4~0_combout\,
	datab => \Corr_Main_1|Add5~16_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[2][7]~105\,
	combout => \Corr_Main_1|vacc2[2][8]~106_combout\,
	cout => \Corr_Main_1|vacc2[2][8]~107\);

-- Location: LCCOMB_X20_Y9_N20
\Corr_Main_1|Add19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add19~0_combout\ = \Corr_Main_1|vacc2[2][8]~107\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc2[2][8]~107\,
	combout => \Corr_Main_1|Add19~0_combout\);

-- Location: LCCOMB_X20_Y8_N6
\Corr_Main_1|Add26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add26~0_combout\ = (\Corr_Main_1|vacc2[2][0]~90_combout\ & (\Corr_Main_1|vacc2[3][0]~72_combout\ $ (VCC))) # (!\Corr_Main_1|vacc2[2][0]~90_combout\ & (\Corr_Main_1|vacc2[3][0]~72_combout\ & VCC))
-- \Corr_Main_1|Add26~1\ = CARRY((\Corr_Main_1|vacc2[2][0]~90_combout\ & \Corr_Main_1|vacc2[3][0]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[2][0]~90_combout\,
	datab => \Corr_Main_1|vacc2[3][0]~72_combout\,
	datad => VCC,
	combout => \Corr_Main_1|Add26~0_combout\,
	cout => \Corr_Main_1|Add26~1\);

-- Location: LCCOMB_X20_Y8_N10
\Corr_Main_1|Add26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add26~4_combout\ = ((\Corr_Main_1|vacc2[3][2]~76_combout\ $ (\Corr_Main_1|vacc2[2][2]~94_combout\ $ (!\Corr_Main_1|Add26~3\)))) # (GND)
-- \Corr_Main_1|Add26~5\ = CARRY((\Corr_Main_1|vacc2[3][2]~76_combout\ & ((\Corr_Main_1|vacc2[2][2]~94_combout\) # (!\Corr_Main_1|Add26~3\))) # (!\Corr_Main_1|vacc2[3][2]~76_combout\ & (\Corr_Main_1|vacc2[2][2]~94_combout\ & !\Corr_Main_1|Add26~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[3][2]~76_combout\,
	datab => \Corr_Main_1|vacc2[2][2]~94_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add26~3\,
	combout => \Corr_Main_1|Add26~4_combout\,
	cout => \Corr_Main_1|Add26~5\);

-- Location: LCCOMB_X20_Y8_N14
\Corr_Main_1|Add26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add26~8_combout\ = ((\Corr_Main_1|vacc2[3][4]~80_combout\ $ (\Corr_Main_1|vacc2[2][4]~98_combout\ $ (!\Corr_Main_1|Add26~7\)))) # (GND)
-- \Corr_Main_1|Add26~9\ = CARRY((\Corr_Main_1|vacc2[3][4]~80_combout\ & ((\Corr_Main_1|vacc2[2][4]~98_combout\) # (!\Corr_Main_1|Add26~7\))) # (!\Corr_Main_1|vacc2[3][4]~80_combout\ & (\Corr_Main_1|vacc2[2][4]~98_combout\ & !\Corr_Main_1|Add26~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[3][4]~80_combout\,
	datab => \Corr_Main_1|vacc2[2][4]~98_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add26~7\,
	combout => \Corr_Main_1|Add26~8_combout\,
	cout => \Corr_Main_1|Add26~9\);

-- Location: LCCOMB_X20_Y8_N16
\Corr_Main_1|Add26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add26~10_combout\ = (\Corr_Main_1|vacc2[2][5]~100_combout\ & ((\Corr_Main_1|vacc2[3][5]~82_combout\ & (\Corr_Main_1|Add26~9\ & VCC)) # (!\Corr_Main_1|vacc2[3][5]~82_combout\ & (!\Corr_Main_1|Add26~9\)))) # 
-- (!\Corr_Main_1|vacc2[2][5]~100_combout\ & ((\Corr_Main_1|vacc2[3][5]~82_combout\ & (!\Corr_Main_1|Add26~9\)) # (!\Corr_Main_1|vacc2[3][5]~82_combout\ & ((\Corr_Main_1|Add26~9\) # (GND)))))
-- \Corr_Main_1|Add26~11\ = CARRY((\Corr_Main_1|vacc2[2][5]~100_combout\ & (!\Corr_Main_1|vacc2[3][5]~82_combout\ & !\Corr_Main_1|Add26~9\)) # (!\Corr_Main_1|vacc2[2][5]~100_combout\ & ((!\Corr_Main_1|Add26~9\) # (!\Corr_Main_1|vacc2[3][5]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[2][5]~100_combout\,
	datab => \Corr_Main_1|vacc2[3][5]~82_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add26~9\,
	combout => \Corr_Main_1|Add26~10_combout\,
	cout => \Corr_Main_1|Add26~11\);

-- Location: LCCOMB_X20_Y8_N20
\Corr_Main_1|Add26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add26~14_combout\ = (\Corr_Main_1|vacc2[2][7]~104_combout\ & ((\Corr_Main_1|vacc2[3][7]~86_combout\ & (\Corr_Main_1|Add26~13\ & VCC)) # (!\Corr_Main_1|vacc2[3][7]~86_combout\ & (!\Corr_Main_1|Add26~13\)))) # 
-- (!\Corr_Main_1|vacc2[2][7]~104_combout\ & ((\Corr_Main_1|vacc2[3][7]~86_combout\ & (!\Corr_Main_1|Add26~13\)) # (!\Corr_Main_1|vacc2[3][7]~86_combout\ & ((\Corr_Main_1|Add26~13\) # (GND)))))
-- \Corr_Main_1|Add26~15\ = CARRY((\Corr_Main_1|vacc2[2][7]~104_combout\ & (!\Corr_Main_1|vacc2[3][7]~86_combout\ & !\Corr_Main_1|Add26~13\)) # (!\Corr_Main_1|vacc2[2][7]~104_combout\ & ((!\Corr_Main_1|Add26~13\) # (!\Corr_Main_1|vacc2[3][7]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[2][7]~104_combout\,
	datab => \Corr_Main_1|vacc2[3][7]~86_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add26~13\,
	combout => \Corr_Main_1|Add26~14_combout\,
	cout => \Corr_Main_1|Add26~15\);

-- Location: LCCOMB_X20_Y8_N22
\Corr_Main_1|Add26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add26~16_combout\ = ((\Corr_Main_1|vacc2[2][8]~106_combout\ $ (\Corr_Main_1|vacc2[3][8]~88_combout\ $ (!\Corr_Main_1|Add26~15\)))) # (GND)
-- \Corr_Main_1|Add26~17\ = CARRY((\Corr_Main_1|vacc2[2][8]~106_combout\ & ((\Corr_Main_1|vacc2[3][8]~88_combout\) # (!\Corr_Main_1|Add26~15\))) # (!\Corr_Main_1|vacc2[2][8]~106_combout\ & (\Corr_Main_1|vacc2[3][8]~88_combout\ & !\Corr_Main_1|Add26~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[2][8]~106_combout\,
	datab => \Corr_Main_1|vacc2[3][8]~88_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add26~15\,
	combout => \Corr_Main_1|Add26~16_combout\,
	cout => \Corr_Main_1|Add26~17\);

-- Location: LCCOMB_X20_Y8_N24
\Corr_Main_1|Add26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add26~18_combout\ = (\Corr_Main_1|Add20~0_combout\ & ((\Corr_Main_1|Add19~0_combout\ & (\Corr_Main_1|Add26~17\ & VCC)) # (!\Corr_Main_1|Add19~0_combout\ & (!\Corr_Main_1|Add26~17\)))) # (!\Corr_Main_1|Add20~0_combout\ & 
-- ((\Corr_Main_1|Add19~0_combout\ & (!\Corr_Main_1|Add26~17\)) # (!\Corr_Main_1|Add19~0_combout\ & ((\Corr_Main_1|Add26~17\) # (GND)))))
-- \Corr_Main_1|Add26~19\ = CARRY((\Corr_Main_1|Add20~0_combout\ & (!\Corr_Main_1|Add19~0_combout\ & !\Corr_Main_1|Add26~17\)) # (!\Corr_Main_1|Add20~0_combout\ & ((!\Corr_Main_1|Add26~17\) # (!\Corr_Main_1|Add19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add20~0_combout\,
	datab => \Corr_Main_1|Add19~0_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add26~17\,
	combout => \Corr_Main_1|Add26~18_combout\,
	cout => \Corr_Main_1|Add26~19\);

-- Location: LCCOMB_X20_Y8_N26
\Corr_Main_1|Add26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add26~20_combout\ = !\Corr_Main_1|Add26~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|Add26~19\,
	combout => \Corr_Main_1|Add26~20_combout\);

-- Location: LCCOMB_X24_Y9_N16
\Corr_Main_1|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add3~4_combout\ = ((\Corr_Main_1|buff|buffer_5\(6) $ (\Corr_Main_1|buff|buffer_5\(7) $ (!\Corr_Main_1|Add3~3\)))) # (GND)
-- \Corr_Main_1|Add3~5\ = CARRY((\Corr_Main_1|buff|buffer_5\(6) & ((\Corr_Main_1|buff|buffer_5\(7)) # (!\Corr_Main_1|Add3~3\))) # (!\Corr_Main_1|buff|buffer_5\(6) & (\Corr_Main_1|buff|buffer_5\(7) & !\Corr_Main_1|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(6),
	datab => \Corr_Main_1|buff|buffer_5\(7),
	datad => VCC,
	cin => \Corr_Main_1|Add3~3\,
	combout => \Corr_Main_1|Add3~4_combout\,
	cout => \Corr_Main_1|Add3~5\);

-- Location: LCCOMB_X24_Y9_N20
\Corr_Main_1|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add3~8_combout\ = ((\Corr_Main_1|buff|buffer_3\(7) $ (\Corr_Main_1|buff|buffer_3\(6) $ (!\Corr_Main_1|Add3~7\)))) # (GND)
-- \Corr_Main_1|Add3~9\ = CARRY((\Corr_Main_1|buff|buffer_3\(7) & ((\Corr_Main_1|buff|buffer_3\(6)) # (!\Corr_Main_1|Add3~7\))) # (!\Corr_Main_1|buff|buffer_3\(7) & (\Corr_Main_1|buff|buffer_3\(6) & !\Corr_Main_1|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(7),
	datab => \Corr_Main_1|buff|buffer_3\(6),
	datad => VCC,
	cin => \Corr_Main_1|Add3~7\,
	combout => \Corr_Main_1|Add3~8_combout\,
	cout => \Corr_Main_1|Add3~9\);

-- Location: LCCOMB_X24_Y9_N22
\Corr_Main_1|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add3~10_combout\ = (\Corr_Main_1|buff|buffer_2\(7) & ((\Corr_Main_1|buff|buffer_2\(6) & (\Corr_Main_1|Add3~9\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(6) & (!\Corr_Main_1|Add3~9\)))) # (!\Corr_Main_1|buff|buffer_2\(7) & 
-- ((\Corr_Main_1|buff|buffer_2\(6) & (!\Corr_Main_1|Add3~9\)) # (!\Corr_Main_1|buff|buffer_2\(6) & ((\Corr_Main_1|Add3~9\) # (GND)))))
-- \Corr_Main_1|Add3~11\ = CARRY((\Corr_Main_1|buff|buffer_2\(7) & (!\Corr_Main_1|buff|buffer_2\(6) & !\Corr_Main_1|Add3~9\)) # (!\Corr_Main_1|buff|buffer_2\(7) & ((!\Corr_Main_1|Add3~9\) # (!\Corr_Main_1|buff|buffer_2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(7),
	datab => \Corr_Main_1|buff|buffer_2\(6),
	datad => VCC,
	cin => \Corr_Main_1|Add3~9\,
	combout => \Corr_Main_1|Add3~10_combout\,
	cout => \Corr_Main_1|Add3~11\);

-- Location: LCCOMB_X24_Y9_N24
\Corr_Main_1|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add3~12_combout\ = ((\Corr_Main_1|buff|buffer_1\(7) $ (\Corr_Main_1|buff|buffer_1\(6) $ (!\Corr_Main_1|Add3~11\)))) # (GND)
-- \Corr_Main_1|Add3~13\ = CARRY((\Corr_Main_1|buff|buffer_1\(7) & ((\Corr_Main_1|buff|buffer_1\(6)) # (!\Corr_Main_1|Add3~11\))) # (!\Corr_Main_1|buff|buffer_1\(7) & (\Corr_Main_1|buff|buffer_1\(6) & !\Corr_Main_1|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(7),
	datab => \Corr_Main_1|buff|buffer_1\(6),
	datad => VCC,
	cin => \Corr_Main_1|Add3~11\,
	combout => \Corr_Main_1|Add3~12_combout\,
	cout => \Corr_Main_1|Add3~13\);

-- Location: LCCOMB_X24_Y9_N26
\Corr_Main_1|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add3~14_combout\ = (\Corr_Main_1|buff|buffer_0\(6) & ((\Corr_Main_1|buff|buffer_0\(7) & (\Corr_Main_1|Add3~13\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(7) & (!\Corr_Main_1|Add3~13\)))) # (!\Corr_Main_1|buff|buffer_0\(6) & 
-- ((\Corr_Main_1|buff|buffer_0\(7) & (!\Corr_Main_1|Add3~13\)) # (!\Corr_Main_1|buff|buffer_0\(7) & ((\Corr_Main_1|Add3~13\) # (GND)))))
-- \Corr_Main_1|Add3~15\ = CARRY((\Corr_Main_1|buff|buffer_0\(6) & (!\Corr_Main_1|buff|buffer_0\(7) & !\Corr_Main_1|Add3~13\)) # (!\Corr_Main_1|buff|buffer_0\(6) & ((!\Corr_Main_1|Add3~13\) # (!\Corr_Main_1|buff|buffer_0\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(6),
	datab => \Corr_Main_1|buff|buffer_0\(7),
	datad => VCC,
	cin => \Corr_Main_1|Add3~13\,
	combout => \Corr_Main_1|Add3~14_combout\,
	cout => \Corr_Main_1|Add3~15\);

-- Location: LCCOMB_X24_Y9_N28
\Corr_Main_1|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add3~16_combout\ = !\Corr_Main_1|Add3~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|Add3~15\,
	combout => \Corr_Main_1|Add3~16_combout\);

-- Location: LCCOMB_X25_Y9_N6
\Corr_Main_1|vacc1[2][0]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[2][0]~96_combout\ = (\Corr_Main_1|buff|buffer_7\(4) & (\Corr_Main_1|buff|buffer_7\(5) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(4) & (\Corr_Main_1|buff|buffer_7\(5) & VCC))
-- \Corr_Main_1|vacc1[2][0]~97\ = CARRY((\Corr_Main_1|buff|buffer_7\(4) & \Corr_Main_1|buff|buffer_7\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(4),
	datab => \Corr_Main_1|buff|buffer_7\(5),
	datad => VCC,
	combout => \Corr_Main_1|vacc1[2][0]~96_combout\,
	cout => \Corr_Main_1|vacc1[2][0]~97\);

-- Location: LCCOMB_X25_Y9_N8
\Corr_Main_1|vacc1[2][1]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[2][1]~98_combout\ = (\Corr_Main_1|buff|buffer_6\(5) & ((\Corr_Main_1|buff|buffer_6\(4) & (\Corr_Main_1|vacc1[2][0]~97\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(4) & (!\Corr_Main_1|vacc1[2][0]~97\)))) # (!\Corr_Main_1|buff|buffer_6\(5) & 
-- ((\Corr_Main_1|buff|buffer_6\(4) & (!\Corr_Main_1|vacc1[2][0]~97\)) # (!\Corr_Main_1|buff|buffer_6\(4) & ((\Corr_Main_1|vacc1[2][0]~97\) # (GND)))))
-- \Corr_Main_1|vacc1[2][1]~99\ = CARRY((\Corr_Main_1|buff|buffer_6\(5) & (!\Corr_Main_1|buff|buffer_6\(4) & !\Corr_Main_1|vacc1[2][0]~97\)) # (!\Corr_Main_1|buff|buffer_6\(5) & ((!\Corr_Main_1|vacc1[2][0]~97\) # (!\Corr_Main_1|buff|buffer_6\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(5),
	datab => \Corr_Main_1|buff|buffer_6\(4),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[2][0]~97\,
	combout => \Corr_Main_1|vacc1[2][1]~98_combout\,
	cout => \Corr_Main_1|vacc1[2][1]~99\);

-- Location: LCCOMB_X25_Y9_N12
\Corr_Main_1|vacc1[2][3]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[2][3]~102_combout\ = (\Corr_Main_1|buff|buffer_4\(5) & ((\Corr_Main_1|buff|buffer_4\(4) & (\Corr_Main_1|vacc1[2][2]~101\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(4) & (!\Corr_Main_1|vacc1[2][2]~101\)))) # (!\Corr_Main_1|buff|buffer_4\(5) 
-- & ((\Corr_Main_1|buff|buffer_4\(4) & (!\Corr_Main_1|vacc1[2][2]~101\)) # (!\Corr_Main_1|buff|buffer_4\(4) & ((\Corr_Main_1|vacc1[2][2]~101\) # (GND)))))
-- \Corr_Main_1|vacc1[2][3]~103\ = CARRY((\Corr_Main_1|buff|buffer_4\(5) & (!\Corr_Main_1|buff|buffer_4\(4) & !\Corr_Main_1|vacc1[2][2]~101\)) # (!\Corr_Main_1|buff|buffer_4\(5) & ((!\Corr_Main_1|vacc1[2][2]~101\) # (!\Corr_Main_1|buff|buffer_4\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(5),
	datab => \Corr_Main_1|buff|buffer_4\(4),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[2][2]~101\,
	combout => \Corr_Main_1|vacc1[2][3]~102_combout\,
	cout => \Corr_Main_1|vacc1[2][3]~103\);

-- Location: LCCOMB_X25_Y9_N14
\Corr_Main_1|vacc1[2][4]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[2][4]~104_combout\ = ((\Corr_Main_1|buff|buffer_3\(4) $ (\Corr_Main_1|buff|buffer_3\(5) $ (!\Corr_Main_1|vacc1[2][3]~103\)))) # (GND)
-- \Corr_Main_1|vacc1[2][4]~105\ = CARRY((\Corr_Main_1|buff|buffer_3\(4) & ((\Corr_Main_1|buff|buffer_3\(5)) # (!\Corr_Main_1|vacc1[2][3]~103\))) # (!\Corr_Main_1|buff|buffer_3\(4) & (\Corr_Main_1|buff|buffer_3\(5) & !\Corr_Main_1|vacc1[2][3]~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(4),
	datab => \Corr_Main_1|buff|buffer_3\(5),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[2][3]~103\,
	combout => \Corr_Main_1|vacc1[2][4]~104_combout\,
	cout => \Corr_Main_1|vacc1[2][4]~105\);

-- Location: LCCOMB_X22_Y9_N16
\Corr_Main_1|vacc2[1][5]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[1][5]~118_combout\ = (\Corr_Main_1|Add3~10_combout\ & ((\Corr_Main_1|vacc1[2][5]~106_combout\ & (\Corr_Main_1|vacc2[1][4]~117\ & VCC)) # (!\Corr_Main_1|vacc1[2][5]~106_combout\ & (!\Corr_Main_1|vacc2[1][4]~117\)))) # 
-- (!\Corr_Main_1|Add3~10_combout\ & ((\Corr_Main_1|vacc1[2][5]~106_combout\ & (!\Corr_Main_1|vacc2[1][4]~117\)) # (!\Corr_Main_1|vacc1[2][5]~106_combout\ & ((\Corr_Main_1|vacc2[1][4]~117\) # (GND)))))
-- \Corr_Main_1|vacc2[1][5]~119\ = CARRY((\Corr_Main_1|Add3~10_combout\ & (!\Corr_Main_1|vacc1[2][5]~106_combout\ & !\Corr_Main_1|vacc2[1][4]~117\)) # (!\Corr_Main_1|Add3~10_combout\ & ((!\Corr_Main_1|vacc2[1][4]~117\) # 
-- (!\Corr_Main_1|vacc1[2][5]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add3~10_combout\,
	datab => \Corr_Main_1|vacc1[2][5]~106_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[1][4]~117\,
	combout => \Corr_Main_1|vacc2[1][5]~118_combout\,
	cout => \Corr_Main_1|vacc2[1][5]~119\);

-- Location: LCCOMB_X22_Y9_N18
\Corr_Main_1|vacc2[1][6]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[1][6]~120_combout\ = ((\Corr_Main_1|Add3~12_combout\ $ (\Corr_Main_1|vacc1[2][6]~108_combout\ $ (!\Corr_Main_1|vacc2[1][5]~119\)))) # (GND)
-- \Corr_Main_1|vacc2[1][6]~121\ = CARRY((\Corr_Main_1|Add3~12_combout\ & ((\Corr_Main_1|vacc1[2][6]~108_combout\) # (!\Corr_Main_1|vacc2[1][5]~119\))) # (!\Corr_Main_1|Add3~12_combout\ & (\Corr_Main_1|vacc1[2][6]~108_combout\ & 
-- !\Corr_Main_1|vacc2[1][5]~119\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add3~12_combout\,
	datab => \Corr_Main_1|vacc1[2][6]~108_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[1][5]~119\,
	combout => \Corr_Main_1|vacc2[1][6]~120_combout\,
	cout => \Corr_Main_1|vacc2[1][6]~121\);

-- Location: LCCOMB_X24_Y8_N12
\Corr_Main_1|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add1~6_combout\ = (\Corr_Main_1|buff|buffer_4\(3) & ((\Corr_Main_1|buff|buffer_4\(2) & (\Corr_Main_1|Add1~5\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(2) & (!\Corr_Main_1|Add1~5\)))) # (!\Corr_Main_1|buff|buffer_4\(3) & 
-- ((\Corr_Main_1|buff|buffer_4\(2) & (!\Corr_Main_1|Add1~5\)) # (!\Corr_Main_1|buff|buffer_4\(2) & ((\Corr_Main_1|Add1~5\) # (GND)))))
-- \Corr_Main_1|Add1~7\ = CARRY((\Corr_Main_1|buff|buffer_4\(3) & (!\Corr_Main_1|buff|buffer_4\(2) & !\Corr_Main_1|Add1~5\)) # (!\Corr_Main_1|buff|buffer_4\(3) & ((!\Corr_Main_1|Add1~5\) # (!\Corr_Main_1|buff|buffer_4\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(3),
	datab => \Corr_Main_1|buff|buffer_4\(2),
	datad => VCC,
	cin => \Corr_Main_1|Add1~5\,
	combout => \Corr_Main_1|Add1~6_combout\,
	cout => \Corr_Main_1|Add1~7\);

-- Location: LCCOMB_X24_Y8_N14
\Corr_Main_1|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add1~8_combout\ = ((\Corr_Main_1|buff|buffer_3\(3) $ (\Corr_Main_1|buff|buffer_3\(2) $ (!\Corr_Main_1|Add1~7\)))) # (GND)
-- \Corr_Main_1|Add1~9\ = CARRY((\Corr_Main_1|buff|buffer_3\(3) & ((\Corr_Main_1|buff|buffer_3\(2)) # (!\Corr_Main_1|Add1~7\))) # (!\Corr_Main_1|buff|buffer_3\(3) & (\Corr_Main_1|buff|buffer_3\(2) & !\Corr_Main_1|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(3),
	datab => \Corr_Main_1|buff|buffer_3\(2),
	datad => VCC,
	cin => \Corr_Main_1|Add1~7\,
	combout => \Corr_Main_1|Add1~8_combout\,
	cout => \Corr_Main_1|Add1~9\);

-- Location: LCCOMB_X24_Y8_N16
\Corr_Main_1|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add1~10_combout\ = (\Corr_Main_1|buff|buffer_2\(2) & ((\Corr_Main_1|buff|buffer_2\(3) & (\Corr_Main_1|Add1~9\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(3) & (!\Corr_Main_1|Add1~9\)))) # (!\Corr_Main_1|buff|buffer_2\(2) & 
-- ((\Corr_Main_1|buff|buffer_2\(3) & (!\Corr_Main_1|Add1~9\)) # (!\Corr_Main_1|buff|buffer_2\(3) & ((\Corr_Main_1|Add1~9\) # (GND)))))
-- \Corr_Main_1|Add1~11\ = CARRY((\Corr_Main_1|buff|buffer_2\(2) & (!\Corr_Main_1|buff|buffer_2\(3) & !\Corr_Main_1|Add1~9\)) # (!\Corr_Main_1|buff|buffer_2\(2) & ((!\Corr_Main_1|Add1~9\) # (!\Corr_Main_1|buff|buffer_2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(2),
	datab => \Corr_Main_1|buff|buffer_2\(3),
	datad => VCC,
	cin => \Corr_Main_1|Add1~9\,
	combout => \Corr_Main_1|Add1~10_combout\,
	cout => \Corr_Main_1|Add1~11\);

-- Location: LCCOMB_X24_Y8_N18
\Corr_Main_1|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add1~12_combout\ = ((\Corr_Main_1|buff|buffer_1\(3) $ (\Corr_Main_1|buff|buffer_1\(2) $ (!\Corr_Main_1|Add1~11\)))) # (GND)
-- \Corr_Main_1|Add1~13\ = CARRY((\Corr_Main_1|buff|buffer_1\(3) & ((\Corr_Main_1|buff|buffer_1\(2)) # (!\Corr_Main_1|Add1~11\))) # (!\Corr_Main_1|buff|buffer_1\(3) & (\Corr_Main_1|buff|buffer_1\(2) & !\Corr_Main_1|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(3),
	datab => \Corr_Main_1|buff|buffer_1\(2),
	datad => VCC,
	cin => \Corr_Main_1|Add1~11\,
	combout => \Corr_Main_1|Add1~12_combout\,
	cout => \Corr_Main_1|Add1~13\);

-- Location: LCCOMB_X24_Y8_N20
\Corr_Main_1|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add1~14_combout\ = (\Corr_Main_1|buff|buffer_0\(3) & ((\Corr_Main_1|buff|buffer_0\(2) & (\Corr_Main_1|Add1~13\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(2) & (!\Corr_Main_1|Add1~13\)))) # (!\Corr_Main_1|buff|buffer_0\(3) & 
-- ((\Corr_Main_1|buff|buffer_0\(2) & (!\Corr_Main_1|Add1~13\)) # (!\Corr_Main_1|buff|buffer_0\(2) & ((\Corr_Main_1|Add1~13\) # (GND)))))
-- \Corr_Main_1|Add1~15\ = CARRY((\Corr_Main_1|buff|buffer_0\(3) & (!\Corr_Main_1|buff|buffer_0\(2) & !\Corr_Main_1|Add1~13\)) # (!\Corr_Main_1|buff|buffer_0\(3) & ((!\Corr_Main_1|Add1~13\) # (!\Corr_Main_1|buff|buffer_0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(3),
	datab => \Corr_Main_1|buff|buffer_0\(2),
	datad => VCC,
	cin => \Corr_Main_1|Add1~13\,
	combout => \Corr_Main_1|Add1~14_combout\,
	cout => \Corr_Main_1|Add1~15\);

-- Location: LCCOMB_X24_Y8_N22
\Corr_Main_1|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add1~16_combout\ = !\Corr_Main_1|Add1~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|Add1~15\,
	combout => \Corr_Main_1|Add1~16_combout\);

-- Location: LCCOMB_X26_Y8_N2
\Corr_Main_1|vacc1[0][0]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[0][0]~112_combout\ = (\Corr_Main_1|buff|buffer_7\(1) & (\Corr_Main_1|buff|buffer_7\(0) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(1) & (\Corr_Main_1|buff|buffer_7\(0) & VCC))
-- \Corr_Main_1|vacc1[0][0]~113\ = CARRY((\Corr_Main_1|buff|buffer_7\(1) & \Corr_Main_1|buff|buffer_7\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(1),
	datab => \Corr_Main_1|buff|buffer_7\(0),
	datad => VCC,
	combout => \Corr_Main_1|vacc1[0][0]~112_combout\,
	cout => \Corr_Main_1|vacc1[0][0]~113\);

-- Location: LCCOMB_X26_Y8_N4
\Corr_Main_1|vacc1[0][1]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[0][1]~114_combout\ = (\Corr_Main_1|buff|buffer_6\(1) & ((\Corr_Main_1|buff|buffer_6\(0) & (\Corr_Main_1|vacc1[0][0]~113\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(0) & (!\Corr_Main_1|vacc1[0][0]~113\)))) # (!\Corr_Main_1|buff|buffer_6\(1) 
-- & ((\Corr_Main_1|buff|buffer_6\(0) & (!\Corr_Main_1|vacc1[0][0]~113\)) # (!\Corr_Main_1|buff|buffer_6\(0) & ((\Corr_Main_1|vacc1[0][0]~113\) # (GND)))))
-- \Corr_Main_1|vacc1[0][1]~115\ = CARRY((\Corr_Main_1|buff|buffer_6\(1) & (!\Corr_Main_1|buff|buffer_6\(0) & !\Corr_Main_1|vacc1[0][0]~113\)) # (!\Corr_Main_1|buff|buffer_6\(1) & ((!\Corr_Main_1|vacc1[0][0]~113\) # (!\Corr_Main_1|buff|buffer_6\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(1),
	datab => \Corr_Main_1|buff|buffer_6\(0),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[0][0]~113\,
	combout => \Corr_Main_1|vacc1[0][1]~114_combout\,
	cout => \Corr_Main_1|vacc1[0][1]~115\);

-- Location: LCCOMB_X26_Y8_N6
\Corr_Main_1|vacc1[0][2]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[0][2]~116_combout\ = ((\Corr_Main_1|buff|buffer_5\(0) $ (\Corr_Main_1|buff|buffer_5\(1) $ (!\Corr_Main_1|vacc1[0][1]~115\)))) # (GND)
-- \Corr_Main_1|vacc1[0][2]~117\ = CARRY((\Corr_Main_1|buff|buffer_5\(0) & ((\Corr_Main_1|buff|buffer_5\(1)) # (!\Corr_Main_1|vacc1[0][1]~115\))) # (!\Corr_Main_1|buff|buffer_5\(0) & (\Corr_Main_1|buff|buffer_5\(1) & !\Corr_Main_1|vacc1[0][1]~115\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(0),
	datab => \Corr_Main_1|buff|buffer_5\(1),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[0][1]~115\,
	combout => \Corr_Main_1|vacc1[0][2]~116_combout\,
	cout => \Corr_Main_1|vacc1[0][2]~117\);

-- Location: LCCOMB_X26_Y8_N12
\Corr_Main_1|vacc1[0][5]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[0][5]~122_combout\ = (\Corr_Main_1|buff|buffer_2\(0) & ((\Corr_Main_1|buff|buffer_2\(1) & (\Corr_Main_1|vacc1[0][4]~121\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(1) & (!\Corr_Main_1|vacc1[0][4]~121\)))) # (!\Corr_Main_1|buff|buffer_2\(0) 
-- & ((\Corr_Main_1|buff|buffer_2\(1) & (!\Corr_Main_1|vacc1[0][4]~121\)) # (!\Corr_Main_1|buff|buffer_2\(1) & ((\Corr_Main_1|vacc1[0][4]~121\) # (GND)))))
-- \Corr_Main_1|vacc1[0][5]~123\ = CARRY((\Corr_Main_1|buff|buffer_2\(0) & (!\Corr_Main_1|buff|buffer_2\(1) & !\Corr_Main_1|vacc1[0][4]~121\)) # (!\Corr_Main_1|buff|buffer_2\(0) & ((!\Corr_Main_1|vacc1[0][4]~121\) # (!\Corr_Main_1|buff|buffer_2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(0),
	datab => \Corr_Main_1|buff|buffer_2\(1),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[0][4]~121\,
	combout => \Corr_Main_1|vacc1[0][5]~122_combout\,
	cout => \Corr_Main_1|vacc1[0][5]~123\);

-- Location: LCCOMB_X26_Y8_N14
\Corr_Main_1|vacc1[0][6]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[0][6]~124_combout\ = ((\Corr_Main_1|buff|buffer_1\(1) $ (\Corr_Main_1|buff|buffer_1\(0) $ (!\Corr_Main_1|vacc1[0][5]~123\)))) # (GND)
-- \Corr_Main_1|vacc1[0][6]~125\ = CARRY((\Corr_Main_1|buff|buffer_1\(1) & ((\Corr_Main_1|buff|buffer_1\(0)) # (!\Corr_Main_1|vacc1[0][5]~123\))) # (!\Corr_Main_1|buff|buffer_1\(1) & (\Corr_Main_1|buff|buffer_1\(0) & !\Corr_Main_1|vacc1[0][5]~123\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(1),
	datab => \Corr_Main_1|buff|buffer_1\(0),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[0][5]~123\,
	combout => \Corr_Main_1|vacc1[0][6]~124_combout\,
	cout => \Corr_Main_1|vacc1[0][6]~125\);

-- Location: LCCOMB_X26_Y8_N16
\Corr_Main_1|vacc1[0][7]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[0][7]~126_combout\ = (\Corr_Main_1|buff|buffer_0\(0) & ((\Corr_Main_1|buff|buffer_0\(1) & (\Corr_Main_1|vacc1[0][6]~125\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(1) & (!\Corr_Main_1|vacc1[0][6]~125\)))) # (!\Corr_Main_1|buff|buffer_0\(0) 
-- & ((\Corr_Main_1|buff|buffer_0\(1) & (!\Corr_Main_1|vacc1[0][6]~125\)) # (!\Corr_Main_1|buff|buffer_0\(1) & ((\Corr_Main_1|vacc1[0][6]~125\) # (GND)))))
-- \Corr_Main_1|vacc1[0][7]~127\ = CARRY((\Corr_Main_1|buff|buffer_0\(0) & (!\Corr_Main_1|buff|buffer_0\(1) & !\Corr_Main_1|vacc1[0][6]~125\)) # (!\Corr_Main_1|buff|buffer_0\(0) & ((!\Corr_Main_1|vacc1[0][6]~125\) # (!\Corr_Main_1|buff|buffer_0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(0),
	datab => \Corr_Main_1|buff|buffer_0\(1),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[0][6]~125\,
	combout => \Corr_Main_1|vacc1[0][7]~126_combout\,
	cout => \Corr_Main_1|vacc1[0][7]~127\);

-- Location: LCCOMB_X26_Y8_N18
\Corr_Main_1|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add0~0_combout\ = !\Corr_Main_1|vacc1[0][7]~127\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc1[0][7]~127\,
	combout => \Corr_Main_1|Add0~0_combout\);

-- Location: LCCOMB_X25_Y8_N4
\Corr_Main_1|vacc2[0][0]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[0][0]~126_combout\ = (\Corr_Main_1|vacc1[0][0]~112_combout\ & (\Corr_Main_1|Add1~0_combout\ $ (VCC))) # (!\Corr_Main_1|vacc1[0][0]~112_combout\ & (\Corr_Main_1|Add1~0_combout\ & VCC))
-- \Corr_Main_1|vacc2[0][0]~127\ = CARRY((\Corr_Main_1|vacc1[0][0]~112_combout\ & \Corr_Main_1|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[0][0]~112_combout\,
	datab => \Corr_Main_1|Add1~0_combout\,
	datad => VCC,
	combout => \Corr_Main_1|vacc2[0][0]~126_combout\,
	cout => \Corr_Main_1|vacc2[0][0]~127\);

-- Location: LCCOMB_X25_Y8_N6
\Corr_Main_1|vacc2[0][1]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[0][1]~128_combout\ = (\Corr_Main_1|vacc1[0][1]~114_combout\ & ((\Corr_Main_1|Add1~2_combout\ & (\Corr_Main_1|vacc2[0][0]~127\ & VCC)) # (!\Corr_Main_1|Add1~2_combout\ & (!\Corr_Main_1|vacc2[0][0]~127\)))) # 
-- (!\Corr_Main_1|vacc1[0][1]~114_combout\ & ((\Corr_Main_1|Add1~2_combout\ & (!\Corr_Main_1|vacc2[0][0]~127\)) # (!\Corr_Main_1|Add1~2_combout\ & ((\Corr_Main_1|vacc2[0][0]~127\) # (GND)))))
-- \Corr_Main_1|vacc2[0][1]~129\ = CARRY((\Corr_Main_1|vacc1[0][1]~114_combout\ & (!\Corr_Main_1|Add1~2_combout\ & !\Corr_Main_1|vacc2[0][0]~127\)) # (!\Corr_Main_1|vacc1[0][1]~114_combout\ & ((!\Corr_Main_1|vacc2[0][0]~127\) # 
-- (!\Corr_Main_1|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[0][1]~114_combout\,
	datab => \Corr_Main_1|Add1~2_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[0][0]~127\,
	combout => \Corr_Main_1|vacc2[0][1]~128_combout\,
	cout => \Corr_Main_1|vacc2[0][1]~129\);

-- Location: LCCOMB_X25_Y8_N8
\Corr_Main_1|vacc2[0][2]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[0][2]~130_combout\ = ((\Corr_Main_1|vacc1[0][2]~116_combout\ $ (\Corr_Main_1|Add1~4_combout\ $ (!\Corr_Main_1|vacc2[0][1]~129\)))) # (GND)
-- \Corr_Main_1|vacc2[0][2]~131\ = CARRY((\Corr_Main_1|vacc1[0][2]~116_combout\ & ((\Corr_Main_1|Add1~4_combout\) # (!\Corr_Main_1|vacc2[0][1]~129\))) # (!\Corr_Main_1|vacc1[0][2]~116_combout\ & (\Corr_Main_1|Add1~4_combout\ & 
-- !\Corr_Main_1|vacc2[0][1]~129\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[0][2]~116_combout\,
	datab => \Corr_Main_1|Add1~4_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[0][1]~129\,
	combout => \Corr_Main_1|vacc2[0][2]~130_combout\,
	cout => \Corr_Main_1|vacc2[0][2]~131\);

-- Location: LCCOMB_X25_Y8_N10
\Corr_Main_1|vacc2[0][3]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[0][3]~132_combout\ = (\Corr_Main_1|Add1~6_combout\ & ((\Corr_Main_1|vacc1[0][3]~118_combout\ & (\Corr_Main_1|vacc2[0][2]~131\ & VCC)) # (!\Corr_Main_1|vacc1[0][3]~118_combout\ & (!\Corr_Main_1|vacc2[0][2]~131\)))) # 
-- (!\Corr_Main_1|Add1~6_combout\ & ((\Corr_Main_1|vacc1[0][3]~118_combout\ & (!\Corr_Main_1|vacc2[0][2]~131\)) # (!\Corr_Main_1|vacc1[0][3]~118_combout\ & ((\Corr_Main_1|vacc2[0][2]~131\) # (GND)))))
-- \Corr_Main_1|vacc2[0][3]~133\ = CARRY((\Corr_Main_1|Add1~6_combout\ & (!\Corr_Main_1|vacc1[0][3]~118_combout\ & !\Corr_Main_1|vacc2[0][2]~131\)) # (!\Corr_Main_1|Add1~6_combout\ & ((!\Corr_Main_1|vacc2[0][2]~131\) # 
-- (!\Corr_Main_1|vacc1[0][3]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add1~6_combout\,
	datab => \Corr_Main_1|vacc1[0][3]~118_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[0][2]~131\,
	combout => \Corr_Main_1|vacc2[0][3]~132_combout\,
	cout => \Corr_Main_1|vacc2[0][3]~133\);

-- Location: LCCOMB_X25_Y8_N12
\Corr_Main_1|vacc2[0][4]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[0][4]~134_combout\ = ((\Corr_Main_1|Add1~8_combout\ $ (\Corr_Main_1|vacc1[0][4]~120_combout\ $ (!\Corr_Main_1|vacc2[0][3]~133\)))) # (GND)
-- \Corr_Main_1|vacc2[0][4]~135\ = CARRY((\Corr_Main_1|Add1~8_combout\ & ((\Corr_Main_1|vacc1[0][4]~120_combout\) # (!\Corr_Main_1|vacc2[0][3]~133\))) # (!\Corr_Main_1|Add1~8_combout\ & (\Corr_Main_1|vacc1[0][4]~120_combout\ & 
-- !\Corr_Main_1|vacc2[0][3]~133\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add1~8_combout\,
	datab => \Corr_Main_1|vacc1[0][4]~120_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[0][3]~133\,
	combout => \Corr_Main_1|vacc2[0][4]~134_combout\,
	cout => \Corr_Main_1|vacc2[0][4]~135\);

-- Location: LCCOMB_X25_Y8_N16
\Corr_Main_1|vacc2[0][6]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[0][6]~138_combout\ = ((\Corr_Main_1|vacc1[0][6]~124_combout\ $ (\Corr_Main_1|Add1~12_combout\ $ (!\Corr_Main_1|vacc2[0][5]~137\)))) # (GND)
-- \Corr_Main_1|vacc2[0][6]~139\ = CARRY((\Corr_Main_1|vacc1[0][6]~124_combout\ & ((\Corr_Main_1|Add1~12_combout\) # (!\Corr_Main_1|vacc2[0][5]~137\))) # (!\Corr_Main_1|vacc1[0][6]~124_combout\ & (\Corr_Main_1|Add1~12_combout\ & 
-- !\Corr_Main_1|vacc2[0][5]~137\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[0][6]~124_combout\,
	datab => \Corr_Main_1|Add1~12_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[0][5]~137\,
	combout => \Corr_Main_1|vacc2[0][6]~138_combout\,
	cout => \Corr_Main_1|vacc2[0][6]~139\);

-- Location: LCCOMB_X25_Y8_N18
\Corr_Main_1|vacc2[0][7]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[0][7]~140_combout\ = (\Corr_Main_1|vacc1[0][7]~126_combout\ & ((\Corr_Main_1|Add1~14_combout\ & (\Corr_Main_1|vacc2[0][6]~139\ & VCC)) # (!\Corr_Main_1|Add1~14_combout\ & (!\Corr_Main_1|vacc2[0][6]~139\)))) # 
-- (!\Corr_Main_1|vacc1[0][7]~126_combout\ & ((\Corr_Main_1|Add1~14_combout\ & (!\Corr_Main_1|vacc2[0][6]~139\)) # (!\Corr_Main_1|Add1~14_combout\ & ((\Corr_Main_1|vacc2[0][6]~139\) # (GND)))))
-- \Corr_Main_1|vacc2[0][7]~141\ = CARRY((\Corr_Main_1|vacc1[0][7]~126_combout\ & (!\Corr_Main_1|Add1~14_combout\ & !\Corr_Main_1|vacc2[0][6]~139\)) # (!\Corr_Main_1|vacc1[0][7]~126_combout\ & ((!\Corr_Main_1|vacc2[0][6]~139\) # 
-- (!\Corr_Main_1|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[0][7]~126_combout\,
	datab => \Corr_Main_1|Add1~14_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[0][6]~139\,
	combout => \Corr_Main_1|vacc2[0][7]~140_combout\,
	cout => \Corr_Main_1|vacc2[0][7]~141\);

-- Location: LCCOMB_X25_Y8_N20
\Corr_Main_1|vacc2[0][8]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[0][8]~142_combout\ = ((\Corr_Main_1|Add1~16_combout\ $ (\Corr_Main_1|Add0~0_combout\ $ (!\Corr_Main_1|vacc2[0][7]~141\)))) # (GND)
-- \Corr_Main_1|vacc2[0][8]~143\ = CARRY((\Corr_Main_1|Add1~16_combout\ & ((\Corr_Main_1|Add0~0_combout\) # (!\Corr_Main_1|vacc2[0][7]~141\))) # (!\Corr_Main_1|Add1~16_combout\ & (\Corr_Main_1|Add0~0_combout\ & !\Corr_Main_1|vacc2[0][7]~141\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add1~16_combout\,
	datab => \Corr_Main_1|Add0~0_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[0][7]~141\,
	combout => \Corr_Main_1|vacc2[0][8]~142_combout\,
	cout => \Corr_Main_1|vacc2[0][8]~143\);

-- Location: LCCOMB_X25_Y8_N22
\Corr_Main_1|Add17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add17~0_combout\ = \Corr_Main_1|vacc2[0][8]~143\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc2[0][8]~143\,
	combout => \Corr_Main_1|Add17~0_combout\);

-- Location: LCCOMB_X22_Y8_N2
\Corr_Main_1|vacc3[0][1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[0][1]~22_combout\ = (\Corr_Main_1|vacc2[0][1]~128_combout\ & ((\Corr_Main_1|vacc2[1][1]~110_combout\ & (\Corr_Main_1|vacc3[0][0]~21\ & VCC)) # (!\Corr_Main_1|vacc2[1][1]~110_combout\ & (!\Corr_Main_1|vacc3[0][0]~21\)))) # 
-- (!\Corr_Main_1|vacc2[0][1]~128_combout\ & ((\Corr_Main_1|vacc2[1][1]~110_combout\ & (!\Corr_Main_1|vacc3[0][0]~21\)) # (!\Corr_Main_1|vacc2[1][1]~110_combout\ & ((\Corr_Main_1|vacc3[0][0]~21\) # (GND)))))
-- \Corr_Main_1|vacc3[0][1]~23\ = CARRY((\Corr_Main_1|vacc2[0][1]~128_combout\ & (!\Corr_Main_1|vacc2[1][1]~110_combout\ & !\Corr_Main_1|vacc3[0][0]~21\)) # (!\Corr_Main_1|vacc2[0][1]~128_combout\ & ((!\Corr_Main_1|vacc3[0][0]~21\) # 
-- (!\Corr_Main_1|vacc2[1][1]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[0][1]~128_combout\,
	datab => \Corr_Main_1|vacc2[1][1]~110_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[0][0]~21\,
	combout => \Corr_Main_1|vacc3[0][1]~22_combout\,
	cout => \Corr_Main_1|vacc3[0][1]~23\);

-- Location: LCCOMB_X22_Y8_N6
\Corr_Main_1|vacc3[0][3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[0][3]~26_combout\ = (\Corr_Main_1|vacc2[0][3]~132_combout\ & ((\Corr_Main_1|vacc2[1][3]~114_combout\ & (\Corr_Main_1|vacc3[0][2]~25\ & VCC)) # (!\Corr_Main_1|vacc2[1][3]~114_combout\ & (!\Corr_Main_1|vacc3[0][2]~25\)))) # 
-- (!\Corr_Main_1|vacc2[0][3]~132_combout\ & ((\Corr_Main_1|vacc2[1][3]~114_combout\ & (!\Corr_Main_1|vacc3[0][2]~25\)) # (!\Corr_Main_1|vacc2[1][3]~114_combout\ & ((\Corr_Main_1|vacc3[0][2]~25\) # (GND)))))
-- \Corr_Main_1|vacc3[0][3]~27\ = CARRY((\Corr_Main_1|vacc2[0][3]~132_combout\ & (!\Corr_Main_1|vacc2[1][3]~114_combout\ & !\Corr_Main_1|vacc3[0][2]~25\)) # (!\Corr_Main_1|vacc2[0][3]~132_combout\ & ((!\Corr_Main_1|vacc3[0][2]~25\) # 
-- (!\Corr_Main_1|vacc2[1][3]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[0][3]~132_combout\,
	datab => \Corr_Main_1|vacc2[1][3]~114_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[0][2]~25\,
	combout => \Corr_Main_1|vacc3[0][3]~26_combout\,
	cout => \Corr_Main_1|vacc3[0][3]~27\);

-- Location: LCCOMB_X22_Y8_N12
\Corr_Main_1|vacc3[0][6]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[0][6]~32_combout\ = ((\Corr_Main_1|vacc2[1][6]~120_combout\ $ (\Corr_Main_1|vacc2[0][6]~138_combout\ $ (!\Corr_Main_1|vacc3[0][5]~31\)))) # (GND)
-- \Corr_Main_1|vacc3[0][6]~33\ = CARRY((\Corr_Main_1|vacc2[1][6]~120_combout\ & ((\Corr_Main_1|vacc2[0][6]~138_combout\) # (!\Corr_Main_1|vacc3[0][5]~31\))) # (!\Corr_Main_1|vacc2[1][6]~120_combout\ & (\Corr_Main_1|vacc2[0][6]~138_combout\ & 
-- !\Corr_Main_1|vacc3[0][5]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[1][6]~120_combout\,
	datab => \Corr_Main_1|vacc2[0][6]~138_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[0][5]~31\,
	combout => \Corr_Main_1|vacc3[0][6]~32_combout\,
	cout => \Corr_Main_1|vacc3[0][6]~33\);

-- Location: LCCOMB_X22_Y8_N16
\Corr_Main_1|vacc3[0][8]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[0][8]~36_combout\ = ((\Corr_Main_1|vacc2[0][8]~142_combout\ $ (\Corr_Main_1|vacc2[1][8]~124_combout\ $ (!\Corr_Main_1|vacc3[0][7]~35\)))) # (GND)
-- \Corr_Main_1|vacc3[0][8]~37\ = CARRY((\Corr_Main_1|vacc2[0][8]~142_combout\ & ((\Corr_Main_1|vacc2[1][8]~124_combout\) # (!\Corr_Main_1|vacc3[0][7]~35\))) # (!\Corr_Main_1|vacc2[0][8]~142_combout\ & (\Corr_Main_1|vacc2[1][8]~124_combout\ & 
-- !\Corr_Main_1|vacc3[0][7]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[0][8]~142_combout\,
	datab => \Corr_Main_1|vacc2[1][8]~124_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[0][7]~35\,
	combout => \Corr_Main_1|vacc3[0][8]~36_combout\,
	cout => \Corr_Main_1|vacc3[0][8]~37\);

-- Location: LCCOMB_X21_Y8_N8
\Corr_Main_1|vacc4[0][2]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[0][2]~26_combout\ = ((\Corr_Main_1|Add26~4_combout\ $ (\Corr_Main_1|vacc3[0][2]~24_combout\ $ (!\Corr_Main_1|vacc4[0][1]~25\)))) # (GND)
-- \Corr_Main_1|vacc4[0][2]~27\ = CARRY((\Corr_Main_1|Add26~4_combout\ & ((\Corr_Main_1|vacc3[0][2]~24_combout\) # (!\Corr_Main_1|vacc4[0][1]~25\))) # (!\Corr_Main_1|Add26~4_combout\ & (\Corr_Main_1|vacc3[0][2]~24_combout\ & !\Corr_Main_1|vacc4[0][1]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add26~4_combout\,
	datab => \Corr_Main_1|vacc3[0][2]~24_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[0][1]~25\,
	combout => \Corr_Main_1|vacc4[0][2]~26_combout\,
	cout => \Corr_Main_1|vacc4[0][2]~27\);

-- Location: LCCOMB_X21_Y8_N16
\Corr_Main_1|vacc4[0][6]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[0][6]~34_combout\ = ((\Corr_Main_1|vacc3[0][6]~32_combout\ $ (\Corr_Main_1|Add26~12_combout\ $ (!\Corr_Main_1|vacc4[0][5]~33\)))) # (GND)
-- \Corr_Main_1|vacc4[0][6]~35\ = CARRY((\Corr_Main_1|vacc3[0][6]~32_combout\ & ((\Corr_Main_1|Add26~12_combout\) # (!\Corr_Main_1|vacc4[0][5]~33\))) # (!\Corr_Main_1|vacc3[0][6]~32_combout\ & (\Corr_Main_1|Add26~12_combout\ & 
-- !\Corr_Main_1|vacc4[0][5]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc3[0][6]~32_combout\,
	datab => \Corr_Main_1|Add26~12_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[0][5]~33\,
	combout => \Corr_Main_1|vacc4[0][6]~34_combout\,
	cout => \Corr_Main_1|vacc4[0][6]~35\);

-- Location: LCCOMB_X21_Y7_N2
\Corr_Main_1|Add31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~0_combout\ = (\Corr_Main_1|vacc4[1][0]~0_combout\ & (\Corr_Main_1|vacc4[0][0]~22_combout\ $ (VCC))) # (!\Corr_Main_1|vacc4[1][0]~0_combout\ & (\Corr_Main_1|vacc4[0][0]~22_combout\ & VCC))
-- \Corr_Main_1|Add31~1\ = CARRY((\Corr_Main_1|vacc4[1][0]~0_combout\ & \Corr_Main_1|vacc4[0][0]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc4[1][0]~0_combout\,
	datab => \Corr_Main_1|vacc4[0][0]~22_combout\,
	datad => VCC,
	combout => \Corr_Main_1|Add31~0_combout\,
	cout => \Corr_Main_1|Add31~1\);

-- Location: LCCOMB_X21_Y7_N4
\Corr_Main_1|Add31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~2_combout\ = (\Corr_Main_1|vacc4[1][1]~2_combout\ & ((\Corr_Main_1|vacc4[0][1]~24_combout\ & (\Corr_Main_1|Add31~1\ & VCC)) # (!\Corr_Main_1|vacc4[0][1]~24_combout\ & (!\Corr_Main_1|Add31~1\)))) # (!\Corr_Main_1|vacc4[1][1]~2_combout\ & 
-- ((\Corr_Main_1|vacc4[0][1]~24_combout\ & (!\Corr_Main_1|Add31~1\)) # (!\Corr_Main_1|vacc4[0][1]~24_combout\ & ((\Corr_Main_1|Add31~1\) # (GND)))))
-- \Corr_Main_1|Add31~3\ = CARRY((\Corr_Main_1|vacc4[1][1]~2_combout\ & (!\Corr_Main_1|vacc4[0][1]~24_combout\ & !\Corr_Main_1|Add31~1\)) # (!\Corr_Main_1|vacc4[1][1]~2_combout\ & ((!\Corr_Main_1|Add31~1\) # (!\Corr_Main_1|vacc4[0][1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc4[1][1]~2_combout\,
	datab => \Corr_Main_1|vacc4[0][1]~24_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add31~1\,
	combout => \Corr_Main_1|Add31~2_combout\,
	cout => \Corr_Main_1|Add31~3\);

-- Location: LCCOMB_X21_Y7_N6
\Corr_Main_1|Add31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~4_combout\ = ((\Corr_Main_1|vacc4[0][2]~26_combout\ $ (\Corr_Main_1|vacc4[1][2]~4_combout\ $ (!\Corr_Main_1|Add31~3\)))) # (GND)
-- \Corr_Main_1|Add31~5\ = CARRY((\Corr_Main_1|vacc4[0][2]~26_combout\ & ((\Corr_Main_1|vacc4[1][2]~4_combout\) # (!\Corr_Main_1|Add31~3\))) # (!\Corr_Main_1|vacc4[0][2]~26_combout\ & (\Corr_Main_1|vacc4[1][2]~4_combout\ & !\Corr_Main_1|Add31~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc4[0][2]~26_combout\,
	datab => \Corr_Main_1|vacc4[1][2]~4_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add31~3\,
	combout => \Corr_Main_1|Add31~4_combout\,
	cout => \Corr_Main_1|Add31~5\);

-- Location: LCCOMB_X21_Y7_N16
\Corr_Main_1|Add31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~14_combout\ = (\Corr_Main_1|vacc4[1][7]~14_combout\ & ((\Corr_Main_1|vacc4[0][7]~36_combout\ & (\Corr_Main_1|Add31~13\ & VCC)) # (!\Corr_Main_1|vacc4[0][7]~36_combout\ & (!\Corr_Main_1|Add31~13\)))) # 
-- (!\Corr_Main_1|vacc4[1][7]~14_combout\ & ((\Corr_Main_1|vacc4[0][7]~36_combout\ & (!\Corr_Main_1|Add31~13\)) # (!\Corr_Main_1|vacc4[0][7]~36_combout\ & ((\Corr_Main_1|Add31~13\) # (GND)))))
-- \Corr_Main_1|Add31~15\ = CARRY((\Corr_Main_1|vacc4[1][7]~14_combout\ & (!\Corr_Main_1|vacc4[0][7]~36_combout\ & !\Corr_Main_1|Add31~13\)) # (!\Corr_Main_1|vacc4[1][7]~14_combout\ & ((!\Corr_Main_1|Add31~13\) # (!\Corr_Main_1|vacc4[0][7]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc4[1][7]~14_combout\,
	datab => \Corr_Main_1|vacc4[0][7]~36_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add31~13\,
	combout => \Corr_Main_1|Add31~14_combout\,
	cout => \Corr_Main_1|Add31~15\);

-- Location: LCCOMB_X21_Y7_N24
\Corr_Main_1|Add31~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~22_combout\ = (\Corr_Main_1|Add30~0_combout\ & ((\Corr_Main_1|Add29~0_combout\ & (\Corr_Main_1|Add31~21\ & VCC)) # (!\Corr_Main_1|Add29~0_combout\ & (!\Corr_Main_1|Add31~21\)))) # (!\Corr_Main_1|Add30~0_combout\ & 
-- ((\Corr_Main_1|Add29~0_combout\ & (!\Corr_Main_1|Add31~21\)) # (!\Corr_Main_1|Add29~0_combout\ & ((\Corr_Main_1|Add31~21\) # (GND)))))
-- \Corr_Main_1|Add31~23\ = CARRY((\Corr_Main_1|Add30~0_combout\ & (!\Corr_Main_1|Add29~0_combout\ & !\Corr_Main_1|Add31~21\)) # (!\Corr_Main_1|Add30~0_combout\ & ((!\Corr_Main_1|Add31~21\) # (!\Corr_Main_1|Add29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add30~0_combout\,
	datab => \Corr_Main_1|Add29~0_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add31~21\,
	combout => \Corr_Main_1|Add31~22_combout\,
	cout => \Corr_Main_1|Add31~23\);

-- Location: LCCOMB_X21_Y7_N26
\Corr_Main_1|Add31~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~24_combout\ = !\Corr_Main_1|Add31~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|Add31~23\,
	combout => \Corr_Main_1|Add31~24_combout\);

-- Location: LCCOMB_X19_Y7_N20
\Corr_Main_1|vacc1[24][3]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[24][3]~134_combout\ = (\Corr_Main_1|buff|buffer_4\(49) & ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a4\ & (\Corr_Main_1|vacc1[24][2]~133\ & VCC)) # 
-- (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a4\ & (!\Corr_Main_1|vacc1[24][2]~133\)))) # (!\Corr_Main_1|buff|buffer_4\(49) & ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a4\ & 
-- (!\Corr_Main_1|vacc1[24][2]~133\)) # (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a4\ & ((\Corr_Main_1|vacc1[24][2]~133\) # (GND)))))
-- \Corr_Main_1|vacc1[24][3]~135\ = CARRY((\Corr_Main_1|buff|buffer_4\(49) & (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a4\ & !\Corr_Main_1|vacc1[24][2]~133\)) # (!\Corr_Main_1|buff|buffer_4\(49) & 
-- ((!\Corr_Main_1|vacc1[24][2]~133\) # (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(49),
	datab => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a4\,
	datad => VCC,
	cin => \Corr_Main_1|vacc1[24][2]~133\,
	combout => \Corr_Main_1|vacc1[24][3]~134_combout\,
	cout => \Corr_Main_1|vacc1[24][3]~135\);

-- Location: LCCOMB_X19_Y7_N22
\Corr_Main_1|vacc1[24][4]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[24][4]~136_combout\ = ((\Corr_Main_1|buff|buffer_3\(49) $ (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a3\ $ (!\Corr_Main_1|vacc1[24][3]~135\)))) # (GND)
-- \Corr_Main_1|vacc1[24][4]~137\ = CARRY((\Corr_Main_1|buff|buffer_3\(49) & ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a3\) # (!\Corr_Main_1|vacc1[24][3]~135\))) # (!\Corr_Main_1|buff|buffer_3\(49) & 
-- (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a3\ & !\Corr_Main_1|vacc1[24][3]~135\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(49),
	datab => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a3\,
	datad => VCC,
	cin => \Corr_Main_1|vacc1[24][3]~135\,
	combout => \Corr_Main_1|vacc1[24][4]~136_combout\,
	cout => \Corr_Main_1|vacc1[24][4]~137\);

-- Location: LCCOMB_X19_Y7_N24
\Corr_Main_1|vacc1[24][5]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[24][5]~138_combout\ = (\Corr_Main_1|buff|buffer_2\(49) & ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a2\ & (\Corr_Main_1|vacc1[24][4]~137\ & VCC)) # 
-- (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a2\ & (!\Corr_Main_1|vacc1[24][4]~137\)))) # (!\Corr_Main_1|buff|buffer_2\(49) & ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a2\ & 
-- (!\Corr_Main_1|vacc1[24][4]~137\)) # (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a2\ & ((\Corr_Main_1|vacc1[24][4]~137\) # (GND)))))
-- \Corr_Main_1|vacc1[24][5]~139\ = CARRY((\Corr_Main_1|buff|buffer_2\(49) & (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a2\ & !\Corr_Main_1|vacc1[24][4]~137\)) # (!\Corr_Main_1|buff|buffer_2\(49) & 
-- ((!\Corr_Main_1|vacc1[24][4]~137\) # (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(49),
	datab => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a2\,
	datad => VCC,
	cin => \Corr_Main_1|vacc1[24][4]~137\,
	combout => \Corr_Main_1|vacc1[24][5]~138_combout\,
	cout => \Corr_Main_1|vacc1[24][5]~139\);

-- Location: LCCOMB_X19_Y7_N26
\Corr_Main_1|vacc1[24][6]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[24][6]~140_combout\ = ((\Corr_Main_1|buff|buffer_1\(49) $ (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ $ (!\Corr_Main_1|vacc1[24][5]~139\)))) # (GND)
-- \Corr_Main_1|vacc1[24][6]~141\ = CARRY((\Corr_Main_1|buff|buffer_1\(49) & ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a1\) # (!\Corr_Main_1|vacc1[24][5]~139\))) # (!\Corr_Main_1|buff|buffer_1\(49) & 
-- (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & !\Corr_Main_1|vacc1[24][5]~139\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(49),
	datab => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datad => VCC,
	cin => \Corr_Main_1|vacc1[24][5]~139\,
	combout => \Corr_Main_1|vacc1[24][6]~140_combout\,
	cout => \Corr_Main_1|vacc1[24][6]~141\);

-- Location: LCCOMB_X19_Y7_N28
\Corr_Main_1|vacc1[24][7]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[24][7]~142_combout\ = (\Corr_Main_1|buff|buffer_0\(49) & ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ & (\Corr_Main_1|vacc1[24][6]~141\ & VCC)) # 
-- (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ & (!\Corr_Main_1|vacc1[24][6]~141\)))) # (!\Corr_Main_1|buff|buffer_0\(49) & ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ 
-- & (!\Corr_Main_1|vacc1[24][6]~141\)) # (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ & ((\Corr_Main_1|vacc1[24][6]~141\) # (GND)))))
-- \Corr_Main_1|vacc1[24][7]~143\ = CARRY((\Corr_Main_1|buff|buffer_0\(49) & (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ & !\Corr_Main_1|vacc1[24][6]~141\)) # (!\Corr_Main_1|buff|buffer_0\(49) & 
-- ((!\Corr_Main_1|vacc1[24][6]~141\) # (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(49),
	datab => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc1[24][6]~141\,
	combout => \Corr_Main_1|vacc1[24][7]~142_combout\,
	cout => \Corr_Main_1|vacc1[24][7]~143\);

-- Location: LCCOMB_X19_Y7_N30
\Corr_Main_1|Add16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add16~0_combout\ = !\Corr_Main_1|vacc1[24][7]~143\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc1[24][7]~143\,
	combout => \Corr_Main_1|Add16~0_combout\);

-- Location: LCCOMB_X20_Y7_N6
\Corr_Main_1|corr_value[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[2]~4_combout\ = ((\Corr_Main_1|Add31~4_combout\ $ (\Corr_Main_1|vacc1[24][2]~132_combout\ $ (!\Corr_Main_1|corr_value[1]~3\)))) # (GND)
-- \Corr_Main_1|corr_value[2]~5\ = CARRY((\Corr_Main_1|Add31~4_combout\ & ((\Corr_Main_1|vacc1[24][2]~132_combout\) # (!\Corr_Main_1|corr_value[1]~3\))) # (!\Corr_Main_1|Add31~4_combout\ & (\Corr_Main_1|vacc1[24][2]~132_combout\ & 
-- !\Corr_Main_1|corr_value[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add31~4_combout\,
	datab => \Corr_Main_1|vacc1[24][2]~132_combout\,
	datad => VCC,
	cin => \Corr_Main_1|corr_value[1]~3\,
	combout => \Corr_Main_1|corr_value[2]~4_combout\,
	cout => \Corr_Main_1|corr_value[2]~5\);

-- Location: LCCOMB_X20_Y7_N12
\Corr_Main_1|corr_value[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[5]~10_combout\ = (\Corr_Main_1|vacc1[24][5]~138_combout\ & ((\Corr_Main_1|Add31~10_combout\ & (\Corr_Main_1|corr_value[4]~9\ & VCC)) # (!\Corr_Main_1|Add31~10_combout\ & (!\Corr_Main_1|corr_value[4]~9\)))) # 
-- (!\Corr_Main_1|vacc1[24][5]~138_combout\ & ((\Corr_Main_1|Add31~10_combout\ & (!\Corr_Main_1|corr_value[4]~9\)) # (!\Corr_Main_1|Add31~10_combout\ & ((\Corr_Main_1|corr_value[4]~9\) # (GND)))))
-- \Corr_Main_1|corr_value[5]~11\ = CARRY((\Corr_Main_1|vacc1[24][5]~138_combout\ & (!\Corr_Main_1|Add31~10_combout\ & !\Corr_Main_1|corr_value[4]~9\)) # (!\Corr_Main_1|vacc1[24][5]~138_combout\ & ((!\Corr_Main_1|corr_value[4]~9\) # 
-- (!\Corr_Main_1|Add31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[24][5]~138_combout\,
	datab => \Corr_Main_1|Add31~10_combout\,
	datad => VCC,
	cin => \Corr_Main_1|corr_value[4]~9\,
	combout => \Corr_Main_1|corr_value[5]~10_combout\,
	cout => \Corr_Main_1|corr_value[5]~11\);

-- Location: LCCOMB_X20_Y7_N20
\Corr_Main_1|corr_value[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[9]~18_combout\ = (\Corr_Main_1|Add31~18_combout\ & (!\Corr_Main_1|corr_value[8]~17\)) # (!\Corr_Main_1|Add31~18_combout\ & ((\Corr_Main_1|corr_value[8]~17\) # (GND)))
-- \Corr_Main_1|corr_value[9]~19\ = CARRY((!\Corr_Main_1|corr_value[8]~17\) # (!\Corr_Main_1|Add31~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Corr_Main_1|Add31~18_combout\,
	datad => VCC,
	cin => \Corr_Main_1|corr_value[8]~17\,
	combout => \Corr_Main_1|corr_value[9]~18_combout\,
	cout => \Corr_Main_1|corr_value[9]~19\);

-- Location: LCCOMB_X20_Y7_N22
\Corr_Main_1|corr_value[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[10]~20_combout\ = (\Corr_Main_1|Add31~20_combout\ & (\Corr_Main_1|corr_value[9]~19\ $ (GND))) # (!\Corr_Main_1|Add31~20_combout\ & (!\Corr_Main_1|corr_value[9]~19\ & VCC))
-- \Corr_Main_1|corr_value[10]~21\ = CARRY((\Corr_Main_1|Add31~20_combout\ & !\Corr_Main_1|corr_value[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Corr_Main_1|Add31~20_combout\,
	datad => VCC,
	cin => \Corr_Main_1|corr_value[9]~19\,
	combout => \Corr_Main_1|corr_value[10]~20_combout\,
	cout => \Corr_Main_1|corr_value[10]~21\);

-- Location: LCCOMB_X20_Y7_N24
\Corr_Main_1|corr_value[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[11]~22_combout\ = (\Corr_Main_1|Add31~22_combout\ & (!\Corr_Main_1|corr_value[10]~21\)) # (!\Corr_Main_1|Add31~22_combout\ & ((\Corr_Main_1|corr_value[10]~21\) # (GND)))
-- \Corr_Main_1|corr_value[11]~23\ = CARRY((!\Corr_Main_1|corr_value[10]~21\) # (!\Corr_Main_1|Add31~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Corr_Main_1|Add31~22_combout\,
	datad => VCC,
	cin => \Corr_Main_1|corr_value[10]~21\,
	combout => \Corr_Main_1|corr_value[11]~22_combout\,
	cout => \Corr_Main_1|corr_value[11]~23\);

-- Location: LCCOMB_X20_Y7_N26
\Corr_Main_1|corr_value[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[12]~24_combout\ = (\Corr_Main_1|Add31~24_combout\ & (\Corr_Main_1|corr_value[11]~23\ $ (GND))) # (!\Corr_Main_1|Add31~24_combout\ & (!\Corr_Main_1|corr_value[11]~23\ & VCC))
-- \Corr_Main_1|corr_value[12]~25\ = CARRY((\Corr_Main_1|Add31~24_combout\ & !\Corr_Main_1|corr_value[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add31~24_combout\,
	datad => VCC,
	cin => \Corr_Main_1|corr_value[11]~23\,
	combout => \Corr_Main_1|corr_value[12]~24_combout\,
	cout => \Corr_Main_1|corr_value[12]~25\);

-- Location: LCCOMB_X8_Y6_N8
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((GND))))
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X21_Y13_N10
\this_state_manager|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~10_combout\ = (\this_state_manager|counter\(5) & (!\this_state_manager|Add0~9\)) # (!\this_state_manager|counter\(5) & ((\this_state_manager|Add0~9\) # (GND)))
-- \this_state_manager|Add0~11\ = CARRY((!\this_state_manager|Add0~9\) # (!\this_state_manager|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(5),
	datad => VCC,
	cin => \this_state_manager|Add0~9\,
	combout => \this_state_manager|Add0~10_combout\,
	cout => \this_state_manager|Add0~11\);

-- Location: LCCOMB_X21_Y13_N12
\this_state_manager|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~12_combout\ = (\this_state_manager|counter\(6) & (\this_state_manager|Add0~11\ $ (GND))) # (!\this_state_manager|counter\(6) & (!\this_state_manager|Add0~11\ & VCC))
-- \this_state_manager|Add0~13\ = CARRY((\this_state_manager|counter\(6) & !\this_state_manager|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(6),
	datad => VCC,
	cin => \this_state_manager|Add0~11\,
	combout => \this_state_manager|Add0~12_combout\,
	cout => \this_state_manager|Add0~13\);

-- Location: LCCOMB_X21_Y13_N16
\this_state_manager|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~16_combout\ = (\this_state_manager|counter\(8) & (\this_state_manager|Add0~15\ $ (GND))) # (!\this_state_manager|counter\(8) & (!\this_state_manager|Add0~15\ & VCC))
-- \this_state_manager|Add0~17\ = CARRY((\this_state_manager|counter\(8) & !\this_state_manager|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(8),
	datad => VCC,
	cin => \this_state_manager|Add0~15\,
	combout => \this_state_manager|Add0~16_combout\,
	cout => \this_state_manager|Add0~17\);

-- Location: LCCOMB_X21_Y13_N24
\this_state_manager|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~24_combout\ = (\this_state_manager|counter\(12) & (\this_state_manager|Add0~23\ $ (GND))) # (!\this_state_manager|counter\(12) & (!\this_state_manager|Add0~23\ & VCC))
-- \this_state_manager|Add0~25\ = CARRY((\this_state_manager|counter\(12) & !\this_state_manager|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(12),
	datad => VCC,
	cin => \this_state_manager|Add0~23\,
	combout => \this_state_manager|Add0~24_combout\,
	cout => \this_state_manager|Add0~25\);

-- Location: LCCOMB_X21_Y12_N10
\this_state_manager|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~42_combout\ = (\this_state_manager|counter\(21) & (!\this_state_manager|Add0~41\)) # (!\this_state_manager|counter\(21) & ((\this_state_manager|Add0~41\) # (GND)))
-- \this_state_manager|Add0~43\ = CARRY((!\this_state_manager|Add0~41\) # (!\this_state_manager|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(21),
	datad => VCC,
	cin => \this_state_manager|Add0~41\,
	combout => \this_state_manager|Add0~42_combout\,
	cout => \this_state_manager|Add0~43\);

-- Location: LCCOMB_X21_Y12_N22
\this_state_manager|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~54_combout\ = (\this_state_manager|counter\(27) & (!\this_state_manager|Add0~53\)) # (!\this_state_manager|counter\(27) & ((\this_state_manager|Add0~53\) # (GND)))
-- \this_state_manager|Add0~55\ = CARRY((!\this_state_manager|Add0~53\) # (!\this_state_manager|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(27),
	datad => VCC,
	cin => \this_state_manager|Add0~53\,
	combout => \this_state_manager|Add0~54_combout\,
	cout => \this_state_manager|Add0~55\);

-- Location: LCCOMB_X21_Y12_N24
\this_state_manager|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~56_combout\ = (\this_state_manager|counter\(28) & (\this_state_manager|Add0~55\ $ (GND))) # (!\this_state_manager|counter\(28) & (!\this_state_manager|Add0~55\ & VCC))
-- \this_state_manager|Add0~57\ = CARRY((\this_state_manager|counter\(28) & !\this_state_manager|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(28),
	datad => VCC,
	cin => \this_state_manager|Add0~55\,
	combout => \this_state_manager|Add0~56_combout\,
	cout => \this_state_manager|Add0~57\);

-- Location: LCCOMB_X21_Y12_N26
\this_state_manager|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~58_combout\ = (\this_state_manager|counter\(29) & (!\this_state_manager|Add0~57\)) # (!\this_state_manager|counter\(29) & ((\this_state_manager|Add0~57\) # (GND)))
-- \this_state_manager|Add0~59\ = CARRY((!\this_state_manager|Add0~57\) # (!\this_state_manager|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(29),
	datad => VCC,
	cin => \this_state_manager|Add0~57\,
	combout => \this_state_manager|Add0~58_combout\,
	cout => \this_state_manager|Add0~59\);

-- Location: LCCOMB_X21_Y12_N28
\this_state_manager|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~60_combout\ = (\this_state_manager|counter\(30) & (\this_state_manager|Add0~59\ $ (GND))) # (!\this_state_manager|counter\(30) & (!\this_state_manager|Add0~59\ & VCC))
-- \this_state_manager|Add0~61\ = CARRY((\this_state_manager|counter\(30) & !\this_state_manager|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(30),
	datad => VCC,
	cin => \this_state_manager|Add0~59\,
	combout => \this_state_manager|Add0~60_combout\,
	cout => \this_state_manager|Add0~61\);

-- Location: LCCOMB_X21_Y12_N30
\this_state_manager|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~62_combout\ = \this_state_manager|Add0~61\ $ (\this_state_manager|counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \this_state_manager|counter\(31),
	cin => \this_state_manager|Add0~61\,
	combout => \this_state_manager|Add0~62_combout\);

-- Location: LCCOMB_X8_Y8_N22
\this_setup_manager|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal0~0_combout\ = (!\this_setup_manager|config_command_counter\(4) & !\this_setup_manager|config_command_counter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(4),
	datad => \this_setup_manager|config_command_counter\(10),
	combout => \this_setup_manager|Equal0~0_combout\);

-- Location: LCCOMB_X8_Y8_N26
\this_setup_manager|Equal10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal10~4_combout\ = (\this_setup_manager|Equal10~3_combout\ & (\this_setup_manager|config_command_counter\(5) & (\this_setup_manager|config_command_counter\(3) & \this_setup_manager|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|Equal10~3_combout\,
	datab => \this_setup_manager|config_command_counter\(5),
	datac => \this_setup_manager|config_command_counter\(3),
	datad => \this_setup_manager|Equal0~0_combout\,
	combout => \this_setup_manager|Equal10~4_combout\);

-- Location: LCCOMB_X8_Y8_N6
\this_setup_manager|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal0~2_combout\ = (\this_setup_manager|config_command_counter\(15)) # ((\this_setup_manager|config_command_counter\(16)) # ((\this_setup_manager|config_command_counter\(14)) # (\this_setup_manager|config_command_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(15),
	datab => \this_setup_manager|config_command_counter\(16),
	datac => \this_setup_manager|config_command_counter\(14),
	datad => \this_setup_manager|config_command_counter\(13),
	combout => \this_setup_manager|Equal0~2_combout\);

-- Location: LCCOMB_X7_Y8_N20
\this_setup_manager|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal0~4_combout\ = (!\this_setup_manager|config_command_counter\(1) & !\this_setup_manager|config_command_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_setup_manager|config_command_counter\(1),
	datad => \this_setup_manager|config_command_counter\(2),
	combout => \this_setup_manager|Equal0~4_combout\);

-- Location: LCCOMB_X8_Y8_N24
\this_setup_manager|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal0~5_combout\ = (!\this_setup_manager|config_command_counter\(14) & (\this_setup_manager|Equal0~1_combout\ & (!\this_setup_manager|config_command_counter\(8) & !\this_setup_manager|config_command_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(14),
	datab => \this_setup_manager|Equal0~1_combout\,
	datac => \this_setup_manager|config_command_counter\(8),
	datad => \this_setup_manager|config_command_counter\(13),
	combout => \this_setup_manager|Equal0~5_combout\);

-- Location: LCCOMB_X7_Y8_N24
\this_setup_manager|WideNor0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|WideNor0~2_combout\ = ((\this_setup_manager|config_command_counter\(3) & (!\this_setup_manager|Equal0~4_combout\)) # (!\this_setup_manager|config_command_counter\(3) & ((!\this_setup_manager|Equal0~5_combout\)))) # 
-- (!\this_setup_manager|config_command_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(3),
	datab => \this_setup_manager|config_command_counter\(0),
	datac => \this_setup_manager|Equal0~4_combout\,
	datad => \this_setup_manager|Equal0~5_combout\,
	combout => \this_setup_manager|WideNor0~2_combout\);

-- Location: LCCOMB_X8_Y8_N10
\this_setup_manager|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal0~6_combout\ = (!\this_setup_manager|config_command_counter\(0) & (!\this_setup_manager|config_command_counter\(16) & (!\this_setup_manager|config_command_counter\(3) & !\this_setup_manager|config_command_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(0),
	datab => \this_setup_manager|config_command_counter\(16),
	datac => \this_setup_manager|config_command_counter\(3),
	datad => \this_setup_manager|config_command_counter\(13),
	combout => \this_setup_manager|Equal0~6_combout\);

-- Location: LCCOMB_X7_Y6_N6
\adc_spi_controller|spi_tx_component|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|Equal0~0_combout\ = (!\adc_spi_controller|spi_tx_component|clk_counter\(0) & \adc_spi_controller|spi_tx_component|clk_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \adc_spi_controller|spi_tx_component|clk_counter\(0),
	datad => \adc_spi_controller|spi_tx_component|clk_counter\(1),
	combout => \adc_spi_controller|spi_tx_component|Equal0~0_combout\);

-- Location: LCCOMB_X8_Y5_N6
\adc_spi_controller|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Selector0~0_combout\ = (\adc_spi_controller|curr_state.transmiting~regout\ & !\adc_spi_controller|spi_tx_component|SEND_DONE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|curr_state.transmiting~regout\,
	datac => \adc_spi_controller|spi_tx_component|SEND_DONE~regout\,
	combout => \adc_spi_controller|Selector0~0_combout\);

-- Location: LCCOMB_X25_Y10_N24
\this_mram_controller|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector1~0_combout\ = (\this_mram_controller|counter\(2)) # ((!\this_mram_controller|curr_state.reading~regout\) # (!\this_mram_controller|Mux41~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(2),
	datab => \this_mram_controller|Mux41~0_combout\,
	datad => \this_mram_controller|curr_state.reading~regout\,
	combout => \this_mram_controller|Selector1~0_combout\);

-- Location: LCCOMB_X25_Y10_N18
\this_mram_controller|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux21~0_combout\ = (!\this_mram_controller|counter\(3) & (\this_mram_controller|counter\(0) & (\this_mram_controller|counter\(2) $ (\this_mram_controller|counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(2),
	datab => \this_mram_controller|counter\(3),
	datac => \this_mram_controller|counter\(1),
	datad => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|Mux21~0_combout\);

-- Location: LCCOMB_X25_Y10_N12
\this_mram_controller|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector0~1_combout\ = ((\this_mram_controller|Mux21~0_combout\ & ((!\this_mram_controller|counter\(1)))) # (!\this_mram_controller|Mux21~0_combout\ & (!\this_mram_controller|MRAM_EN~regout\))) # 
-- (!\this_mram_controller|curr_state.writing~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state.writing~regout\,
	datab => \this_mram_controller|MRAM_EN~regout\,
	datac => \this_mram_controller|counter\(1),
	datad => \this_mram_controller|Mux21~0_combout\,
	combout => \this_mram_controller|Selector0~1_combout\);

-- Location: LCCOMB_X25_Y10_N20
\this_mram_controller|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux18~0_combout\ = (\this_mram_controller|counter\(3)) # ((\this_mram_controller|counter\(1)) # (\this_mram_controller|counter\(2) $ (\this_mram_controller|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(2),
	datab => \this_mram_controller|counter\(3),
	datac => \this_mram_controller|counter\(1),
	datad => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|Mux18~0_combout\);

-- Location: LCCOMB_X24_Y10_N30
\this_mram_controller|curr_state~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|curr_state~5_combout\ = (\this_mram_controller|curr_state.reading~regout\ & ((!\this_mram_controller|Mux60~0_combout\) # (!\this_mram_controller|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(0),
	datab => \this_mram_controller|Mux60~0_combout\,
	datad => \this_mram_controller|curr_state.reading~regout\,
	combout => \this_mram_controller|curr_state~5_combout\);

-- Location: LCCOMB_X25_Y10_N10
\this_mram_controller|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector4~0_combout\ = ((\this_mram_controller|Mux18~0_combout\ & ((!\this_mram_controller|MRAM_LOWER_EN~regout\))) # (!\this_mram_controller|Mux18~0_combout\ & (\this_mram_controller|counter\(2)))) # 
-- (!\this_mram_controller|curr_state.writing~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(2),
	datab => \this_mram_controller|curr_state.writing~regout\,
	datac => \this_mram_controller|Mux18~0_combout\,
	datad => \this_mram_controller|MRAM_LOWER_EN~regout\,
	combout => \this_mram_controller|Selector4~0_combout\);

-- Location: LCFF_X22_Y11_N29
\UART_Controller_1|uart_tx_1|data_send[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[5]~0_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(5));

-- Location: LCFF_X22_Y11_N1
\UART_Controller_1|uart_tx_1|data_send[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[6]~1_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(6));

-- Location: LCFF_X22_Y11_N25
\UART_Controller_1|uart_tx_1|data_send[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[4]~2_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(4));

-- Location: LCCOMB_X22_Y11_N6
\UART_Controller_1|uart_tx_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(1) & ((\UART_Controller_1|uart_tx_1|data_index\(0)) # ((!\UART_Controller_1|uart_tx_1|data_send\(6))))) # (!\UART_Controller_1|uart_tx_1|data_index\(1) & 
-- (!\UART_Controller_1|uart_tx_1|data_index\(0) & (!\UART_Controller_1|uart_tx_1|data_send\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(1),
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datac => \UART_Controller_1|uart_tx_1|data_send\(4),
	datad => \UART_Controller_1|uart_tx_1|data_send\(6),
	combout => \UART_Controller_1|uart_tx_1|Mux0~0_combout\);

-- Location: LCFF_X22_Y11_N17
\UART_Controller_1|uart_tx_1|data_send[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(7));

-- Location: LCCOMB_X22_Y11_N16
\UART_Controller_1|uart_tx_1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~1_combout\ = (\UART_Controller_1|uart_tx_1|Mux0~0_combout\ & (((\UART_Controller_1|uart_tx_1|data_send\(7))) # (!\UART_Controller_1|uart_tx_1|data_index\(0)))) # (!\UART_Controller_1|uart_tx_1|Mux0~0_combout\ & 
-- (\UART_Controller_1|uart_tx_1|data_index\(0) & ((!\UART_Controller_1|uart_tx_1|data_send\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Mux0~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datac => \UART_Controller_1|uart_tx_1|data_send\(7),
	datad => \UART_Controller_1|uart_tx_1|data_send\(5),
	combout => \UART_Controller_1|uart_tx_1|Mux0~1_combout\);

-- Location: LCFF_X22_Y11_N21
\UART_Controller_1|uart_tx_1|data_send[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[1]~4_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(1));

-- Location: LCFF_X7_Y5_N25
\adc_spi_controller|cs_up_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|Add0~6_combout\,
	ena => \adc_spi_controller|curr_state.cs_up~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|cs_up_counter\(3));

-- Location: LCFF_X25_Y11_N31
\UART_Controller_1|uart_tx_1|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|counter\(0));

-- Location: LCFF_X25_Y11_N13
\UART_Controller_1|uart_tx_1|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|counter\(8));

-- Location: LCCOMB_X21_Y11_N2
\UART_Controller_1|uart_tx_1|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector19~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & ((!\UART_Controller_1|uart_tx_1|Equal0~3_combout\))) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector19~0_combout\);

-- Location: LCCOMB_X9_Y5_N6
\adc_spi_controller|spi_tx_component|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|Add0~12_combout\ = (\adc_spi_controller|spi_tx_component|Equal0~1_combout\ & (\adc_spi_controller|spi_tx_component|Add0~4_combout\)) # (!\adc_spi_controller|spi_tx_component|Equal0~1_combout\ & 
-- ((\adc_spi_controller|spi_tx_component|bits_sent\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|Add0~4_combout\,
	datab => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	datac => \adc_spi_controller|spi_tx_component|bits_sent\(2),
	combout => \adc_spi_controller|spi_tx_component|Add0~12_combout\);

-- Location: LCFF_X21_Y13_N17
\this_state_manager|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~16_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(8));

-- Location: LCFF_X21_Y13_N25
\this_state_manager|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~24_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(12));

-- Location: LCCOMB_X22_Y13_N6
\this_state_manager|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Equal0~3_combout\ = (!\this_state_manager|counter\(12) & (!\this_state_manager|counter\(14) & (!\this_state_manager|counter\(15) & !\this_state_manager|counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(12),
	datab => \this_state_manager|counter\(14),
	datac => \this_state_manager|counter\(15),
	datad => \this_state_manager|counter\(13),
	combout => \this_state_manager|Equal0~3_combout\);

-- Location: LCFF_X21_Y12_N11
\this_state_manager|counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~42_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(21));

-- Location: LCFF_X21_Y12_N25
\this_state_manager|counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~56_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(28));

-- Location: LCFF_X21_Y12_N27
\this_state_manager|counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~58_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(29));

-- Location: LCFF_X21_Y12_N29
\this_state_manager|counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~60_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(30));

-- Location: LCFF_X21_Y12_N31
\this_state_manager|counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~62_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(31));

-- Location: LCCOMB_X22_Y12_N12
\this_state_manager|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Equal0~9_combout\ = (!\this_state_manager|counter\(30) & (!\this_state_manager|counter\(29) & (!\this_state_manager|counter\(31) & !\this_state_manager|counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(30),
	datab => \this_state_manager|counter\(29),
	datac => \this_state_manager|counter\(31),
	datad => \this_state_manager|counter\(28),
	combout => \this_state_manager|Equal0~9_combout\);

-- Location: LCCOMB_X27_Y10_N24
\this_write_out_mram_manager|have_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|have_data~0_combout\ = (\this_write_out_mram_manager|have_data~regout\ & (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)) # (!\this_write_out_mram_manager|have_data~regout\ 
-- & (((!\this_mram_controller|curr_state.idle~regout\ & \this_write_out_mram_manager|getting_data~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \this_mram_controller|curr_state.idle~regout\,
	datac => \this_write_out_mram_manager|have_data~regout\,
	datad => \this_write_out_mram_manager|getting_data~regout\,
	combout => \this_write_out_mram_manager|have_data~0_combout\);

-- Location: LCFF_X21_Y11_N3
\UART_Controller_1|curr_state.reading_fifo1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.reading_fifo1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.reading_fifo1~regout\);

-- Location: LCFF_X21_Y11_N25
\UART_Controller_1|uart_tx_1|tx_curr_state.stop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\);

-- Location: LCCOMB_X25_Y11_N30
\UART_Controller_1|uart_tx_1|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector16~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (!\UART_Controller_1|uart_tx_1|Equal0~3_combout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & 
-- \UART_Controller_1|uart_tx_1|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datad => \UART_Controller_1|uart_tx_1|Add0~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector16~0_combout\);

-- Location: LCCOMB_X25_Y11_N12
\UART_Controller_1|uart_tx_1|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector8~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (!\UART_Controller_1|uart_tx_1|Equal0~3_combout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & 
-- \UART_Controller_1|uart_tx_1|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datad => \UART_Controller_1|uart_tx_1|Add0~16_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector8~0_combout\);

-- Location: LCFF_X19_Y7_N29
\Corr_Main_1|buff|buffer_0[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(49));

-- Location: LCFF_X19_Y7_N27
\Corr_Main_1|buff|buffer_1[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(49));

-- Location: LCFF_X19_Y7_N25
\Corr_Main_1|buff|buffer_2[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(49));

-- Location: LCFF_X19_Y7_N23
\Corr_Main_1|buff|buffer_3[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(49));

-- Location: LCFF_X19_Y7_N21
\Corr_Main_1|buff|buffer_4[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(49));

-- Location: LCFF_X19_Y7_N17
\Corr_Main_1|buff|buffer_6[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(49));

-- Location: LCCOMB_X19_Y7_N10
\Corr_Main_1|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|LessThan0~0_combout\ = (\Corr_Main_1|corr_value[12]~24_combout\ & ((\Corr_Main_1|corr_value[9]~18_combout\) # ((\Corr_Main_1|corr_value[10]~20_combout\) # (\Corr_Main_1|corr_value[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|corr_value[9]~18_combout\,
	datab => \Corr_Main_1|corr_value[10]~20_combout\,
	datac => \Corr_Main_1|corr_value[12]~24_combout\,
	datad => \Corr_Main_1|corr_value[11]~22_combout\,
	combout => \Corr_Main_1|LessThan0~0_combout\);

-- Location: LCCOMB_X8_Y6_N20
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (\this_setup_manager|SPI_send_irq~regout\ & (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \this_setup_manager|SPI_send_irq~regout\,
	datac => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCFF_X21_Y11_N9
\UART_Controller_1|next_state.reading_fifo1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.reading_fifo1~regout\);

-- Location: LCCOMB_X21_Y11_N24
\UART_Controller_1|uart_tx_1|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~2_combout\ = (\UART_Controller_1|uart_tx_1|Equal0~3_combout\ & (\UART_Controller_1|uart_tx_1|Selector4~0_combout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|Equal0~3_combout\ & (((\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	datab => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~2_combout\);

-- Location: LCCOMB_X21_Y11_N20
\UART_Controller_1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector1~0_combout\ = ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & (\UART_Controller_1|curr_state.transmiting~regout\)) # (!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & ((\UART_Controller_1|curr_state.reading_fifo2~regout\)))) # 
-- (!\UART_Controller_1|curr_state.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datac => \UART_Controller_1|curr_state.transmiting~regout\,
	datad => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	combout => \UART_Controller_1|Selector1~0_combout\);

-- Location: LCCOMB_X21_Y11_N8
\UART_Controller_1|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector1~1_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (((\UART_Controller_1|Selector1~0_combout\ & \UART_Controller_1|next_state.reading_fifo1~regout\)) # 
-- (!\UART_Controller_1|curr_state.idle~regout\))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\UART_Controller_1|Selector1~0_combout\ & (\UART_Controller_1|next_state.reading_fifo1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \UART_Controller_1|Selector1~0_combout\,
	datac => \UART_Controller_1|next_state.reading_fifo1~regout\,
	datad => \UART_Controller_1|curr_state.idle~regout\,
	combout => \UART_Controller_1|Selector1~1_combout\);

-- Location: LCCOMB_X22_Y11_N4
\UART_Controller_1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector3~0_combout\ = (\UART_Controller_1|curr_state.idle~regout\ & (\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & (\UART_Controller_1|curr_state.transmiting~regout\))) # (!\UART_Controller_1|curr_state.idle~regout\ & 
-- (((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & \UART_Controller_1|curr_state.transmiting~regout\)) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datac => \UART_Controller_1|curr_state.transmiting~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \UART_Controller_1|Selector3~0_combout\);

-- Location: LCCOMB_X21_Y11_N26
\UART_Controller_1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector0~0_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (((!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & \UART_Controller_1|curr_state.reading_fifo2~regout\)))) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (((!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & \UART_Controller_1|curr_state.reading_fifo2~regout\)) # 
-- (!\UART_Controller_1|curr_state.idle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \UART_Controller_1|curr_state.idle~regout\,
	datac => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datad => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	combout => \UART_Controller_1|Selector0~0_combout\);

-- Location: LCCOMB_X7_Y8_N6
\this_setup_manager|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal4~0_combout\ = (!\this_setup_manager|config_command_counter\(1) & \this_setup_manager|config_command_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_setup_manager|config_command_counter\(1),
	datad => \this_setup_manager|config_command_counter\(2),
	combout => \this_setup_manager|Equal4~0_combout\);

-- Location: LCCOMB_X22_Y11_N28
\UART_Controller_1|uart_tx_1|data_send[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[5]~0_combout\ = !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	combout => \UART_Controller_1|uart_tx_1|data_send[5]~0_combout\);

-- Location: LCCOMB_X22_Y11_N0
\UART_Controller_1|uart_tx_1|data_send[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[6]~1_combout\ = !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	combout => \UART_Controller_1|uart_tx_1|data_send[6]~1_combout\);

-- Location: LCCOMB_X22_Y11_N24
\UART_Controller_1|uart_tx_1|data_send[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[4]~2_combout\ = !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	combout => \UART_Controller_1|uart_tx_1|data_send[4]~2_combout\);

-- Location: LCCOMB_X22_Y11_N20
\UART_Controller_1|uart_tx_1|data_send[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[1]~4_combout\ = !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	combout => \UART_Controller_1|uart_tx_1|data_send[1]~4_combout\);

-- Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_D[0]~reg0_regout\,
	oe => \this_mram_controller|MRAM_D[0]~en_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(0),
	combout => \MRAM_D[0]~0\);

-- Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_D[1]~reg0_regout\,
	oe => \this_mram_controller|MRAM_D[1]~en_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(1),
	combout => \MRAM_D[1]~1\);

-- Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_D[2]~reg0_regout\,
	oe => \this_mram_controller|MRAM_D[2]~en_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(2),
	combout => \MRAM_D[2]~2\);

-- Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_D[3]~reg0_regout\,
	oe => \this_mram_controller|MRAM_D[3]~en_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(3),
	combout => \MRAM_D[3]~3\);

-- Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_D[4]~reg0_regout\,
	oe => \this_mram_controller|MRAM_D[4]~en_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(4),
	combout => \MRAM_D[4]~4\);

-- Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_D[5]~reg0_regout\,
	oe => \this_mram_controller|MRAM_D[5]~en_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(5),
	combout => \MRAM_D[5]~5\);

-- Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_D[6]~reg0_regout\,
	oe => \this_mram_controller|MRAM_D[6]~en_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(6),
	combout => \MRAM_D[6]~6\);

-- Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_D[7]~reg0_regout\,
	oe => \this_mram_controller|MRAM_D[7]~en_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(7),
	combout => \MRAM_D[7]~7\);

-- Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_D[8]~reg0_regout\,
	oe => \this_mram_controller|MRAM_D[8]~en_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(8),
	combout => \MRAM_D[8]~8\);

-- Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_D[9]~reg0_regout\,
	oe => \this_mram_controller|MRAM_D[9]~en_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(9),
	combout => \MRAM_D[9]~9\);

-- Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|ALT_INV_MRAM_D[10]~en_regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(10),
	combout => \MRAM_D[10]~10\);

-- Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|ALT_INV_MRAM_D[11]~en_regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(11),
	combout => \MRAM_D[11]~11\);

-- Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|ALT_INV_MRAM_D[12]~en_regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(12),
	combout => \MRAM_D[12]~12\);

-- Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|ALT_INV_MRAM_D[13]~en_regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(13),
	combout => \MRAM_D[13]~13\);

-- Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|ALT_INV_MRAM_D[14]~en_regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(14),
	combout => \MRAM_D[14]~14\);

-- Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_D[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|ALT_INV_MRAM_D[15]~en_regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => MRAM_D(15),
	combout => \MRAM_D[15]~15\);

-- Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLK,
	combout => \CLK~combout\);

-- Location: PLL_1
\pl|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 2,
	c0_mode => "odd",
	c0_ph => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 3,
	clk0_phase_shift => "0",
	clk1_duty_cycle => 50,
	clk1_phase_shift => "0",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 15,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 3433,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	inclk => \pl|altpll_component|pll_INCLK_bus\,
	clk => \pl|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G3
\pl|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pl|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pl|altpll_component|_clk0~clkctrl_outclk\);

-- Location: LCCOMB_X7_Y6_N22
\adc_spi_controller|spi_tx_component|clk_counter[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|clk_counter[1]~7_combout\ = (\adc_spi_controller|spi_tx_component|clk_counter\(1) & (!\adc_spi_controller|spi_tx_component|clk_counter[0]~6\)) # (!\adc_spi_controller|spi_tx_component|clk_counter\(1) & 
-- ((\adc_spi_controller|spi_tx_component|clk_counter[0]~6\) # (GND)))
-- \adc_spi_controller|spi_tx_component|clk_counter[1]~8\ = CARRY((!\adc_spi_controller|spi_tx_component|clk_counter[0]~6\) # (!\adc_spi_controller|spi_tx_component|clk_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|clk_counter\(1),
	datad => VCC,
	cin => \adc_spi_controller|spi_tx_component|clk_counter[0]~6\,
	combout => \adc_spi_controller|spi_tx_component|clk_counter[1]~7_combout\,
	cout => \adc_spi_controller|spi_tx_component|clk_counter[1]~8\);

-- Location: LCFF_X7_Y6_N23
\adc_spi_controller|spi_tx_component|clk_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|clk_counter[1]~7_combout\,
	sclr => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	ena => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|clk_counter\(1));

-- Location: LCCOMB_X7_Y6_N24
\adc_spi_controller|spi_tx_component|clk_counter[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|clk_counter[2]~9_combout\ = (\adc_spi_controller|spi_tx_component|clk_counter\(2) & (\adc_spi_controller|spi_tx_component|clk_counter[1]~8\ $ (GND))) # (!\adc_spi_controller|spi_tx_component|clk_counter\(2) & 
-- (!\adc_spi_controller|spi_tx_component|clk_counter[1]~8\ & VCC))
-- \adc_spi_controller|spi_tx_component|clk_counter[2]~10\ = CARRY((\adc_spi_controller|spi_tx_component|clk_counter\(2) & !\adc_spi_controller|spi_tx_component|clk_counter[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|clk_counter\(2),
	datad => VCC,
	cin => \adc_spi_controller|spi_tx_component|clk_counter[1]~8\,
	combout => \adc_spi_controller|spi_tx_component|clk_counter[2]~9_combout\,
	cout => \adc_spi_controller|spi_tx_component|clk_counter[2]~10\);

-- Location: LCCOMB_X7_Y6_N26
\adc_spi_controller|spi_tx_component|clk_counter[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|clk_counter[3]~11_combout\ = (\adc_spi_controller|spi_tx_component|clk_counter\(3) & (!\adc_spi_controller|spi_tx_component|clk_counter[2]~10\)) # (!\adc_spi_controller|spi_tx_component|clk_counter\(3) & 
-- ((\adc_spi_controller|spi_tx_component|clk_counter[2]~10\) # (GND)))
-- \adc_spi_controller|spi_tx_component|clk_counter[3]~12\ = CARRY((!\adc_spi_controller|spi_tx_component|clk_counter[2]~10\) # (!\adc_spi_controller|spi_tx_component|clk_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|clk_counter\(3),
	datad => VCC,
	cin => \adc_spi_controller|spi_tx_component|clk_counter[2]~10\,
	combout => \adc_spi_controller|spi_tx_component|clk_counter[3]~11_combout\,
	cout => \adc_spi_controller|spi_tx_component|clk_counter[3]~12\);

-- Location: LCFF_X7_Y6_N27
\adc_spi_controller|spi_tx_component|clk_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|clk_counter[3]~11_combout\,
	sclr => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	ena => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|clk_counter\(3));

-- Location: LCFF_X7_Y6_N25
\adc_spi_controller|spi_tx_component|clk_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|clk_counter[2]~9_combout\,
	sclr => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	ena => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|clk_counter\(2));

-- Location: LCCOMB_X7_Y6_N28
\adc_spi_controller|spi_tx_component|clk_counter[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|clk_counter[4]~13_combout\ = \adc_spi_controller|spi_tx_component|clk_counter[3]~12\ $ (!\adc_spi_controller|spi_tx_component|clk_counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adc_spi_controller|spi_tx_component|clk_counter\(4),
	cin => \adc_spi_controller|spi_tx_component|clk_counter[3]~12\,
	combout => \adc_spi_controller|spi_tx_component|clk_counter[4]~13_combout\);

-- Location: LCFF_X7_Y6_N29
\adc_spi_controller|spi_tx_component|clk_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|clk_counter[4]~13_combout\,
	sclr => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	ena => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|clk_counter\(4));

-- Location: LCCOMB_X7_Y6_N16
\adc_spi_controller|spi_tx_component|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|Equal0~1_combout\ = (\adc_spi_controller|spi_tx_component|Equal0~0_combout\ & (\adc_spi_controller|spi_tx_component|clk_counter\(3) & (\adc_spi_controller|spi_tx_component|clk_counter\(2) & 
-- \adc_spi_controller|spi_tx_component|clk_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|Equal0~0_combout\,
	datab => \adc_spi_controller|spi_tx_component|clk_counter\(3),
	datac => \adc_spi_controller|spi_tx_component|clk_counter\(2),
	datad => \adc_spi_controller|spi_tx_component|clk_counter\(4),
	combout => \adc_spi_controller|spi_tx_component|Equal0~1_combout\);

-- Location: LCCOMB_X9_Y5_N22
\adc_spi_controller|spi_tx_component|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|Add0~2_combout\ = (\adc_spi_controller|spi_tx_component|bits_sent\(1) & (!\adc_spi_controller|spi_tx_component|Add0~1\)) # (!\adc_spi_controller|spi_tx_component|bits_sent\(1) & 
-- ((\adc_spi_controller|spi_tx_component|Add0~1\) # (GND)))
-- \adc_spi_controller|spi_tx_component|Add0~3\ = CARRY((!\adc_spi_controller|spi_tx_component|Add0~1\) # (!\adc_spi_controller|spi_tx_component|bits_sent\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|bits_sent\(1),
	datad => VCC,
	cin => \adc_spi_controller|spi_tx_component|Add0~1\,
	combout => \adc_spi_controller|spi_tx_component|Add0~2_combout\,
	cout => \adc_spi_controller|spi_tx_component|Add0~3\);

-- Location: LCCOMB_X9_Y5_N26
\adc_spi_controller|spi_tx_component|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|Add0~6_combout\ = (\adc_spi_controller|spi_tx_component|bits_sent\(3) & (!\adc_spi_controller|spi_tx_component|Add0~5\)) # (!\adc_spi_controller|spi_tx_component|bits_sent\(3) & 
-- ((\adc_spi_controller|spi_tx_component|Add0~5\) # (GND)))
-- \adc_spi_controller|spi_tx_component|Add0~7\ = CARRY((!\adc_spi_controller|spi_tx_component|Add0~5\) # (!\adc_spi_controller|spi_tx_component|bits_sent\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|bits_sent\(3),
	datad => VCC,
	cin => \adc_spi_controller|spi_tx_component|Add0~5\,
	combout => \adc_spi_controller|spi_tx_component|Add0~6_combout\,
	cout => \adc_spi_controller|spi_tx_component|Add0~7\);

-- Location: LCCOMB_X9_Y5_N28
\adc_spi_controller|spi_tx_component|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|Add0~8_combout\ = \adc_spi_controller|spi_tx_component|Add0~7\ $ (!\adc_spi_controller|spi_tx_component|bits_sent\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adc_spi_controller|spi_tx_component|bits_sent\(4),
	cin => \adc_spi_controller|spi_tx_component|Add0~7\,
	combout => \adc_spi_controller|spi_tx_component|Add0~8_combout\);

-- Location: LCCOMB_X9_Y5_N30
\adc_spi_controller|spi_tx_component|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|Add0~10_combout\ = (\adc_spi_controller|spi_tx_component|Equal0~1_combout\ & ((\adc_spi_controller|spi_tx_component|Add0~8_combout\))) # (!\adc_spi_controller|spi_tx_component|Equal0~1_combout\ & 
-- (\adc_spi_controller|spi_tx_component|bits_sent\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	datac => \adc_spi_controller|spi_tx_component|bits_sent\(4),
	datad => \adc_spi_controller|spi_tx_component|Add0~8_combout\,
	combout => \adc_spi_controller|spi_tx_component|Add0~10_combout\);

-- Location: LCFF_X9_Y5_N31
\adc_spi_controller|spi_tx_component|bits_sent[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|Add0~10_combout\,
	sclr => \adc_spi_controller|spi_tx_component|ALT_INV_curr_state~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|bits_sent\(4));

-- Location: LCCOMB_X9_Y5_N12
\adc_spi_controller|spi_tx_component|sclk~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|sclk~0_combout\ = (\adc_spi_controller|spi_tx_component|sclk~regout\ $ (\adc_spi_controller|spi_tx_component|Equal0~1_combout\)) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datac => \adc_spi_controller|spi_tx_component|sclk~regout\,
	datad => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	combout => \adc_spi_controller|spi_tx_component|sclk~0_combout\);

-- Location: LCFF_X9_Y5_N13
\adc_spi_controller|spi_tx_component|sclk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|sclk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|sclk~regout\);

-- Location: LCCOMB_X9_Y5_N10
\adc_spi_controller|spi_tx_component|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|process_0~1_combout\ = (!\adc_spi_controller|spi_tx_component|bits_sent\(4) & (\adc_spi_controller|spi_tx_component|process_0~0_combout\ & \adc_spi_controller|spi_tx_component|sclk~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|bits_sent\(4),
	datac => \adc_spi_controller|spi_tx_component|process_0~0_combout\,
	datad => \adc_spi_controller|spi_tx_component|sclk~regout\,
	combout => \adc_spi_controller|spi_tx_component|process_0~1_combout\);

-- Location: LCCOMB_X9_Y5_N18
\adc_spi_controller|spi_tx_component|bits_sent~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|bits_sent~0_combout\ = (\adc_spi_controller|spi_tx_component|process_0~1_combout\) # ((\adc_spi_controller|spi_tx_component|Equal0~1_combout\ & (\adc_spi_controller|spi_tx_component|Add0~0_combout\)) # 
-- (!\adc_spi_controller|spi_tx_component|Equal0~1_combout\ & ((\adc_spi_controller|spi_tx_component|bits_sent\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|Add0~0_combout\,
	datab => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	datac => \adc_spi_controller|spi_tx_component|bits_sent\(0),
	datad => \adc_spi_controller|spi_tx_component|process_0~1_combout\,
	combout => \adc_spi_controller|spi_tx_component|bits_sent~0_combout\);

-- Location: LCFF_X9_Y5_N19
\adc_spi_controller|spi_tx_component|bits_sent[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|bits_sent~0_combout\,
	sclr => \adc_spi_controller|spi_tx_component|ALT_INV_curr_state~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|bits_sent\(0));

-- Location: LCCOMB_X9_Y5_N2
\adc_spi_controller|spi_tx_component|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|Add0~11_combout\ = (\adc_spi_controller|spi_tx_component|Equal0~1_combout\ & ((\adc_spi_controller|spi_tx_component|Add0~2_combout\))) # (!\adc_spi_controller|spi_tx_component|Equal0~1_combout\ & 
-- (\adc_spi_controller|spi_tx_component|bits_sent\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	datac => \adc_spi_controller|spi_tx_component|bits_sent\(1),
	datad => \adc_spi_controller|spi_tx_component|Add0~2_combout\,
	combout => \adc_spi_controller|spi_tx_component|Add0~11_combout\);

-- Location: LCFF_X9_Y5_N3
\adc_spi_controller|spi_tx_component|bits_sent[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|Add0~11_combout\,
	sclr => \adc_spi_controller|spi_tx_component|ALT_INV_curr_state~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|bits_sent\(1));

-- Location: LCCOMB_X9_Y5_N16
\adc_spi_controller|spi_tx_component|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|Add0~13_combout\ = (\adc_spi_controller|spi_tx_component|Equal0~1_combout\ & ((\adc_spi_controller|spi_tx_component|Add0~6_combout\))) # (!\adc_spi_controller|spi_tx_component|Equal0~1_combout\ & 
-- (\adc_spi_controller|spi_tx_component|bits_sent\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	datac => \adc_spi_controller|spi_tx_component|bits_sent\(3),
	datad => \adc_spi_controller|spi_tx_component|Add0~6_combout\,
	combout => \adc_spi_controller|spi_tx_component|Add0~13_combout\);

-- Location: LCFF_X9_Y5_N17
\adc_spi_controller|spi_tx_component|bits_sent[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|Add0~13_combout\,
	sclr => \adc_spi_controller|spi_tx_component|ALT_INV_curr_state~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|bits_sent\(3));

-- Location: LCCOMB_X9_Y5_N4
\adc_spi_controller|spi_tx_component|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|process_0~0_combout\ = (!\adc_spi_controller|spi_tx_component|bits_sent\(2) & (!\adc_spi_controller|spi_tx_component|bits_sent\(1) & (!\adc_spi_controller|spi_tx_component|bits_sent\(3) & 
-- !\adc_spi_controller|spi_tx_component|bits_sent\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|bits_sent\(2),
	datab => \adc_spi_controller|spi_tx_component|bits_sent\(1),
	datac => \adc_spi_controller|spi_tx_component|bits_sent\(3),
	datad => \adc_spi_controller|spi_tx_component|bits_sent\(0),
	combout => \adc_spi_controller|spi_tx_component|process_0~0_combout\);

-- Location: LCCOMB_X9_Y5_N8
\adc_spi_controller|spi_tx_component|curr_state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|curr_state~0_combout\ = (\adc_spi_controller|spi_tx_component|sclk~regout\) # (((!\adc_spi_controller|spi_tx_component|bits_sent\(4)) # (!\adc_spi_controller|spi_tx_component|process_0~0_combout\)) # 
-- (!\adc_spi_controller|spi_tx_component|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|sclk~regout\,
	datab => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	datac => \adc_spi_controller|spi_tx_component|process_0~0_combout\,
	datad => \adc_spi_controller|spi_tx_component|bits_sent\(4),
	combout => \adc_spi_controller|spi_tx_component|curr_state~0_combout\);

-- Location: LCCOMB_X10_Y5_N14
\adc_spi_controller|spi_tx_component|curr_state~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|curr_state~feeder_combout\ = \adc_spi_controller|spi_tx_component|curr_state~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adc_spi_controller|spi_tx_component|curr_state~0_combout\,
	combout => \adc_spi_controller|spi_tx_component|curr_state~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N0
\adc_spi_controller|spi_tx_component|SEND_DONE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|SEND_DONE~0_combout\ = (\adc_spi_controller|spi_tx_component|SEND_DONE~regout\) # (!\adc_spi_controller|spi_tx_component|curr_state~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|curr_state~0_combout\,
	datac => \adc_spi_controller|spi_tx_component|SEND_DONE~regout\,
	combout => \adc_spi_controller|spi_tx_component|SEND_DONE~0_combout\);

-- Location: LCFF_X9_Y5_N1
\adc_spi_controller|spi_tx_component|SEND_DONE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|SEND_DONE~0_combout\,
	sclr => \adc_spi_controller|spi_tx_component|ALT_INV_curr_state~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|SEND_DONE~regout\);

-- Location: LCCOMB_X8_Y5_N10
\adc_spi_controller|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Selector5~0_combout\ = (\adc_spi_controller|curr_state.reading_fifo~regout\) # ((!\adc_spi_controller|spi_tx_component|SEND_DONE~regout\ & \adc_spi_controller|curr_state.transmiting~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|SEND_DONE~regout\,
	datac => \adc_spi_controller|curr_state.transmiting~regout\,
	datad => \adc_spi_controller|curr_state.reading_fifo~regout\,
	combout => \adc_spi_controller|Selector5~0_combout\);

-- Location: LCFF_X8_Y5_N11
\adc_spi_controller|curr_state.transmiting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|Selector5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|curr_state.transmiting~regout\);

-- Location: LCCOMB_X8_Y5_N30
\adc_spi_controller|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Selector6~0_combout\ = (\adc_spi_controller|Equal0~1_combout\ & (\adc_spi_controller|spi_tx_component|SEND_DONE~regout\ & ((\adc_spi_controller|curr_state.transmiting~regout\)))) # (!\adc_spi_controller|Equal0~1_combout\ & 
-- ((\adc_spi_controller|curr_state.cs_up~regout\) # ((\adc_spi_controller|spi_tx_component|SEND_DONE~regout\ & \adc_spi_controller|curr_state.transmiting~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|Equal0~1_combout\,
	datab => \adc_spi_controller|spi_tx_component|SEND_DONE~regout\,
	datac => \adc_spi_controller|curr_state.cs_up~regout\,
	datad => \adc_spi_controller|curr_state.transmiting~regout\,
	combout => \adc_spi_controller|Selector6~0_combout\);

-- Location: LCFF_X8_Y5_N31
\adc_spi_controller|curr_state.cs_up\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|curr_state.cs_up~regout\);

-- Location: LCCOMB_X7_Y5_N18
\adc_spi_controller|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Add0~0_combout\ = \adc_spi_controller|cs_up_counter\(0) $ (VCC)
-- \adc_spi_controller|Add0~1\ = CARRY(\adc_spi_controller|cs_up_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|cs_up_counter\(0),
	datad => VCC,
	combout => \adc_spi_controller|Add0~0_combout\,
	cout => \adc_spi_controller|Add0~1\);

-- Location: LCCOMB_X7_Y5_N4
\adc_spi_controller|cs_up_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|cs_up_counter~2_combout\ = (\adc_spi_controller|Add0~0_combout\ & !\adc_spi_controller|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|Add0~0_combout\,
	datad => \adc_spi_controller|Equal0~1_combout\,
	combout => \adc_spi_controller|cs_up_counter~2_combout\);

-- Location: LCFF_X7_Y5_N5
\adc_spi_controller|cs_up_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|cs_up_counter~2_combout\,
	ena => \adc_spi_controller|curr_state.cs_up~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|cs_up_counter\(0));

-- Location: LCCOMB_X7_Y5_N20
\adc_spi_controller|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Add0~2_combout\ = (\adc_spi_controller|cs_up_counter\(1) & (!\adc_spi_controller|Add0~1\)) # (!\adc_spi_controller|cs_up_counter\(1) & ((\adc_spi_controller|Add0~1\) # (GND)))
-- \adc_spi_controller|Add0~3\ = CARRY((!\adc_spi_controller|Add0~1\) # (!\adc_spi_controller|cs_up_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|cs_up_counter\(1),
	datad => VCC,
	cin => \adc_spi_controller|Add0~1\,
	combout => \adc_spi_controller|Add0~2_combout\,
	cout => \adc_spi_controller|Add0~3\);

-- Location: LCCOMB_X7_Y5_N22
\adc_spi_controller|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Add0~4_combout\ = (\adc_spi_controller|cs_up_counter\(2) & (\adc_spi_controller|Add0~3\ $ (GND))) # (!\adc_spi_controller|cs_up_counter\(2) & (!\adc_spi_controller|Add0~3\ & VCC))
-- \adc_spi_controller|Add0~5\ = CARRY((\adc_spi_controller|cs_up_counter\(2) & !\adc_spi_controller|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|cs_up_counter\(2),
	datad => VCC,
	cin => \adc_spi_controller|Add0~3\,
	combout => \adc_spi_controller|Add0~4_combout\,
	cout => \adc_spi_controller|Add0~5\);

-- Location: LCCOMB_X7_Y5_N8
\adc_spi_controller|cs_up_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|cs_up_counter~1_combout\ = (\adc_spi_controller|Add0~4_combout\ & !\adc_spi_controller|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|Add0~4_combout\,
	datad => \adc_spi_controller|Equal0~1_combout\,
	combout => \adc_spi_controller|cs_up_counter~1_combout\);

-- Location: LCFF_X7_Y5_N9
\adc_spi_controller|cs_up_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|cs_up_counter~1_combout\,
	ena => \adc_spi_controller|curr_state.cs_up~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|cs_up_counter\(2));

-- Location: LCFF_X7_Y5_N21
\adc_spi_controller|cs_up_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|Add0~2_combout\,
	ena => \adc_spi_controller|curr_state.cs_up~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|cs_up_counter\(1));

-- Location: LCCOMB_X7_Y5_N30
\adc_spi_controller|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Equal0~0_combout\ = (\adc_spi_controller|cs_up_counter\(2) & !\adc_spi_controller|cs_up_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|cs_up_counter\(2),
	datac => \adc_spi_controller|cs_up_counter\(1),
	combout => \adc_spi_controller|Equal0~0_combout\);

-- Location: LCCOMB_X7_Y5_N26
\adc_spi_controller|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Add0~8_combout\ = \adc_spi_controller|Add0~7\ $ (!\adc_spi_controller|cs_up_counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adc_spi_controller|cs_up_counter\(4),
	cin => \adc_spi_controller|Add0~7\,
	combout => \adc_spi_controller|Add0~8_combout\);

-- Location: LCCOMB_X7_Y5_N6
\adc_spi_controller|cs_up_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|cs_up_counter~0_combout\ = (\adc_spi_controller|Add0~8_combout\ & !\adc_spi_controller|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|Add0~8_combout\,
	datad => \adc_spi_controller|Equal0~1_combout\,
	combout => \adc_spi_controller|cs_up_counter~0_combout\);

-- Location: LCFF_X7_Y5_N7
\adc_spi_controller|cs_up_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|cs_up_counter~0_combout\,
	ena => \adc_spi_controller|curr_state.cs_up~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|cs_up_counter\(4));

-- Location: LCCOMB_X7_Y5_N2
\adc_spi_controller|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Equal0~1_combout\ = (!\adc_spi_controller|cs_up_counter\(3) & (\adc_spi_controller|Equal0~0_combout\ & (!\adc_spi_controller|cs_up_counter\(0) & \adc_spi_controller|cs_up_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|cs_up_counter\(3),
	datab => \adc_spi_controller|Equal0~0_combout\,
	datac => \adc_spi_controller|cs_up_counter\(0),
	datad => \adc_spi_controller|cs_up_counter\(4),
	combout => \adc_spi_controller|Equal0~1_combout\);

-- Location: LCCOMB_X8_Y5_N26
\adc_spi_controller|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Selector3~0_combout\ = (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (((!\adc_spi_controller|Equal0~1_combout\)) # (!\adc_spi_controller|curr_state.cs_up~regout\))) # 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\adc_spi_controller|curr_state.idle~regout\ & ((!\adc_spi_controller|Equal0~1_combout\) # (!\adc_spi_controller|curr_state.cs_up~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \adc_spi_controller|curr_state.cs_up~regout\,
	datac => \adc_spi_controller|curr_state.idle~regout\,
	datad => \adc_spi_controller|Equal0~1_combout\,
	combout => \adc_spi_controller|Selector3~0_combout\);

-- Location: LCFF_X8_Y5_N27
\adc_spi_controller|curr_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|curr_state.idle~regout\);

-- Location: LCCOMB_X8_Y5_N22
\adc_spi_controller|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Selector4~0_combout\ = (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & !\adc_spi_controller|curr_state.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \adc_spi_controller|curr_state.idle~regout\,
	combout => \adc_spi_controller|Selector4~0_combout\);

-- Location: LCFF_X8_Y5_N23
\adc_spi_controller|curr_state.reading_fifo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|curr_state.reading_fifo~regout\);

-- Location: LCCOMB_X8_Y5_N2
\adc_spi_controller|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Selector1~0_combout\ = (\adc_spi_controller|curr_state.reading_fifo~regout\) # ((\adc_spi_controller|tx_send_irq~regout\ & \adc_spi_controller|curr_state.cs_up~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|curr_state.reading_fifo~regout\,
	datac => \adc_spi_controller|tx_send_irq~regout\,
	datad => \adc_spi_controller|curr_state.cs_up~regout\,
	combout => \adc_spi_controller|Selector1~0_combout\);

-- Location: LCFF_X8_Y5_N3
\adc_spi_controller|tx_send_irq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|tx_send_irq~regout\);

-- Location: LCFF_X10_Y5_N15
\adc_spi_controller|spi_tx_component|curr_state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|curr_state~feeder_combout\,
	sdata => \adc_spi_controller|tx_send_irq~regout\,
	sload => \adc_spi_controller|spi_tx_component|ALT_INV_curr_state~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|curr_state~regout\);

-- Location: LCCOMB_X9_Y8_N0
\this_setup_manager|config_command_counter[1]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[1]~16_combout\ = (\this_setup_manager|config_command_counter\(0) & (\this_setup_manager|config_command_counter\(1) $ (VCC))) # (!\this_setup_manager|config_command_counter\(0) & 
-- (\this_setup_manager|config_command_counter\(1) & VCC))
-- \this_setup_manager|config_command_counter[1]~17\ = CARRY((\this_setup_manager|config_command_counter\(0) & \this_setup_manager|config_command_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(0),
	datab => \this_setup_manager|config_command_counter\(1),
	datad => VCC,
	combout => \this_setup_manager|config_command_counter[1]~16_combout\,
	cout => \this_setup_manager|config_command_counter[1]~17\);

-- Location: LCCOMB_X8_Y8_N16
\this_setup_manager|Equal12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal12~0_combout\ = (\this_setup_manager|config_command_counter\(4) & (!\this_setup_manager|config_command_counter\(5) & (!\this_setup_manager|config_command_counter\(3) & !\this_setup_manager|config_command_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(4),
	datab => \this_setup_manager|config_command_counter\(5),
	datac => \this_setup_manager|config_command_counter\(3),
	datad => \this_setup_manager|config_command_counter\(0),
	combout => \this_setup_manager|Equal12~0_combout\);

-- Location: LCCOMB_X8_Y8_N8
\this_setup_manager|Equal12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal12~1_combout\ = (\this_setup_manager|Equal10~3_combout\ & (\this_setup_manager|Equal12~0_combout\ & \this_setup_manager|config_command_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|Equal10~3_combout\,
	datac => \this_setup_manager|Equal12~0_combout\,
	datad => \this_setup_manager|config_command_counter\(10),
	combout => \this_setup_manager|Equal12~1_combout\);

-- Location: LCFF_X9_Y8_N1
\this_setup_manager|config_command_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[1]~16_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(1));

-- Location: LCCOMB_X9_Y8_N2
\this_setup_manager|config_command_counter[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[2]~18_combout\ = (\this_setup_manager|config_command_counter\(2) & (!\this_setup_manager|config_command_counter[1]~17\)) # (!\this_setup_manager|config_command_counter\(2) & 
-- ((\this_setup_manager|config_command_counter[1]~17\) # (GND)))
-- \this_setup_manager|config_command_counter[2]~19\ = CARRY((!\this_setup_manager|config_command_counter[1]~17\) # (!\this_setup_manager|config_command_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|config_command_counter\(2),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[1]~17\,
	combout => \this_setup_manager|config_command_counter[2]~18_combout\,
	cout => \this_setup_manager|config_command_counter[2]~19\);

-- Location: LCFF_X9_Y8_N3
\this_setup_manager|config_command_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[2]~18_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(2));

-- Location: LCCOMB_X9_Y8_N4
\this_setup_manager|config_command_counter[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[3]~20_combout\ = (\this_setup_manager|config_command_counter\(3) & (\this_setup_manager|config_command_counter[2]~19\ $ (GND))) # (!\this_setup_manager|config_command_counter\(3) & 
-- (!\this_setup_manager|config_command_counter[2]~19\ & VCC))
-- \this_setup_manager|config_command_counter[3]~21\ = CARRY((\this_setup_manager|config_command_counter\(3) & !\this_setup_manager|config_command_counter[2]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|config_command_counter\(3),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[2]~19\,
	combout => \this_setup_manager|config_command_counter[3]~20_combout\,
	cout => \this_setup_manager|config_command_counter[3]~21\);

-- Location: LCFF_X9_Y8_N5
\this_setup_manager|config_command_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[3]~20_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(3));

-- Location: LCCOMB_X9_Y8_N8
\this_setup_manager|config_command_counter[5]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[5]~24_combout\ = (\this_setup_manager|config_command_counter\(5) & (\this_setup_manager|config_command_counter[4]~23\ $ (GND))) # (!\this_setup_manager|config_command_counter\(5) & 
-- (!\this_setup_manager|config_command_counter[4]~23\ & VCC))
-- \this_setup_manager|config_command_counter[5]~25\ = CARRY((\this_setup_manager|config_command_counter\(5) & !\this_setup_manager|config_command_counter[4]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|config_command_counter\(5),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[4]~23\,
	combout => \this_setup_manager|config_command_counter[5]~24_combout\,
	cout => \this_setup_manager|config_command_counter[5]~25\);

-- Location: LCFF_X9_Y8_N9
\this_setup_manager|config_command_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[5]~24_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(5));

-- Location: LCCOMB_X9_Y8_N10
\this_setup_manager|config_command_counter[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[6]~26_combout\ = (\this_setup_manager|config_command_counter\(6) & (!\this_setup_manager|config_command_counter[5]~25\)) # (!\this_setup_manager|config_command_counter\(6) & 
-- ((\this_setup_manager|config_command_counter[5]~25\) # (GND)))
-- \this_setup_manager|config_command_counter[6]~27\ = CARRY((!\this_setup_manager|config_command_counter[5]~25\) # (!\this_setup_manager|config_command_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(6),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[5]~25\,
	combout => \this_setup_manager|config_command_counter[6]~26_combout\,
	cout => \this_setup_manager|config_command_counter[6]~27\);

-- Location: LCCOMB_X9_Y8_N12
\this_setup_manager|config_command_counter[7]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[7]~28_combout\ = (\this_setup_manager|config_command_counter\(7) & (\this_setup_manager|config_command_counter[6]~27\ $ (GND))) # (!\this_setup_manager|config_command_counter\(7) & 
-- (!\this_setup_manager|config_command_counter[6]~27\ & VCC))
-- \this_setup_manager|config_command_counter[7]~29\ = CARRY((\this_setup_manager|config_command_counter\(7) & !\this_setup_manager|config_command_counter[6]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(7),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[6]~27\,
	combout => \this_setup_manager|config_command_counter[7]~28_combout\,
	cout => \this_setup_manager|config_command_counter[7]~29\);

-- Location: LCCOMB_X9_Y8_N14
\this_setup_manager|config_command_counter[8]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[8]~30_combout\ = (\this_setup_manager|config_command_counter\(8) & (!\this_setup_manager|config_command_counter[7]~29\)) # (!\this_setup_manager|config_command_counter\(8) & 
-- ((\this_setup_manager|config_command_counter[7]~29\) # (GND)))
-- \this_setup_manager|config_command_counter[8]~31\ = CARRY((!\this_setup_manager|config_command_counter[7]~29\) # (!\this_setup_manager|config_command_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|config_command_counter\(8),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[7]~29\,
	combout => \this_setup_manager|config_command_counter[8]~30_combout\,
	cout => \this_setup_manager|config_command_counter[8]~31\);

-- Location: LCFF_X9_Y8_N15
\this_setup_manager|config_command_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[8]~30_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(8));

-- Location: LCCOMB_X9_Y8_N18
\this_setup_manager|config_command_counter[10]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[10]~34_combout\ = (\this_setup_manager|config_command_counter\(10) & (!\this_setup_manager|config_command_counter[9]~33\)) # (!\this_setup_manager|config_command_counter\(10) & 
-- ((\this_setup_manager|config_command_counter[9]~33\) # (GND)))
-- \this_setup_manager|config_command_counter[10]~35\ = CARRY((!\this_setup_manager|config_command_counter[9]~33\) # (!\this_setup_manager|config_command_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|config_command_counter\(10),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[9]~33\,
	combout => \this_setup_manager|config_command_counter[10]~34_combout\,
	cout => \this_setup_manager|config_command_counter[10]~35\);

-- Location: LCFF_X9_Y8_N19
\this_setup_manager|config_command_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[10]~34_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(10));

-- Location: LCCOMB_X8_Y8_N28
\this_setup_manager|Equal10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal10~2_combout\ = (\this_setup_manager|config_command_counter\(7) & (\this_setup_manager|config_command_counter\(8) & (!\this_setup_manager|config_command_counter\(1) & !\this_setup_manager|config_command_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(7),
	datab => \this_setup_manager|config_command_counter\(8),
	datac => \this_setup_manager|config_command_counter\(1),
	datad => \this_setup_manager|config_command_counter\(2),
	combout => \this_setup_manager|Equal10~2_combout\);

-- Location: LCCOMB_X9_Y8_N20
\this_setup_manager|config_command_counter[11]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[11]~36_combout\ = (\this_setup_manager|config_command_counter\(11) & (\this_setup_manager|config_command_counter[10]~35\ $ (GND))) # (!\this_setup_manager|config_command_counter\(11) & 
-- (!\this_setup_manager|config_command_counter[10]~35\ & VCC))
-- \this_setup_manager|config_command_counter[11]~37\ = CARRY((\this_setup_manager|config_command_counter\(11) & !\this_setup_manager|config_command_counter[10]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(11),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[10]~35\,
	combout => \this_setup_manager|config_command_counter[11]~36_combout\,
	cout => \this_setup_manager|config_command_counter[11]~37\);

-- Location: LCCOMB_X9_Y8_N22
\this_setup_manager|config_command_counter[12]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[12]~38_combout\ = (\this_setup_manager|config_command_counter\(12) & (!\this_setup_manager|config_command_counter[11]~37\)) # (!\this_setup_manager|config_command_counter\(12) & 
-- ((\this_setup_manager|config_command_counter[11]~37\) # (GND)))
-- \this_setup_manager|config_command_counter[12]~39\ = CARRY((!\this_setup_manager|config_command_counter[11]~37\) # (!\this_setup_manager|config_command_counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|config_command_counter\(12),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[11]~37\,
	combout => \this_setup_manager|config_command_counter[12]~38_combout\,
	cout => \this_setup_manager|config_command_counter[12]~39\);

-- Location: LCFF_X9_Y8_N23
\this_setup_manager|config_command_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[12]~38_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(12));

-- Location: LCCOMB_X9_Y8_N24
\this_setup_manager|config_command_counter[13]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[13]~40_combout\ = (\this_setup_manager|config_command_counter\(13) & (\this_setup_manager|config_command_counter[12]~39\ $ (GND))) # (!\this_setup_manager|config_command_counter\(13) & 
-- (!\this_setup_manager|config_command_counter[12]~39\ & VCC))
-- \this_setup_manager|config_command_counter[13]~41\ = CARRY((\this_setup_manager|config_command_counter\(13) & !\this_setup_manager|config_command_counter[12]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(13),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[12]~39\,
	combout => \this_setup_manager|config_command_counter[13]~40_combout\,
	cout => \this_setup_manager|config_command_counter[13]~41\);

-- Location: LCCOMB_X9_Y8_N26
\this_setup_manager|config_command_counter[14]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[14]~42_combout\ = (\this_setup_manager|config_command_counter\(14) & (!\this_setup_manager|config_command_counter[13]~41\)) # (!\this_setup_manager|config_command_counter\(14) & 
-- ((\this_setup_manager|config_command_counter[13]~41\) # (GND)))
-- \this_setup_manager|config_command_counter[14]~43\ = CARRY((!\this_setup_manager|config_command_counter[13]~41\) # (!\this_setup_manager|config_command_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|config_command_counter\(14),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[13]~41\,
	combout => \this_setup_manager|config_command_counter[14]~42_combout\,
	cout => \this_setup_manager|config_command_counter[14]~43\);

-- Location: LCFF_X9_Y8_N27
\this_setup_manager|config_command_counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[14]~42_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(14));

-- Location: LCFF_X9_Y8_N25
\this_setup_manager|config_command_counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[13]~40_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(13));

-- Location: LCCOMB_X8_Y8_N12
\this_setup_manager|Equal10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal10~3_combout\ = (\this_setup_manager|Equal10~1_combout\ & (\this_setup_manager|Equal10~2_combout\ & (\this_setup_manager|config_command_counter\(14) & \this_setup_manager|config_command_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|Equal10~1_combout\,
	datab => \this_setup_manager|Equal10~2_combout\,
	datac => \this_setup_manager|config_command_counter\(14),
	datad => \this_setup_manager|config_command_counter\(13),
	combout => \this_setup_manager|Equal10~3_combout\);

-- Location: LCCOMB_X8_Y8_N14
\this_setup_manager|config_command_counter[0]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[0]~48_combout\ = (!\this_setup_manager|config_command_counter\(0) & (((!\this_setup_manager|Equal10~3_combout\) # (!\this_setup_manager|config_command_counter\(10))) # (!\this_setup_manager|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|Equal12~0_combout\,
	datab => \this_setup_manager|config_command_counter\(10),
	datac => \this_setup_manager|config_command_counter\(0),
	datad => \this_setup_manager|Equal10~3_combout\,
	combout => \this_setup_manager|config_command_counter[0]~48_combout\);

-- Location: LCFF_X8_Y8_N15
\this_setup_manager|config_command_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(0));

-- Location: LCFF_X9_Y8_N11
\this_setup_manager|config_command_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[6]~26_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(6));

-- Location: LCFF_X9_Y8_N21
\this_setup_manager|config_command_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[11]~36_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(11));

-- Location: LCCOMB_X8_Y8_N4
\this_setup_manager|Equal10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal10~0_combout\ = (!\this_setup_manager|config_command_counter\(9) & (!\this_setup_manager|config_command_counter\(12) & (!\this_setup_manager|config_command_counter\(6) & !\this_setup_manager|config_command_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(9),
	datab => \this_setup_manager|config_command_counter\(12),
	datac => \this_setup_manager|config_command_counter\(6),
	datad => \this_setup_manager|config_command_counter\(11),
	combout => \this_setup_manager|Equal10~0_combout\);

-- Location: LCFF_X9_Y8_N13
\this_setup_manager|config_command_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[7]~28_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(7));

-- Location: LCCOMB_X8_Y8_N2
\this_setup_manager|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal0~1_combout\ = (!\this_setup_manager|config_command_counter\(4) & (!\this_setup_manager|config_command_counter\(7) & (!\this_setup_manager|config_command_counter\(5) & !\this_setup_manager|config_command_counter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(4),
	datab => \this_setup_manager|config_command_counter\(7),
	datac => \this_setup_manager|config_command_counter\(5),
	datad => \this_setup_manager|config_command_counter\(10),
	combout => \this_setup_manager|Equal0~1_combout\);

-- Location: LCCOMB_X8_Y8_N0
\this_setup_manager|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal0~3_combout\ = (!\this_setup_manager|Equal0~2_combout\ & (\this_setup_manager|Equal10~0_combout\ & (!\this_setup_manager|config_command_counter\(8) & \this_setup_manager|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|Equal0~2_combout\,
	datab => \this_setup_manager|Equal10~0_combout\,
	datac => \this_setup_manager|config_command_counter\(8),
	datad => \this_setup_manager|Equal0~1_combout\,
	combout => \this_setup_manager|Equal0~3_combout\);

-- Location: LCCOMB_X7_Y8_N26
\this_setup_manager|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal8~0_combout\ = (\this_setup_manager|Equal0~4_combout\ & (!\this_setup_manager|config_command_counter\(0) & (\this_setup_manager|Equal0~3_combout\ & \this_setup_manager|config_command_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|Equal0~4_combout\,
	datab => \this_setup_manager|config_command_counter\(0),
	datac => \this_setup_manager|Equal0~3_combout\,
	datad => \this_setup_manager|config_command_counter\(3),
	combout => \this_setup_manager|Equal8~0_combout\);

-- Location: LCCOMB_X9_Y8_N28
\this_setup_manager|config_command_counter[15]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[15]~44_combout\ = (\this_setup_manager|config_command_counter\(15) & (\this_setup_manager|config_command_counter[14]~43\ $ (GND))) # (!\this_setup_manager|config_command_counter\(15) & 
-- (!\this_setup_manager|config_command_counter[14]~43\ & VCC))
-- \this_setup_manager|config_command_counter[15]~45\ = CARRY((\this_setup_manager|config_command_counter\(15) & !\this_setup_manager|config_command_counter[14]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|config_command_counter\(15),
	datad => VCC,
	cin => \this_setup_manager|config_command_counter[14]~43\,
	combout => \this_setup_manager|config_command_counter[15]~44_combout\,
	cout => \this_setup_manager|config_command_counter[15]~45\);

-- Location: LCFF_X9_Y8_N29
\this_setup_manager|config_command_counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[15]~44_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(15));

-- Location: LCCOMB_X8_Y8_N18
\this_setup_manager|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal0~7_combout\ = (!\this_setup_manager|config_command_counter\(14) & (!\this_setup_manager|config_command_counter\(8) & !\this_setup_manager|config_command_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(14),
	datac => \this_setup_manager|config_command_counter\(8),
	datad => \this_setup_manager|config_command_counter\(15),
	combout => \this_setup_manager|Equal0~7_combout\);

-- Location: LCCOMB_X8_Y8_N30
\this_setup_manager|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal0~8_combout\ = (\this_setup_manager|Equal0~6_combout\ & (\this_setup_manager|Equal0~1_combout\ & (\this_setup_manager|Equal10~0_combout\ & \this_setup_manager|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|Equal0~6_combout\,
	datab => \this_setup_manager|Equal0~1_combout\,
	datac => \this_setup_manager|Equal10~0_combout\,
	datad => \this_setup_manager|Equal0~7_combout\,
	combout => \this_setup_manager|Equal0~8_combout\);

-- Location: LCCOMB_X7_Y8_N8
\this_setup_manager|Selector8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Selector8~2_combout\ = (\this_setup_manager|Equal8~0_combout\) # ((\this_setup_manager|Equal0~8_combout\) # ((\this_setup_manager|Equal10~4_combout\ & \this_setup_manager|SPI_send_irq~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|Equal10~4_combout\,
	datab => \this_setup_manager|Equal8~0_combout\,
	datac => \this_setup_manager|SPI_send_irq~regout\,
	datad => \this_setup_manager|Equal0~8_combout\,
	combout => \this_setup_manager|Selector8~2_combout\);

-- Location: LCFF_X7_Y8_N9
\this_setup_manager|SPI_send_irq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|Selector8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|SPI_send_irq~regout\);

-- Location: LCCOMB_X8_Y6_N6
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) # 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X8_Y5_N0
\adc_spi_controller|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Selector2~0_combout\ = (\adc_spi_controller|curr_state.idle~regout\ & (((\adc_spi_controller|fifo_rdreq~regout\ & \adc_spi_controller|curr_state.cs_up~regout\)))) # (!\adc_spi_controller|curr_state.idle~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\) # ((\adc_spi_controller|fifo_rdreq~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \adc_spi_controller|curr_state.idle~regout\,
	datac => \adc_spi_controller|fifo_rdreq~regout\,
	datad => \adc_spi_controller|curr_state.cs_up~regout\,
	combout => \adc_spi_controller|Selector2~0_combout\);

-- Location: LCFF_X8_Y5_N1
\adc_spi_controller|fifo_rdreq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|fifo_rdreq~regout\);

-- Location: LCCOMB_X8_Y6_N10
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((VCC)))) # 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X8_Y6_N12
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	cin => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\);

-- Location: LCFF_X8_Y6_N13
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	ena => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCFF_X8_Y6_N11
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	ena => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X8_Y6_N28
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2))) # 
-- (!\adc_spi_controller|fifo_rdreq~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \adc_spi_controller|fifo_rdreq~regout\,
	datac => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X8_Y6_N26
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\this_setup_manager|SPI_send_irq~regout\) # 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|SPI_send_irq~regout\,
	datac => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X8_Y6_N22
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\) # 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datac => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCFF_X8_Y6_N23
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X8_Y6_N16
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\ = (\this_setup_manager|SPI_send_irq~regout\ & (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ $ 
-- (((!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\) # (!\adc_spi_controller|fifo_rdreq~regout\))))) # (!\this_setup_manager|SPI_send_irq~regout\ & (\adc_spi_controller|fifo_rdreq~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|SPI_send_irq~regout\,
	datab => \adc_spi_controller|fifo_rdreq~regout\,
	datac => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCFF_X8_Y6_N7
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	ena => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X8_Y6_N18
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X8_Y6_N24
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\adc_spi_controller|fifo_rdreq~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\) # ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & 
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \adc_spi_controller|fifo_rdreq~regout\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X8_Y6_N25
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X8_Y6_N30
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = (\this_setup_manager|SPI_send_irq~regout\ & !\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|SPI_send_irq~regout\,
	datac => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: LCCOMB_X8_Y6_N0
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\ = (\adc_spi_controller|fifo_rdreq~regout\ & \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|fifo_rdreq~regout\,
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\);

-- Location: LCCOMB_X9_Y8_N30
\this_setup_manager|config_command_counter[16]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|config_command_counter[16]~46_combout\ = \this_setup_manager|config_command_counter[15]~45\ $ (\this_setup_manager|config_command_counter\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \this_setup_manager|config_command_counter\(16),
	cin => \this_setup_manager|config_command_counter[15]~45\,
	combout => \this_setup_manager|config_command_counter[16]~46_combout\);

-- Location: LCFF_X9_Y8_N31
\this_setup_manager|config_command_counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|config_command_counter[16]~46_combout\,
	ena => \this_setup_manager|ALT_INV_Equal12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|config_command_counter\(16));

-- Location: LCCOMB_X8_Y8_N20
\this_setup_manager|Equal10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal10~1_combout\ = (!\this_setup_manager|config_command_counter\(15) & (\this_setup_manager|Equal10~0_combout\ & !\this_setup_manager|config_command_counter\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|config_command_counter\(15),
	datac => \this_setup_manager|Equal10~0_combout\,
	datad => \this_setup_manager|config_command_counter\(16),
	combout => \this_setup_manager|Equal10~1_combout\);

-- Location: LCCOMB_X7_Y8_N14
\this_setup_manager|WideNor0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|WideNor0~3_combout\ = (\this_setup_manager|WideNor0~2_combout\) # ((\this_setup_manager|config_command_counter\(3) & ((!\this_setup_manager|Equal0~3_combout\))) # (!\this_setup_manager|config_command_counter\(3) & 
-- (!\this_setup_manager|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|WideNor0~2_combout\,
	datab => \this_setup_manager|Equal10~1_combout\,
	datac => \this_setup_manager|Equal0~3_combout\,
	datad => \this_setup_manager|config_command_counter\(3),
	combout => \this_setup_manager|WideNor0~3_combout\);

-- Location: LCCOMB_X7_Y8_N0
\this_setup_manager|WideOr1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|WideOr1~2_combout\ = (\this_setup_manager|Equal10~4_combout\) # (((!\this_setup_manager|Equal8~0_combout\ & !\this_setup_manager|Equal0~8_combout\)) # (!\this_setup_manager|WideNor0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|Equal10~4_combout\,
	datab => \this_setup_manager|Equal8~0_combout\,
	datac => \this_setup_manager|WideNor0~3_combout\,
	datad => \this_setup_manager|Equal0~8_combout\,
	combout => \this_setup_manager|WideOr1~2_combout\);

-- Location: LCCOMB_X7_Y8_N10
\this_setup_manager|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Selector7~0_combout\ = (\this_setup_manager|Equal0~4_combout\ & ((\this_setup_manager|Equal0~8_combout\) # ((\this_setup_manager|WideOr1~2_combout\ & \this_setup_manager|SPI_send_data\(0))))) # (!\this_setup_manager|Equal0~4_combout\ & 
-- (\this_setup_manager|WideOr1~2_combout\ & (\this_setup_manager|SPI_send_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|Equal0~4_combout\,
	datab => \this_setup_manager|WideOr1~2_combout\,
	datac => \this_setup_manager|SPI_send_data\(0),
	datad => \this_setup_manager|Equal0~8_combout\,
	combout => \this_setup_manager|Selector7~0_combout\);

-- Location: LCFF_X7_Y8_N11
\this_setup_manager|SPI_send_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|SPI_send_data\(0));

-- Location: LCCOMB_X12_Y6_N12
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X12_Y6_N13
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	ena => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X12_Y6_N14
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X12_Y6_N15
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	ena => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X12_Y6_N16
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X12_Y6_N17
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	ena => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X12_Y6_N18
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ $ 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	cin => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\);

-- Location: LCFF_X12_Y6_N19
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	ena => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X12_Y6_N24
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X12_Y6_N25
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	ena => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X12_Y6_N26
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X12_Y6_N27
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	ena => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X12_Y6_N28
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X12_Y6_N29
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	ena => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X12_Y6_N30
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ $ 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	cin => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\);

-- Location: LCFF_X12_Y6_N31
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	ena => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X10_Y7_N26
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X7_Y8_N28
\this_setup_manager|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Selector1~0_combout\ = (\this_setup_manager|Equal8~0_combout\) # ((\this_setup_manager|SPI_send_data\(11) & \this_setup_manager|WideOr1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|Equal8~0_combout\,
	datac => \this_setup_manager|SPI_send_data\(11),
	datad => \this_setup_manager|WideOr1~2_combout\,
	combout => \this_setup_manager|Selector1~0_combout\);

-- Location: LCFF_X7_Y8_N29
\this_setup_manager|SPI_send_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|SPI_send_data\(11));

-- Location: LCCOMB_X7_Y8_N2
\this_setup_manager|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Selector4~0_combout\ = (\this_setup_manager|Equal4~0_combout\ & ((\this_setup_manager|Equal0~8_combout\) # ((\this_setup_manager|WideOr1~2_combout\ & \this_setup_manager|SPI_send_data\(4))))) # (!\this_setup_manager|Equal4~0_combout\ & 
-- (\this_setup_manager|WideOr1~2_combout\ & (\this_setup_manager|SPI_send_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|Equal4~0_combout\,
	datab => \this_setup_manager|WideOr1~2_combout\,
	datac => \this_setup_manager|SPI_send_data\(4),
	datad => \this_setup_manager|Equal0~8_combout\,
	combout => \this_setup_manager|Selector4~0_combout\);

-- Location: LCFF_X7_Y8_N3
\this_setup_manager|SPI_send_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|SPI_send_data\(4));

-- Location: LCCOMB_X7_Y8_N16
\this_setup_manager|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Selector2~0_combout\ = (\this_setup_manager|config_command_counter\(2) & ((\this_setup_manager|Equal0~8_combout\) # ((\this_setup_manager|WideOr1~2_combout\ & \this_setup_manager|SPI_send_data\(10))))) # 
-- (!\this_setup_manager|config_command_counter\(2) & (\this_setup_manager|WideOr1~2_combout\ & (\this_setup_manager|SPI_send_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(2),
	datab => \this_setup_manager|WideOr1~2_combout\,
	datac => \this_setup_manager|SPI_send_data\(10),
	datad => \this_setup_manager|Equal0~8_combout\,
	combout => \this_setup_manager|Selector2~0_combout\);

-- Location: LCFF_X7_Y8_N17
\this_setup_manager|SPI_send_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|SPI_send_data\(10));

-- Location: LCCOMB_X7_Y8_N22
\this_setup_manager|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Equal2~0_combout\ = (\this_setup_manager|config_command_counter\(1) & (\this_setup_manager|Equal0~3_combout\ & (!\this_setup_manager|config_command_counter\(0) & !\this_setup_manager|config_command_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|config_command_counter\(1),
	datab => \this_setup_manager|Equal0~3_combout\,
	datac => \this_setup_manager|config_command_counter\(0),
	datad => \this_setup_manager|config_command_counter\(3),
	combout => \this_setup_manager|Equal2~0_combout\);

-- Location: LCCOMB_X7_Y8_N18
\this_setup_manager|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Selector0~0_combout\ = (\this_setup_manager|Equal2~0_combout\) # ((\this_setup_manager|SPI_send_data\(15) & \this_setup_manager|WideOr1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|Equal2~0_combout\,
	datac => \this_setup_manager|SPI_send_data\(15),
	datad => \this_setup_manager|WideOr1~2_combout\,
	combout => \this_setup_manager|Selector0~0_combout\);

-- Location: LCFF_X7_Y8_N19
\this_setup_manager|SPI_send_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|SPI_send_data\(15));

-- Location: M4K_X11_Y6
\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbrewe => VCC,
	clk0 => \pl|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \pl|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y6_N28
\adc_spi_controller|spi_tx_component|tx_buf~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~17_combout\ = (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~17_combout\);

-- Location: LCCOMB_X10_Y5_N30
\adc_spi_controller|spi_tx_component|is_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|is_read~0_combout\ = (\adc_spi_controller|tx_send_irq~regout\ & ((\adc_spi_controller|spi_tx_component|curr_state~regout\ & (\adc_spi_controller|spi_tx_component|is_read~regout\)) # 
-- (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(15)))))) # (!\adc_spi_controller|tx_send_irq~regout\ & 
-- (((\adc_spi_controller|spi_tx_component|is_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|tx_send_irq~regout\,
	datab => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datac => \adc_spi_controller|spi_tx_component|is_read~regout\,
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(15),
	combout => \adc_spi_controller|spi_tx_component|is_read~0_combout\);

-- Location: LCFF_X10_Y5_N31
\adc_spi_controller|spi_tx_component|is_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|is_read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|is_read~regout\);

-- Location: LCCOMB_X9_Y5_N14
\adc_spi_controller|spi_tx_component|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|process_0~2_combout\ = (\adc_spi_controller|spi_tx_component|is_read~regout\ & ((\adc_spi_controller|spi_tx_component|bits_sent\(4)) # (\adc_spi_controller|spi_tx_component|bits_sent\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|bits_sent\(4),
	datac => \adc_spi_controller|spi_tx_component|bits_sent\(3),
	datad => \adc_spi_controller|spi_tx_component|is_read~regout\,
	combout => \adc_spi_controller|spi_tx_component|process_0~2_combout\);

-- Location: LCCOMB_X10_Y5_N18
\adc_spi_controller|spi_tx_component|tx_buf~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~1_combout\ = (!\adc_spi_controller|spi_tx_component|sclk~regout\ & (\adc_spi_controller|spi_tx_component|Equal0~1_combout\ & !\adc_spi_controller|spi_tx_component|process_0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|sclk~regout\,
	datac => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	datad => \adc_spi_controller|spi_tx_component|process_0~2_combout\,
	combout => \adc_spi_controller|spi_tx_component|tx_buf~1_combout\);

-- Location: LCCOMB_X10_Y5_N12
\adc_spi_controller|spi_tx_component|tx_buf~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~2_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & ((\adc_spi_controller|spi_tx_component|process_0~1_combout\) # ((\adc_spi_controller|spi_tx_component|tx_buf~1_combout\)))) # 
-- (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & (((\adc_spi_controller|tx_send_irq~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|process_0~1_combout\,
	datab => \adc_spi_controller|tx_send_irq~regout\,
	datac => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datad => \adc_spi_controller|spi_tx_component|tx_buf~1_combout\,
	combout => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\);

-- Location: LCFF_X10_Y6_N29
\adc_spi_controller|spi_tx_component|tx_buf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~17_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(0));

-- Location: LCCOMB_X10_Y6_N20
\adc_spi_controller|spi_tx_component|tx_buf~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~16_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & (\adc_spi_controller|spi_tx_component|tx_buf\(0))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|tx_buf\(0),
	datac => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~16_combout\);

-- Location: LCFF_X10_Y6_N21
\adc_spi_controller|spi_tx_component|tx_buf[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~16_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(1));

-- Location: LCCOMB_X10_Y6_N16
\adc_spi_controller|spi_tx_component|tx_buf~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~15_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & (\adc_spi_controller|spi_tx_component|tx_buf\(1))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datac => \adc_spi_controller|spi_tx_component|tx_buf\(1),
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~15_combout\);

-- Location: LCFF_X10_Y6_N17
\adc_spi_controller|spi_tx_component|tx_buf[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~15_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(2));

-- Location: LCCOMB_X10_Y6_N24
\adc_spi_controller|spi_tx_component|tx_buf~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~14_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & (\adc_spi_controller|spi_tx_component|tx_buf\(2))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datac => \adc_spi_controller|spi_tx_component|tx_buf\(2),
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~14_combout\);

-- Location: LCFF_X10_Y6_N25
\adc_spi_controller|spi_tx_component|tx_buf[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~14_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(3));

-- Location: LCCOMB_X10_Y6_N12
\adc_spi_controller|spi_tx_component|tx_buf~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~13_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & (\adc_spi_controller|spi_tx_component|tx_buf\(3))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datac => \adc_spi_controller|spi_tx_component|tx_buf\(3),
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~13_combout\);

-- Location: LCFF_X10_Y6_N13
\adc_spi_controller|spi_tx_component|tx_buf[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~13_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(4));

-- Location: LCCOMB_X10_Y6_N10
\adc_spi_controller|spi_tx_component|tx_buf~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~12_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & ((\adc_spi_controller|spi_tx_component|tx_buf\(4)))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datac => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	datad => \adc_spi_controller|spi_tx_component|tx_buf\(4),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~12_combout\);

-- Location: LCFF_X10_Y6_N11
\adc_spi_controller|spi_tx_component|tx_buf[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~12_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(5));

-- Location: LCCOMB_X10_Y6_N26
\adc_spi_controller|spi_tx_component|tx_buf~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~11_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & ((\adc_spi_controller|spi_tx_component|tx_buf\(5)))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datac => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	datad => \adc_spi_controller|spi_tx_component|tx_buf\(5),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~11_combout\);

-- Location: LCFF_X10_Y6_N27
\adc_spi_controller|spi_tx_component|tx_buf[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~11_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(6));

-- Location: LCCOMB_X10_Y6_N6
\adc_spi_controller|spi_tx_component|tx_buf~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~10_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & (\adc_spi_controller|spi_tx_component|tx_buf\(6))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datab => \adc_spi_controller|spi_tx_component|tx_buf\(6),
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~10_combout\);

-- Location: LCFF_X10_Y6_N7
\adc_spi_controller|spi_tx_component|tx_buf[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~10_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(7));

-- Location: LCCOMB_X10_Y6_N0
\adc_spi_controller|spi_tx_component|tx_buf~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~9_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & ((\adc_spi_controller|spi_tx_component|tx_buf\(7)))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datac => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(8),
	datad => \adc_spi_controller|spi_tx_component|tx_buf\(7),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~9_combout\);

-- Location: LCFF_X10_Y6_N1
\adc_spi_controller|spi_tx_component|tx_buf[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~9_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(8));

-- Location: LCCOMB_X10_Y6_N8
\adc_spi_controller|spi_tx_component|tx_buf~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~8_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & (\adc_spi_controller|spi_tx_component|tx_buf\(8))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datab => \adc_spi_controller|spi_tx_component|tx_buf\(8),
	datac => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(9),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~8_combout\);

-- Location: LCFF_X10_Y6_N9
\adc_spi_controller|spi_tx_component|tx_buf[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~8_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(9));

-- Location: LCCOMB_X10_Y6_N18
\adc_spi_controller|spi_tx_component|tx_buf~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~7_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & (\adc_spi_controller|spi_tx_component|tx_buf\(9))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datac => \adc_spi_controller|spi_tx_component|tx_buf\(9),
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(10),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~7_combout\);

-- Location: LCFF_X10_Y6_N19
\adc_spi_controller|spi_tx_component|tx_buf[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~7_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(10));

-- Location: LCCOMB_X10_Y6_N2
\adc_spi_controller|spi_tx_component|tx_buf~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~6_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & (\adc_spi_controller|spi_tx_component|tx_buf\(10))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|tx_buf\(10),
	datac => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(11),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~6_combout\);

-- Location: LCFF_X10_Y6_N3
\adc_spi_controller|spi_tx_component|tx_buf[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~6_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(11));

-- Location: LCCOMB_X10_Y6_N4
\adc_spi_controller|spi_tx_component|tx_buf~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~5_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & (\adc_spi_controller|spi_tx_component|tx_buf\(11))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_spi_controller|spi_tx_component|tx_buf\(11),
	datac => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(12),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~5_combout\);

-- Location: LCFF_X10_Y6_N5
\adc_spi_controller|spi_tx_component|tx_buf[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~5_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(12));

-- Location: LCCOMB_X10_Y6_N14
\adc_spi_controller|spi_tx_component|tx_buf~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~4_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & (\adc_spi_controller|spi_tx_component|tx_buf\(12))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- ((\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datac => \adc_spi_controller|spi_tx_component|tx_buf\(12),
	datad => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(13),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~4_combout\);

-- Location: LCFF_X10_Y6_N15
\adc_spi_controller|spi_tx_component|tx_buf[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~4_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(13));

-- Location: LCCOMB_X10_Y6_N22
\adc_spi_controller|spi_tx_component|tx_buf~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~3_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & ((\adc_spi_controller|spi_tx_component|tx_buf\(13)))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datab => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(14),
	datac => \adc_spi_controller|spi_tx_component|tx_buf\(13),
	combout => \adc_spi_controller|spi_tx_component|tx_buf~3_combout\);

-- Location: LCFF_X10_Y6_N23
\adc_spi_controller|spi_tx_component|tx_buf[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~3_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(14));

-- Location: LCCOMB_X10_Y6_N30
\adc_spi_controller|spi_tx_component|tx_buf~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|tx_buf~0_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & ((\adc_spi_controller|spi_tx_component|tx_buf\(14)))) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\ & 
-- (\adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(15),
	datab => \adc_spi_controller|spi_tx_component|tx_buf\(14),
	datac => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	combout => \adc_spi_controller|spi_tx_component|tx_buf~0_combout\);

-- Location: LCFF_X10_Y6_N31
\adc_spi_controller|spi_tx_component|tx_buf[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|tx_buf~0_combout\,
	ena => \adc_spi_controller|spi_tx_component|tx_buf~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|tx_buf\(15));

-- Location: LCCOMB_X9_Y6_N0
\adc_spi_controller|spi_tx_component|SPI_MOSI~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|SPI_MOSI~1_combout\ = (\adc_spi_controller|spi_tx_component|curr_state~regout\ & \adc_spi_controller|spi_tx_component|tx_buf\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datad => \adc_spi_controller|spi_tx_component|tx_buf\(15),
	combout => \adc_spi_controller|spi_tx_component|SPI_MOSI~1_combout\);

-- Location: LCCOMB_X10_Y5_N4
\adc_spi_controller|spi_tx_component|SPI_MOSI~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|SPI_MOSI~2_combout\ = ((\adc_spi_controller|spi_tx_component|process_0~1_combout\) # ((!\adc_spi_controller|spi_tx_component|sclk~regout\ & \adc_spi_controller|spi_tx_component|Equal0~1_combout\))) # 
-- (!\adc_spi_controller|spi_tx_component|curr_state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|sclk~regout\,
	datab => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datac => \adc_spi_controller|spi_tx_component|Equal0~1_combout\,
	datad => \adc_spi_controller|spi_tx_component|process_0~1_combout\,
	combout => \adc_spi_controller|spi_tx_component|SPI_MOSI~2_combout\);

-- Location: LCFF_X9_Y6_N1
\adc_spi_controller|spi_tx_component|SPI_MOSI~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|SPI_MOSI~1_combout\,
	ena => \adc_spi_controller|spi_tx_component|SPI_MOSI~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|SPI_MOSI~reg0_regout\);

-- Location: LCCOMB_X10_Y5_N0
\adc_spi_controller|spi_tx_component|SPI_MOSI~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|spi_tx_component|SPI_MOSI~3_combout\ = (\adc_spi_controller|spi_tx_component|process_0~1_combout\) # ((!\adc_spi_controller|spi_tx_component|process_0~2_combout\) # (!\adc_spi_controller|spi_tx_component|curr_state~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|spi_tx_component|process_0~1_combout\,
	datac => \adc_spi_controller|spi_tx_component|curr_state~regout\,
	datad => \adc_spi_controller|spi_tx_component|process_0~2_combout\,
	combout => \adc_spi_controller|spi_tx_component|SPI_MOSI~3_combout\);

-- Location: LCFF_X10_Y5_N1
\adc_spi_controller|spi_tx_component|SPI_MOSI~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|spi_tx_component|SPI_MOSI~3_combout\,
	ena => \adc_spi_controller|spi_tx_component|SPI_MOSI~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|spi_tx_component|SPI_MOSI~en_regout\);

-- Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_DCLKA~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_DCLKA,
	combout => \ADC_DCLKA~combout\);

-- Location: LCCOMB_X27_Y6_N8
\this_read_adc_manager|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|process_0~0_combout\ = (\this_read_adc_manager|last_state~regout\) # (!\ADC_DCLKA~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|last_state~regout\,
	datad => \ADC_DCLKA~combout\,
	combout => \this_read_adc_manager|process_0~0_combout\);

-- Location: LCCOMB_X27_Y6_N26
\this_read_adc_manager|read_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|read_counter~3_combout\ = \this_read_adc_manager|read_counter\(1) $ (((!\this_read_adc_manager|last_state~regout\ & (\this_read_adc_manager|read_counter\(0) & \ADC_DCLKA~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|last_state~regout\,
	datab => \this_read_adc_manager|read_counter\(0),
	datac => \this_read_adc_manager|read_counter\(1),
	datad => \ADC_DCLKA~combout\,
	combout => \this_read_adc_manager|read_counter~3_combout\);

-- Location: LCCOMB_X22_Y13_N24
\this_state_manager|counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|counter~0_combout\ = (\this_state_manager|Add0~12_combout\ & !\this_state_manager|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|Add0~12_combout\,
	datad => \this_state_manager|Equal0~10_combout\,
	combout => \this_state_manager|counter~0_combout\);

-- Location: LCCOMB_X26_Y6_N12
\this_read_adc_manager|address_counter[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|address_counter[0]~10_combout\ = \this_read_adc_manager|address_counter\(0) $ (VCC)
-- \this_read_adc_manager|address_counter[0]~11\ = CARRY(\this_read_adc_manager|address_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter\(0),
	datad => VCC,
	combout => \this_read_adc_manager|address_counter[0]~10_combout\,
	cout => \this_read_adc_manager|address_counter[0]~11\);

-- Location: LCCOMB_X26_Y6_N14
\this_read_adc_manager|address_counter[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|address_counter[1]~14_combout\ = (\this_read_adc_manager|address_counter\(1) & (!\this_read_adc_manager|address_counter[0]~11\)) # (!\this_read_adc_manager|address_counter\(1) & ((\this_read_adc_manager|address_counter[0]~11\) # 
-- (GND)))
-- \this_read_adc_manager|address_counter[1]~15\ = CARRY((!\this_read_adc_manager|address_counter[0]~11\) # (!\this_read_adc_manager|address_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_read_adc_manager|address_counter\(1),
	datad => VCC,
	cin => \this_read_adc_manager|address_counter[0]~11\,
	combout => \this_read_adc_manager|address_counter[1]~14_combout\,
	cout => \this_read_adc_manager|address_counter[1]~15\);

-- Location: LCCOMB_X26_Y6_N0
\this_read_adc_manager|address_counter~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|address_counter~13_combout\ = ((\this_read_adc_manager|address_counter~12_combout\ & (\this_read_adc_manager|Equal1~0_combout\ & \ADC_DCLKA~combout\))) # (!\this_state_manager|curr_state.read_adc~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter~12_combout\,
	datab => \this_read_adc_manager|Equal1~0_combout\,
	datac => \this_state_manager|curr_state.read_adc~regout\,
	datad => \ADC_DCLKA~combout\,
	combout => \this_read_adc_manager|address_counter~13_combout\);

-- Location: LCFF_X26_Y6_N15
\this_read_adc_manager|address_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|address_counter[1]~14_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	ena => \this_read_adc_manager|address_counter~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|address_counter\(1));

-- Location: LCCOMB_X26_Y6_N16
\this_read_adc_manager|address_counter[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|address_counter[2]~16_combout\ = (\this_read_adc_manager|address_counter\(2) & (\this_read_adc_manager|address_counter[1]~15\ $ (GND))) # (!\this_read_adc_manager|address_counter\(2) & (!\this_read_adc_manager|address_counter[1]~15\ 
-- & VCC))
-- \this_read_adc_manager|address_counter[2]~17\ = CARRY((\this_read_adc_manager|address_counter\(2) & !\this_read_adc_manager|address_counter[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter\(2),
	datad => VCC,
	cin => \this_read_adc_manager|address_counter[1]~15\,
	combout => \this_read_adc_manager|address_counter[2]~16_combout\,
	cout => \this_read_adc_manager|address_counter[2]~17\);

-- Location: LCCOMB_X26_Y6_N18
\this_read_adc_manager|address_counter[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|address_counter[3]~18_combout\ = (\this_read_adc_manager|address_counter\(3) & (!\this_read_adc_manager|address_counter[2]~17\)) # (!\this_read_adc_manager|address_counter\(3) & ((\this_read_adc_manager|address_counter[2]~17\) # 
-- (GND)))
-- \this_read_adc_manager|address_counter[3]~19\ = CARRY((!\this_read_adc_manager|address_counter[2]~17\) # (!\this_read_adc_manager|address_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_read_adc_manager|address_counter\(3),
	datad => VCC,
	cin => \this_read_adc_manager|address_counter[2]~17\,
	combout => \this_read_adc_manager|address_counter[3]~18_combout\,
	cout => \this_read_adc_manager|address_counter[3]~19\);

-- Location: LCFF_X26_Y6_N19
\this_read_adc_manager|address_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|address_counter[3]~18_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	ena => \this_read_adc_manager|address_counter~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|address_counter\(3));

-- Location: LCCOMB_X26_Y6_N20
\this_read_adc_manager|address_counter[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|address_counter[4]~20_combout\ = (\this_read_adc_manager|address_counter\(4) & (\this_read_adc_manager|address_counter[3]~19\ $ (GND))) # (!\this_read_adc_manager|address_counter\(4) & (!\this_read_adc_manager|address_counter[3]~19\ 
-- & VCC))
-- \this_read_adc_manager|address_counter[4]~21\ = CARRY((\this_read_adc_manager|address_counter\(4) & !\this_read_adc_manager|address_counter[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter\(4),
	datad => VCC,
	cin => \this_read_adc_manager|address_counter[3]~19\,
	combout => \this_read_adc_manager|address_counter[4]~20_combout\,
	cout => \this_read_adc_manager|address_counter[4]~21\);

-- Location: LCCOMB_X26_Y6_N22
\this_read_adc_manager|address_counter[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|address_counter[5]~22_combout\ = (\this_read_adc_manager|address_counter\(5) & (!\this_read_adc_manager|address_counter[4]~21\)) # (!\this_read_adc_manager|address_counter\(5) & ((\this_read_adc_manager|address_counter[4]~21\) # 
-- (GND)))
-- \this_read_adc_manager|address_counter[5]~23\ = CARRY((!\this_read_adc_manager|address_counter[4]~21\) # (!\this_read_adc_manager|address_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_read_adc_manager|address_counter\(5),
	datad => VCC,
	cin => \this_read_adc_manager|address_counter[4]~21\,
	combout => \this_read_adc_manager|address_counter[5]~22_combout\,
	cout => \this_read_adc_manager|address_counter[5]~23\);

-- Location: LCFF_X26_Y6_N23
\this_read_adc_manager|address_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|address_counter[5]~22_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	ena => \this_read_adc_manager|address_counter~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|address_counter\(5));

-- Location: LCCOMB_X26_Y6_N24
\this_read_adc_manager|address_counter[6]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|address_counter[6]~24_combout\ = (\this_read_adc_manager|address_counter\(6) & (\this_read_adc_manager|address_counter[5]~23\ $ (GND))) # (!\this_read_adc_manager|address_counter\(6) & (!\this_read_adc_manager|address_counter[5]~23\ 
-- & VCC))
-- \this_read_adc_manager|address_counter[6]~25\ = CARRY((\this_read_adc_manager|address_counter\(6) & !\this_read_adc_manager|address_counter[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter\(6),
	datad => VCC,
	cin => \this_read_adc_manager|address_counter[5]~23\,
	combout => \this_read_adc_manager|address_counter[6]~24_combout\,
	cout => \this_read_adc_manager|address_counter[6]~25\);

-- Location: LCCOMB_X26_Y6_N26
\this_read_adc_manager|address_counter[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|address_counter[7]~26_combout\ = (\this_read_adc_manager|address_counter\(7) & (!\this_read_adc_manager|address_counter[6]~25\)) # (!\this_read_adc_manager|address_counter\(7) & ((\this_read_adc_manager|address_counter[6]~25\) # 
-- (GND)))
-- \this_read_adc_manager|address_counter[7]~27\ = CARRY((!\this_read_adc_manager|address_counter[6]~25\) # (!\this_read_adc_manager|address_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_read_adc_manager|address_counter\(7),
	datad => VCC,
	cin => \this_read_adc_manager|address_counter[6]~25\,
	combout => \this_read_adc_manager|address_counter[7]~26_combout\,
	cout => \this_read_adc_manager|address_counter[7]~27\);

-- Location: LCFF_X26_Y6_N27
\this_read_adc_manager|address_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|address_counter[7]~26_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	ena => \this_read_adc_manager|address_counter~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|address_counter\(7));

-- Location: LCFF_X26_Y6_N29
\this_read_adc_manager|address_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|address_counter[8]~28_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	ena => \this_read_adc_manager|address_counter~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|address_counter\(8));

-- Location: LCFF_X26_Y6_N25
\this_read_adc_manager|address_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|address_counter[6]~24_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	ena => \this_read_adc_manager|address_counter~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|address_counter\(6));

-- Location: LCFF_X26_Y6_N21
\this_read_adc_manager|address_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|address_counter[4]~20_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	ena => \this_read_adc_manager|address_counter~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|address_counter\(4));

-- Location: LCCOMB_X26_Y10_N8
\this_read_adc_manager|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|Equal0~1_combout\ = (\this_read_adc_manager|address_counter\(7) & (\this_read_adc_manager|address_counter\(6) & (!\this_read_adc_manager|address_counter\(4) & \this_read_adc_manager|address_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter\(7),
	datab => \this_read_adc_manager|address_counter\(6),
	datac => \this_read_adc_manager|address_counter\(4),
	datad => \this_read_adc_manager|address_counter\(5),
	combout => \this_read_adc_manager|Equal0~1_combout\);

-- Location: LCFF_X26_Y6_N17
\this_read_adc_manager|address_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|address_counter[2]~16_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	ena => \this_read_adc_manager|address_counter~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|address_counter\(2));

-- Location: LCFF_X26_Y6_N13
\this_read_adc_manager|address_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|address_counter[0]~10_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	ena => \this_read_adc_manager|address_counter~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|address_counter\(0));

-- Location: LCCOMB_X26_Y10_N12
\this_read_adc_manager|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|Equal0~0_combout\ = (!\this_read_adc_manager|address_counter\(1) & (\this_read_adc_manager|address_counter\(3) & (!\this_read_adc_manager|address_counter\(2) & !\this_read_adc_manager|address_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter\(1),
	datab => \this_read_adc_manager|address_counter\(3),
	datac => \this_read_adc_manager|address_counter\(2),
	datad => \this_read_adc_manager|address_counter\(0),
	combout => \this_read_adc_manager|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y10_N16
\this_read_adc_manager|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|Equal0~2_combout\ = (\this_read_adc_manager|address_counter\(9) & (\this_read_adc_manager|address_counter\(8) & (\this_read_adc_manager|Equal0~1_combout\ & \this_read_adc_manager|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter\(9),
	datab => \this_read_adc_manager|address_counter\(8),
	datac => \this_read_adc_manager|Equal0~1_combout\,
	datad => \this_read_adc_manager|Equal0~0_combout\,
	combout => \this_read_adc_manager|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y13_N12
\this_state_manager|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Selector3~0_combout\ = (\this_state_manager|curr_state.read_adc~regout\ & ((\this_read_adc_manager|Equal0~2_combout\) # ((!\this_state_manager|Equal0~10_combout\ & \this_state_manager|curr_state.wait_1~regout\)))) # 
-- (!\this_state_manager|curr_state.read_adc~regout\ & (!\this_state_manager|Equal0~10_combout\ & (\this_state_manager|curr_state.wait_1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|curr_state.read_adc~regout\,
	datab => \this_state_manager|Equal0~10_combout\,
	datac => \this_state_manager|curr_state.wait_1~regout\,
	datad => \this_read_adc_manager|Equal0~2_combout\,
	combout => \this_state_manager|Selector3~0_combout\);

-- Location: LCFF_X22_Y13_N13
\this_state_manager|curr_state.wait_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|curr_state.wait_1~regout\);

-- Location: LCFF_X22_Y13_N25
\this_state_manager|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|counter~0_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(6));

-- Location: LCCOMB_X22_Y13_N10
\this_state_manager|counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|counter~1_combout\ = (\this_state_manager|Add0~10_combout\ & !\this_state_manager|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|Add0~10_combout\,
	datad => \this_state_manager|Equal0~10_combout\,
	combout => \this_state_manager|counter~1_combout\);

-- Location: LCFF_X22_Y13_N11
\this_state_manager|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|counter~1_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(5));

-- Location: LCCOMB_X21_Y13_N0
\this_state_manager|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~0_combout\ = \this_state_manager|counter\(0) $ (VCC)
-- \this_state_manager|Add0~1\ = CARRY(\this_state_manager|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(0),
	datad => VCC,
	combout => \this_state_manager|Add0~0_combout\,
	cout => \this_state_manager|Add0~1\);

-- Location: LCCOMB_X22_Y13_N30
\this_state_manager|counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|counter~3_combout\ = (\this_state_manager|Add0~0_combout\ & !\this_state_manager|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_state_manager|Add0~0_combout\,
	datad => \this_state_manager|Equal0~10_combout\,
	combout => \this_state_manager|counter~3_combout\);

-- Location: LCFF_X22_Y13_N31
\this_state_manager|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|counter~3_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(0));

-- Location: LCCOMB_X21_Y13_N2
\this_state_manager|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~2_combout\ = (\this_state_manager|counter\(1) & (!\this_state_manager|Add0~1\)) # (!\this_state_manager|counter\(1) & ((\this_state_manager|Add0~1\) # (GND)))
-- \this_state_manager|Add0~3\ = CARRY((!\this_state_manager|Add0~1\) # (!\this_state_manager|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(1),
	datad => VCC,
	cin => \this_state_manager|Add0~1\,
	combout => \this_state_manager|Add0~2_combout\,
	cout => \this_state_manager|Add0~3\);

-- Location: LCFF_X21_Y13_N3
\this_state_manager|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~2_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(1));

-- Location: LCCOMB_X21_Y13_N4
\this_state_manager|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~4_combout\ = (\this_state_manager|counter\(2) & (\this_state_manager|Add0~3\ $ (GND))) # (!\this_state_manager|counter\(2) & (!\this_state_manager|Add0~3\ & VCC))
-- \this_state_manager|Add0~5\ = CARRY((\this_state_manager|counter\(2) & !\this_state_manager|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(2),
	datad => VCC,
	cin => \this_state_manager|Add0~3\,
	combout => \this_state_manager|Add0~4_combout\,
	cout => \this_state_manager|Add0~5\);

-- Location: LCCOMB_X21_Y13_N6
\this_state_manager|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~6_combout\ = (\this_state_manager|counter\(3) & (!\this_state_manager|Add0~5\)) # (!\this_state_manager|counter\(3) & ((\this_state_manager|Add0~5\) # (GND)))
-- \this_state_manager|Add0~7\ = CARRY((!\this_state_manager|Add0~5\) # (!\this_state_manager|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(3),
	datad => VCC,
	cin => \this_state_manager|Add0~5\,
	combout => \this_state_manager|Add0~6_combout\,
	cout => \this_state_manager|Add0~7\);

-- Location: LCCOMB_X21_Y13_N8
\this_state_manager|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~8_combout\ = (\this_state_manager|counter\(4) & (\this_state_manager|Add0~7\ $ (GND))) # (!\this_state_manager|counter\(4) & (!\this_state_manager|Add0~7\ & VCC))
-- \this_state_manager|Add0~9\ = CARRY((\this_state_manager|counter\(4) & !\this_state_manager|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(4),
	datad => VCC,
	cin => \this_state_manager|Add0~7\,
	combout => \this_state_manager|Add0~8_combout\,
	cout => \this_state_manager|Add0~9\);

-- Location: LCFF_X21_Y13_N9
\this_state_manager|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~8_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(4));

-- Location: LCCOMB_X21_Y13_N14
\this_state_manager|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~14_combout\ = (\this_state_manager|counter\(7) & (!\this_state_manager|Add0~13\)) # (!\this_state_manager|counter\(7) & ((\this_state_manager|Add0~13\) # (GND)))
-- \this_state_manager|Add0~15\ = CARRY((!\this_state_manager|Add0~13\) # (!\this_state_manager|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(7),
	datad => VCC,
	cin => \this_state_manager|Add0~13\,
	combout => \this_state_manager|Add0~14_combout\,
	cout => \this_state_manager|Add0~15\);

-- Location: LCFF_X21_Y13_N15
\this_state_manager|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~14_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(7));

-- Location: LCCOMB_X21_Y13_N18
\this_state_manager|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~18_combout\ = (\this_state_manager|counter\(9) & (!\this_state_manager|Add0~17\)) # (!\this_state_manager|counter\(9) & ((\this_state_manager|Add0~17\) # (GND)))
-- \this_state_manager|Add0~19\ = CARRY((!\this_state_manager|Add0~17\) # (!\this_state_manager|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(9),
	datad => VCC,
	cin => \this_state_manager|Add0~17\,
	combout => \this_state_manager|Add0~18_combout\,
	cout => \this_state_manager|Add0~19\);

-- Location: LCFF_X21_Y13_N19
\this_state_manager|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~18_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(9));

-- Location: LCCOMB_X21_Y13_N20
\this_state_manager|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~20_combout\ = (\this_state_manager|counter\(10) & (\this_state_manager|Add0~19\ $ (GND))) # (!\this_state_manager|counter\(10) & (!\this_state_manager|Add0~19\ & VCC))
-- \this_state_manager|Add0~21\ = CARRY((\this_state_manager|counter\(10) & !\this_state_manager|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(10),
	datad => VCC,
	cin => \this_state_manager|Add0~19\,
	combout => \this_state_manager|Add0~20_combout\,
	cout => \this_state_manager|Add0~21\);

-- Location: LCCOMB_X21_Y13_N22
\this_state_manager|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~22_combout\ = (\this_state_manager|counter\(11) & (!\this_state_manager|Add0~21\)) # (!\this_state_manager|counter\(11) & ((\this_state_manager|Add0~21\) # (GND)))
-- \this_state_manager|Add0~23\ = CARRY((!\this_state_manager|Add0~21\) # (!\this_state_manager|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(11),
	datad => VCC,
	cin => \this_state_manager|Add0~21\,
	combout => \this_state_manager|Add0~22_combout\,
	cout => \this_state_manager|Add0~23\);

-- Location: LCFF_X21_Y13_N23
\this_state_manager|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~22_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(11));

-- Location: LCCOMB_X21_Y13_N26
\this_state_manager|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~26_combout\ = (\this_state_manager|counter\(13) & (!\this_state_manager|Add0~25\)) # (!\this_state_manager|counter\(13) & ((\this_state_manager|Add0~25\) # (GND)))
-- \this_state_manager|Add0~27\ = CARRY((!\this_state_manager|Add0~25\) # (!\this_state_manager|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(13),
	datad => VCC,
	cin => \this_state_manager|Add0~25\,
	combout => \this_state_manager|Add0~26_combout\,
	cout => \this_state_manager|Add0~27\);

-- Location: LCFF_X21_Y13_N27
\this_state_manager|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~26_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(13));

-- Location: LCCOMB_X21_Y13_N28
\this_state_manager|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~28_combout\ = (\this_state_manager|counter\(14) & (\this_state_manager|Add0~27\ $ (GND))) # (!\this_state_manager|counter\(14) & (!\this_state_manager|Add0~27\ & VCC))
-- \this_state_manager|Add0~29\ = CARRY((\this_state_manager|counter\(14) & !\this_state_manager|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(14),
	datad => VCC,
	cin => \this_state_manager|Add0~27\,
	combout => \this_state_manager|Add0~28_combout\,
	cout => \this_state_manager|Add0~29\);

-- Location: LCFF_X21_Y13_N29
\this_state_manager|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~28_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(14));

-- Location: LCCOMB_X21_Y13_N30
\this_state_manager|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~30_combout\ = (\this_state_manager|counter\(15) & (!\this_state_manager|Add0~29\)) # (!\this_state_manager|counter\(15) & ((\this_state_manager|Add0~29\) # (GND)))
-- \this_state_manager|Add0~31\ = CARRY((!\this_state_manager|Add0~29\) # (!\this_state_manager|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(15),
	datad => VCC,
	cin => \this_state_manager|Add0~29\,
	combout => \this_state_manager|Add0~30_combout\,
	cout => \this_state_manager|Add0~31\);

-- Location: LCFF_X21_Y13_N31
\this_state_manager|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~30_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(15));

-- Location: LCCOMB_X21_Y12_N0
\this_state_manager|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~32_combout\ = (\this_state_manager|counter\(16) & (\this_state_manager|Add0~31\ $ (GND))) # (!\this_state_manager|counter\(16) & (!\this_state_manager|Add0~31\ & VCC))
-- \this_state_manager|Add0~33\ = CARRY((\this_state_manager|counter\(16) & !\this_state_manager|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(16),
	datad => VCC,
	cin => \this_state_manager|Add0~31\,
	combout => \this_state_manager|Add0~32_combout\,
	cout => \this_state_manager|Add0~33\);

-- Location: LCFF_X21_Y12_N1
\this_state_manager|counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~32_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(16));

-- Location: LCCOMB_X21_Y12_N2
\this_state_manager|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~34_combout\ = (\this_state_manager|counter\(17) & (!\this_state_manager|Add0~33\)) # (!\this_state_manager|counter\(17) & ((\this_state_manager|Add0~33\) # (GND)))
-- \this_state_manager|Add0~35\ = CARRY((!\this_state_manager|Add0~33\) # (!\this_state_manager|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(17),
	datad => VCC,
	cin => \this_state_manager|Add0~33\,
	combout => \this_state_manager|Add0~34_combout\,
	cout => \this_state_manager|Add0~35\);

-- Location: LCFF_X21_Y12_N3
\this_state_manager|counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~34_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(17));

-- Location: LCCOMB_X21_Y12_N4
\this_state_manager|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~36_combout\ = (\this_state_manager|counter\(18) & (\this_state_manager|Add0~35\ $ (GND))) # (!\this_state_manager|counter\(18) & (!\this_state_manager|Add0~35\ & VCC))
-- \this_state_manager|Add0~37\ = CARRY((\this_state_manager|counter\(18) & !\this_state_manager|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(18),
	datad => VCC,
	cin => \this_state_manager|Add0~35\,
	combout => \this_state_manager|Add0~36_combout\,
	cout => \this_state_manager|Add0~37\);

-- Location: LCFF_X21_Y12_N5
\this_state_manager|counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~36_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(18));

-- Location: LCCOMB_X21_Y12_N6
\this_state_manager|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~38_combout\ = (\this_state_manager|counter\(19) & (!\this_state_manager|Add0~37\)) # (!\this_state_manager|counter\(19) & ((\this_state_manager|Add0~37\) # (GND)))
-- \this_state_manager|Add0~39\ = CARRY((!\this_state_manager|Add0~37\) # (!\this_state_manager|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(19),
	datad => VCC,
	cin => \this_state_manager|Add0~37\,
	combout => \this_state_manager|Add0~38_combout\,
	cout => \this_state_manager|Add0~39\);

-- Location: LCCOMB_X21_Y12_N8
\this_state_manager|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~40_combout\ = (\this_state_manager|counter\(20) & (\this_state_manager|Add0~39\ $ (GND))) # (!\this_state_manager|counter\(20) & (!\this_state_manager|Add0~39\ & VCC))
-- \this_state_manager|Add0~41\ = CARRY((\this_state_manager|counter\(20) & !\this_state_manager|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(20),
	datad => VCC,
	cin => \this_state_manager|Add0~39\,
	combout => \this_state_manager|Add0~40_combout\,
	cout => \this_state_manager|Add0~41\);

-- Location: LCFF_X21_Y12_N9
\this_state_manager|counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~40_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(20));

-- Location: LCCOMB_X22_Y12_N22
\this_state_manager|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Equal0~6_combout\ = (!\this_state_manager|counter\(21) & !\this_state_manager|counter\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(21),
	datad => \this_state_manager|counter\(20),
	combout => \this_state_manager|Equal0~6_combout\);

-- Location: LCFF_X21_Y12_N7
\this_state_manager|counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~38_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(19));

-- Location: LCCOMB_X22_Y12_N8
\this_state_manager|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Equal0~5_combout\ = (!\this_state_manager|counter\(16) & (!\this_state_manager|counter\(18) & (!\this_state_manager|counter\(19) & !\this_state_manager|counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(16),
	datab => \this_state_manager|counter\(18),
	datac => \this_state_manager|counter\(19),
	datad => \this_state_manager|counter\(17),
	combout => \this_state_manager|Equal0~5_combout\);

-- Location: LCCOMB_X21_Y12_N12
\this_state_manager|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~44_combout\ = (\this_state_manager|counter\(22) & (\this_state_manager|Add0~43\ $ (GND))) # (!\this_state_manager|counter\(22) & (!\this_state_manager|Add0~43\ & VCC))
-- \this_state_manager|Add0~45\ = CARRY((\this_state_manager|counter\(22) & !\this_state_manager|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(22),
	datad => VCC,
	cin => \this_state_manager|Add0~43\,
	combout => \this_state_manager|Add0~44_combout\,
	cout => \this_state_manager|Add0~45\);

-- Location: LCFF_X21_Y12_N13
\this_state_manager|counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~44_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(22));

-- Location: LCCOMB_X22_Y12_N18
\this_state_manager|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Equal0~7_combout\ = (!\this_state_manager|counter\(23) & (\this_state_manager|Equal0~6_combout\ & (\this_state_manager|Equal0~5_combout\ & !\this_state_manager|counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(23),
	datab => \this_state_manager|Equal0~6_combout\,
	datac => \this_state_manager|Equal0~5_combout\,
	datad => \this_state_manager|counter\(22),
	combout => \this_state_manager|Equal0~7_combout\);

-- Location: LCCOMB_X21_Y12_N14
\this_state_manager|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~46_combout\ = (\this_state_manager|counter\(23) & (!\this_state_manager|Add0~45\)) # (!\this_state_manager|counter\(23) & ((\this_state_manager|Add0~45\) # (GND)))
-- \this_state_manager|Add0~47\ = CARRY((!\this_state_manager|Add0~45\) # (!\this_state_manager|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(23),
	datad => VCC,
	cin => \this_state_manager|Add0~45\,
	combout => \this_state_manager|Add0~46_combout\,
	cout => \this_state_manager|Add0~47\);

-- Location: LCFF_X21_Y12_N15
\this_state_manager|counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~46_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(23));

-- Location: LCCOMB_X21_Y12_N16
\this_state_manager|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~48_combout\ = (\this_state_manager|counter\(24) & (\this_state_manager|Add0~47\ $ (GND))) # (!\this_state_manager|counter\(24) & (!\this_state_manager|Add0~47\ & VCC))
-- \this_state_manager|Add0~49\ = CARRY((\this_state_manager|counter\(24) & !\this_state_manager|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(24),
	datad => VCC,
	cin => \this_state_manager|Add0~47\,
	combout => \this_state_manager|Add0~48_combout\,
	cout => \this_state_manager|Add0~49\);

-- Location: LCFF_X21_Y12_N17
\this_state_manager|counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~48_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(24));

-- Location: LCCOMB_X21_Y12_N18
\this_state_manager|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~50_combout\ = (\this_state_manager|counter\(25) & (!\this_state_manager|Add0~49\)) # (!\this_state_manager|counter\(25) & ((\this_state_manager|Add0~49\) # (GND)))
-- \this_state_manager|Add0~51\ = CARRY((!\this_state_manager|Add0~49\) # (!\this_state_manager|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|counter\(25),
	datad => VCC,
	cin => \this_state_manager|Add0~49\,
	combout => \this_state_manager|Add0~50_combout\,
	cout => \this_state_manager|Add0~51\);

-- Location: LCFF_X21_Y12_N19
\this_state_manager|counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~50_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(25));

-- Location: LCCOMB_X21_Y12_N20
\this_state_manager|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Add0~52_combout\ = (\this_state_manager|counter\(26) & (\this_state_manager|Add0~51\ $ (GND))) # (!\this_state_manager|counter\(26) & (!\this_state_manager|Add0~51\ & VCC))
-- \this_state_manager|Add0~53\ = CARRY((\this_state_manager|counter\(26) & !\this_state_manager|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(26),
	datad => VCC,
	cin => \this_state_manager|Add0~51\,
	combout => \this_state_manager|Add0~52_combout\,
	cout => \this_state_manager|Add0~53\);

-- Location: LCFF_X21_Y12_N21
\this_state_manager|counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~52_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(26));

-- Location: LCFF_X21_Y12_N23
\this_state_manager|counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~54_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(27));

-- Location: LCCOMB_X22_Y12_N20
\this_state_manager|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Equal0~8_combout\ = (!\this_state_manager|counter\(25) & (!\this_state_manager|counter\(24) & (!\this_state_manager|counter\(26) & !\this_state_manager|counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(25),
	datab => \this_state_manager|counter\(24),
	datac => \this_state_manager|counter\(26),
	datad => \this_state_manager|counter\(27),
	combout => \this_state_manager|Equal0~8_combout\);

-- Location: LCFF_X21_Y13_N21
\this_state_manager|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~20_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(10));

-- Location: LCCOMB_X22_Y13_N28
\this_state_manager|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Equal0~0_combout\ = (!\this_state_manager|counter\(8) & (!\this_state_manager|counter\(9) & (!\this_state_manager|counter\(10) & !\this_state_manager|counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(8),
	datab => \this_state_manager|counter\(9),
	datac => \this_state_manager|counter\(10),
	datad => \this_state_manager|counter\(11),
	combout => \this_state_manager|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y13_N14
\this_state_manager|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Equal0~1_combout\ = (!\this_state_manager|counter\(4) & (\this_state_manager|counter\(5) & (\this_state_manager|counter\(6) & !\this_state_manager|counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(4),
	datab => \this_state_manager|counter\(5),
	datac => \this_state_manager|counter\(6),
	datad => \this_state_manager|counter\(7),
	combout => \this_state_manager|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y13_N26
\this_state_manager|counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|counter~2_combout\ = (\this_state_manager|Add0~4_combout\ & !\this_state_manager|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_state_manager|Add0~4_combout\,
	datad => \this_state_manager|Equal0~10_combout\,
	combout => \this_state_manager|counter~2_combout\);

-- Location: LCFF_X22_Y13_N27
\this_state_manager|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|counter~2_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(2));

-- Location: LCFF_X21_Y13_N7
\this_state_manager|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Add0~6_combout\,
	ena => \this_state_manager|curr_state.wait_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|counter\(3));

-- Location: LCCOMB_X22_Y13_N18
\this_state_manager|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Equal0~2_combout\ = (!\this_state_manager|counter\(1) & (\this_state_manager|counter\(2) & (!\this_state_manager|counter\(3) & !\this_state_manager|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|counter\(1),
	datab => \this_state_manager|counter\(2),
	datac => \this_state_manager|counter\(3),
	datad => \this_state_manager|counter\(0),
	combout => \this_state_manager|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y13_N16
\this_state_manager|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Equal0~4_combout\ = (\this_state_manager|Equal0~3_combout\ & (\this_state_manager|Equal0~0_combout\ & (\this_state_manager|Equal0~1_combout\ & \this_state_manager|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|Equal0~3_combout\,
	datab => \this_state_manager|Equal0~0_combout\,
	datac => \this_state_manager|Equal0~1_combout\,
	datad => \this_state_manager|Equal0~2_combout\,
	combout => \this_state_manager|Equal0~4_combout\);

-- Location: LCCOMB_X22_Y12_N0
\this_state_manager|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Equal0~10_combout\ = (\this_state_manager|Equal0~9_combout\ & (\this_state_manager|Equal0~7_combout\ & (\this_state_manager|Equal0~8_combout\ & \this_state_manager|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|Equal0~9_combout\,
	datab => \this_state_manager|Equal0~7_combout\,
	datac => \this_state_manager|Equal0~8_combout\,
	datad => \this_state_manager|Equal0~4_combout\,
	combout => \this_state_manager|Equal0~10_combout\);

-- Location: LCCOMB_X27_Y10_N4
\this_write_out_mram_manager|address_counter[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|address_counter[0]~10_combout\ = (\this_write_out_mram_manager|msb~regout\ & (\this_write_out_mram_manager|address_counter\(0) & VCC)) # (!\this_write_out_mram_manager|msb~regout\ & 
-- (\this_write_out_mram_manager|address_counter\(0) $ (VCC)))
-- \this_write_out_mram_manager|address_counter[0]~11\ = CARRY((!\this_write_out_mram_manager|msb~regout\ & \this_write_out_mram_manager|address_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|msb~regout\,
	datab => \this_write_out_mram_manager|address_counter\(0),
	datad => VCC,
	combout => \this_write_out_mram_manager|address_counter[0]~10_combout\,
	cout => \this_write_out_mram_manager|address_counter[0]~11\);

-- Location: LCCOMB_X27_Y10_N26
\this_write_out_mram_manager|getting_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|getting_data~0_combout\ = \this_write_out_mram_manager|getting_data~regout\ $ (((!\this_write_out_mram_manager|have_data~regout\ & !\this_mram_controller|curr_state.idle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|have_data~regout\,
	datab => \this_mram_controller|curr_state.idle~regout\,
	datac => \this_write_out_mram_manager|getting_data~regout\,
	combout => \this_write_out_mram_manager|getting_data~0_combout\);

-- Location: LCFF_X27_Y10_N27
\this_write_out_mram_manager|getting_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|getting_data~0_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|getting_data~regout\);

-- Location: LCCOMB_X27_Y10_N28
\this_write_out_mram_manager|msb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|msb~0_combout\ = (!\this_write_out_mram_manager|have_data~regout\ & (!\this_mram_controller|curr_state.idle~regout\ & !\this_write_out_mram_manager|getting_data~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|have_data~regout\,
	datac => \this_mram_controller|curr_state.idle~regout\,
	datad => \this_write_out_mram_manager|getting_data~regout\,
	combout => \this_write_out_mram_manager|msb~0_combout\);

-- Location: LCFF_X27_Y10_N29
\this_write_out_mram_manager|MRAM_READ_DATA\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|msb~0_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|MRAM_READ_DATA~regout\);

-- Location: LCCOMB_X25_Y10_N30
\this_mram_controller|curr_state~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|curr_state~6_combout\ = (\this_mram_controller|curr_state.idle~regout\ & (\this_mram_controller|curr_state~5_combout\)) # (!\this_mram_controller|curr_state.idle~regout\ & (((!\this_read_adc_manager|MRAM_WRITE_DATA~regout\ & 
-- \this_write_out_mram_manager|MRAM_READ_DATA~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state~5_combout\,
	datab => \this_mram_controller|curr_state.idle~regout\,
	datac => \this_read_adc_manager|MRAM_WRITE_DATA~regout\,
	datad => \this_write_out_mram_manager|MRAM_READ_DATA~regout\,
	combout => \this_mram_controller|curr_state~6_combout\);

-- Location: LCFF_X25_Y10_N31
\this_mram_controller|curr_state.reading\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|curr_state~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|curr_state.reading~regout\);

-- Location: LCCOMB_X25_Y7_N4
\this_mram_controller|counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|counter~0_combout\ = (\this_mram_controller|curr_state.idle~regout\ & !\this_mram_controller|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|curr_state.idle~regout\,
	datac => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|counter~0_combout\);

-- Location: LCFF_X25_Y7_N5
\this_mram_controller|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|counter\(0));

-- Location: LCCOMB_X24_Y10_N2
\this_mram_controller|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Add0~1_combout\ = \this_mram_controller|counter\(1) $ (\this_mram_controller|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_mram_controller|counter\(1),
	datad => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|Add0~1_combout\);

-- Location: LCFF_X24_Y10_N3
\this_mram_controller|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Add0~1_combout\,
	sclr => \this_mram_controller|ALT_INV_curr_state.idle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|counter\(1));

-- Location: LCCOMB_X24_Y10_N26
\this_mram_controller|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Add0~2_combout\ = \this_mram_controller|counter\(3) $ (((\this_mram_controller|counter\(2) & (\this_mram_controller|counter\(1) & \this_mram_controller|counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(2),
	datab => \this_mram_controller|counter\(1),
	datac => \this_mram_controller|counter\(3),
	datad => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|Add0~2_combout\);

-- Location: LCFF_X24_Y10_N27
\this_mram_controller|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Add0~2_combout\,
	sclr => \this_mram_controller|ALT_INV_curr_state.idle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|counter\(3));

-- Location: LCCOMB_X24_Y10_N18
\this_mram_controller|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux60~0_combout\ = (\this_mram_controller|counter\(2) & (!\this_mram_controller|counter\(3) & \this_mram_controller|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(2),
	datab => \this_mram_controller|counter\(3),
	datad => \this_mram_controller|counter\(1),
	combout => \this_mram_controller|Mux60~0_combout\);

-- Location: LCCOMB_X24_Y10_N14
\this_mram_controller|curr_state~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|curr_state~8_combout\ = ((\this_mram_controller|counter\(0) & ((!\this_mram_controller|curr_state.reading~regout\))) # (!\this_mram_controller|counter\(0) & (!\this_mram_controller|curr_state.writing~regout\))) # 
-- (!\this_mram_controller|Mux60~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state.writing~regout\,
	datab => \this_mram_controller|curr_state.reading~regout\,
	datac => \this_mram_controller|Mux60~0_combout\,
	datad => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|curr_state~8_combout\);

-- Location: LCCOMB_X25_Y10_N14
\this_mram_controller|curr_state~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|curr_state~9_combout\ = (\this_mram_controller|curr_state.idle~regout\ & (((\this_mram_controller|curr_state~8_combout\)))) # (!\this_mram_controller|curr_state.idle~regout\ & ((\this_read_adc_manager|MRAM_WRITE_DATA~regout\) # 
-- ((\this_write_out_mram_manager|MRAM_READ_DATA~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|MRAM_WRITE_DATA~regout\,
	datab => \this_mram_controller|curr_state~8_combout\,
	datac => \this_mram_controller|curr_state.idle~regout\,
	datad => \this_write_out_mram_manager|MRAM_READ_DATA~regout\,
	combout => \this_mram_controller|curr_state~9_combout\);

-- Location: LCFF_X25_Y10_N15
\this_mram_controller|curr_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|curr_state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|curr_state.idle~regout\);

-- Location: LCCOMB_X27_Y10_N30
\this_write_out_mram_manager|address_counter~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|address_counter~12_combout\ = ((!\this_write_out_mram_manager|have_data~regout\ & (!\this_mram_controller|curr_state.idle~regout\ & !\this_write_out_mram_manager|getting_data~regout\))) # 
-- (!\this_state_manager|curr_state.write_out_mram~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|have_data~regout\,
	datab => \this_mram_controller|curr_state.idle~regout\,
	datac => \this_state_manager|curr_state.write_out_mram~regout\,
	datad => \this_write_out_mram_manager|getting_data~regout\,
	combout => \this_write_out_mram_manager|address_counter~12_combout\);

-- Location: LCFF_X27_Y10_N5
\this_write_out_mram_manager|address_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|address_counter[0]~10_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	ena => \this_write_out_mram_manager|address_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|address_counter\(0));

-- Location: LCCOMB_X27_Y10_N6
\this_write_out_mram_manager|address_counter[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|address_counter[1]~13_combout\ = (\this_write_out_mram_manager|address_counter\(1) & (!\this_write_out_mram_manager|address_counter[0]~11\)) # (!\this_write_out_mram_manager|address_counter\(1) & 
-- ((\this_write_out_mram_manager|address_counter[0]~11\) # (GND)))
-- \this_write_out_mram_manager|address_counter[1]~14\ = CARRY((!\this_write_out_mram_manager|address_counter[0]~11\) # (!\this_write_out_mram_manager|address_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|address_counter\(1),
	datad => VCC,
	cin => \this_write_out_mram_manager|address_counter[0]~11\,
	combout => \this_write_out_mram_manager|address_counter[1]~13_combout\,
	cout => \this_write_out_mram_manager|address_counter[1]~14\);

-- Location: LCCOMB_X27_Y10_N8
\this_write_out_mram_manager|address_counter[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|address_counter[2]~15_combout\ = (\this_write_out_mram_manager|address_counter\(2) & (\this_write_out_mram_manager|address_counter[1]~14\ $ (GND))) # (!\this_write_out_mram_manager|address_counter\(2) & 
-- (!\this_write_out_mram_manager|address_counter[1]~14\ & VCC))
-- \this_write_out_mram_manager|address_counter[2]~16\ = CARRY((\this_write_out_mram_manager|address_counter\(2) & !\this_write_out_mram_manager|address_counter[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_write_out_mram_manager|address_counter\(2),
	datad => VCC,
	cin => \this_write_out_mram_manager|address_counter[1]~14\,
	combout => \this_write_out_mram_manager|address_counter[2]~15_combout\,
	cout => \this_write_out_mram_manager|address_counter[2]~16\);

-- Location: LCFF_X27_Y10_N9
\this_write_out_mram_manager|address_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|address_counter[2]~15_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	ena => \this_write_out_mram_manager|address_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|address_counter\(2));

-- Location: LCCOMB_X27_Y10_N10
\this_write_out_mram_manager|address_counter[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|address_counter[3]~17_combout\ = (\this_write_out_mram_manager|address_counter\(3) & (!\this_write_out_mram_manager|address_counter[2]~16\)) # (!\this_write_out_mram_manager|address_counter\(3) & 
-- ((\this_write_out_mram_manager|address_counter[2]~16\) # (GND)))
-- \this_write_out_mram_manager|address_counter[3]~18\ = CARRY((!\this_write_out_mram_manager|address_counter[2]~16\) # (!\this_write_out_mram_manager|address_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|address_counter\(3),
	datad => VCC,
	cin => \this_write_out_mram_manager|address_counter[2]~16\,
	combout => \this_write_out_mram_manager|address_counter[3]~17_combout\,
	cout => \this_write_out_mram_manager|address_counter[3]~18\);

-- Location: LCFF_X27_Y10_N11
\this_write_out_mram_manager|address_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|address_counter[3]~17_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	ena => \this_write_out_mram_manager|address_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|address_counter\(3));

-- Location: LCCOMB_X26_Y10_N28
\this_write_out_mram_manager|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|Equal0~0_combout\ = (!\this_write_out_mram_manager|address_counter\(1) & (\this_write_out_mram_manager|address_counter\(3) & (!\this_write_out_mram_manager|address_counter\(2) & 
-- !\this_write_out_mram_manager|address_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|address_counter\(1),
	datab => \this_write_out_mram_manager|address_counter\(3),
	datac => \this_write_out_mram_manager|address_counter\(2),
	datad => \this_write_out_mram_manager|address_counter\(0),
	combout => \this_write_out_mram_manager|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y10_N12
\this_write_out_mram_manager|address_counter[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|address_counter[4]~19_combout\ = (\this_write_out_mram_manager|address_counter\(4) & (\this_write_out_mram_manager|address_counter[3]~18\ $ (GND))) # (!\this_write_out_mram_manager|address_counter\(4) & 
-- (!\this_write_out_mram_manager|address_counter[3]~18\ & VCC))
-- \this_write_out_mram_manager|address_counter[4]~20\ = CARRY((\this_write_out_mram_manager|address_counter\(4) & !\this_write_out_mram_manager|address_counter[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|address_counter\(4),
	datad => VCC,
	cin => \this_write_out_mram_manager|address_counter[3]~18\,
	combout => \this_write_out_mram_manager|address_counter[4]~19_combout\,
	cout => \this_write_out_mram_manager|address_counter[4]~20\);

-- Location: LCCOMB_X27_Y10_N14
\this_write_out_mram_manager|address_counter[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|address_counter[5]~21_combout\ = (\this_write_out_mram_manager|address_counter\(5) & (!\this_write_out_mram_manager|address_counter[4]~20\)) # (!\this_write_out_mram_manager|address_counter\(5) & 
-- ((\this_write_out_mram_manager|address_counter[4]~20\) # (GND)))
-- \this_write_out_mram_manager|address_counter[5]~22\ = CARRY((!\this_write_out_mram_manager|address_counter[4]~20\) # (!\this_write_out_mram_manager|address_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_write_out_mram_manager|address_counter\(5),
	datad => VCC,
	cin => \this_write_out_mram_manager|address_counter[4]~20\,
	combout => \this_write_out_mram_manager|address_counter[5]~21_combout\,
	cout => \this_write_out_mram_manager|address_counter[5]~22\);

-- Location: LCFF_X27_Y10_N15
\this_write_out_mram_manager|address_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|address_counter[5]~21_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	ena => \this_write_out_mram_manager|address_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|address_counter\(5));

-- Location: LCFF_X27_Y10_N13
\this_write_out_mram_manager|address_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|address_counter[4]~19_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	ena => \this_write_out_mram_manager|address_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|address_counter\(4));

-- Location: LCCOMB_X27_Y10_N16
\this_write_out_mram_manager|address_counter[6]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|address_counter[6]~23_combout\ = (\this_write_out_mram_manager|address_counter\(6) & (\this_write_out_mram_manager|address_counter[5]~22\ $ (GND))) # (!\this_write_out_mram_manager|address_counter\(6) & 
-- (!\this_write_out_mram_manager|address_counter[5]~22\ & VCC))
-- \this_write_out_mram_manager|address_counter[6]~24\ = CARRY((\this_write_out_mram_manager|address_counter\(6) & !\this_write_out_mram_manager|address_counter[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|address_counter\(6),
	datad => VCC,
	cin => \this_write_out_mram_manager|address_counter[5]~22\,
	combout => \this_write_out_mram_manager|address_counter[6]~23_combout\,
	cout => \this_write_out_mram_manager|address_counter[6]~24\);

-- Location: LCCOMB_X27_Y10_N18
\this_write_out_mram_manager|address_counter[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|address_counter[7]~25_combout\ = (\this_write_out_mram_manager|address_counter\(7) & (!\this_write_out_mram_manager|address_counter[6]~24\)) # (!\this_write_out_mram_manager|address_counter\(7) & 
-- ((\this_write_out_mram_manager|address_counter[6]~24\) # (GND)))
-- \this_write_out_mram_manager|address_counter[7]~26\ = CARRY((!\this_write_out_mram_manager|address_counter[6]~24\) # (!\this_write_out_mram_manager|address_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \this_write_out_mram_manager|address_counter\(7),
	datad => VCC,
	cin => \this_write_out_mram_manager|address_counter[6]~24\,
	combout => \this_write_out_mram_manager|address_counter[7]~25_combout\,
	cout => \this_write_out_mram_manager|address_counter[7]~26\);

-- Location: LCFF_X27_Y10_N19
\this_write_out_mram_manager|address_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|address_counter[7]~25_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	ena => \this_write_out_mram_manager|address_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|address_counter\(7));

-- Location: LCCOMB_X26_Y10_N14
\this_write_out_mram_manager|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|Equal0~1_combout\ = (\this_write_out_mram_manager|address_counter\(6) & (\this_write_out_mram_manager|address_counter\(5) & (!\this_write_out_mram_manager|address_counter\(4) & 
-- \this_write_out_mram_manager|address_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|address_counter\(6),
	datab => \this_write_out_mram_manager|address_counter\(5),
	datac => \this_write_out_mram_manager|address_counter\(4),
	datad => \this_write_out_mram_manager|address_counter\(7),
	combout => \this_write_out_mram_manager|Equal0~1_combout\);

-- Location: LCCOMB_X27_Y10_N20
\this_write_out_mram_manager|address_counter[8]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|address_counter[8]~27_combout\ = (\this_write_out_mram_manager|address_counter\(8) & (\this_write_out_mram_manager|address_counter[7]~26\ $ (GND))) # (!\this_write_out_mram_manager|address_counter\(8) & 
-- (!\this_write_out_mram_manager|address_counter[7]~26\ & VCC))
-- \this_write_out_mram_manager|address_counter[8]~28\ = CARRY((\this_write_out_mram_manager|address_counter\(8) & !\this_write_out_mram_manager|address_counter[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|address_counter\(8),
	datad => VCC,
	cin => \this_write_out_mram_manager|address_counter[7]~26\,
	combout => \this_write_out_mram_manager|address_counter[8]~27_combout\,
	cout => \this_write_out_mram_manager|address_counter[8]~28\);

-- Location: LCFF_X27_Y10_N21
\this_write_out_mram_manager|address_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|address_counter[8]~27_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	ena => \this_write_out_mram_manager|address_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|address_counter\(8));

-- Location: LCCOMB_X26_Y10_N4
\this_write_out_mram_manager|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|Equal0~2_combout\ = (\this_write_out_mram_manager|address_counter\(9) & (\this_write_out_mram_manager|Equal0~0_combout\ & (\this_write_out_mram_manager|Equal0~1_combout\ & \this_write_out_mram_manager|address_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|address_counter\(9),
	datab => \this_write_out_mram_manager|Equal0~0_combout\,
	datac => \this_write_out_mram_manager|Equal0~1_combout\,
	datad => \this_write_out_mram_manager|address_counter\(8),
	combout => \this_write_out_mram_manager|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y13_N0
\this_state_manager|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Selector2~0_combout\ = (\this_state_manager|curr_state.wait_1~regout\ & ((\this_state_manager|Equal0~10_combout\) # ((\this_state_manager|curr_state.write_out_mram~regout\ & !\this_write_out_mram_manager|Equal0~2_combout\)))) # 
-- (!\this_state_manager|curr_state.wait_1~regout\ & (((\this_state_manager|curr_state.write_out_mram~regout\ & !\this_write_out_mram_manager|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|curr_state.wait_1~regout\,
	datab => \this_state_manager|Equal0~10_combout\,
	datac => \this_state_manager|curr_state.write_out_mram~regout\,
	datad => \this_write_out_mram_manager|Equal0~2_combout\,
	combout => \this_state_manager|Selector2~0_combout\);

-- Location: LCFF_X22_Y13_N1
\this_state_manager|curr_state.write_out_mram\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|curr_state.write_out_mram~regout\);

-- Location: LCCOMB_X12_Y8_N0
\this_setup_manager|SETUP_DONE~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|SETUP_DONE~feeder_combout\ = \this_setup_manager|Equal12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_setup_manager|Equal12~1_combout\,
	combout => \this_setup_manager|SETUP_DONE~feeder_combout\);

-- Location: LCFF_X12_Y8_N1
\this_setup_manager|SETUP_DONE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|SETUP_DONE~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|SETUP_DONE~regout\);

-- Location: LCCOMB_X22_Y13_N8
\this_state_manager|curr_state.setup~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|curr_state.setup~0_combout\ = (\this_state_manager|curr_state.setup~regout\) # (\this_setup_manager|SETUP_DONE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_state_manager|curr_state.setup~regout\,
	datad => \this_setup_manager|SETUP_DONE~regout\,
	combout => \this_state_manager|curr_state.setup~0_combout\);

-- Location: LCFF_X22_Y13_N9
\this_state_manager|curr_state.setup\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|curr_state.setup~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|curr_state.setup~regout\);

-- Location: LCCOMB_X22_Y13_N20
\this_state_manager|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Selector1~0_combout\ = (\this_state_manager|curr_state.read_adc~regout\ & (((\this_setup_manager|SETUP_DONE~regout\ & !\this_state_manager|curr_state.setup~regout\)) # (!\this_read_adc_manager|Equal0~2_combout\))) # 
-- (!\this_state_manager|curr_state.read_adc~regout\ & (\this_setup_manager|SETUP_DONE~regout\ & (!\this_state_manager|curr_state.setup~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|curr_state.read_adc~regout\,
	datab => \this_setup_manager|SETUP_DONE~regout\,
	datac => \this_state_manager|curr_state.setup~regout\,
	datad => \this_read_adc_manager|Equal0~2_combout\,
	combout => \this_state_manager|Selector1~0_combout\);

-- Location: LCCOMB_X22_Y13_N22
\this_state_manager|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_state_manager|Selector1~1_combout\ = (\this_state_manager|Selector1~0_combout\) # ((\this_state_manager|curr_state.write_out_mram~regout\ & \this_write_out_mram_manager|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_state_manager|curr_state.write_out_mram~regout\,
	datac => \this_state_manager|Selector1~0_combout\,
	datad => \this_write_out_mram_manager|Equal0~2_combout\,
	combout => \this_state_manager|Selector1~1_combout\);

-- Location: LCFF_X22_Y13_N23
\this_state_manager|curr_state.read_adc\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_state_manager|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_state_manager|curr_state.read_adc~regout\);

-- Location: LCFF_X27_Y6_N27
\this_read_adc_manager|read_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|read_counter~3_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|read_counter\(1));

-- Location: LCCOMB_X27_Y6_N28
\this_read_adc_manager|read_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|read_counter~2_combout\ = (\this_read_adc_manager|process_0~0_combout\ & (((\this_read_adc_manager|read_counter\(0))))) # (!\this_read_adc_manager|process_0~0_combout\ & (!\this_read_adc_manager|read_counter\(0) & 
-- ((\this_read_adc_manager|read_counter\(1)) # (!\this_read_adc_manager|read_counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|read_counter\(2),
	datab => \this_read_adc_manager|process_0~0_combout\,
	datac => \this_read_adc_manager|read_counter\(0),
	datad => \this_read_adc_manager|read_counter\(1),
	combout => \this_read_adc_manager|read_counter~2_combout\);

-- Location: LCFF_X27_Y6_N29
\this_read_adc_manager|read_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|read_counter~2_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|read_counter\(0));

-- Location: LCCOMB_X27_Y6_N14
\this_read_adc_manager|read_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|read_counter~0_combout\ = (\this_read_adc_manager|read_counter\(0) & ((\this_read_adc_manager|read_counter\(2) $ (\this_read_adc_manager|read_counter\(1))))) # (!\this_read_adc_manager|read_counter\(0) & 
-- (\this_read_adc_manager|read_counter\(2) & ((\this_mram_controller|curr_state.idle~regout\) # (\this_read_adc_manager|read_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state.idle~regout\,
	datab => \this_read_adc_manager|read_counter\(0),
	datac => \this_read_adc_manager|read_counter\(2),
	datad => \this_read_adc_manager|read_counter\(1),
	combout => \this_read_adc_manager|read_counter~0_combout\);

-- Location: LCCOMB_X27_Y6_N24
\this_read_adc_manager|read_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|read_counter~1_combout\ = (\this_read_adc_manager|last_state~regout\ & (((\this_read_adc_manager|read_counter\(2))))) # (!\this_read_adc_manager|last_state~regout\ & ((\ADC_DCLKA~combout\ & 
-- (\this_read_adc_manager|read_counter~0_combout\)) # (!\ADC_DCLKA~combout\ & ((\this_read_adc_manager|read_counter\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|last_state~regout\,
	datab => \this_read_adc_manager|read_counter~0_combout\,
	datac => \this_read_adc_manager|read_counter\(2),
	datad => \ADC_DCLKA~combout\,
	combout => \this_read_adc_manager|read_counter~1_combout\);

-- Location: LCFF_X27_Y6_N25
\this_read_adc_manager|read_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|read_counter~1_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|read_counter\(2));

-- Location: LCCOMB_X26_Y6_N2
\this_read_adc_manager|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|Equal1~0_combout\ = (!\this_read_adc_manager|read_counter\(0) & (!\this_read_adc_manager|read_counter\(1) & \this_read_adc_manager|read_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_read_adc_manager|read_counter\(0),
	datac => \this_read_adc_manager|read_counter\(1),
	datad => \this_read_adc_manager|read_counter\(2),
	combout => \this_read_adc_manager|Equal1~0_combout\);

-- Location: LCCOMB_X27_Y6_N16
\this_read_adc_manager|MRAM_WRITE_DATA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|MRAM_WRITE_DATA~0_combout\ = (\this_read_adc_manager|process_0~0_combout\ & (((\this_read_adc_manager|MRAM_WRITE_DATA~regout\)))) # (!\this_read_adc_manager|process_0~0_combout\ & (!\this_mram_controller|curr_state.idle~regout\ & 
-- ((\this_read_adc_manager|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state.idle~regout\,
	datab => \this_read_adc_manager|process_0~0_combout\,
	datac => \this_read_adc_manager|MRAM_WRITE_DATA~regout\,
	datad => \this_read_adc_manager|Equal1~0_combout\,
	combout => \this_read_adc_manager|MRAM_WRITE_DATA~0_combout\);

-- Location: LCFF_X27_Y6_N17
\this_read_adc_manager|MRAM_WRITE_DATA\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|MRAM_WRITE_DATA~0_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.read_adc~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|MRAM_WRITE_DATA~regout\);

-- Location: LCCOMB_X27_Y6_N4
\Corr_Main_1|corr_buffer_update~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_buffer_update~feeder_combout\ = \this_read_adc_manager|MRAM_WRITE_DATA~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_read_adc_manager|MRAM_WRITE_DATA~regout\,
	combout => \Corr_Main_1|corr_buffer_update~feeder_combout\);

-- Location: LCFF_X27_Y6_N5
\Corr_Main_1|corr_buffer_update\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \Corr_Main_1|corr_buffer_update~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|corr_buffer_update~regout\);

-- Location: CLKCTRL_G5
\Corr_Main_1|corr_buffer_update~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Corr_Main_1|corr_buffer_update~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\);

-- Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_A[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_A(0),
	combout => \ADC_BIT_A~combout\(0));

-- Location: LCCOMB_X26_Y6_N10
\this_read_adc_manager|MRAM_DATA_OUT[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|MRAM_DATA_OUT[0]~feeder_combout\ = \ADC_BIT_A~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_BIT_A~combout\(0),
	combout => \this_read_adc_manager|MRAM_DATA_OUT[0]~feeder_combout\);

-- Location: LCCOMB_X27_Y6_N6
\this_read_adc_manager|last_state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|last_state~0_combout\ = (\this_state_manager|curr_state.read_adc~regout\ & \ADC_DCLKA~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_state_manager|curr_state.read_adc~regout\,
	datad => \ADC_DCLKA~combout\,
	combout => \this_read_adc_manager|last_state~0_combout\);

-- Location: LCFF_X27_Y6_N7
\this_read_adc_manager|last_state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|last_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|last_state~regout\);

-- Location: LCCOMB_X26_Y6_N6
\this_read_adc_manager|address_counter~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|address_counter~12_combout\ = (!\this_mram_controller|curr_state.idle~regout\ & !\this_read_adc_manager|last_state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_mram_controller|curr_state.idle~regout\,
	datad => \this_read_adc_manager|last_state~regout\,
	combout => \this_read_adc_manager|address_counter~12_combout\);

-- Location: LCCOMB_X27_Y6_N30
\this_read_adc_manager|MRAM_DATA_OUT[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\ = (\this_read_adc_manager|Equal1~0_combout\ & (\this_read_adc_manager|address_counter~12_combout\ & (\this_state_manager|curr_state.read_adc~regout\ & \ADC_DCLKA~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|Equal1~0_combout\,
	datab => \this_read_adc_manager|address_counter~12_combout\,
	datac => \this_state_manager|curr_state.read_adc~regout\,
	datad => \ADC_DCLKA~combout\,
	combout => \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\);

-- Location: LCFF_X26_Y6_N11
\this_read_adc_manager|MRAM_DATA_OUT[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|MRAM_DATA_OUT[0]~feeder_combout\,
	ena => \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|MRAM_DATA_OUT\(0));

-- Location: LCFF_X25_Y6_N1
\Corr_Main_1|buff|buffer_0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \this_read_adc_manager|MRAM_DATA_OUT\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(0));

-- Location: LCFF_X26_Y8_N17
\Corr_Main_1|buff|buffer_0[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(1));

-- Location: LCFF_X25_Y8_N29
\Corr_Main_1|buff|buffer_0[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(2));

-- Location: LCCOMB_X24_Y8_N0
\Corr_Main_1|buff|buffer_0[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0[3]~feeder_combout\ = \Corr_Main_1|buff|buffer_0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_0\(2),
	combout => \Corr_Main_1|buff|buffer_0[3]~feeder_combout\);

-- Location: LCFF_X24_Y8_N1
\Corr_Main_1|buff|buffer_0[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_0[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(3));

-- Location: LCFF_X24_Y9_N31
\Corr_Main_1|buff|buffer_0[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(4));

-- Location: LCFF_X25_Y9_N21
\Corr_Main_1|buff|buffer_0[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(5));

-- Location: LCFF_X25_Y9_N29
\Corr_Main_1|buff|buffer_0[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(6));

-- Location: LCFF_X24_Y9_N27
\Corr_Main_1|buff|buffer_0[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(7));

-- Location: LCCOMB_X24_Y9_N2
\Corr_Main_1|buff|buffer_0[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0[8]~feeder_combout\ = \Corr_Main_1|buff|buffer_0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_0\(7),
	combout => \Corr_Main_1|buff|buffer_0[8]~feeder_combout\);

-- Location: LCFF_X24_Y9_N3
\Corr_Main_1|buff|buffer_0[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_0[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(8));

-- Location: LCFF_X21_Y9_N25
\Corr_Main_1|buff|buffer_0[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(9));

-- Location: LCFF_X20_Y9_N27
\Corr_Main_1|buff|buffer_0[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(10));

-- Location: LCFF_X19_Y9_N15
\Corr_Main_1|buff|buffer_0[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(11));

-- Location: LCFF_X19_Y9_N27
\Corr_Main_1|buff|buffer_0[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(12));

-- Location: LCFF_X18_Y9_N17
\Corr_Main_1|buff|buffer_0[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(13));

-- Location: LCFF_X18_Y9_N23
\Corr_Main_1|buff|buffer_0[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(14));

-- Location: LCFF_X18_Y8_N23
\Corr_Main_1|buff|buffer_0[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(15));

-- Location: LCCOMB_X19_Y8_N4
\Corr_Main_1|buff|buffer_0[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0[16]~feeder_combout\ = \Corr_Main_1|buff|buffer_0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_0\(15),
	combout => \Corr_Main_1|buff|buffer_0[16]~feeder_combout\);

-- Location: LCFF_X19_Y8_N5
\Corr_Main_1|buff|buffer_0[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_0[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(16));

-- Location: LCFF_X19_Y10_N29
\Corr_Main_1|buff|buffer_0[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(17));

-- Location: LCCOMB_X15_Y10_N24
\Corr_Main_1|buff|buffer_0[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0[18]~feeder_combout\ = \Corr_Main_1|buff|buffer_0\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_0\(17),
	combout => \Corr_Main_1|buff|buffer_0[18]~feeder_combout\);

-- Location: LCFF_X15_Y10_N25
\Corr_Main_1|buff|buffer_0[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_0[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(18));

-- Location: LCFF_X15_Y10_N17
\Corr_Main_1|buff|buffer_0[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(19));

-- Location: LCFF_X15_Y9_N31
\Corr_Main_1|buff|buffer_0[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(20));

-- Location: LCFF_X15_Y9_N19
\Corr_Main_1|buff|buffer_0[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(21));

-- Location: LCFF_X14_Y9_N25
\Corr_Main_1|buff|buffer_0[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(22));

-- Location: LCFF_X14_Y9_N23
\Corr_Main_1|buff|buffer_0[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(23));

-- Location: LCFF_X14_Y6_N19
\Corr_Main_1|buff|buffer_0[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(24));

-- Location: LCCOMB_X15_Y6_N4
\Corr_Main_1|buff|buffer_0[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0[25]~feeder_combout\ = \Corr_Main_1|buff|buffer_0\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_0\(24),
	combout => \Corr_Main_1|buff|buffer_0[25]~feeder_combout\);

-- Location: LCFF_X15_Y6_N5
\Corr_Main_1|buff|buffer_0[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_0[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(25));

-- Location: LCCOMB_X14_Y6_N6
\Corr_Main_1|buff|buffer_0[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0[26]~feeder_combout\ = \Corr_Main_1|buff|buffer_0\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_0\(25),
	combout => \Corr_Main_1|buff|buffer_0[26]~feeder_combout\);

-- Location: LCFF_X14_Y6_N7
\Corr_Main_1|buff|buffer_0[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_0[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(26));

-- Location: LCCOMB_X13_Y6_N22
\Corr_Main_1|buff|buffer_0[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0[27]~feeder_combout\ = \Corr_Main_1|buff|buffer_0\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_0\(26),
	combout => \Corr_Main_1|buff|buffer_0[27]~feeder_combout\);

-- Location: LCFF_X13_Y6_N23
\Corr_Main_1|buff|buffer_0[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_0[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(27));

-- Location: LCFF_X13_Y7_N11
\Corr_Main_1|buff|buffer_0[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(28));

-- Location: LCCOMB_X13_Y7_N0
\Corr_Main_1|buff|buffer_0[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0[29]~feeder_combout\ = \Corr_Main_1|buff|buffer_0\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_0\(28),
	combout => \Corr_Main_1|buff|buffer_0[29]~feeder_combout\);

-- Location: LCFF_X13_Y7_N1
\Corr_Main_1|buff|buffer_0[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_0[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(29));

-- Location: LCFF_X12_Y7_N15
\Corr_Main_1|buff|buffer_0[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(30));

-- Location: LCFF_X12_Y7_N9
\Corr_Main_1|buff|buffer_0[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0\(31));

-- Location: LCCOMB_X10_Y7_N10
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout\ = \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(0) $ (VCC)
-- \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ = CARRY(\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(0),
	datad => VCC,
	combout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout\,
	cout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X10_Y7_N12
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout\ = (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(1) & (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\)) # 
-- (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(1) & ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\) # (GND)))
-- \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ = CARRY((!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\) # (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(1),
	datad => VCC,
	cin => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\,
	combout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout\,
	cout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\);

-- Location: LCFF_X10_Y7_N13
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(1));

-- Location: LCCOMB_X10_Y7_N14
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout\ = (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(2) & (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(2) & (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ & VCC))
-- \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ = CARRY((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(2) & !\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(2),
	datad => VCC,
	cin => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\,
	combout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout\,
	cout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\);

-- Location: LCFF_X10_Y7_N15
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(2));

-- Location: LCCOMB_X10_Y7_N16
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout\ = (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(3) & (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\)) # 
-- (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(3) & ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\) # (GND)))
-- \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ = CARRY((!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\) # (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(3),
	datad => VCC,
	cin => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\,
	combout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout\,
	cout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\);

-- Location: LCFF_X10_Y7_N17
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(3));

-- Location: LCCOMB_X10_Y7_N8
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\ = (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(2) & \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(2),
	datac => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(3),
	combout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X10_Y7_N18
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~0_combout\ = !\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\,
	combout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~0_combout\);

-- Location: LCCOMB_X10_Y7_N22
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cout_actual\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cout_actual~combout\ = (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~0_combout\) # ((!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(0) & 
-- (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(1) & \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(0),
	datab => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(1),
	datac => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\,
	datad => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3~0_combout\,
	combout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cout_actual~combout\);

-- Location: LCFF_X10_Y7_N11
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|safe_q\(0));

-- Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_A[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_A(1),
	combout => \ADC_BIT_A~combout\(1));

-- Location: LCCOMB_X26_Y6_N4
\this_read_adc_manager|MRAM_DATA_OUT[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|MRAM_DATA_OUT[1]~feeder_combout\ = \ADC_BIT_A~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_BIT_A~combout\(1),
	combout => \this_read_adc_manager|MRAM_DATA_OUT[1]~feeder_combout\);

-- Location: LCFF_X26_Y6_N5
\this_read_adc_manager|MRAM_DATA_OUT[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|MRAM_DATA_OUT[1]~feeder_combout\,
	ena => \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|MRAM_DATA_OUT\(1));

-- Location: LCCOMB_X25_Y6_N26
\Corr_Main_1|buff|buffer_1[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_1[0]~feeder_combout\ = \this_read_adc_manager|MRAM_DATA_OUT\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_read_adc_manager|MRAM_DATA_OUT\(1),
	combout => \Corr_Main_1|buff|buffer_1[0]~feeder_combout\);

-- Location: LCFF_X25_Y6_N27
\Corr_Main_1|buff|buffer_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(0));

-- Location: LCFF_X26_Y8_N15
\Corr_Main_1|buff|buffer_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(1));

-- Location: LCFF_X25_Y8_N19
\Corr_Main_1|buff|buffer_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(2));

-- Location: LCCOMB_X24_Y8_N28
\Corr_Main_1|buff|buffer_1[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_1[3]~feeder_combout\ = \Corr_Main_1|buff|buffer_1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_1\(2),
	combout => \Corr_Main_1|buff|buffer_1[3]~feeder_combout\);

-- Location: LCFF_X24_Y8_N29
\Corr_Main_1|buff|buffer_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_1[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(3));

-- Location: LCFF_X24_Y9_N25
\Corr_Main_1|buff|buffer_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(4));

-- Location: LCFF_X25_Y9_N7
\Corr_Main_1|buff|buffer_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(5));

-- Location: LCCOMB_X25_Y9_N30
\Corr_Main_1|buff|buffer_1[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_1[6]~feeder_combout\ = \Corr_Main_1|buff|buffer_1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_1\(5),
	combout => \Corr_Main_1|buff|buffer_1[6]~feeder_combout\);

-- Location: LCFF_X25_Y9_N31
\Corr_Main_1|buff|buffer_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_1[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(6));

-- Location: LCCOMB_X24_Y9_N10
\Corr_Main_1|buff|buffer_1[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_1[7]~feeder_combout\ = \Corr_Main_1|buff|buffer_1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_1\(6),
	combout => \Corr_Main_1|buff|buffer_1[7]~feeder_combout\);

-- Location: LCFF_X24_Y9_N11
\Corr_Main_1|buff|buffer_1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_1[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(7));

-- Location: LCCOMB_X24_Y9_N0
\Corr_Main_1|buff|buffer_1[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_1[8]~feeder_combout\ = \Corr_Main_1|buff|buffer_1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_1\(7),
	combout => \Corr_Main_1|buff|buffer_1[8]~feeder_combout\);

-- Location: LCFF_X24_Y9_N1
\Corr_Main_1|buff|buffer_1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_1[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(8));

-- Location: LCFF_X21_Y9_N23
\Corr_Main_1|buff|buffer_1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(9));

-- Location: LCCOMB_X20_Y9_N0
\Corr_Main_1|buff|buffer_1[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_1[10]~feeder_combout\ = \Corr_Main_1|buff|buffer_1\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_1\(9),
	combout => \Corr_Main_1|buff|buffer_1[10]~feeder_combout\);

-- Location: LCFF_X20_Y9_N1
\Corr_Main_1|buff|buffer_1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_1[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(10));

-- Location: LCFF_X19_Y9_N13
\Corr_Main_1|buff|buffer_1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(11));

-- Location: LCFF_X18_Y9_N19
\Corr_Main_1|buff|buffer_1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(12));

-- Location: LCFF_X18_Y9_N15
\Corr_Main_1|buff|buffer_1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(13));

-- Location: LCFF_X18_Y9_N25
\Corr_Main_1|buff|buffer_1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(14));

-- Location: LCFF_X18_Y8_N21
\Corr_Main_1|buff|buffer_1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(15));

-- Location: LCFF_X19_Y8_N9
\Corr_Main_1|buff|buffer_1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(16));

-- Location: LCFF_X19_Y10_N27
\Corr_Main_1|buff|buffer_1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(17));

-- Location: LCCOMB_X19_Y10_N12
\Corr_Main_1|buff|buffer_1[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_1[18]~feeder_combout\ = \Corr_Main_1|buff|buffer_1\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_1\(17),
	combout => \Corr_Main_1|buff|buffer_1[18]~feeder_combout\);

-- Location: LCFF_X19_Y10_N13
\Corr_Main_1|buff|buffer_1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_1[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(18));

-- Location: LCFF_X15_Y10_N15
\Corr_Main_1|buff|buffer_1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(19));

-- Location: LCFF_X15_Y9_N3
\Corr_Main_1|buff|buffer_1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(20));

-- Location: LCFF_X15_Y9_N17
\Corr_Main_1|buff|buffer_1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(21));

-- Location: LCFF_X14_Y9_N27
\Corr_Main_1|buff|buffer_1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(22));

-- Location: LCFF_X14_Y9_N21
\Corr_Main_1|buff|buffer_1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(23));

-- Location: LCFF_X14_Y6_N27
\Corr_Main_1|buff|buffer_1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(24));

-- Location: LCFF_X15_Y6_N1
\Corr_Main_1|buff|buffer_1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(25));

-- Location: LCFF_X14_Y6_N29
\Corr_Main_1|buff|buffer_1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(26));

-- Location: LCCOMB_X13_Y6_N30
\Corr_Main_1|buff|buffer_1[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_1[27]~feeder_combout\ = \Corr_Main_1|buff|buffer_1\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_1\(26),
	combout => \Corr_Main_1|buff|buffer_1[27]~feeder_combout\);

-- Location: LCFF_X13_Y6_N31
\Corr_Main_1|buff|buffer_1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_1[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(27));

-- Location: LCFF_X13_Y7_N15
\Corr_Main_1|buff|buffer_1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(28));

-- Location: LCFF_X13_Y7_N13
\Corr_Main_1|buff|buffer_1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(29));

-- Location: LCFF_X12_Y7_N23
\Corr_Main_1|buff|buffer_1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_1\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(30));

-- Location: LCCOMB_X12_Y7_N6
\Corr_Main_1|buff|buffer_1[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_1[31]~feeder_combout\ = \Corr_Main_1|buff|buffer_1\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_1\(30),
	combout => \Corr_Main_1|buff|buffer_1[31]~feeder_combout\);

-- Location: LCFF_X12_Y7_N7
\Corr_Main_1|buff|buffer_1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_1[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_1\(31));

-- Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_A[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_A(2),
	combout => \ADC_BIT_A~combout\(2));

-- Location: LCCOMB_X27_Y6_N20
\this_read_adc_manager|MRAM_DATA_OUT[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|MRAM_DATA_OUT[2]~feeder_combout\ = \ADC_BIT_A~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_BIT_A~combout\(2),
	combout => \this_read_adc_manager|MRAM_DATA_OUT[2]~feeder_combout\);

-- Location: LCFF_X27_Y6_N21
\this_read_adc_manager|MRAM_DATA_OUT[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|MRAM_DATA_OUT[2]~feeder_combout\,
	ena => \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|MRAM_DATA_OUT\(2));

-- Location: LCFF_X26_Y8_N11
\Corr_Main_1|buff|buffer_2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \this_read_adc_manager|MRAM_DATA_OUT\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(0));

-- Location: LCCOMB_X26_Y8_N24
\Corr_Main_1|buff|buffer_2[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_2[1]~feeder_combout\ = \Corr_Main_1|buff|buffer_2\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_2\(0),
	combout => \Corr_Main_1|buff|buffer_2[1]~feeder_combout\);

-- Location: LCFF_X26_Y8_N25
\Corr_Main_1|buff|buffer_2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_2[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(1));

-- Location: LCCOMB_X25_Y8_N0
\Corr_Main_1|buff|buffer_2[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_2[2]~feeder_combout\ = \Corr_Main_1|buff|buffer_2\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_2\(1),
	combout => \Corr_Main_1|buff|buffer_2[2]~feeder_combout\);

-- Location: LCFF_X25_Y8_N1
\Corr_Main_1|buff|buffer_2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_2[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(2));

-- Location: LCFF_X25_Y8_N9
\Corr_Main_1|buff|buffer_2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(3));

-- Location: LCFF_X25_Y8_N17
\Corr_Main_1|buff|buffer_2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(4));

-- Location: LCFF_X25_Y9_N17
\Corr_Main_1|buff|buffer_2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(5));

-- Location: LCFF_X25_Y9_N1
\Corr_Main_1|buff|buffer_2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(6));

-- Location: LCFF_X24_Y9_N23
\Corr_Main_1|buff|buffer_2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(7));

-- Location: LCCOMB_X21_Y9_N4
\Corr_Main_1|buff|buffer_2[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_2[8]~feeder_combout\ = \Corr_Main_1|buff|buffer_2\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_2\(7),
	combout => \Corr_Main_1|buff|buffer_2[8]~feeder_combout\);

-- Location: LCFF_X21_Y9_N5
\Corr_Main_1|buff|buffer_2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_2[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(8));

-- Location: LCFF_X21_Y9_N21
\Corr_Main_1|buff|buffer_2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(9));

-- Location: LCCOMB_X20_Y9_N22
\Corr_Main_1|buff|buffer_2[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_2[10]~feeder_combout\ = \Corr_Main_1|buff|buffer_2\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_2\(9),
	combout => \Corr_Main_1|buff|buffer_2[10]~feeder_combout\);

-- Location: LCFF_X20_Y9_N23
\Corr_Main_1|buff|buffer_2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_2[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(10));

-- Location: LCFF_X19_Y9_N11
\Corr_Main_1|buff|buffer_2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(11));

-- Location: LCCOMB_X18_Y9_N0
\Corr_Main_1|buff|buffer_2[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_2[12]~feeder_combout\ = \Corr_Main_1|buff|buffer_2\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_2\(11),
	combout => \Corr_Main_1|buff|buffer_2[12]~feeder_combout\);

-- Location: LCFF_X18_Y9_N1
\Corr_Main_1|buff|buffer_2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_2[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(12));

-- Location: LCFF_X18_Y9_N13
\Corr_Main_1|buff|buffer_2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(13));

-- Location: LCFF_X18_Y8_N3
\Corr_Main_1|buff|buffer_2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(14));

-- Location: LCFF_X18_Y8_N19
\Corr_Main_1|buff|buffer_2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(15));

-- Location: LCFF_X19_Y8_N17
\Corr_Main_1|buff|buffer_2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(16));

-- Location: LCFF_X19_Y10_N25
\Corr_Main_1|buff|buffer_2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(17));

-- Location: LCFF_X19_Y10_N31
\Corr_Main_1|buff|buffer_2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(18));

-- Location: LCFF_X15_Y10_N13
\Corr_Main_1|buff|buffer_2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(19));

-- Location: LCCOMB_X15_Y10_N30
\Corr_Main_1|buff|buffer_2[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_2[20]~feeder_combout\ = \Corr_Main_1|buff|buffer_2\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_2\(19),
	combout => \Corr_Main_1|buff|buffer_2[20]~feeder_combout\);

-- Location: LCFF_X15_Y10_N31
\Corr_Main_1|buff|buffer_2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_2[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(20));

-- Location: LCFF_X15_Y9_N15
\Corr_Main_1|buff|buffer_2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(21));

-- Location: LCFF_X14_Y9_N3
\Corr_Main_1|buff|buffer_2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(22));

-- Location: LCFF_X14_Y9_N19
\Corr_Main_1|buff|buffer_2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(23));

-- Location: LCCOMB_X15_Y9_N26
\Corr_Main_1|buff|buffer_2[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_2[24]~feeder_combout\ = \Corr_Main_1|buff|buffer_2\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_2\(23),
	combout => \Corr_Main_1|buff|buffer_2[24]~feeder_combout\);

-- Location: LCFF_X15_Y9_N27
\Corr_Main_1|buff|buffer_2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_2[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(24));

-- Location: LCCOMB_X15_Y6_N8
\Corr_Main_1|buff|buffer_2[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_2[25]~feeder_combout\ = \Corr_Main_1|buff|buffer_2\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_2\(24),
	combout => \Corr_Main_1|buff|buffer_2[25]~feeder_combout\);

-- Location: LCFF_X15_Y6_N9
\Corr_Main_1|buff|buffer_2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_2[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(25));

-- Location: LCFF_X14_Y6_N13
\Corr_Main_1|buff|buffer_2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(26));

-- Location: LCFF_X13_Y6_N25
\Corr_Main_1|buff|buffer_2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(27));

-- Location: LCFF_X13_Y7_N5
\Corr_Main_1|buff|buffer_2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(28));

-- Location: LCFF_X13_Y7_N31
\Corr_Main_1|buff|buffer_2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(29));

-- Location: LCFF_X12_Y7_N25
\Corr_Main_1|buff|buffer_2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(30));

-- Location: LCFF_X12_Y7_N29
\Corr_Main_1|buff|buffer_2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_2\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_2\(31));

-- Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_A[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_A(3),
	combout => \ADC_BIT_A~combout\(3));

-- Location: LCCOMB_X27_Y6_N12
\this_read_adc_manager|MRAM_DATA_OUT[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|MRAM_DATA_OUT[3]~feeder_combout\ = \ADC_BIT_A~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_BIT_A~combout\(3),
	combout => \this_read_adc_manager|MRAM_DATA_OUT[3]~feeder_combout\);

-- Location: LCFF_X27_Y6_N13
\this_read_adc_manager|MRAM_DATA_OUT[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|MRAM_DATA_OUT[3]~feeder_combout\,
	ena => \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|MRAM_DATA_OUT\(3));

-- Location: LCFF_X26_Y8_N19
\Corr_Main_1|buff|buffer_3[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \this_read_adc_manager|MRAM_DATA_OUT\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(0));

-- Location: LCCOMB_X26_Y8_N26
\Corr_Main_1|buff|buffer_3[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[1]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(0),
	combout => \Corr_Main_1|buff|buffer_3[1]~feeder_combout\);

-- Location: LCFF_X26_Y8_N27
\Corr_Main_1|buff|buffer_3[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(1));

-- Location: LCFF_X25_Y8_N21
\Corr_Main_1|buff|buffer_3[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(2));

-- Location: LCCOMB_X24_Y8_N26
\Corr_Main_1|buff|buffer_3[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[3]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(2),
	combout => \Corr_Main_1|buff|buffer_3[3]~feeder_combout\);

-- Location: LCFF_X24_Y8_N27
\Corr_Main_1|buff|buffer_3[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(3));

-- Location: LCCOMB_X25_Y9_N2
\Corr_Main_1|buff|buffer_3[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[4]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(3),
	combout => \Corr_Main_1|buff|buffer_3[4]~feeder_combout\);

-- Location: LCFF_X25_Y9_N3
\Corr_Main_1|buff|buffer_3[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(4));

-- Location: LCCOMB_X26_Y9_N30
\Corr_Main_1|buff|buffer_3[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[5]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(4),
	combout => \Corr_Main_1|buff|buffer_3[5]~feeder_combout\);

-- Location: LCFF_X26_Y9_N31
\Corr_Main_1|buff|buffer_3[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(5));

-- Location: LCCOMB_X25_Y9_N4
\Corr_Main_1|buff|buffer_3[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[6]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(5),
	combout => \Corr_Main_1|buff|buffer_3[6]~feeder_combout\);

-- Location: LCFF_X25_Y9_N5
\Corr_Main_1|buff|buffer_3[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(6));

-- Location: LCFF_X24_Y9_N21
\Corr_Main_1|buff|buffer_3[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(7));

-- Location: LCFF_X24_Y9_N5
\Corr_Main_1|buff|buffer_3[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(8));

-- Location: LCFF_X21_Y9_N19
\Corr_Main_1|buff|buffer_3[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(9));

-- Location: LCFF_X20_Y9_N29
\Corr_Main_1|buff|buffer_3[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(10));

-- Location: LCFF_X19_Y9_N9
\Corr_Main_1|buff|buffer_3[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(11));

-- Location: LCFF_X19_Y9_N1
\Corr_Main_1|buff|buffer_3[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(12));

-- Location: LCFF_X18_Y9_N11
\Corr_Main_1|buff|buffer_3[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(13));

-- Location: LCCOMB_X18_Y8_N26
\Corr_Main_1|buff|buffer_3[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[14]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(13),
	combout => \Corr_Main_1|buff|buffer_3[14]~feeder_combout\);

-- Location: LCFF_X18_Y8_N27
\Corr_Main_1|buff|buffer_3[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(14));

-- Location: LCFF_X18_Y8_N17
\Corr_Main_1|buff|buffer_3[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(15));

-- Location: LCCOMB_X19_Y8_N10
\Corr_Main_1|buff|buffer_3[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[16]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(15),
	combout => \Corr_Main_1|buff|buffer_3[16]~feeder_combout\);

-- Location: LCFF_X19_Y8_N11
\Corr_Main_1|buff|buffer_3[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(16));

-- Location: LCCOMB_X19_Y10_N0
\Corr_Main_1|buff|buffer_3[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[17]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(16),
	combout => \Corr_Main_1|buff|buffer_3[17]~feeder_combout\);

-- Location: LCFF_X19_Y10_N1
\Corr_Main_1|buff|buffer_3[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(17));

-- Location: LCCOMB_X15_Y10_N20
\Corr_Main_1|buff|buffer_3[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[18]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(17),
	combout => \Corr_Main_1|buff|buffer_3[18]~feeder_combout\);

-- Location: LCFF_X15_Y10_N21
\Corr_Main_1|buff|buffer_3[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(18));

-- Location: LCFF_X15_Y10_N11
\Corr_Main_1|buff|buffer_3[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(19));

-- Location: LCCOMB_X15_Y10_N0
\Corr_Main_1|buff|buffer_3[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[20]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(19),
	combout => \Corr_Main_1|buff|buffer_3[20]~feeder_combout\);

-- Location: LCFF_X15_Y10_N1
\Corr_Main_1|buff|buffer_3[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(20));

-- Location: LCFF_X15_Y9_N13
\Corr_Main_1|buff|buffer_3[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(21));

-- Location: LCFF_X14_Y9_N5
\Corr_Main_1|buff|buffer_3[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(22));

-- Location: LCFF_X14_Y9_N17
\Corr_Main_1|buff|buffer_3[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(23));

-- Location: LCCOMB_X15_Y6_N2
\Corr_Main_1|buff|buffer_3[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[24]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(23),
	combout => \Corr_Main_1|buff|buffer_3[24]~feeder_combout\);

-- Location: LCFF_X15_Y6_N3
\Corr_Main_1|buff|buffer_3[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(24));

-- Location: LCCOMB_X15_Y6_N28
\Corr_Main_1|buff|buffer_3[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[25]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(24),
	combout => \Corr_Main_1|buff|buffer_3[25]~feeder_combout\);

-- Location: LCFF_X15_Y6_N29
\Corr_Main_1|buff|buffer_3[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(25));

-- Location: LCCOMB_X14_Y6_N2
\Corr_Main_1|buff|buffer_3[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[26]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(25),
	combout => \Corr_Main_1|buff|buffer_3[26]~feeder_combout\);

-- Location: LCFF_X14_Y6_N3
\Corr_Main_1|buff|buffer_3[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(26));

-- Location: LCCOMB_X13_Y6_N2
\Corr_Main_1|buff|buffer_3[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[27]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(26),
	combout => \Corr_Main_1|buff|buffer_3[27]~feeder_combout\);

-- Location: LCFF_X13_Y6_N3
\Corr_Main_1|buff|buffer_3[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(27));

-- Location: LCFF_X13_Y7_N3
\Corr_Main_1|buff|buffer_3[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(28));

-- Location: LCCOMB_X13_Y7_N22
\Corr_Main_1|buff|buffer_3[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_3[29]~feeder_combout\ = \Corr_Main_1|buff|buffer_3\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_3\(28),
	combout => \Corr_Main_1|buff|buffer_3[29]~feeder_combout\);

-- Location: LCFF_X13_Y7_N23
\Corr_Main_1|buff|buffer_3[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_3[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(29));

-- Location: LCFF_X12_Y7_N21
\Corr_Main_1|buff|buffer_3[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(30));

-- Location: LCFF_X12_Y7_N31
\Corr_Main_1|buff|buffer_3[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_3\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_3\(31));

-- Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_A[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_A(4),
	combout => \ADC_BIT_A~combout\(4));

-- Location: LCCOMB_X27_Y6_N10
\this_read_adc_manager|MRAM_DATA_OUT[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|MRAM_DATA_OUT[4]~feeder_combout\ = \ADC_BIT_A~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_BIT_A~combout\(4),
	combout => \this_read_adc_manager|MRAM_DATA_OUT[4]~feeder_combout\);

-- Location: LCFF_X27_Y6_N11
\this_read_adc_manager|MRAM_DATA_OUT[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|MRAM_DATA_OUT[4]~feeder_combout\,
	ena => \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|MRAM_DATA_OUT\(4));

-- Location: LCFF_X26_Y8_N7
\Corr_Main_1|buff|buffer_4[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \this_read_adc_manager|MRAM_DATA_OUT\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(0));

-- Location: LCCOMB_X26_Y8_N0
\Corr_Main_1|buff|buffer_4[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_4[1]~feeder_combout\ = \Corr_Main_1|buff|buffer_4\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_4\(0),
	combout => \Corr_Main_1|buff|buffer_4[1]~feeder_combout\);

-- Location: LCFF_X26_Y8_N1
\Corr_Main_1|buff|buffer_4[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_4[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(1));

-- Location: LCFF_X25_Y8_N23
\Corr_Main_1|buff|buffer_4[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(2));

-- Location: LCFF_X25_Y8_N7
\Corr_Main_1|buff|buffer_4[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(3));

-- Location: LCFF_X25_Y8_N5
\Corr_Main_1|buff|buffer_4[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(4));

-- Location: LCFF_X25_Y9_N13
\Corr_Main_1|buff|buffer_4[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(5));

-- Location: LCCOMB_X25_Y9_N26
\Corr_Main_1|buff|buffer_4[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_4[6]~feeder_combout\ = \Corr_Main_1|buff|buffer_4\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_4\(5),
	combout => \Corr_Main_1|buff|buffer_4[6]~feeder_combout\);

-- Location: LCFF_X25_Y9_N27
\Corr_Main_1|buff|buffer_4[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_4[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(6));

-- Location: LCFF_X24_Y9_N19
\Corr_Main_1|buff|buffer_4[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(7));

-- Location: LCCOMB_X24_Y9_N8
\Corr_Main_1|buff|buffer_4[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_4[8]~feeder_combout\ = \Corr_Main_1|buff|buffer_4\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_4\(7),
	combout => \Corr_Main_1|buff|buffer_4[8]~feeder_combout\);

-- Location: LCFF_X24_Y9_N9
\Corr_Main_1|buff|buffer_4[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_4[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(8));

-- Location: LCCOMB_X21_Y9_N8
\Corr_Main_1|buff|buffer_4[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_4[9]~feeder_combout\ = \Corr_Main_1|buff|buffer_4\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_4\(8),
	combout => \Corr_Main_1|buff|buffer_4[9]~feeder_combout\);

-- Location: LCFF_X21_Y9_N9
\Corr_Main_1|buff|buffer_4[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_4[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(9));

-- Location: LCFF_X20_Y9_N21
\Corr_Main_1|buff|buffer_4[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(10));

-- Location: LCCOMB_X19_Y9_N20
\Corr_Main_1|buff|buffer_4[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_4[11]~feeder_combout\ = \Corr_Main_1|buff|buffer_4\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_4\(10),
	combout => \Corr_Main_1|buff|buffer_4[11]~feeder_combout\);

-- Location: LCFF_X19_Y9_N21
\Corr_Main_1|buff|buffer_4[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_4[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(11));

-- Location: LCFF_X19_Y9_N25
\Corr_Main_1|buff|buffer_4[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(12));

-- Location: LCFF_X18_Y9_N9
\Corr_Main_1|buff|buffer_4[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(13));

-- Location: LCCOMB_X18_Y8_N4
\Corr_Main_1|buff|buffer_4[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_4[14]~feeder_combout\ = \Corr_Main_1|buff|buffer_4\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_4\(13),
	combout => \Corr_Main_1|buff|buffer_4[14]~feeder_combout\);

-- Location: LCFF_X18_Y8_N5
\Corr_Main_1|buff|buffer_4[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_4[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(14));

-- Location: LCFF_X18_Y8_N15
\Corr_Main_1|buff|buffer_4[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(15));

-- Location: LCCOMB_X19_Y8_N0
\Corr_Main_1|buff|buffer_4[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_4[16]~feeder_combout\ = \Corr_Main_1|buff|buffer_4\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_4\(15),
	combout => \Corr_Main_1|buff|buffer_4[16]~feeder_combout\);

-- Location: LCFF_X19_Y8_N1
\Corr_Main_1|buff|buffer_4[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_4[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(16));

-- Location: LCCOMB_X19_Y10_N4
\Corr_Main_1|buff|buffer_4[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_4[17]~feeder_combout\ = \Corr_Main_1|buff|buffer_4\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_4\(16),
	combout => \Corr_Main_1|buff|buffer_4[17]~feeder_combout\);

-- Location: LCFF_X19_Y10_N5
\Corr_Main_1|buff|buffer_4[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_4[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(17));

-- Location: LCFF_X19_Y10_N9
\Corr_Main_1|buff|buffer_4[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(18));

-- Location: LCFF_X15_Y10_N9
\Corr_Main_1|buff|buffer_4[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(19));

-- Location: LCFF_X15_Y9_N21
\Corr_Main_1|buff|buffer_4[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(20));

-- Location: LCFF_X15_Y9_N11
\Corr_Main_1|buff|buffer_4[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(21));

-- Location: LCFF_X14_Y9_N9
\Corr_Main_1|buff|buffer_4[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(22));

-- Location: LCFF_X14_Y9_N15
\Corr_Main_1|buff|buffer_4[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(23));

-- Location: LCCOMB_X15_Y9_N0
\Corr_Main_1|buff|buffer_4[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_4[24]~feeder_combout\ = \Corr_Main_1|buff|buffer_4\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_4\(23),
	combout => \Corr_Main_1|buff|buffer_4[24]~feeder_combout\);

-- Location: LCFF_X15_Y9_N1
\Corr_Main_1|buff|buffer_4[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_4[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(24));

-- Location: LCCOMB_X15_Y6_N6
\Corr_Main_1|buff|buffer_4[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_4[25]~feeder_combout\ = \Corr_Main_1|buff|buffer_4\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_4\(24),
	combout => \Corr_Main_1|buff|buffer_4[25]~feeder_combout\);

-- Location: LCFF_X15_Y6_N7
\Corr_Main_1|buff|buffer_4[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_4[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(25));

-- Location: LCCOMB_X14_Y6_N0
\Corr_Main_1|buff|buffer_4[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_4[26]~feeder_combout\ = \Corr_Main_1|buff|buffer_4\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_4\(25),
	combout => \Corr_Main_1|buff|buffer_4[26]~feeder_combout\);

-- Location: LCFF_X14_Y6_N1
\Corr_Main_1|buff|buffer_4[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_4[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(26));

-- Location: LCFF_X13_Y6_N29
\Corr_Main_1|buff|buffer_4[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(27));

-- Location: LCFF_X13_Y7_N9
\Corr_Main_1|buff|buffer_4[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(28));

-- Location: LCFF_X13_Y7_N27
\Corr_Main_1|buff|buffer_4[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(29));

-- Location: LCFF_X12_Y7_N13
\Corr_Main_1|buff|buffer_4[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_4\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(30));

-- Location: LCCOMB_X12_Y7_N2
\Corr_Main_1|buff|buffer_4[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_4[31]~feeder_combout\ = \Corr_Main_1|buff|buffer_4\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_4\(30),
	combout => \Corr_Main_1|buff|buffer_4[31]~feeder_combout\);

-- Location: LCFF_X12_Y7_N3
\Corr_Main_1|buff|buffer_4[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_4[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_4\(31));

-- Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_A[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_A(5),
	combout => \ADC_BIT_A~combout\(5));

-- Location: LCCOMB_X26_Y6_N8
\this_read_adc_manager|MRAM_DATA_OUT[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|MRAM_DATA_OUT[5]~feeder_combout\ = \ADC_BIT_A~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_BIT_A~combout\(5),
	combout => \this_read_adc_manager|MRAM_DATA_OUT[5]~feeder_combout\);

-- Location: LCFF_X26_Y6_N9
\this_read_adc_manager|MRAM_DATA_OUT[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|MRAM_DATA_OUT[5]~feeder_combout\,
	ena => \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|MRAM_DATA_OUT\(5));

-- Location: LCFF_X25_Y6_N3
\Corr_Main_1|buff|buffer_5[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \this_read_adc_manager|MRAM_DATA_OUT\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(0));

-- Location: LCCOMB_X26_Y8_N22
\Corr_Main_1|buff|buffer_5[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[1]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(0),
	combout => \Corr_Main_1|buff|buffer_5[1]~feeder_combout\);

-- Location: LCFF_X26_Y8_N23
\Corr_Main_1|buff|buffer_5[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(1));

-- Location: LCFF_X25_Y8_N3
\Corr_Main_1|buff|buffer_5[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(2));

-- Location: LCFF_X25_Y8_N13
\Corr_Main_1|buff|buffer_5[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(3));

-- Location: LCCOMB_X25_Y8_N24
\Corr_Main_1|buff|buffer_5[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[4]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(3),
	combout => \Corr_Main_1|buff|buffer_5[4]~feeder_combout\);

-- Location: LCFF_X25_Y8_N25
\Corr_Main_1|buff|buffer_5[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(4));

-- Location: LCFF_X25_Y9_N11
\Corr_Main_1|buff|buffer_5[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(5));

-- Location: LCFF_X25_Y9_N23
\Corr_Main_1|buff|buffer_5[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(6));

-- Location: LCFF_X24_Y9_N17
\Corr_Main_1|buff|buffer_5[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(7));

-- Location: LCCOMB_X21_Y9_N2
\Corr_Main_1|buff|buffer_5[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[8]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(7),
	combout => \Corr_Main_1|buff|buffer_5[8]~feeder_combout\);

-- Location: LCFF_X21_Y9_N3
\Corr_Main_1|buff|buffer_5[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(8));

-- Location: LCCOMB_X21_Y9_N6
\Corr_Main_1|buff|buffer_5[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[9]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(8),
	combout => \Corr_Main_1|buff|buffer_5[9]~feeder_combout\);

-- Location: LCFF_X21_Y9_N7
\Corr_Main_1|buff|buffer_5[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(9));

-- Location: LCCOMB_X20_Y9_N24
\Corr_Main_1|buff|buffer_5[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[10]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(9),
	combout => \Corr_Main_1|buff|buffer_5[10]~feeder_combout\);

-- Location: LCFF_X20_Y9_N25
\Corr_Main_1|buff|buffer_5[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(10));

-- Location: LCCOMB_X19_Y9_N22
\Corr_Main_1|buff|buffer_5[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[11]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(10),
	combout => \Corr_Main_1|buff|buffer_5[11]~feeder_combout\);

-- Location: LCFF_X19_Y9_N23
\Corr_Main_1|buff|buffer_5[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(11));

-- Location: LCCOMB_X18_Y9_N30
\Corr_Main_1|buff|buffer_5[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[12]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(11),
	combout => \Corr_Main_1|buff|buffer_5[12]~feeder_combout\);

-- Location: LCFF_X18_Y9_N31
\Corr_Main_1|buff|buffer_5[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(12));

-- Location: LCFF_X18_Y9_N7
\Corr_Main_1|buff|buffer_5[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(13));

-- Location: LCCOMB_X18_Y9_N28
\Corr_Main_1|buff|buffer_5[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[14]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(13),
	combout => \Corr_Main_1|buff|buffer_5[14]~feeder_combout\);

-- Location: LCFF_X18_Y9_N29
\Corr_Main_1|buff|buffer_5[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(14));

-- Location: LCFF_X18_Y8_N13
\Corr_Main_1|buff|buffer_5[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(15));

-- Location: LCCOMB_X19_Y8_N6
\Corr_Main_1|buff|buffer_5[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[16]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(15),
	combout => \Corr_Main_1|buff|buffer_5[16]~feeder_combout\);

-- Location: LCFF_X19_Y8_N7
\Corr_Main_1|buff|buffer_5[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(16));

-- Location: LCCOMB_X19_Y10_N6
\Corr_Main_1|buff|buffer_5[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[17]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(16),
	combout => \Corr_Main_1|buff|buffer_5[17]~feeder_combout\);

-- Location: LCFF_X19_Y10_N7
\Corr_Main_1|buff|buffer_5[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(17));

-- Location: LCFF_X15_Y10_N3
\Corr_Main_1|buff|buffer_5[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(18));

-- Location: LCFF_X15_Y10_N7
\Corr_Main_1|buff|buffer_5[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(19));

-- Location: LCCOMB_X15_Y10_N28
\Corr_Main_1|buff|buffer_5[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[20]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(19),
	combout => \Corr_Main_1|buff|buffer_5[20]~feeder_combout\);

-- Location: LCFF_X15_Y10_N29
\Corr_Main_1|buff|buffer_5[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(20));

-- Location: LCFF_X15_Y9_N9
\Corr_Main_1|buff|buffer_5[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(21));

-- Location: LCFF_X14_Y9_N29
\Corr_Main_1|buff|buffer_5[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(22));

-- Location: LCFF_X14_Y9_N13
\Corr_Main_1|buff|buffer_5[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(23));

-- Location: LCFF_X14_Y6_N23
\Corr_Main_1|buff|buffer_5[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(24));

-- Location: LCFF_X14_Y6_N21
\Corr_Main_1|buff|buffer_5[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(25));

-- Location: LCFF_X14_Y6_N5
\Corr_Main_1|buff|buffer_5[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(26));

-- Location: LCCOMB_X13_Y6_N26
\Corr_Main_1|buff|buffer_5[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[27]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(26),
	combout => \Corr_Main_1|buff|buffer_5[27]~feeder_combout\);

-- Location: LCFF_X13_Y6_N27
\Corr_Main_1|buff|buffer_5[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(27));

-- Location: LCFF_X13_Y7_N17
\Corr_Main_1|buff|buffer_5[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(28));

-- Location: LCFF_X13_Y7_N29
\Corr_Main_1|buff|buffer_5[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(29));

-- Location: LCFF_X12_Y7_N19
\Corr_Main_1|buff|buffer_5[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_5\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(30));

-- Location: LCCOMB_X12_Y7_N4
\Corr_Main_1|buff|buffer_5[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_5[31]~feeder_combout\ = \Corr_Main_1|buff|buffer_5\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_5\(30),
	combout => \Corr_Main_1|buff|buffer_5[31]~feeder_combout\);

-- Location: LCFF_X12_Y7_N5
\Corr_Main_1|buff|buffer_5[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_5[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(31));

-- Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_A[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_A(6),
	combout => \ADC_BIT_A~combout\(6));

-- Location: LCCOMB_X27_Y6_N2
\this_read_adc_manager|MRAM_DATA_OUT[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|MRAM_DATA_OUT[6]~feeder_combout\ = \ADC_BIT_A~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_BIT_A~combout\(6),
	combout => \this_read_adc_manager|MRAM_DATA_OUT[6]~feeder_combout\);

-- Location: LCFF_X27_Y6_N3
\this_read_adc_manager|MRAM_DATA_OUT[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|MRAM_DATA_OUT[6]~feeder_combout\,
	ena => \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|MRAM_DATA_OUT\(6));

-- Location: LCFF_X26_Y8_N9
\Corr_Main_1|buff|buffer_6[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \this_read_adc_manager|MRAM_DATA_OUT\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(0));

-- Location: LCFF_X26_Y8_N21
\Corr_Main_1|buff|buffer_6[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(1));

-- Location: LCCOMB_X25_Y8_N26
\Corr_Main_1|buff|buffer_6[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_6[2]~feeder_combout\ = \Corr_Main_1|buff|buffer_6\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_6\(1),
	combout => \Corr_Main_1|buff|buffer_6[2]~feeder_combout\);

-- Location: LCFF_X25_Y8_N27
\Corr_Main_1|buff|buffer_6[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_6[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(2));

-- Location: LCFF_X24_Y8_N5
\Corr_Main_1|buff|buffer_6[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(3));

-- Location: LCCOMB_X24_Y9_N6
\Corr_Main_1|buff|buffer_6[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_6[4]~feeder_combout\ = \Corr_Main_1|buff|buffer_6\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_6\(3),
	combout => \Corr_Main_1|buff|buffer_6[4]~feeder_combout\);

-- Location: LCFF_X24_Y9_N7
\Corr_Main_1|buff|buffer_6[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_6[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(4));

-- Location: LCFF_X25_Y9_N9
\Corr_Main_1|buff|buffer_6[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(5));

-- Location: LCFF_X25_Y9_N19
\Corr_Main_1|buff|buffer_6[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(6));

-- Location: LCFF_X24_Y9_N15
\Corr_Main_1|buff|buffer_6[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(7));

-- Location: LCFF_X24_Y9_N29
\Corr_Main_1|buff|buffer_6[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(8));

-- Location: LCCOMB_X21_Y9_N0
\Corr_Main_1|buff|buffer_6[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_6[9]~feeder_combout\ = \Corr_Main_1|buff|buffer_6\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_6\(8),
	combout => \Corr_Main_1|buff|buffer_6[9]~feeder_combout\);

-- Location: LCFF_X21_Y9_N1
\Corr_Main_1|buff|buffer_6[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_6[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(9));

-- Location: LCFF_X20_Y9_N17
\Corr_Main_1|buff|buffer_6[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(10));

-- Location: LCCOMB_X19_Y9_N18
\Corr_Main_1|buff|buffer_6[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_6[11]~feeder_combout\ = \Corr_Main_1|buff|buffer_6\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_6\(10),
	combout => \Corr_Main_1|buff|buffer_6[11]~feeder_combout\);

-- Location: LCFF_X19_Y9_N19
\Corr_Main_1|buff|buffer_6[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_6[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(11));

-- Location: LCCOMB_X19_Y9_N28
\Corr_Main_1|buff|buffer_6[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_6[12]~feeder_combout\ = \Corr_Main_1|buff|buffer_6\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_6\(11),
	combout => \Corr_Main_1|buff|buffer_6[12]~feeder_combout\);

-- Location: LCFF_X19_Y9_N29
\Corr_Main_1|buff|buffer_6[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_6[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(12));

-- Location: LCFF_X18_Y9_N5
\Corr_Main_1|buff|buffer_6[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(13));

-- Location: LCFF_X18_Y9_N27
\Corr_Main_1|buff|buffer_6[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(14));

-- Location: LCFF_X18_Y8_N31
\Corr_Main_1|buff|buffer_6[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(15));

-- Location: LCFF_X19_Y8_N29
\Corr_Main_1|buff|buffer_6[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(16));

-- Location: LCCOMB_X19_Y10_N10
\Corr_Main_1|buff|buffer_6[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_6[17]~feeder_combout\ = \Corr_Main_1|buff|buffer_6\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_6\(16),
	combout => \Corr_Main_1|buff|buffer_6[17]~feeder_combout\);

-- Location: LCFF_X19_Y10_N11
\Corr_Main_1|buff|buffer_6[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_6[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(17));

-- Location: LCFF_X15_Y10_N5
\Corr_Main_1|buff|buffer_6[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(18));

-- Location: LCFF_X15_Y10_N27
\Corr_Main_1|buff|buffer_6[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(19));

-- Location: LCCOMB_X15_Y9_N24
\Corr_Main_1|buff|buffer_6[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_6[20]~feeder_combout\ = \Corr_Main_1|buff|buffer_6\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_6\(19),
	combout => \Corr_Main_1|buff|buffer_6[20]~feeder_combout\);

-- Location: LCFF_X15_Y9_N25
\Corr_Main_1|buff|buffer_6[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_6[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(20));

-- Location: LCFF_X15_Y9_N7
\Corr_Main_1|buff|buffer_6[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(21));

-- Location: LCCOMB_X14_Y9_N30
\Corr_Main_1|buff|buffer_6[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_6[22]~feeder_combout\ = \Corr_Main_1|buff|buffer_6\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_6\(21),
	combout => \Corr_Main_1|buff|buffer_6[22]~feeder_combout\);

-- Location: LCFF_X14_Y9_N31
\Corr_Main_1|buff|buffer_6[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_6[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(22));

-- Location: LCFF_X14_Y9_N11
\Corr_Main_1|buff|buffer_6[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(23));

-- Location: LCCOMB_X15_Y9_N22
\Corr_Main_1|buff|buffer_6[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_6[24]~feeder_combout\ = \Corr_Main_1|buff|buffer_6\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_6\(23),
	combout => \Corr_Main_1|buff|buffer_6[24]~feeder_combout\);

-- Location: LCFF_X15_Y9_N23
\Corr_Main_1|buff|buffer_6[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_6[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(24));

-- Location: LCCOMB_X15_Y6_N30
\Corr_Main_1|buff|buffer_6[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_6[25]~feeder_combout\ = \Corr_Main_1|buff|buffer_6\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_6\(24),
	combout => \Corr_Main_1|buff|buffer_6[25]~feeder_combout\);

-- Location: LCFF_X15_Y6_N31
\Corr_Main_1|buff|buffer_6[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_6[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(25));

-- Location: LCCOMB_X14_Y6_N10
\Corr_Main_1|buff|buffer_6[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_6[26]~feeder_combout\ = \Corr_Main_1|buff|buffer_6\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_6\(25),
	combout => \Corr_Main_1|buff|buffer_6[26]~feeder_combout\);

-- Location: LCFF_X14_Y6_N11
\Corr_Main_1|buff|buffer_6[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_6[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(26));

-- Location: LCFF_X13_Y6_N1
\Corr_Main_1|buff|buffer_6[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(27));

-- Location: LCFF_X13_Y7_N7
\Corr_Main_1|buff|buffer_6[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(28));

-- Location: LCCOMB_X13_Y7_N20
\Corr_Main_1|buff|buffer_6[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_6[29]~feeder_combout\ = \Corr_Main_1|buff|buffer_6\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_6\(28),
	combout => \Corr_Main_1|buff|buffer_6[29]~feeder_combout\);

-- Location: LCFF_X13_Y7_N21
\Corr_Main_1|buff|buffer_6[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_6[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(29));

-- Location: LCFF_X12_Y7_N17
\Corr_Main_1|buff|buffer_6[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(30));

-- Location: LCFF_X12_Y7_N27
\Corr_Main_1|buff|buffer_6[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_6\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_6\(31));

-- Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_A[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_A(7),
	combout => \ADC_BIT_A~combout\(7));

-- Location: LCCOMB_X27_Y6_N22
\this_read_adc_manager|MRAM_DATA_OUT[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|MRAM_DATA_OUT[7]~feeder_combout\ = \ADC_BIT_A~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_BIT_A~combout\(7),
	combout => \this_read_adc_manager|MRAM_DATA_OUT[7]~feeder_combout\);

-- Location: LCFF_X27_Y6_N23
\this_read_adc_manager|MRAM_DATA_OUT[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|MRAM_DATA_OUT[7]~feeder_combout\,
	ena => \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|MRAM_DATA_OUT\(7));

-- Location: LCCOMB_X26_Y8_N28
\Corr_Main_1|buff|buffer_7[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[0]~feeder_combout\ = \this_read_adc_manager|MRAM_DATA_OUT\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_read_adc_manager|MRAM_DATA_OUT\(7),
	combout => \Corr_Main_1|buff|buffer_7[0]~feeder_combout\);

-- Location: LCFF_X26_Y8_N29
\Corr_Main_1|buff|buffer_7[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(0));

-- Location: LCCOMB_X26_Y8_N30
\Corr_Main_1|buff|buffer_7[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[1]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(0),
	combout => \Corr_Main_1|buff|buffer_7[1]~feeder_combout\);

-- Location: LCFF_X26_Y8_N31
\Corr_Main_1|buff|buffer_7[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(1));

-- Location: LCCOMB_X25_Y8_N30
\Corr_Main_1|buff|buffer_7[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[2]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(1),
	combout => \Corr_Main_1|buff|buffer_7[2]~feeder_combout\);

-- Location: LCFF_X25_Y8_N31
\Corr_Main_1|buff|buffer_7[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(2));

-- Location: LCCOMB_X24_Y8_N24
\Corr_Main_1|buff|buffer_7[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[3]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(2),
	combout => \Corr_Main_1|buff|buffer_7[3]~feeder_combout\);

-- Location: LCFF_X24_Y8_N25
\Corr_Main_1|buff|buffer_7[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(3));

-- Location: LCCOMB_X25_Y9_N24
\Corr_Main_1|buff|buffer_7[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[4]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(3),
	combout => \Corr_Main_1|buff|buffer_7[4]~feeder_combout\);

-- Location: LCFF_X25_Y9_N25
\Corr_Main_1|buff|buffer_7[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(4));

-- Location: LCCOMB_X26_Y9_N14
\Corr_Main_1|buff|buffer_7[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[5]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(4),
	combout => \Corr_Main_1|buff|buffer_7[5]~feeder_combout\);

-- Location: LCFF_X26_Y9_N15
\Corr_Main_1|buff|buffer_7[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(5));

-- Location: LCFF_X25_Y9_N15
\Corr_Main_1|buff|buffer_7[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_7\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(6));

-- Location: LCFF_X24_Y9_N13
\Corr_Main_1|buff|buffer_7[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_7\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(7));

-- Location: LCCOMB_X21_Y9_N28
\Corr_Main_1|buff|buffer_7[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[8]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(7),
	combout => \Corr_Main_1|buff|buffer_7[8]~feeder_combout\);

-- Location: LCFF_X21_Y9_N29
\Corr_Main_1|buff|buffer_7[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(8));

-- Location: LCCOMB_X21_Y9_N30
\Corr_Main_1|buff|buffer_7[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[9]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(8),
	combout => \Corr_Main_1|buff|buffer_7[9]~feeder_combout\);

-- Location: LCFF_X21_Y9_N31
\Corr_Main_1|buff|buffer_7[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(9));

-- Location: LCCOMB_X20_Y9_N30
\Corr_Main_1|buff|buffer_7[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[10]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(9),
	combout => \Corr_Main_1|buff|buffer_7[10]~feeder_combout\);

-- Location: LCFF_X20_Y9_N31
\Corr_Main_1|buff|buffer_7[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(10));

-- Location: LCCOMB_X19_Y9_N30
\Corr_Main_1|buff|buffer_7[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[11]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(10),
	combout => \Corr_Main_1|buff|buffer_7[11]~feeder_combout\);

-- Location: LCFF_X19_Y9_N31
\Corr_Main_1|buff|buffer_7[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(11));

-- Location: LCCOMB_X18_Y9_N20
\Corr_Main_1|buff|buffer_7[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[12]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(11),
	combout => \Corr_Main_1|buff|buffer_7[12]~feeder_combout\);

-- Location: LCFF_X18_Y9_N21
\Corr_Main_1|buff|buffer_7[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(12));

-- Location: LCFF_X18_Y9_N3
\Corr_Main_1|buff|buffer_7[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_7\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(13));

-- Location: LCCOMB_X18_Y8_N28
\Corr_Main_1|buff|buffer_7[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[14]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(13),
	combout => \Corr_Main_1|buff|buffer_7[14]~feeder_combout\);

-- Location: LCFF_X18_Y8_N29
\Corr_Main_1|buff|buffer_7[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(14));

-- Location: LCCOMB_X18_Y8_N6
\Corr_Main_1|buff|buffer_7[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[15]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(14),
	combout => \Corr_Main_1|buff|buffer_7[15]~feeder_combout\);

-- Location: LCFF_X18_Y8_N7
\Corr_Main_1|buff|buffer_7[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(15));

-- Location: LCCOMB_X19_Y8_N2
\Corr_Main_1|buff|buffer_7[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[16]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(15),
	combout => \Corr_Main_1|buff|buffer_7[16]~feeder_combout\);

-- Location: LCFF_X19_Y8_N3
\Corr_Main_1|buff|buffer_7[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(16));

-- Location: LCCOMB_X19_Y10_N2
\Corr_Main_1|buff|buffer_7[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[17]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(16),
	combout => \Corr_Main_1|buff|buffer_7[17]~feeder_combout\);

-- Location: LCFF_X19_Y10_N3
\Corr_Main_1|buff|buffer_7[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(17));

-- Location: LCFF_X15_Y10_N19
\Corr_Main_1|buff|buffer_7[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_7\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(18));

-- Location: LCCOMB_X15_Y10_N22
\Corr_Main_1|buff|buffer_7[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[19]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(18),
	combout => \Corr_Main_1|buff|buffer_7[19]~feeder_combout\);

-- Location: LCFF_X15_Y10_N23
\Corr_Main_1|buff|buffer_7[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(19));

-- Location: LCCOMB_X15_Y9_N28
\Corr_Main_1|buff|buffer_7[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[20]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(19),
	combout => \Corr_Main_1|buff|buffer_7[20]~feeder_combout\);

-- Location: LCFF_X15_Y9_N29
\Corr_Main_1|buff|buffer_7[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(20));

-- Location: LCFF_X15_Y9_N5
\Corr_Main_1|buff|buffer_7[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_7\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(21));

-- Location: LCCOMB_X14_Y9_N0
\Corr_Main_1|buff|buffer_7[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[22]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(21),
	combout => \Corr_Main_1|buff|buffer_7[22]~feeder_combout\);

-- Location: LCFF_X14_Y9_N1
\Corr_Main_1|buff|buffer_7[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(22));

-- Location: LCCOMB_X14_Y9_N6
\Corr_Main_1|buff|buffer_7[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[23]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(22),
	combout => \Corr_Main_1|buff|buffer_7[23]~feeder_combout\);

-- Location: LCFF_X14_Y9_N7
\Corr_Main_1|buff|buffer_7[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(23));

-- Location: LCFF_X14_Y6_N17
\Corr_Main_1|buff|buffer_7[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_7\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(24));

-- Location: LCFF_X14_Y6_N31
\Corr_Main_1|buff|buffer_7[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_7\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(25));

-- Location: LCCOMB_X14_Y6_N8
\Corr_Main_1|buff|buffer_7[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[26]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(25),
	combout => \Corr_Main_1|buff|buffer_7[26]~feeder_combout\);

-- Location: LCFF_X14_Y6_N9
\Corr_Main_1|buff|buffer_7[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(26));

-- Location: LCFF_X14_Y6_N15
\Corr_Main_1|buff|buffer_7[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_7\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(27));

-- Location: LCFF_X14_Y6_N25
\Corr_Main_1|buff|buffer_7[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_7\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(28));

-- Location: LCCOMB_X13_Y7_N24
\Corr_Main_1|buff|buffer_7[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[29]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(28),
	combout => \Corr_Main_1|buff|buffer_7[29]~feeder_combout\);

-- Location: LCFF_X13_Y7_N25
\Corr_Main_1|buff|buffer_7[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(29));

-- Location: LCFF_X13_Y7_N19
\Corr_Main_1|buff|buffer_7[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_7\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(30));

-- Location: LCCOMB_X12_Y7_N0
\Corr_Main_1|buff|buffer_7[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|buff|buffer_7[31]~feeder_combout\ = \Corr_Main_1|buff|buffer_7\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|buff|buffer_7\(30),
	combout => \Corr_Main_1|buff|buffer_7[31]~feeder_combout\);

-- Location: LCFF_X12_Y7_N1
\Corr_Main_1|buff|buffer_7[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	datain => \Corr_Main_1|buff|buffer_7[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(31));

-- Location: M4K_X11_Y7
\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 15,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 15,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	portadatain => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X19_Y7_N15
\Corr_Main_1|buff|buffer_7[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_7\(49));

-- Location: LCCOMB_X19_Y7_N14
\Corr_Main_1|vacc1[24][0]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[24][0]~128_combout\ = (\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a7\ & (\Corr_Main_1|buff|buffer_7\(49) $ (VCC))) # (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a7\ & 
-- (\Corr_Main_1|buff|buffer_7\(49) & VCC))
-- \Corr_Main_1|vacc1[24][0]~129\ = CARRY((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a7\ & \Corr_Main_1|buff|buffer_7\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a7\,
	datab => \Corr_Main_1|buff|buffer_7\(49),
	datad => VCC,
	combout => \Corr_Main_1|vacc1[24][0]~128_combout\,
	cout => \Corr_Main_1|vacc1[24][0]~129\);

-- Location: LCCOMB_X19_Y7_N16
\Corr_Main_1|vacc1[24][1]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[24][1]~130_combout\ = (\Corr_Main_1|buff|buffer_6\(49) & ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a6\ & (\Corr_Main_1|vacc1[24][0]~129\ & VCC)) # 
-- (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a6\ & (!\Corr_Main_1|vacc1[24][0]~129\)))) # (!\Corr_Main_1|buff|buffer_6\(49) & ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a6\ & 
-- (!\Corr_Main_1|vacc1[24][0]~129\)) # (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a6\ & ((\Corr_Main_1|vacc1[24][0]~129\) # (GND)))))
-- \Corr_Main_1|vacc1[24][1]~131\ = CARRY((\Corr_Main_1|buff|buffer_6\(49) & (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a6\ & !\Corr_Main_1|vacc1[24][0]~129\)) # (!\Corr_Main_1|buff|buffer_6\(49) & 
-- ((!\Corr_Main_1|vacc1[24][0]~129\) # (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(49),
	datab => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a6\,
	datad => VCC,
	cin => \Corr_Main_1|vacc1[24][0]~129\,
	combout => \Corr_Main_1|vacc1[24][1]~130_combout\,
	cout => \Corr_Main_1|vacc1[24][1]~131\);

-- Location: LCCOMB_X20_Y7_N2
\Corr_Main_1|corr_value[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[0]~0_combout\ = (\Corr_Main_1|Add31~0_combout\ & (\Corr_Main_1|vacc1[24][0]~128_combout\ $ (VCC))) # (!\Corr_Main_1|Add31~0_combout\ & (\Corr_Main_1|vacc1[24][0]~128_combout\ & VCC))
-- \Corr_Main_1|corr_value[0]~1\ = CARRY((\Corr_Main_1|Add31~0_combout\ & \Corr_Main_1|vacc1[24][0]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add31~0_combout\,
	datab => \Corr_Main_1|vacc1[24][0]~128_combout\,
	datad => VCC,
	combout => \Corr_Main_1|corr_value[0]~0_combout\,
	cout => \Corr_Main_1|corr_value[0]~1\);

-- Location: LCCOMB_X20_Y7_N4
\Corr_Main_1|corr_value[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[1]~2_combout\ = (\Corr_Main_1|Add31~2_combout\ & ((\Corr_Main_1|vacc1[24][1]~130_combout\ & (\Corr_Main_1|corr_value[0]~1\ & VCC)) # (!\Corr_Main_1|vacc1[24][1]~130_combout\ & (!\Corr_Main_1|corr_value[0]~1\)))) # 
-- (!\Corr_Main_1|Add31~2_combout\ & ((\Corr_Main_1|vacc1[24][1]~130_combout\ & (!\Corr_Main_1|corr_value[0]~1\)) # (!\Corr_Main_1|vacc1[24][1]~130_combout\ & ((\Corr_Main_1|corr_value[0]~1\) # (GND)))))
-- \Corr_Main_1|corr_value[1]~3\ = CARRY((\Corr_Main_1|Add31~2_combout\ & (!\Corr_Main_1|vacc1[24][1]~130_combout\ & !\Corr_Main_1|corr_value[0]~1\)) # (!\Corr_Main_1|Add31~2_combout\ & ((!\Corr_Main_1|corr_value[0]~1\) # 
-- (!\Corr_Main_1|vacc1[24][1]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add31~2_combout\,
	datab => \Corr_Main_1|vacc1[24][1]~130_combout\,
	datad => VCC,
	cin => \Corr_Main_1|corr_value[0]~1\,
	combout => \Corr_Main_1|corr_value[1]~2_combout\,
	cout => \Corr_Main_1|corr_value[1]~3\);

-- Location: LCCOMB_X18_Y9_N2
\Corr_Main_1|vacc1[6][0]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[6][0]~64_combout\ = (\Corr_Main_1|buff|buffer_7\(12) & (\Corr_Main_1|buff|buffer_7\(13) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(12) & (\Corr_Main_1|buff|buffer_7\(13) & VCC))
-- \Corr_Main_1|vacc1[6][0]~65\ = CARRY((\Corr_Main_1|buff|buffer_7\(12) & \Corr_Main_1|buff|buffer_7\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(12),
	datab => \Corr_Main_1|buff|buffer_7\(13),
	datad => VCC,
	combout => \Corr_Main_1|vacc1[6][0]~64_combout\,
	cout => \Corr_Main_1|vacc1[6][0]~65\);

-- Location: LCCOMB_X18_Y9_N4
\Corr_Main_1|vacc1[6][1]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[6][1]~66_combout\ = (\Corr_Main_1|buff|buffer_6\(12) & ((\Corr_Main_1|buff|buffer_6\(13) & (\Corr_Main_1|vacc1[6][0]~65\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(13) & (!\Corr_Main_1|vacc1[6][0]~65\)))) # 
-- (!\Corr_Main_1|buff|buffer_6\(12) & ((\Corr_Main_1|buff|buffer_6\(13) & (!\Corr_Main_1|vacc1[6][0]~65\)) # (!\Corr_Main_1|buff|buffer_6\(13) & ((\Corr_Main_1|vacc1[6][0]~65\) # (GND)))))
-- \Corr_Main_1|vacc1[6][1]~67\ = CARRY((\Corr_Main_1|buff|buffer_6\(12) & (!\Corr_Main_1|buff|buffer_6\(13) & !\Corr_Main_1|vacc1[6][0]~65\)) # (!\Corr_Main_1|buff|buffer_6\(12) & ((!\Corr_Main_1|vacc1[6][0]~65\) # (!\Corr_Main_1|buff|buffer_6\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(12),
	datab => \Corr_Main_1|buff|buffer_6\(13),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[6][0]~65\,
	combout => \Corr_Main_1|vacc1[6][1]~66_combout\,
	cout => \Corr_Main_1|vacc1[6][1]~67\);

-- Location: LCCOMB_X18_Y9_N8
\Corr_Main_1|vacc1[6][3]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[6][3]~70_combout\ = (\Corr_Main_1|buff|buffer_4\(12) & ((\Corr_Main_1|buff|buffer_4\(13) & (\Corr_Main_1|vacc1[6][2]~69\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(13) & (!\Corr_Main_1|vacc1[6][2]~69\)))) # 
-- (!\Corr_Main_1|buff|buffer_4\(12) & ((\Corr_Main_1|buff|buffer_4\(13) & (!\Corr_Main_1|vacc1[6][2]~69\)) # (!\Corr_Main_1|buff|buffer_4\(13) & ((\Corr_Main_1|vacc1[6][2]~69\) # (GND)))))
-- \Corr_Main_1|vacc1[6][3]~71\ = CARRY((\Corr_Main_1|buff|buffer_4\(12) & (!\Corr_Main_1|buff|buffer_4\(13) & !\Corr_Main_1|vacc1[6][2]~69\)) # (!\Corr_Main_1|buff|buffer_4\(12) & ((!\Corr_Main_1|vacc1[6][2]~69\) # (!\Corr_Main_1|buff|buffer_4\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(12),
	datab => \Corr_Main_1|buff|buffer_4\(13),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[6][2]~69\,
	combout => \Corr_Main_1|vacc1[6][3]~70_combout\,
	cout => \Corr_Main_1|vacc1[6][3]~71\);

-- Location: LCCOMB_X18_Y8_N12
\Corr_Main_1|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add7~4_combout\ = ((\Corr_Main_1|buff|buffer_5\(15) $ (\Corr_Main_1|buff|buffer_5\(14) $ (!\Corr_Main_1|Add7~3\)))) # (GND)
-- \Corr_Main_1|Add7~5\ = CARRY((\Corr_Main_1|buff|buffer_5\(15) & ((\Corr_Main_1|buff|buffer_5\(14)) # (!\Corr_Main_1|Add7~3\))) # (!\Corr_Main_1|buff|buffer_5\(15) & (\Corr_Main_1|buff|buffer_5\(14) & !\Corr_Main_1|Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(15),
	datab => \Corr_Main_1|buff|buffer_5\(14),
	datad => VCC,
	cin => \Corr_Main_1|Add7~3\,
	combout => \Corr_Main_1|Add7~4_combout\,
	cout => \Corr_Main_1|Add7~5\);

-- Location: LCCOMB_X19_Y8_N12
\Corr_Main_1|vacc2[3][0]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[3][0]~72_combout\ = (\Corr_Main_1|Add7~0_combout\ & (\Corr_Main_1|vacc1[6][0]~64_combout\ $ (VCC))) # (!\Corr_Main_1|Add7~0_combout\ & (\Corr_Main_1|vacc1[6][0]~64_combout\ & VCC))
-- \Corr_Main_1|vacc2[3][0]~73\ = CARRY((\Corr_Main_1|Add7~0_combout\ & \Corr_Main_1|vacc1[6][0]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add7~0_combout\,
	datab => \Corr_Main_1|vacc1[6][0]~64_combout\,
	datad => VCC,
	combout => \Corr_Main_1|vacc2[3][0]~72_combout\,
	cout => \Corr_Main_1|vacc2[3][0]~73\);

-- Location: LCCOMB_X19_Y8_N18
\Corr_Main_1|vacc2[3][3]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[3][3]~78_combout\ = (\Corr_Main_1|Add7~6_combout\ & ((\Corr_Main_1|vacc1[6][3]~70_combout\ & (\Corr_Main_1|vacc2[3][2]~77\ & VCC)) # (!\Corr_Main_1|vacc1[6][3]~70_combout\ & (!\Corr_Main_1|vacc2[3][2]~77\)))) # 
-- (!\Corr_Main_1|Add7~6_combout\ & ((\Corr_Main_1|vacc1[6][3]~70_combout\ & (!\Corr_Main_1|vacc2[3][2]~77\)) # (!\Corr_Main_1|vacc1[6][3]~70_combout\ & ((\Corr_Main_1|vacc2[3][2]~77\) # (GND)))))
-- \Corr_Main_1|vacc2[3][3]~79\ = CARRY((\Corr_Main_1|Add7~6_combout\ & (!\Corr_Main_1|vacc1[6][3]~70_combout\ & !\Corr_Main_1|vacc2[3][2]~77\)) # (!\Corr_Main_1|Add7~6_combout\ & ((!\Corr_Main_1|vacc2[3][2]~77\) # (!\Corr_Main_1|vacc1[6][3]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add7~6_combout\,
	datab => \Corr_Main_1|vacc1[6][3]~70_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[3][2]~77\,
	combout => \Corr_Main_1|vacc2[3][3]~78_combout\,
	cout => \Corr_Main_1|vacc2[3][3]~79\);

-- Location: LCCOMB_X19_Y9_N4
\Corr_Main_1|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add5~4_combout\ = ((\Corr_Main_1|buff|buffer_5\(11) $ (\Corr_Main_1|buff|buffer_5\(10) $ (!\Corr_Main_1|Add5~3\)))) # (GND)
-- \Corr_Main_1|Add5~5\ = CARRY((\Corr_Main_1|buff|buffer_5\(11) & ((\Corr_Main_1|buff|buffer_5\(10)) # (!\Corr_Main_1|Add5~3\))) # (!\Corr_Main_1|buff|buffer_5\(11) & (\Corr_Main_1|buff|buffer_5\(10) & !\Corr_Main_1|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(11),
	datab => \Corr_Main_1|buff|buffer_5\(10),
	datad => VCC,
	cin => \Corr_Main_1|Add5~3\,
	combout => \Corr_Main_1|Add5~4_combout\,
	cout => \Corr_Main_1|Add5~5\);

-- Location: LCCOMB_X21_Y9_N10
\Corr_Main_1|vacc1[4][0]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[4][0]~80_combout\ = (\Corr_Main_1|buff|buffer_7\(9) & (\Corr_Main_1|buff|buffer_7\(8) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(9) & (\Corr_Main_1|buff|buffer_7\(8) & VCC))
-- \Corr_Main_1|vacc1[4][0]~81\ = CARRY((\Corr_Main_1|buff|buffer_7\(9) & \Corr_Main_1|buff|buffer_7\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(9),
	datab => \Corr_Main_1|buff|buffer_7\(8),
	datad => VCC,
	combout => \Corr_Main_1|vacc1[4][0]~80_combout\,
	cout => \Corr_Main_1|vacc1[4][0]~81\);

-- Location: LCCOMB_X21_Y9_N12
\Corr_Main_1|vacc1[4][1]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[4][1]~82_combout\ = (\Corr_Main_1|buff|buffer_6\(9) & ((\Corr_Main_1|buff|buffer_6\(8) & (\Corr_Main_1|vacc1[4][0]~81\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(8) & (!\Corr_Main_1|vacc1[4][0]~81\)))) # (!\Corr_Main_1|buff|buffer_6\(9) & 
-- ((\Corr_Main_1|buff|buffer_6\(8) & (!\Corr_Main_1|vacc1[4][0]~81\)) # (!\Corr_Main_1|buff|buffer_6\(8) & ((\Corr_Main_1|vacc1[4][0]~81\) # (GND)))))
-- \Corr_Main_1|vacc1[4][1]~83\ = CARRY((\Corr_Main_1|buff|buffer_6\(9) & (!\Corr_Main_1|buff|buffer_6\(8) & !\Corr_Main_1|vacc1[4][0]~81\)) # (!\Corr_Main_1|buff|buffer_6\(9) & ((!\Corr_Main_1|vacc1[4][0]~81\) # (!\Corr_Main_1|buff|buffer_6\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(9),
	datab => \Corr_Main_1|buff|buffer_6\(8),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[4][0]~81\,
	combout => \Corr_Main_1|vacc1[4][1]~82_combout\,
	cout => \Corr_Main_1|vacc1[4][1]~83\);

-- Location: LCCOMB_X20_Y9_N4
\Corr_Main_1|vacc2[2][1]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[2][1]~92_combout\ = (\Corr_Main_1|Add5~2_combout\ & ((\Corr_Main_1|vacc1[4][1]~82_combout\ & (\Corr_Main_1|vacc2[2][0]~91\ & VCC)) # (!\Corr_Main_1|vacc1[4][1]~82_combout\ & (!\Corr_Main_1|vacc2[2][0]~91\)))) # 
-- (!\Corr_Main_1|Add5~2_combout\ & ((\Corr_Main_1|vacc1[4][1]~82_combout\ & (!\Corr_Main_1|vacc2[2][0]~91\)) # (!\Corr_Main_1|vacc1[4][1]~82_combout\ & ((\Corr_Main_1|vacc2[2][0]~91\) # (GND)))))
-- \Corr_Main_1|vacc2[2][1]~93\ = CARRY((\Corr_Main_1|Add5~2_combout\ & (!\Corr_Main_1|vacc1[4][1]~82_combout\ & !\Corr_Main_1|vacc2[2][0]~91\)) # (!\Corr_Main_1|Add5~2_combout\ & ((!\Corr_Main_1|vacc2[2][0]~91\) # (!\Corr_Main_1|vacc1[4][1]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add5~2_combout\,
	datab => \Corr_Main_1|vacc1[4][1]~82_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[2][0]~91\,
	combout => \Corr_Main_1|vacc2[2][1]~92_combout\,
	cout => \Corr_Main_1|vacc2[2][1]~93\);

-- Location: LCCOMB_X20_Y9_N6
\Corr_Main_1|vacc2[2][2]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[2][2]~94_combout\ = ((\Corr_Main_1|vacc1[4][2]~84_combout\ $ (\Corr_Main_1|Add5~4_combout\ $ (!\Corr_Main_1|vacc2[2][1]~93\)))) # (GND)
-- \Corr_Main_1|vacc2[2][2]~95\ = CARRY((\Corr_Main_1|vacc1[4][2]~84_combout\ & ((\Corr_Main_1|Add5~4_combout\) # (!\Corr_Main_1|vacc2[2][1]~93\))) # (!\Corr_Main_1|vacc1[4][2]~84_combout\ & (\Corr_Main_1|Add5~4_combout\ & !\Corr_Main_1|vacc2[2][1]~93\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[4][2]~84_combout\,
	datab => \Corr_Main_1|Add5~4_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[2][1]~93\,
	combout => \Corr_Main_1|vacc2[2][2]~94_combout\,
	cout => \Corr_Main_1|vacc2[2][2]~95\);

-- Location: LCCOMB_X20_Y8_N8
\Corr_Main_1|Add26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add26~2_combout\ = (\Corr_Main_1|vacc2[3][1]~74_combout\ & ((\Corr_Main_1|vacc2[2][1]~92_combout\ & (\Corr_Main_1|Add26~1\ & VCC)) # (!\Corr_Main_1|vacc2[2][1]~92_combout\ & (!\Corr_Main_1|Add26~1\)))) # (!\Corr_Main_1|vacc2[3][1]~74_combout\ 
-- & ((\Corr_Main_1|vacc2[2][1]~92_combout\ & (!\Corr_Main_1|Add26~1\)) # (!\Corr_Main_1|vacc2[2][1]~92_combout\ & ((\Corr_Main_1|Add26~1\) # (GND)))))
-- \Corr_Main_1|Add26~3\ = CARRY((\Corr_Main_1|vacc2[3][1]~74_combout\ & (!\Corr_Main_1|vacc2[2][1]~92_combout\ & !\Corr_Main_1|Add26~1\)) # (!\Corr_Main_1|vacc2[3][1]~74_combout\ & ((!\Corr_Main_1|Add26~1\) # (!\Corr_Main_1|vacc2[2][1]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[3][1]~74_combout\,
	datab => \Corr_Main_1|vacc2[2][1]~92_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add26~1\,
	combout => \Corr_Main_1|Add26~2_combout\,
	cout => \Corr_Main_1|Add26~3\);

-- Location: LCCOMB_X20_Y8_N12
\Corr_Main_1|Add26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add26~6_combout\ = (\Corr_Main_1|vacc2[2][3]~96_combout\ & ((\Corr_Main_1|vacc2[3][3]~78_combout\ & (\Corr_Main_1|Add26~5\ & VCC)) # (!\Corr_Main_1|vacc2[3][3]~78_combout\ & (!\Corr_Main_1|Add26~5\)))) # (!\Corr_Main_1|vacc2[2][3]~96_combout\ 
-- & ((\Corr_Main_1|vacc2[3][3]~78_combout\ & (!\Corr_Main_1|Add26~5\)) # (!\Corr_Main_1|vacc2[3][3]~78_combout\ & ((\Corr_Main_1|Add26~5\) # (GND)))))
-- \Corr_Main_1|Add26~7\ = CARRY((\Corr_Main_1|vacc2[2][3]~96_combout\ & (!\Corr_Main_1|vacc2[3][3]~78_combout\ & !\Corr_Main_1|Add26~5\)) # (!\Corr_Main_1|vacc2[2][3]~96_combout\ & ((!\Corr_Main_1|Add26~5\) # (!\Corr_Main_1|vacc2[3][3]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[2][3]~96_combout\,
	datab => \Corr_Main_1|vacc2[3][3]~78_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add26~5\,
	combout => \Corr_Main_1|Add26~6_combout\,
	cout => \Corr_Main_1|Add26~7\);

-- Location: LCCOMB_X25_Y9_N10
\Corr_Main_1|vacc1[2][2]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[2][2]~100_combout\ = ((\Corr_Main_1|buff|buffer_5\(5) $ (\Corr_Main_1|buff|buffer_5\(4) $ (!\Corr_Main_1|vacc1[2][1]~99\)))) # (GND)
-- \Corr_Main_1|vacc1[2][2]~101\ = CARRY((\Corr_Main_1|buff|buffer_5\(5) & ((\Corr_Main_1|buff|buffer_5\(4)) # (!\Corr_Main_1|vacc1[2][1]~99\))) # (!\Corr_Main_1|buff|buffer_5\(5) & (\Corr_Main_1|buff|buffer_5\(4) & !\Corr_Main_1|vacc1[2][1]~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(5),
	datab => \Corr_Main_1|buff|buffer_5\(4),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[2][1]~99\,
	combout => \Corr_Main_1|vacc1[2][2]~100_combout\,
	cout => \Corr_Main_1|vacc1[2][2]~101\);

-- Location: LCCOMB_X24_Y9_N12
\Corr_Main_1|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add3~0_combout\ = (\Corr_Main_1|buff|buffer_7\(7) & (\Corr_Main_1|buff|buffer_7\(6) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(7) & (\Corr_Main_1|buff|buffer_7\(6) & VCC))
-- \Corr_Main_1|Add3~1\ = CARRY((\Corr_Main_1|buff|buffer_7\(7) & \Corr_Main_1|buff|buffer_7\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(7),
	datab => \Corr_Main_1|buff|buffer_7\(6),
	datad => VCC,
	combout => \Corr_Main_1|Add3~0_combout\,
	cout => \Corr_Main_1|Add3~1\);

-- Location: LCCOMB_X24_Y9_N14
\Corr_Main_1|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add3~2_combout\ = (\Corr_Main_1|buff|buffer_6\(6) & ((\Corr_Main_1|buff|buffer_6\(7) & (\Corr_Main_1|Add3~1\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(7) & (!\Corr_Main_1|Add3~1\)))) # (!\Corr_Main_1|buff|buffer_6\(6) & 
-- ((\Corr_Main_1|buff|buffer_6\(7) & (!\Corr_Main_1|Add3~1\)) # (!\Corr_Main_1|buff|buffer_6\(7) & ((\Corr_Main_1|Add3~1\) # (GND)))))
-- \Corr_Main_1|Add3~3\ = CARRY((\Corr_Main_1|buff|buffer_6\(6) & (!\Corr_Main_1|buff|buffer_6\(7) & !\Corr_Main_1|Add3~1\)) # (!\Corr_Main_1|buff|buffer_6\(6) & ((!\Corr_Main_1|Add3~1\) # (!\Corr_Main_1|buff|buffer_6\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(6),
	datab => \Corr_Main_1|buff|buffer_6\(7),
	datad => VCC,
	cin => \Corr_Main_1|Add3~1\,
	combout => \Corr_Main_1|Add3~2_combout\,
	cout => \Corr_Main_1|Add3~3\);

-- Location: LCCOMB_X22_Y9_N6
\Corr_Main_1|vacc2[1][0]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[1][0]~108_combout\ = (\Corr_Main_1|vacc1[2][0]~96_combout\ & (\Corr_Main_1|Add3~0_combout\ $ (VCC))) # (!\Corr_Main_1|vacc1[2][0]~96_combout\ & (\Corr_Main_1|Add3~0_combout\ & VCC))
-- \Corr_Main_1|vacc2[1][0]~109\ = CARRY((\Corr_Main_1|vacc1[2][0]~96_combout\ & \Corr_Main_1|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[2][0]~96_combout\,
	datab => \Corr_Main_1|Add3~0_combout\,
	datad => VCC,
	combout => \Corr_Main_1|vacc2[1][0]~108_combout\,
	cout => \Corr_Main_1|vacc2[1][0]~109\);

-- Location: LCCOMB_X22_Y9_N8
\Corr_Main_1|vacc2[1][1]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[1][1]~110_combout\ = (\Corr_Main_1|vacc1[2][1]~98_combout\ & ((\Corr_Main_1|Add3~2_combout\ & (\Corr_Main_1|vacc2[1][0]~109\ & VCC)) # (!\Corr_Main_1|Add3~2_combout\ & (!\Corr_Main_1|vacc2[1][0]~109\)))) # 
-- (!\Corr_Main_1|vacc1[2][1]~98_combout\ & ((\Corr_Main_1|Add3~2_combout\ & (!\Corr_Main_1|vacc2[1][0]~109\)) # (!\Corr_Main_1|Add3~2_combout\ & ((\Corr_Main_1|vacc2[1][0]~109\) # (GND)))))
-- \Corr_Main_1|vacc2[1][1]~111\ = CARRY((\Corr_Main_1|vacc1[2][1]~98_combout\ & (!\Corr_Main_1|Add3~2_combout\ & !\Corr_Main_1|vacc2[1][0]~109\)) # (!\Corr_Main_1|vacc1[2][1]~98_combout\ & ((!\Corr_Main_1|vacc2[1][0]~109\) # 
-- (!\Corr_Main_1|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[2][1]~98_combout\,
	datab => \Corr_Main_1|Add3~2_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[1][0]~109\,
	combout => \Corr_Main_1|vacc2[1][1]~110_combout\,
	cout => \Corr_Main_1|vacc2[1][1]~111\);

-- Location: LCCOMB_X22_Y9_N10
\Corr_Main_1|vacc2[1][2]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[1][2]~112_combout\ = ((\Corr_Main_1|Add3~4_combout\ $ (\Corr_Main_1|vacc1[2][2]~100_combout\ $ (!\Corr_Main_1|vacc2[1][1]~111\)))) # (GND)
-- \Corr_Main_1|vacc2[1][2]~113\ = CARRY((\Corr_Main_1|Add3~4_combout\ & ((\Corr_Main_1|vacc1[2][2]~100_combout\) # (!\Corr_Main_1|vacc2[1][1]~111\))) # (!\Corr_Main_1|Add3~4_combout\ & (\Corr_Main_1|vacc1[2][2]~100_combout\ & 
-- !\Corr_Main_1|vacc2[1][1]~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add3~4_combout\,
	datab => \Corr_Main_1|vacc1[2][2]~100_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[1][1]~111\,
	combout => \Corr_Main_1|vacc2[1][2]~112_combout\,
	cout => \Corr_Main_1|vacc2[1][2]~113\);

-- Location: LCCOMB_X22_Y8_N0
\Corr_Main_1|vacc3[0][0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[0][0]~20_combout\ = (\Corr_Main_1|vacc2[0][0]~126_combout\ & (\Corr_Main_1|vacc2[1][0]~108_combout\ $ (VCC))) # (!\Corr_Main_1|vacc2[0][0]~126_combout\ & (\Corr_Main_1|vacc2[1][0]~108_combout\ & VCC))
-- \Corr_Main_1|vacc3[0][0]~21\ = CARRY((\Corr_Main_1|vacc2[0][0]~126_combout\ & \Corr_Main_1|vacc2[1][0]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[0][0]~126_combout\,
	datab => \Corr_Main_1|vacc2[1][0]~108_combout\,
	datad => VCC,
	combout => \Corr_Main_1|vacc3[0][0]~20_combout\,
	cout => \Corr_Main_1|vacc3[0][0]~21\);

-- Location: LCCOMB_X22_Y8_N4
\Corr_Main_1|vacc3[0][2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[0][2]~24_combout\ = ((\Corr_Main_1|vacc2[0][2]~130_combout\ $ (\Corr_Main_1|vacc2[1][2]~112_combout\ $ (!\Corr_Main_1|vacc3[0][1]~23\)))) # (GND)
-- \Corr_Main_1|vacc3[0][2]~25\ = CARRY((\Corr_Main_1|vacc2[0][2]~130_combout\ & ((\Corr_Main_1|vacc2[1][2]~112_combout\) # (!\Corr_Main_1|vacc3[0][1]~23\))) # (!\Corr_Main_1|vacc2[0][2]~130_combout\ & (\Corr_Main_1|vacc2[1][2]~112_combout\ & 
-- !\Corr_Main_1|vacc3[0][1]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[0][2]~130_combout\,
	datab => \Corr_Main_1|vacc2[1][2]~112_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[0][1]~23\,
	combout => \Corr_Main_1|vacc3[0][2]~24_combout\,
	cout => \Corr_Main_1|vacc3[0][2]~25\);

-- Location: LCCOMB_X21_Y8_N4
\Corr_Main_1|vacc4[0][0]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[0][0]~22_combout\ = (\Corr_Main_1|Add26~0_combout\ & (\Corr_Main_1|vacc3[0][0]~20_combout\ $ (VCC))) # (!\Corr_Main_1|Add26~0_combout\ & (\Corr_Main_1|vacc3[0][0]~20_combout\ & VCC))
-- \Corr_Main_1|vacc4[0][0]~23\ = CARRY((\Corr_Main_1|Add26~0_combout\ & \Corr_Main_1|vacc3[0][0]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add26~0_combout\,
	datab => \Corr_Main_1|vacc3[0][0]~20_combout\,
	datad => VCC,
	combout => \Corr_Main_1|vacc4[0][0]~22_combout\,
	cout => \Corr_Main_1|vacc4[0][0]~23\);

-- Location: LCCOMB_X21_Y8_N6
\Corr_Main_1|vacc4[0][1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[0][1]~24_combout\ = (\Corr_Main_1|vacc3[0][1]~22_combout\ & ((\Corr_Main_1|Add26~2_combout\ & (\Corr_Main_1|vacc4[0][0]~23\ & VCC)) # (!\Corr_Main_1|Add26~2_combout\ & (!\Corr_Main_1|vacc4[0][0]~23\)))) # 
-- (!\Corr_Main_1|vacc3[0][1]~22_combout\ & ((\Corr_Main_1|Add26~2_combout\ & (!\Corr_Main_1|vacc4[0][0]~23\)) # (!\Corr_Main_1|Add26~2_combout\ & ((\Corr_Main_1|vacc4[0][0]~23\) # (GND)))))
-- \Corr_Main_1|vacc4[0][1]~25\ = CARRY((\Corr_Main_1|vacc3[0][1]~22_combout\ & (!\Corr_Main_1|Add26~2_combout\ & !\Corr_Main_1|vacc4[0][0]~23\)) # (!\Corr_Main_1|vacc3[0][1]~22_combout\ & ((!\Corr_Main_1|vacc4[0][0]~23\) # 
-- (!\Corr_Main_1|Add26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc3[0][1]~22_combout\,
	datab => \Corr_Main_1|Add26~2_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[0][0]~23\,
	combout => \Corr_Main_1|vacc4[0][1]~24_combout\,
	cout => \Corr_Main_1|vacc4[0][1]~25\);

-- Location: LCCOMB_X21_Y8_N10
\Corr_Main_1|vacc4[0][3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[0][3]~28_combout\ = (\Corr_Main_1|vacc3[0][3]~26_combout\ & ((\Corr_Main_1|Add26~6_combout\ & (\Corr_Main_1|vacc4[0][2]~27\ & VCC)) # (!\Corr_Main_1|Add26~6_combout\ & (!\Corr_Main_1|vacc4[0][2]~27\)))) # 
-- (!\Corr_Main_1|vacc3[0][3]~26_combout\ & ((\Corr_Main_1|Add26~6_combout\ & (!\Corr_Main_1|vacc4[0][2]~27\)) # (!\Corr_Main_1|Add26~6_combout\ & ((\Corr_Main_1|vacc4[0][2]~27\) # (GND)))))
-- \Corr_Main_1|vacc4[0][3]~29\ = CARRY((\Corr_Main_1|vacc3[0][3]~26_combout\ & (!\Corr_Main_1|Add26~6_combout\ & !\Corr_Main_1|vacc4[0][2]~27\)) # (!\Corr_Main_1|vacc3[0][3]~26_combout\ & ((!\Corr_Main_1|vacc4[0][2]~27\) # 
-- (!\Corr_Main_1|Add26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc3[0][3]~26_combout\,
	datab => \Corr_Main_1|Add26~6_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[0][2]~27\,
	combout => \Corr_Main_1|vacc4[0][3]~28_combout\,
	cout => \Corr_Main_1|vacc4[0][3]~29\);

-- Location: LCCOMB_X19_Y10_N14
\Corr_Main_1|vacc1[8][0]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[8][0]~48_combout\ = (\Corr_Main_1|buff|buffer_7\(16) & (\Corr_Main_1|buff|buffer_7\(17) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(16) & (\Corr_Main_1|buff|buffer_7\(17) & VCC))
-- \Corr_Main_1|vacc1[8][0]~49\ = CARRY((\Corr_Main_1|buff|buffer_7\(16) & \Corr_Main_1|buff|buffer_7\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(16),
	datab => \Corr_Main_1|buff|buffer_7\(17),
	datad => VCC,
	combout => \Corr_Main_1|vacc1[8][0]~48_combout\,
	cout => \Corr_Main_1|vacc1[8][0]~49\);

-- Location: LCCOMB_X19_Y10_N18
\Corr_Main_1|vacc1[8][2]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[8][2]~52_combout\ = ((\Corr_Main_1|buff|buffer_5\(17) $ (\Corr_Main_1|buff|buffer_5\(16) $ (!\Corr_Main_1|vacc1[8][1]~51\)))) # (GND)
-- \Corr_Main_1|vacc1[8][2]~53\ = CARRY((\Corr_Main_1|buff|buffer_5\(17) & ((\Corr_Main_1|buff|buffer_5\(16)) # (!\Corr_Main_1|vacc1[8][1]~51\))) # (!\Corr_Main_1|buff|buffer_5\(17) & (\Corr_Main_1|buff|buffer_5\(16) & !\Corr_Main_1|vacc1[8][1]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(17),
	datab => \Corr_Main_1|buff|buffer_5\(16),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[8][1]~51\,
	combout => \Corr_Main_1|vacc1[8][2]~52_combout\,
	cout => \Corr_Main_1|vacc1[8][2]~53\);

-- Location: LCCOMB_X15_Y10_N4
\Corr_Main_1|Add9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add9~2_combout\ = (\Corr_Main_1|buff|buffer_6\(19) & ((\Corr_Main_1|buff|buffer_6\(18) & (\Corr_Main_1|Add9~1\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(18) & (!\Corr_Main_1|Add9~1\)))) # (!\Corr_Main_1|buff|buffer_6\(19) & 
-- ((\Corr_Main_1|buff|buffer_6\(18) & (!\Corr_Main_1|Add9~1\)) # (!\Corr_Main_1|buff|buffer_6\(18) & ((\Corr_Main_1|Add9~1\) # (GND)))))
-- \Corr_Main_1|Add9~3\ = CARRY((\Corr_Main_1|buff|buffer_6\(19) & (!\Corr_Main_1|buff|buffer_6\(18) & !\Corr_Main_1|Add9~1\)) # (!\Corr_Main_1|buff|buffer_6\(19) & ((!\Corr_Main_1|Add9~1\) # (!\Corr_Main_1|buff|buffer_6\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(19),
	datab => \Corr_Main_1|buff|buffer_6\(18),
	datad => VCC,
	cin => \Corr_Main_1|Add9~1\,
	combout => \Corr_Main_1|Add9~2_combout\,
	cout => \Corr_Main_1|Add9~3\);

-- Location: LCCOMB_X18_Y10_N8
\Corr_Main_1|vacc2[4][0]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[4][0]~54_combout\ = (\Corr_Main_1|Add9~0_combout\ & (\Corr_Main_1|vacc1[8][0]~48_combout\ $ (VCC))) # (!\Corr_Main_1|Add9~0_combout\ & (\Corr_Main_1|vacc1[8][0]~48_combout\ & VCC))
-- \Corr_Main_1|vacc2[4][0]~55\ = CARRY((\Corr_Main_1|Add9~0_combout\ & \Corr_Main_1|vacc1[8][0]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add9~0_combout\,
	datab => \Corr_Main_1|vacc1[8][0]~48_combout\,
	datad => VCC,
	combout => \Corr_Main_1|vacc2[4][0]~54_combout\,
	cout => \Corr_Main_1|vacc2[4][0]~55\);

-- Location: LCCOMB_X18_Y10_N10
\Corr_Main_1|vacc2[4][1]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[4][1]~56_combout\ = (\Corr_Main_1|vacc1[8][1]~50_combout\ & ((\Corr_Main_1|Add9~2_combout\ & (\Corr_Main_1|vacc2[4][0]~55\ & VCC)) # (!\Corr_Main_1|Add9~2_combout\ & (!\Corr_Main_1|vacc2[4][0]~55\)))) # 
-- (!\Corr_Main_1|vacc1[8][1]~50_combout\ & ((\Corr_Main_1|Add9~2_combout\ & (!\Corr_Main_1|vacc2[4][0]~55\)) # (!\Corr_Main_1|Add9~2_combout\ & ((\Corr_Main_1|vacc2[4][0]~55\) # (GND)))))
-- \Corr_Main_1|vacc2[4][1]~57\ = CARRY((\Corr_Main_1|vacc1[8][1]~50_combout\ & (!\Corr_Main_1|Add9~2_combout\ & !\Corr_Main_1|vacc2[4][0]~55\)) # (!\Corr_Main_1|vacc1[8][1]~50_combout\ & ((!\Corr_Main_1|vacc2[4][0]~55\) # (!\Corr_Main_1|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[8][1]~50_combout\,
	datab => \Corr_Main_1|Add9~2_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[4][0]~55\,
	combout => \Corr_Main_1|vacc2[4][1]~56_combout\,
	cout => \Corr_Main_1|vacc2[4][1]~57\);

-- Location: LCCOMB_X18_Y10_N12
\Corr_Main_1|vacc2[4][2]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[4][2]~58_combout\ = ((\Corr_Main_1|Add9~4_combout\ $ (\Corr_Main_1|vacc1[8][2]~52_combout\ $ (!\Corr_Main_1|vacc2[4][1]~57\)))) # (GND)
-- \Corr_Main_1|vacc2[4][2]~59\ = CARRY((\Corr_Main_1|Add9~4_combout\ & ((\Corr_Main_1|vacc1[8][2]~52_combout\) # (!\Corr_Main_1|vacc2[4][1]~57\))) # (!\Corr_Main_1|Add9~4_combout\ & (\Corr_Main_1|vacc1[8][2]~52_combout\ & !\Corr_Main_1|vacc2[4][1]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add9~4_combout\,
	datab => \Corr_Main_1|vacc1[8][2]~52_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[4][1]~57\,
	combout => \Corr_Main_1|vacc2[4][2]~58_combout\,
	cout => \Corr_Main_1|vacc2[4][2]~59\);

-- Location: LCCOMB_X17_Y10_N2
\Corr_Main_1|vacc3[2][1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[2][1]~2_combout\ = (\Corr_Main_1|vacc2[5][1]~38_combout\ & ((\Corr_Main_1|vacc2[4][1]~56_combout\ & (\Corr_Main_1|vacc3[2][0]~1\ & VCC)) # (!\Corr_Main_1|vacc2[4][1]~56_combout\ & (!\Corr_Main_1|vacc3[2][0]~1\)))) # 
-- (!\Corr_Main_1|vacc2[5][1]~38_combout\ & ((\Corr_Main_1|vacc2[4][1]~56_combout\ & (!\Corr_Main_1|vacc3[2][0]~1\)) # (!\Corr_Main_1|vacc2[4][1]~56_combout\ & ((\Corr_Main_1|vacc3[2][0]~1\) # (GND)))))
-- \Corr_Main_1|vacc3[2][1]~3\ = CARRY((\Corr_Main_1|vacc2[5][1]~38_combout\ & (!\Corr_Main_1|vacc2[4][1]~56_combout\ & !\Corr_Main_1|vacc3[2][0]~1\)) # (!\Corr_Main_1|vacc2[5][1]~38_combout\ & ((!\Corr_Main_1|vacc3[2][0]~1\) # 
-- (!\Corr_Main_1|vacc2[4][1]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[5][1]~38_combout\,
	datab => \Corr_Main_1|vacc2[4][1]~56_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[2][0]~1\,
	combout => \Corr_Main_1|vacc3[2][1]~2_combout\,
	cout => \Corr_Main_1|vacc3[2][1]~3\);

-- Location: LCCOMB_X17_Y10_N4
\Corr_Main_1|vacc3[2][2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[2][2]~4_combout\ = ((\Corr_Main_1|vacc2[5][2]~40_combout\ $ (\Corr_Main_1|vacc2[4][2]~58_combout\ $ (!\Corr_Main_1|vacc3[2][1]~3\)))) # (GND)
-- \Corr_Main_1|vacc3[2][2]~5\ = CARRY((\Corr_Main_1|vacc2[5][2]~40_combout\ & ((\Corr_Main_1|vacc2[4][2]~58_combout\) # (!\Corr_Main_1|vacc3[2][1]~3\))) # (!\Corr_Main_1|vacc2[5][2]~40_combout\ & (\Corr_Main_1|vacc2[4][2]~58_combout\ & 
-- !\Corr_Main_1|vacc3[2][1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[5][2]~40_combout\,
	datab => \Corr_Main_1|vacc2[4][2]~58_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[2][1]~3\,
	combout => \Corr_Main_1|vacc3[2][2]~4_combout\,
	cout => \Corr_Main_1|vacc3[2][2]~5\);

-- Location: LCCOMB_X12_Y7_N10
\Corr_Main_1|Add15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add15~0_combout\ = (\Corr_Main_1|buff|buffer_7\(31) & (\Corr_Main_1|buff|buffer_7\(30) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(31) & (\Corr_Main_1|buff|buffer_7\(30) & VCC))
-- \Corr_Main_1|Add15~1\ = CARRY((\Corr_Main_1|buff|buffer_7\(31) & \Corr_Main_1|buff|buffer_7\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(31),
	datab => \Corr_Main_1|buff|buffer_7\(30),
	datad => VCC,
	combout => \Corr_Main_1|Add15~0_combout\,
	cout => \Corr_Main_1|Add15~1\);

-- Location: LCCOMB_X14_Y7_N0
\Corr_Main_1|vacc2[7][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[7][0]~0_combout\ = (\Corr_Main_1|vacc1[14][0]~0_combout\ & (\Corr_Main_1|Add15~0_combout\ $ (VCC))) # (!\Corr_Main_1|vacc1[14][0]~0_combout\ & (\Corr_Main_1|Add15~0_combout\ & VCC))
-- \Corr_Main_1|vacc2[7][0]~1\ = CARRY((\Corr_Main_1|vacc1[14][0]~0_combout\ & \Corr_Main_1|Add15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[14][0]~0_combout\,
	datab => \Corr_Main_1|Add15~0_combout\,
	datad => VCC,
	combout => \Corr_Main_1|vacc2[7][0]~0_combout\,
	cout => \Corr_Main_1|vacc2[7][0]~1\);

-- Location: LCCOMB_X15_Y7_N8
\Corr_Main_1|Add28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add28~0_combout\ = (\Corr_Main_1|vacc2[6][0]~18_combout\ & (\Corr_Main_1|vacc2[7][0]~0_combout\ $ (VCC))) # (!\Corr_Main_1|vacc2[6][0]~18_combout\ & (\Corr_Main_1|vacc2[7][0]~0_combout\ & VCC))
-- \Corr_Main_1|Add28~1\ = CARRY((\Corr_Main_1|vacc2[6][0]~18_combout\ & \Corr_Main_1|vacc2[7][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[6][0]~18_combout\,
	datab => \Corr_Main_1|vacc2[7][0]~0_combout\,
	datad => VCC,
	combout => \Corr_Main_1|Add28~0_combout\,
	cout => \Corr_Main_1|Add28~1\);

-- Location: LCCOMB_X17_Y7_N12
\Corr_Main_1|vacc4[1][2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[1][2]~4_combout\ = ((\Corr_Main_1|Add28~4_combout\ $ (\Corr_Main_1|vacc3[2][2]~4_combout\ $ (!\Corr_Main_1|vacc4[1][1]~3\)))) # (GND)
-- \Corr_Main_1|vacc4[1][2]~5\ = CARRY((\Corr_Main_1|Add28~4_combout\ & ((\Corr_Main_1|vacc3[2][2]~4_combout\) # (!\Corr_Main_1|vacc4[1][1]~3\))) # (!\Corr_Main_1|Add28~4_combout\ & (\Corr_Main_1|vacc3[2][2]~4_combout\ & !\Corr_Main_1|vacc4[1][1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add28~4_combout\,
	datab => \Corr_Main_1|vacc3[2][2]~4_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[1][1]~3\,
	combout => \Corr_Main_1|vacc4[1][2]~4_combout\,
	cout => \Corr_Main_1|vacc4[1][2]~5\);

-- Location: LCCOMB_X21_Y7_N8
\Corr_Main_1|Add31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~6_combout\ = (\Corr_Main_1|vacc4[1][3]~6_combout\ & ((\Corr_Main_1|vacc4[0][3]~28_combout\ & (\Corr_Main_1|Add31~5\ & VCC)) # (!\Corr_Main_1|vacc4[0][3]~28_combout\ & (!\Corr_Main_1|Add31~5\)))) # (!\Corr_Main_1|vacc4[1][3]~6_combout\ & 
-- ((\Corr_Main_1|vacc4[0][3]~28_combout\ & (!\Corr_Main_1|Add31~5\)) # (!\Corr_Main_1|vacc4[0][3]~28_combout\ & ((\Corr_Main_1|Add31~5\) # (GND)))))
-- \Corr_Main_1|Add31~7\ = CARRY((\Corr_Main_1|vacc4[1][3]~6_combout\ & (!\Corr_Main_1|vacc4[0][3]~28_combout\ & !\Corr_Main_1|Add31~5\)) # (!\Corr_Main_1|vacc4[1][3]~6_combout\ & ((!\Corr_Main_1|Add31~5\) # (!\Corr_Main_1|vacc4[0][3]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc4[1][3]~6_combout\,
	datab => \Corr_Main_1|vacc4[0][3]~28_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add31~5\,
	combout => \Corr_Main_1|Add31~6_combout\,
	cout => \Corr_Main_1|Add31~7\);

-- Location: LCFF_X19_Y7_N19
\Corr_Main_1|buff|buffer_5[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Corr_Main_1|corr_buffer_update~clkctrl_outclk\,
	sdata => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|buff|buffer_5\(49));

-- Location: LCCOMB_X19_Y7_N18
\Corr_Main_1|vacc1[24][2]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[24][2]~132_combout\ = ((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a5\ $ (\Corr_Main_1|buff|buffer_5\(49) $ (!\Corr_Main_1|vacc1[24][1]~131\)))) # (GND)
-- \Corr_Main_1|vacc1[24][2]~133\ = CARRY((\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a5\ & ((\Corr_Main_1|buff|buffer_5\(49)) # (!\Corr_Main_1|vacc1[24][1]~131\))) # 
-- (!\Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a5\ & (\Corr_Main_1|buff|buffer_5\(49) & !\Corr_Main_1|vacc1[24][1]~131\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a5\,
	datab => \Corr_Main_1|buff|buffer_5\(49),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[24][1]~131\,
	combout => \Corr_Main_1|vacc1[24][2]~132_combout\,
	cout => \Corr_Main_1|vacc1[24][2]~133\);

-- Location: LCCOMB_X20_Y7_N8
\Corr_Main_1|corr_value[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[3]~6_combout\ = (\Corr_Main_1|vacc1[24][3]~134_combout\ & ((\Corr_Main_1|Add31~6_combout\ & (\Corr_Main_1|corr_value[2]~5\ & VCC)) # (!\Corr_Main_1|Add31~6_combout\ & (!\Corr_Main_1|corr_value[2]~5\)))) # 
-- (!\Corr_Main_1|vacc1[24][3]~134_combout\ & ((\Corr_Main_1|Add31~6_combout\ & (!\Corr_Main_1|corr_value[2]~5\)) # (!\Corr_Main_1|Add31~6_combout\ & ((\Corr_Main_1|corr_value[2]~5\) # (GND)))))
-- \Corr_Main_1|corr_value[3]~7\ = CARRY((\Corr_Main_1|vacc1[24][3]~134_combout\ & (!\Corr_Main_1|Add31~6_combout\ & !\Corr_Main_1|corr_value[2]~5\)) # (!\Corr_Main_1|vacc1[24][3]~134_combout\ & ((!\Corr_Main_1|corr_value[2]~5\) # 
-- (!\Corr_Main_1|Add31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[24][3]~134_combout\,
	datab => \Corr_Main_1|Add31~6_combout\,
	datad => VCC,
	cin => \Corr_Main_1|corr_value[2]~5\,
	combout => \Corr_Main_1|corr_value[3]~6_combout\,
	cout => \Corr_Main_1|corr_value[3]~7\);

-- Location: LCCOMB_X20_Y7_N0
\Corr_Main_1|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|LessThan0~1_combout\ = (\Corr_Main_1|corr_value[3]~6_combout\) # ((\Corr_Main_1|corr_value[2]~4_combout\ & ((\Corr_Main_1|corr_value[1]~2_combout\) # (\Corr_Main_1|corr_value[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|corr_value[2]~4_combout\,
	datab => \Corr_Main_1|corr_value[1]~2_combout\,
	datac => \Corr_Main_1|corr_value[3]~6_combout\,
	datad => \Corr_Main_1|corr_value[0]~0_combout\,
	combout => \Corr_Main_1|LessThan0~1_combout\);

-- Location: LCCOMB_X15_Y10_N8
\Corr_Main_1|Add9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add9~6_combout\ = (\Corr_Main_1|buff|buffer_4\(18) & ((\Corr_Main_1|buff|buffer_4\(19) & (\Corr_Main_1|Add9~5\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(19) & (!\Corr_Main_1|Add9~5\)))) # (!\Corr_Main_1|buff|buffer_4\(18) & 
-- ((\Corr_Main_1|buff|buffer_4\(19) & (!\Corr_Main_1|Add9~5\)) # (!\Corr_Main_1|buff|buffer_4\(19) & ((\Corr_Main_1|Add9~5\) # (GND)))))
-- \Corr_Main_1|Add9~7\ = CARRY((\Corr_Main_1|buff|buffer_4\(18) & (!\Corr_Main_1|buff|buffer_4\(19) & !\Corr_Main_1|Add9~5\)) # (!\Corr_Main_1|buff|buffer_4\(18) & ((!\Corr_Main_1|Add9~5\) # (!\Corr_Main_1|buff|buffer_4\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(18),
	datab => \Corr_Main_1|buff|buffer_4\(19),
	datad => VCC,
	cin => \Corr_Main_1|Add9~5\,
	combout => \Corr_Main_1|Add9~6_combout\,
	cout => \Corr_Main_1|Add9~7\);

-- Location: LCCOMB_X19_Y10_N22
\Corr_Main_1|vacc1[8][4]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[8][4]~56_combout\ = ((\Corr_Main_1|buff|buffer_3\(16) $ (\Corr_Main_1|buff|buffer_3\(17) $ (!\Corr_Main_1|vacc1[8][3]~55\)))) # (GND)
-- \Corr_Main_1|vacc1[8][4]~57\ = CARRY((\Corr_Main_1|buff|buffer_3\(16) & ((\Corr_Main_1|buff|buffer_3\(17)) # (!\Corr_Main_1|vacc1[8][3]~55\))) # (!\Corr_Main_1|buff|buffer_3\(16) & (\Corr_Main_1|buff|buffer_3\(17) & !\Corr_Main_1|vacc1[8][3]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(16),
	datab => \Corr_Main_1|buff|buffer_3\(17),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[8][3]~55\,
	combout => \Corr_Main_1|vacc1[8][4]~56_combout\,
	cout => \Corr_Main_1|vacc1[8][4]~57\);

-- Location: LCCOMB_X18_Y10_N14
\Corr_Main_1|vacc2[4][3]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[4][3]~60_combout\ = (\Corr_Main_1|vacc1[8][3]~54_combout\ & ((\Corr_Main_1|Add9~6_combout\ & (\Corr_Main_1|vacc2[4][2]~59\ & VCC)) # (!\Corr_Main_1|Add9~6_combout\ & (!\Corr_Main_1|vacc2[4][2]~59\)))) # 
-- (!\Corr_Main_1|vacc1[8][3]~54_combout\ & ((\Corr_Main_1|Add9~6_combout\ & (!\Corr_Main_1|vacc2[4][2]~59\)) # (!\Corr_Main_1|Add9~6_combout\ & ((\Corr_Main_1|vacc2[4][2]~59\) # (GND)))))
-- \Corr_Main_1|vacc2[4][3]~61\ = CARRY((\Corr_Main_1|vacc1[8][3]~54_combout\ & (!\Corr_Main_1|Add9~6_combout\ & !\Corr_Main_1|vacc2[4][2]~59\)) # (!\Corr_Main_1|vacc1[8][3]~54_combout\ & ((!\Corr_Main_1|vacc2[4][2]~59\) # (!\Corr_Main_1|Add9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[8][3]~54_combout\,
	datab => \Corr_Main_1|Add9~6_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[4][2]~59\,
	combout => \Corr_Main_1|vacc2[4][3]~60_combout\,
	cout => \Corr_Main_1|vacc2[4][3]~61\);

-- Location: LCCOMB_X18_Y10_N18
\Corr_Main_1|vacc2[4][5]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[4][5]~64_combout\ = (\Corr_Main_1|Add9~10_combout\ & ((\Corr_Main_1|vacc1[8][5]~58_combout\ & (\Corr_Main_1|vacc2[4][4]~63\ & VCC)) # (!\Corr_Main_1|vacc1[8][5]~58_combout\ & (!\Corr_Main_1|vacc2[4][4]~63\)))) # 
-- (!\Corr_Main_1|Add9~10_combout\ & ((\Corr_Main_1|vacc1[8][5]~58_combout\ & (!\Corr_Main_1|vacc2[4][4]~63\)) # (!\Corr_Main_1|vacc1[8][5]~58_combout\ & ((\Corr_Main_1|vacc2[4][4]~63\) # (GND)))))
-- \Corr_Main_1|vacc2[4][5]~65\ = CARRY((\Corr_Main_1|Add9~10_combout\ & (!\Corr_Main_1|vacc1[8][5]~58_combout\ & !\Corr_Main_1|vacc2[4][4]~63\)) # (!\Corr_Main_1|Add9~10_combout\ & ((!\Corr_Main_1|vacc2[4][4]~63\) # 
-- (!\Corr_Main_1|vacc1[8][5]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add9~10_combout\,
	datab => \Corr_Main_1|vacc1[8][5]~58_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[4][4]~63\,
	combout => \Corr_Main_1|vacc2[4][5]~64_combout\,
	cout => \Corr_Main_1|vacc2[4][5]~65\);

-- Location: LCCOMB_X15_Y9_N4
\Corr_Main_1|vacc1[10][0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[10][0]~32_combout\ = (\Corr_Main_1|buff|buffer_7\(20) & (\Corr_Main_1|buff|buffer_7\(21) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(20) & (\Corr_Main_1|buff|buffer_7\(21) & VCC))
-- \Corr_Main_1|vacc1[10][0]~33\ = CARRY((\Corr_Main_1|buff|buffer_7\(20) & \Corr_Main_1|buff|buffer_7\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(20),
	datab => \Corr_Main_1|buff|buffer_7\(21),
	datad => VCC,
	combout => \Corr_Main_1|vacc1[10][0]~32_combout\,
	cout => \Corr_Main_1|vacc1[10][0]~33\);

-- Location: LCCOMB_X15_Y9_N8
\Corr_Main_1|vacc1[10][2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[10][2]~36_combout\ = ((\Corr_Main_1|buff|buffer_5\(20) $ (\Corr_Main_1|buff|buffer_5\(21) $ (!\Corr_Main_1|vacc1[10][1]~35\)))) # (GND)
-- \Corr_Main_1|vacc1[10][2]~37\ = CARRY((\Corr_Main_1|buff|buffer_5\(20) & ((\Corr_Main_1|buff|buffer_5\(21)) # (!\Corr_Main_1|vacc1[10][1]~35\))) # (!\Corr_Main_1|buff|buffer_5\(20) & (\Corr_Main_1|buff|buffer_5\(21) & !\Corr_Main_1|vacc1[10][1]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(20),
	datab => \Corr_Main_1|buff|buffer_5\(21),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[10][1]~35\,
	combout => \Corr_Main_1|vacc1[10][2]~36_combout\,
	cout => \Corr_Main_1|vacc1[10][2]~37\);

-- Location: LCCOMB_X14_Y9_N10
\Corr_Main_1|Add11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add11~2_combout\ = (\Corr_Main_1|buff|buffer_6\(23) & ((\Corr_Main_1|buff|buffer_6\(22) & (\Corr_Main_1|Add11~1\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(22) & (!\Corr_Main_1|Add11~1\)))) # (!\Corr_Main_1|buff|buffer_6\(23) & 
-- ((\Corr_Main_1|buff|buffer_6\(22) & (!\Corr_Main_1|Add11~1\)) # (!\Corr_Main_1|buff|buffer_6\(22) & ((\Corr_Main_1|Add11~1\) # (GND)))))
-- \Corr_Main_1|Add11~3\ = CARRY((\Corr_Main_1|buff|buffer_6\(23) & (!\Corr_Main_1|buff|buffer_6\(22) & !\Corr_Main_1|Add11~1\)) # (!\Corr_Main_1|buff|buffer_6\(23) & ((!\Corr_Main_1|Add11~1\) # (!\Corr_Main_1|buff|buffer_6\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(23),
	datab => \Corr_Main_1|buff|buffer_6\(22),
	datad => VCC,
	cin => \Corr_Main_1|Add11~1\,
	combout => \Corr_Main_1|Add11~2_combout\,
	cout => \Corr_Main_1|Add11~3\);

-- Location: LCCOMB_X15_Y6_N12
\Corr_Main_1|vacc1[12][1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[12][1]~18_combout\ = (\Corr_Main_1|buff|buffer_6\(25) & ((\Corr_Main_1|buff|buffer_6\(24) & (\Corr_Main_1|vacc1[12][0]~17\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(24) & (!\Corr_Main_1|vacc1[12][0]~17\)))) # 
-- (!\Corr_Main_1|buff|buffer_6\(25) & ((\Corr_Main_1|buff|buffer_6\(24) & (!\Corr_Main_1|vacc1[12][0]~17\)) # (!\Corr_Main_1|buff|buffer_6\(24) & ((\Corr_Main_1|vacc1[12][0]~17\) # (GND)))))
-- \Corr_Main_1|vacc1[12][1]~19\ = CARRY((\Corr_Main_1|buff|buffer_6\(25) & (!\Corr_Main_1|buff|buffer_6\(24) & !\Corr_Main_1|vacc1[12][0]~17\)) # (!\Corr_Main_1|buff|buffer_6\(25) & ((!\Corr_Main_1|vacc1[12][0]~17\) # (!\Corr_Main_1|buff|buffer_6\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(25),
	datab => \Corr_Main_1|buff|buffer_6\(24),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[12][0]~17\,
	combout => \Corr_Main_1|vacc1[12][1]~18_combout\,
	cout => \Corr_Main_1|vacc1[12][1]~19\);

-- Location: LCCOMB_X15_Y6_N14
\Corr_Main_1|vacc1[12][2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[12][2]~20_combout\ = ((\Corr_Main_1|buff|buffer_5\(25) $ (\Corr_Main_1|buff|buffer_5\(24) $ (!\Corr_Main_1|vacc1[12][1]~19\)))) # (GND)
-- \Corr_Main_1|vacc1[12][2]~21\ = CARRY((\Corr_Main_1|buff|buffer_5\(25) & ((\Corr_Main_1|buff|buffer_5\(24)) # (!\Corr_Main_1|vacc1[12][1]~19\))) # (!\Corr_Main_1|buff|buffer_5\(25) & (\Corr_Main_1|buff|buffer_5\(24) & !\Corr_Main_1|vacc1[12][1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(25),
	datab => \Corr_Main_1|buff|buffer_5\(24),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[12][1]~19\,
	combout => \Corr_Main_1|vacc1[12][2]~20_combout\,
	cout => \Corr_Main_1|vacc1[12][2]~21\);

-- Location: LCCOMB_X15_Y6_N16
\Corr_Main_1|vacc1[12][3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[12][3]~22_combout\ = (\Corr_Main_1|buff|buffer_4\(24) & ((\Corr_Main_1|buff|buffer_4\(25) & (\Corr_Main_1|vacc1[12][2]~21\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(25) & (!\Corr_Main_1|vacc1[12][2]~21\)))) # 
-- (!\Corr_Main_1|buff|buffer_4\(24) & ((\Corr_Main_1|buff|buffer_4\(25) & (!\Corr_Main_1|vacc1[12][2]~21\)) # (!\Corr_Main_1|buff|buffer_4\(25) & ((\Corr_Main_1|vacc1[12][2]~21\) # (GND)))))
-- \Corr_Main_1|vacc1[12][3]~23\ = CARRY((\Corr_Main_1|buff|buffer_4\(24) & (!\Corr_Main_1|buff|buffer_4\(25) & !\Corr_Main_1|vacc1[12][2]~21\)) # (!\Corr_Main_1|buff|buffer_4\(24) & ((!\Corr_Main_1|vacc1[12][2]~21\) # (!\Corr_Main_1|buff|buffer_4\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(24),
	datab => \Corr_Main_1|buff|buffer_4\(25),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[12][2]~21\,
	combout => \Corr_Main_1|vacc1[12][3]~22_combout\,
	cout => \Corr_Main_1|vacc1[12][3]~23\);

-- Location: LCCOMB_X13_Y6_N4
\Corr_Main_1|Add13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add13~0_combout\ = (\Corr_Main_1|buff|buffer_7\(27) & (\Corr_Main_1|buff|buffer_7\(26) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(27) & (\Corr_Main_1|buff|buffer_7\(26) & VCC))
-- \Corr_Main_1|Add13~1\ = CARRY((\Corr_Main_1|buff|buffer_7\(27) & \Corr_Main_1|buff|buffer_7\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(27),
	datab => \Corr_Main_1|buff|buffer_7\(26),
	datad => VCC,
	combout => \Corr_Main_1|Add13~0_combout\,
	cout => \Corr_Main_1|Add13~1\);

-- Location: LCCOMB_X14_Y6_N14
\Corr_Main_1|vacc2[6][1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[6][1]~20_combout\ = (\Corr_Main_1|Add13~2_combout\ & ((\Corr_Main_1|vacc1[12][1]~18_combout\ & (\Corr_Main_1|vacc2[6][0]~19\ & VCC)) # (!\Corr_Main_1|vacc1[12][1]~18_combout\ & (!\Corr_Main_1|vacc2[6][0]~19\)))) # 
-- (!\Corr_Main_1|Add13~2_combout\ & ((\Corr_Main_1|vacc1[12][1]~18_combout\ & (!\Corr_Main_1|vacc2[6][0]~19\)) # (!\Corr_Main_1|vacc1[12][1]~18_combout\ & ((\Corr_Main_1|vacc2[6][0]~19\) # (GND)))))
-- \Corr_Main_1|vacc2[6][1]~21\ = CARRY((\Corr_Main_1|Add13~2_combout\ & (!\Corr_Main_1|vacc1[12][1]~18_combout\ & !\Corr_Main_1|vacc2[6][0]~19\)) # (!\Corr_Main_1|Add13~2_combout\ & ((!\Corr_Main_1|vacc2[6][0]~19\) # 
-- (!\Corr_Main_1|vacc1[12][1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add13~2_combout\,
	datab => \Corr_Main_1|vacc1[12][1]~18_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[6][0]~19\,
	combout => \Corr_Main_1|vacc2[6][1]~20_combout\,
	cout => \Corr_Main_1|vacc2[6][1]~21\);

-- Location: LCCOMB_X14_Y6_N20
\Corr_Main_1|vacc2[6][4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[6][4]~26_combout\ = ((\Corr_Main_1|vacc1[12][4]~24_combout\ $ (\Corr_Main_1|Add13~8_combout\ $ (!\Corr_Main_1|vacc2[6][3]~25\)))) # (GND)
-- \Corr_Main_1|vacc2[6][4]~27\ = CARRY((\Corr_Main_1|vacc1[12][4]~24_combout\ & ((\Corr_Main_1|Add13~8_combout\) # (!\Corr_Main_1|vacc2[6][3]~25\))) # (!\Corr_Main_1|vacc1[12][4]~24_combout\ & (\Corr_Main_1|Add13~8_combout\ & 
-- !\Corr_Main_1|vacc2[6][3]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[12][4]~24_combout\,
	datab => \Corr_Main_1|Add13~8_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[6][3]~25\,
	combout => \Corr_Main_1|vacc2[6][4]~26_combout\,
	cout => \Corr_Main_1|vacc2[6][4]~27\);

-- Location: LCCOMB_X13_Y7_N4
\Corr_Main_1|vacc1[14][1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[14][1]~2_combout\ = (\Corr_Main_1|buff|buffer_6\(28) & ((\Corr_Main_1|buff|buffer_6\(29) & (\Corr_Main_1|vacc1[14][0]~1\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(29) & (!\Corr_Main_1|vacc1[14][0]~1\)))) # 
-- (!\Corr_Main_1|buff|buffer_6\(28) & ((\Corr_Main_1|buff|buffer_6\(29) & (!\Corr_Main_1|vacc1[14][0]~1\)) # (!\Corr_Main_1|buff|buffer_6\(29) & ((\Corr_Main_1|vacc1[14][0]~1\) # (GND)))))
-- \Corr_Main_1|vacc1[14][1]~3\ = CARRY((\Corr_Main_1|buff|buffer_6\(28) & (!\Corr_Main_1|buff|buffer_6\(29) & !\Corr_Main_1|vacc1[14][0]~1\)) # (!\Corr_Main_1|buff|buffer_6\(28) & ((!\Corr_Main_1|vacc1[14][0]~1\) # (!\Corr_Main_1|buff|buffer_6\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(28),
	datab => \Corr_Main_1|buff|buffer_6\(29),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[14][0]~1\,
	combout => \Corr_Main_1|vacc1[14][1]~2_combout\,
	cout => \Corr_Main_1|vacc1[14][1]~3\);

-- Location: LCCOMB_X14_Y7_N4
\Corr_Main_1|vacc2[7][2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[7][2]~4_combout\ = ((\Corr_Main_1|Add15~4_combout\ $ (\Corr_Main_1|vacc1[14][2]~4_combout\ $ (!\Corr_Main_1|vacc2[7][1]~3\)))) # (GND)
-- \Corr_Main_1|vacc2[7][2]~5\ = CARRY((\Corr_Main_1|Add15~4_combout\ & ((\Corr_Main_1|vacc1[14][2]~4_combout\) # (!\Corr_Main_1|vacc2[7][1]~3\))) # (!\Corr_Main_1|Add15~4_combout\ & (\Corr_Main_1|vacc1[14][2]~4_combout\ & !\Corr_Main_1|vacc2[7][1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add15~4_combout\,
	datab => \Corr_Main_1|vacc1[14][2]~4_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[7][1]~3\,
	combout => \Corr_Main_1|vacc2[7][2]~4_combout\,
	cout => \Corr_Main_1|vacc2[7][2]~5\);

-- Location: LCCOMB_X15_Y7_N14
\Corr_Main_1|Add28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add28~6_combout\ = (\Corr_Main_1|vacc2[6][3]~24_combout\ & ((\Corr_Main_1|vacc2[7][3]~6_combout\ & (\Corr_Main_1|Add28~5\ & VCC)) # (!\Corr_Main_1|vacc2[7][3]~6_combout\ & (!\Corr_Main_1|Add28~5\)))) # (!\Corr_Main_1|vacc2[6][3]~24_combout\ & 
-- ((\Corr_Main_1|vacc2[7][3]~6_combout\ & (!\Corr_Main_1|Add28~5\)) # (!\Corr_Main_1|vacc2[7][3]~6_combout\ & ((\Corr_Main_1|Add28~5\) # (GND)))))
-- \Corr_Main_1|Add28~7\ = CARRY((\Corr_Main_1|vacc2[6][3]~24_combout\ & (!\Corr_Main_1|vacc2[7][3]~6_combout\ & !\Corr_Main_1|Add28~5\)) # (!\Corr_Main_1|vacc2[6][3]~24_combout\ & ((!\Corr_Main_1|Add28~5\) # (!\Corr_Main_1|vacc2[7][3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[6][3]~24_combout\,
	datab => \Corr_Main_1|vacc2[7][3]~6_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add28~5\,
	combout => \Corr_Main_1|Add28~6_combout\,
	cout => \Corr_Main_1|Add28~7\);

-- Location: LCCOMB_X15_Y7_N16
\Corr_Main_1|Add28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add28~8_combout\ = ((\Corr_Main_1|vacc2[7][4]~8_combout\ $ (\Corr_Main_1|vacc2[6][4]~26_combout\ $ (!\Corr_Main_1|Add28~7\)))) # (GND)
-- \Corr_Main_1|Add28~9\ = CARRY((\Corr_Main_1|vacc2[7][4]~8_combout\ & ((\Corr_Main_1|vacc2[6][4]~26_combout\) # (!\Corr_Main_1|Add28~7\))) # (!\Corr_Main_1|vacc2[7][4]~8_combout\ & (\Corr_Main_1|vacc2[6][4]~26_combout\ & !\Corr_Main_1|Add28~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[7][4]~8_combout\,
	datab => \Corr_Main_1|vacc2[6][4]~26_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add28~7\,
	combout => \Corr_Main_1|Add28~8_combout\,
	cout => \Corr_Main_1|Add28~9\);

-- Location: LCCOMB_X26_Y8_N8
\Corr_Main_1|vacc1[0][3]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[0][3]~118_combout\ = (\Corr_Main_1|buff|buffer_4\(0) & ((\Corr_Main_1|buff|buffer_4\(1) & (\Corr_Main_1|vacc1[0][2]~117\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(1) & (!\Corr_Main_1|vacc1[0][2]~117\)))) # (!\Corr_Main_1|buff|buffer_4\(0) 
-- & ((\Corr_Main_1|buff|buffer_4\(1) & (!\Corr_Main_1|vacc1[0][2]~117\)) # (!\Corr_Main_1|buff|buffer_4\(1) & ((\Corr_Main_1|vacc1[0][2]~117\) # (GND)))))
-- \Corr_Main_1|vacc1[0][3]~119\ = CARRY((\Corr_Main_1|buff|buffer_4\(0) & (!\Corr_Main_1|buff|buffer_4\(1) & !\Corr_Main_1|vacc1[0][2]~117\)) # (!\Corr_Main_1|buff|buffer_4\(0) & ((!\Corr_Main_1|vacc1[0][2]~117\) # (!\Corr_Main_1|buff|buffer_4\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(0),
	datab => \Corr_Main_1|buff|buffer_4\(1),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[0][2]~117\,
	combout => \Corr_Main_1|vacc1[0][3]~118_combout\,
	cout => \Corr_Main_1|vacc1[0][3]~119\);

-- Location: LCCOMB_X26_Y8_N10
\Corr_Main_1|vacc1[0][4]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[0][4]~120_combout\ = ((\Corr_Main_1|buff|buffer_3\(1) $ (\Corr_Main_1|buff|buffer_3\(0) $ (!\Corr_Main_1|vacc1[0][3]~119\)))) # (GND)
-- \Corr_Main_1|vacc1[0][4]~121\ = CARRY((\Corr_Main_1|buff|buffer_3\(1) & ((\Corr_Main_1|buff|buffer_3\(0)) # (!\Corr_Main_1|vacc1[0][3]~119\))) # (!\Corr_Main_1|buff|buffer_3\(1) & (\Corr_Main_1|buff|buffer_3\(0) & !\Corr_Main_1|vacc1[0][3]~119\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(1),
	datab => \Corr_Main_1|buff|buffer_3\(0),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[0][3]~119\,
	combout => \Corr_Main_1|vacc1[0][4]~120_combout\,
	cout => \Corr_Main_1|vacc1[0][4]~121\);

-- Location: LCCOMB_X24_Y8_N6
\Corr_Main_1|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add1~0_combout\ = (\Corr_Main_1|buff|buffer_7\(3) & (\Corr_Main_1|buff|buffer_7\(2) $ (VCC))) # (!\Corr_Main_1|buff|buffer_7\(3) & (\Corr_Main_1|buff|buffer_7\(2) & VCC))
-- \Corr_Main_1|Add1~1\ = CARRY((\Corr_Main_1|buff|buffer_7\(3) & \Corr_Main_1|buff|buffer_7\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_7\(3),
	datab => \Corr_Main_1|buff|buffer_7\(2),
	datad => VCC,
	combout => \Corr_Main_1|Add1~0_combout\,
	cout => \Corr_Main_1|Add1~1\);

-- Location: LCCOMB_X24_Y8_N8
\Corr_Main_1|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add1~2_combout\ = (\Corr_Main_1|buff|buffer_6\(2) & ((\Corr_Main_1|buff|buffer_6\(3) & (\Corr_Main_1|Add1~1\ & VCC)) # (!\Corr_Main_1|buff|buffer_6\(3) & (!\Corr_Main_1|Add1~1\)))) # (!\Corr_Main_1|buff|buffer_6\(2) & 
-- ((\Corr_Main_1|buff|buffer_6\(3) & (!\Corr_Main_1|Add1~1\)) # (!\Corr_Main_1|buff|buffer_6\(3) & ((\Corr_Main_1|Add1~1\) # (GND)))))
-- \Corr_Main_1|Add1~3\ = CARRY((\Corr_Main_1|buff|buffer_6\(2) & (!\Corr_Main_1|buff|buffer_6\(3) & !\Corr_Main_1|Add1~1\)) # (!\Corr_Main_1|buff|buffer_6\(2) & ((!\Corr_Main_1|Add1~1\) # (!\Corr_Main_1|buff|buffer_6\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_6\(2),
	datab => \Corr_Main_1|buff|buffer_6\(3),
	datad => VCC,
	cin => \Corr_Main_1|Add1~1\,
	combout => \Corr_Main_1|Add1~2_combout\,
	cout => \Corr_Main_1|Add1~3\);

-- Location: LCCOMB_X24_Y8_N10
\Corr_Main_1|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add1~4_combout\ = ((\Corr_Main_1|buff|buffer_5\(2) $ (\Corr_Main_1|buff|buffer_5\(3) $ (!\Corr_Main_1|Add1~3\)))) # (GND)
-- \Corr_Main_1|Add1~5\ = CARRY((\Corr_Main_1|buff|buffer_5\(2) & ((\Corr_Main_1|buff|buffer_5\(3)) # (!\Corr_Main_1|Add1~3\))) # (!\Corr_Main_1|buff|buffer_5\(2) & (\Corr_Main_1|buff|buffer_5\(3) & !\Corr_Main_1|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_5\(2),
	datab => \Corr_Main_1|buff|buffer_5\(3),
	datad => VCC,
	cin => \Corr_Main_1|Add1~3\,
	combout => \Corr_Main_1|Add1~4_combout\,
	cout => \Corr_Main_1|Add1~5\);

-- Location: LCCOMB_X25_Y8_N14
\Corr_Main_1|vacc2[0][5]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[0][5]~136_combout\ = (\Corr_Main_1|Add1~10_combout\ & ((\Corr_Main_1|vacc1[0][5]~122_combout\ & (\Corr_Main_1|vacc2[0][4]~135\ & VCC)) # (!\Corr_Main_1|vacc1[0][5]~122_combout\ & (!\Corr_Main_1|vacc2[0][4]~135\)))) # 
-- (!\Corr_Main_1|Add1~10_combout\ & ((\Corr_Main_1|vacc1[0][5]~122_combout\ & (!\Corr_Main_1|vacc2[0][4]~135\)) # (!\Corr_Main_1|vacc1[0][5]~122_combout\ & ((\Corr_Main_1|vacc2[0][4]~135\) # (GND)))))
-- \Corr_Main_1|vacc2[0][5]~137\ = CARRY((\Corr_Main_1|Add1~10_combout\ & (!\Corr_Main_1|vacc1[0][5]~122_combout\ & !\Corr_Main_1|vacc2[0][4]~135\)) # (!\Corr_Main_1|Add1~10_combout\ & ((!\Corr_Main_1|vacc2[0][4]~135\) # 
-- (!\Corr_Main_1|vacc1[0][5]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add1~10_combout\,
	datab => \Corr_Main_1|vacc1[0][5]~122_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[0][4]~135\,
	combout => \Corr_Main_1|vacc2[0][5]~136_combout\,
	cout => \Corr_Main_1|vacc2[0][5]~137\);

-- Location: LCCOMB_X24_Y9_N18
\Corr_Main_1|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add3~6_combout\ = (\Corr_Main_1|buff|buffer_4\(6) & ((\Corr_Main_1|buff|buffer_4\(7) & (\Corr_Main_1|Add3~5\ & VCC)) # (!\Corr_Main_1|buff|buffer_4\(7) & (!\Corr_Main_1|Add3~5\)))) # (!\Corr_Main_1|buff|buffer_4\(6) & 
-- ((\Corr_Main_1|buff|buffer_4\(7) & (!\Corr_Main_1|Add3~5\)) # (!\Corr_Main_1|buff|buffer_4\(7) & ((\Corr_Main_1|Add3~5\) # (GND)))))
-- \Corr_Main_1|Add3~7\ = CARRY((\Corr_Main_1|buff|buffer_4\(6) & (!\Corr_Main_1|buff|buffer_4\(7) & !\Corr_Main_1|Add3~5\)) # (!\Corr_Main_1|buff|buffer_4\(6) & ((!\Corr_Main_1|Add3~5\) # (!\Corr_Main_1|buff|buffer_4\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_4\(6),
	datab => \Corr_Main_1|buff|buffer_4\(7),
	datad => VCC,
	cin => \Corr_Main_1|Add3~5\,
	combout => \Corr_Main_1|Add3~6_combout\,
	cout => \Corr_Main_1|Add3~7\);

-- Location: LCCOMB_X22_Y9_N12
\Corr_Main_1|vacc2[1][3]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[1][3]~114_combout\ = (\Corr_Main_1|vacc1[2][3]~102_combout\ & ((\Corr_Main_1|Add3~6_combout\ & (\Corr_Main_1|vacc2[1][2]~113\ & VCC)) # (!\Corr_Main_1|Add3~6_combout\ & (!\Corr_Main_1|vacc2[1][2]~113\)))) # 
-- (!\Corr_Main_1|vacc1[2][3]~102_combout\ & ((\Corr_Main_1|Add3~6_combout\ & (!\Corr_Main_1|vacc2[1][2]~113\)) # (!\Corr_Main_1|Add3~6_combout\ & ((\Corr_Main_1|vacc2[1][2]~113\) # (GND)))))
-- \Corr_Main_1|vacc2[1][3]~115\ = CARRY((\Corr_Main_1|vacc1[2][3]~102_combout\ & (!\Corr_Main_1|Add3~6_combout\ & !\Corr_Main_1|vacc2[1][2]~113\)) # (!\Corr_Main_1|vacc1[2][3]~102_combout\ & ((!\Corr_Main_1|vacc2[1][2]~113\) # 
-- (!\Corr_Main_1|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[2][3]~102_combout\,
	datab => \Corr_Main_1|Add3~6_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[1][2]~113\,
	combout => \Corr_Main_1|vacc2[1][3]~114_combout\,
	cout => \Corr_Main_1|vacc2[1][3]~115\);

-- Location: LCCOMB_X22_Y9_N14
\Corr_Main_1|vacc2[1][4]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[1][4]~116_combout\ = ((\Corr_Main_1|vacc1[2][4]~104_combout\ $ (\Corr_Main_1|Add3~8_combout\ $ (!\Corr_Main_1|vacc2[1][3]~115\)))) # (GND)
-- \Corr_Main_1|vacc2[1][4]~117\ = CARRY((\Corr_Main_1|vacc1[2][4]~104_combout\ & ((\Corr_Main_1|Add3~8_combout\) # (!\Corr_Main_1|vacc2[1][3]~115\))) # (!\Corr_Main_1|vacc1[2][4]~104_combout\ & (\Corr_Main_1|Add3~8_combout\ & 
-- !\Corr_Main_1|vacc2[1][3]~115\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[2][4]~104_combout\,
	datab => \Corr_Main_1|Add3~8_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[1][3]~115\,
	combout => \Corr_Main_1|vacc2[1][4]~116_combout\,
	cout => \Corr_Main_1|vacc2[1][4]~117\);

-- Location: LCCOMB_X22_Y8_N8
\Corr_Main_1|vacc3[0][4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[0][4]~28_combout\ = ((\Corr_Main_1|vacc2[0][4]~134_combout\ $ (\Corr_Main_1|vacc2[1][4]~116_combout\ $ (!\Corr_Main_1|vacc3[0][3]~27\)))) # (GND)
-- \Corr_Main_1|vacc3[0][4]~29\ = CARRY((\Corr_Main_1|vacc2[0][4]~134_combout\ & ((\Corr_Main_1|vacc2[1][4]~116_combout\) # (!\Corr_Main_1|vacc3[0][3]~27\))) # (!\Corr_Main_1|vacc2[0][4]~134_combout\ & (\Corr_Main_1|vacc2[1][4]~116_combout\ & 
-- !\Corr_Main_1|vacc3[0][3]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[0][4]~134_combout\,
	datab => \Corr_Main_1|vacc2[1][4]~116_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[0][3]~27\,
	combout => \Corr_Main_1|vacc3[0][4]~28_combout\,
	cout => \Corr_Main_1|vacc3[0][4]~29\);

-- Location: LCCOMB_X22_Y8_N10
\Corr_Main_1|vacc3[0][5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[0][5]~30_combout\ = (\Corr_Main_1|vacc2[1][5]~118_combout\ & ((\Corr_Main_1|vacc2[0][5]~136_combout\ & (\Corr_Main_1|vacc3[0][4]~29\ & VCC)) # (!\Corr_Main_1|vacc2[0][5]~136_combout\ & (!\Corr_Main_1|vacc3[0][4]~29\)))) # 
-- (!\Corr_Main_1|vacc2[1][5]~118_combout\ & ((\Corr_Main_1|vacc2[0][5]~136_combout\ & (!\Corr_Main_1|vacc3[0][4]~29\)) # (!\Corr_Main_1|vacc2[0][5]~136_combout\ & ((\Corr_Main_1|vacc3[0][4]~29\) # (GND)))))
-- \Corr_Main_1|vacc3[0][5]~31\ = CARRY((\Corr_Main_1|vacc2[1][5]~118_combout\ & (!\Corr_Main_1|vacc2[0][5]~136_combout\ & !\Corr_Main_1|vacc3[0][4]~29\)) # (!\Corr_Main_1|vacc2[1][5]~118_combout\ & ((!\Corr_Main_1|vacc3[0][4]~29\) # 
-- (!\Corr_Main_1|vacc2[0][5]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[1][5]~118_combout\,
	datab => \Corr_Main_1|vacc2[0][5]~136_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[0][4]~29\,
	combout => \Corr_Main_1|vacc3[0][5]~30_combout\,
	cout => \Corr_Main_1|vacc3[0][5]~31\);

-- Location: LCCOMB_X21_Y8_N12
\Corr_Main_1|vacc4[0][4]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[0][4]~30_combout\ = ((\Corr_Main_1|Add26~8_combout\ $ (\Corr_Main_1|vacc3[0][4]~28_combout\ $ (!\Corr_Main_1|vacc4[0][3]~29\)))) # (GND)
-- \Corr_Main_1|vacc4[0][4]~31\ = CARRY((\Corr_Main_1|Add26~8_combout\ & ((\Corr_Main_1|vacc3[0][4]~28_combout\) # (!\Corr_Main_1|vacc4[0][3]~29\))) # (!\Corr_Main_1|Add26~8_combout\ & (\Corr_Main_1|vacc3[0][4]~28_combout\ & !\Corr_Main_1|vacc4[0][3]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add26~8_combout\,
	datab => \Corr_Main_1|vacc3[0][4]~28_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[0][3]~29\,
	combout => \Corr_Main_1|vacc4[0][4]~30_combout\,
	cout => \Corr_Main_1|vacc4[0][4]~31\);

-- Location: LCCOMB_X21_Y8_N14
\Corr_Main_1|vacc4[0][5]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[0][5]~32_combout\ = (\Corr_Main_1|Add26~10_combout\ & ((\Corr_Main_1|vacc3[0][5]~30_combout\ & (\Corr_Main_1|vacc4[0][4]~31\ & VCC)) # (!\Corr_Main_1|vacc3[0][5]~30_combout\ & (!\Corr_Main_1|vacc4[0][4]~31\)))) # 
-- (!\Corr_Main_1|Add26~10_combout\ & ((\Corr_Main_1|vacc3[0][5]~30_combout\ & (!\Corr_Main_1|vacc4[0][4]~31\)) # (!\Corr_Main_1|vacc3[0][5]~30_combout\ & ((\Corr_Main_1|vacc4[0][4]~31\) # (GND)))))
-- \Corr_Main_1|vacc4[0][5]~33\ = CARRY((\Corr_Main_1|Add26~10_combout\ & (!\Corr_Main_1|vacc3[0][5]~30_combout\ & !\Corr_Main_1|vacc4[0][4]~31\)) # (!\Corr_Main_1|Add26~10_combout\ & ((!\Corr_Main_1|vacc4[0][4]~31\) # 
-- (!\Corr_Main_1|vacc3[0][5]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add26~10_combout\,
	datab => \Corr_Main_1|vacc3[0][5]~30_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[0][4]~31\,
	combout => \Corr_Main_1|vacc4[0][5]~32_combout\,
	cout => \Corr_Main_1|vacc4[0][5]~33\);

-- Location: LCCOMB_X21_Y7_N10
\Corr_Main_1|Add31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~8_combout\ = ((\Corr_Main_1|vacc4[1][4]~8_combout\ $ (\Corr_Main_1|vacc4[0][4]~30_combout\ $ (!\Corr_Main_1|Add31~7\)))) # (GND)
-- \Corr_Main_1|Add31~9\ = CARRY((\Corr_Main_1|vacc4[1][4]~8_combout\ & ((\Corr_Main_1|vacc4[0][4]~30_combout\) # (!\Corr_Main_1|Add31~7\))) # (!\Corr_Main_1|vacc4[1][4]~8_combout\ & (\Corr_Main_1|vacc4[0][4]~30_combout\ & !\Corr_Main_1|Add31~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc4[1][4]~8_combout\,
	datab => \Corr_Main_1|vacc4[0][4]~30_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add31~7\,
	combout => \Corr_Main_1|Add31~8_combout\,
	cout => \Corr_Main_1|Add31~9\);

-- Location: LCCOMB_X21_Y7_N12
\Corr_Main_1|Add31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~10_combout\ = (\Corr_Main_1|vacc4[1][5]~10_combout\ & ((\Corr_Main_1|vacc4[0][5]~32_combout\ & (\Corr_Main_1|Add31~9\ & VCC)) # (!\Corr_Main_1|vacc4[0][5]~32_combout\ & (!\Corr_Main_1|Add31~9\)))) # 
-- (!\Corr_Main_1|vacc4[1][5]~10_combout\ & ((\Corr_Main_1|vacc4[0][5]~32_combout\ & (!\Corr_Main_1|Add31~9\)) # (!\Corr_Main_1|vacc4[0][5]~32_combout\ & ((\Corr_Main_1|Add31~9\) # (GND)))))
-- \Corr_Main_1|Add31~11\ = CARRY((\Corr_Main_1|vacc4[1][5]~10_combout\ & (!\Corr_Main_1|vacc4[0][5]~32_combout\ & !\Corr_Main_1|Add31~9\)) # (!\Corr_Main_1|vacc4[1][5]~10_combout\ & ((!\Corr_Main_1|Add31~9\) # (!\Corr_Main_1|vacc4[0][5]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc4[1][5]~10_combout\,
	datab => \Corr_Main_1|vacc4[0][5]~32_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add31~9\,
	combout => \Corr_Main_1|Add31~10_combout\,
	cout => \Corr_Main_1|Add31~11\);

-- Location: LCCOMB_X21_Y7_N14
\Corr_Main_1|Add31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~12_combout\ = ((\Corr_Main_1|vacc4[0][6]~34_combout\ $ (\Corr_Main_1|vacc4[1][6]~12_combout\ $ (!\Corr_Main_1|Add31~11\)))) # (GND)
-- \Corr_Main_1|Add31~13\ = CARRY((\Corr_Main_1|vacc4[0][6]~34_combout\ & ((\Corr_Main_1|vacc4[1][6]~12_combout\) # (!\Corr_Main_1|Add31~11\))) # (!\Corr_Main_1|vacc4[0][6]~34_combout\ & (\Corr_Main_1|vacc4[1][6]~12_combout\ & !\Corr_Main_1|Add31~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc4[0][6]~34_combout\,
	datab => \Corr_Main_1|vacc4[1][6]~12_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add31~11\,
	combout => \Corr_Main_1|Add31~12_combout\,
	cout => \Corr_Main_1|Add31~13\);

-- Location: LCCOMB_X20_Y7_N10
\Corr_Main_1|corr_value[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[4]~8_combout\ = ((\Corr_Main_1|vacc1[24][4]~136_combout\ $ (\Corr_Main_1|Add31~8_combout\ $ (!\Corr_Main_1|corr_value[3]~7\)))) # (GND)
-- \Corr_Main_1|corr_value[4]~9\ = CARRY((\Corr_Main_1|vacc1[24][4]~136_combout\ & ((\Corr_Main_1|Add31~8_combout\) # (!\Corr_Main_1|corr_value[3]~7\))) # (!\Corr_Main_1|vacc1[24][4]~136_combout\ & (\Corr_Main_1|Add31~8_combout\ & 
-- !\Corr_Main_1|corr_value[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[24][4]~136_combout\,
	datab => \Corr_Main_1|Add31~8_combout\,
	datad => VCC,
	cin => \Corr_Main_1|corr_value[3]~7\,
	combout => \Corr_Main_1|corr_value[4]~8_combout\,
	cout => \Corr_Main_1|corr_value[4]~9\);

-- Location: LCCOMB_X20_Y7_N14
\Corr_Main_1|corr_value[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[6]~12_combout\ = ((\Corr_Main_1|vacc1[24][6]~140_combout\ $ (\Corr_Main_1|Add31~12_combout\ $ (!\Corr_Main_1|corr_value[5]~11\)))) # (GND)
-- \Corr_Main_1|corr_value[6]~13\ = CARRY((\Corr_Main_1|vacc1[24][6]~140_combout\ & ((\Corr_Main_1|Add31~12_combout\) # (!\Corr_Main_1|corr_value[5]~11\))) # (!\Corr_Main_1|vacc1[24][6]~140_combout\ & (\Corr_Main_1|Add31~12_combout\ & 
-- !\Corr_Main_1|corr_value[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[24][6]~140_combout\,
	datab => \Corr_Main_1|Add31~12_combout\,
	datad => VCC,
	cin => \Corr_Main_1|corr_value[5]~11\,
	combout => \Corr_Main_1|corr_value[6]~12_combout\,
	cout => \Corr_Main_1|corr_value[6]~13\);

-- Location: LCCOMB_X20_Y7_N30
\Corr_Main_1|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|LessThan0~2_combout\ = (\Corr_Main_1|corr_value[5]~10_combout\) # ((\Corr_Main_1|corr_value[6]~12_combout\) # ((\Corr_Main_1|LessThan0~1_combout\ & \Corr_Main_1|corr_value[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|corr_value[5]~10_combout\,
	datab => \Corr_Main_1|LessThan0~1_combout\,
	datac => \Corr_Main_1|corr_value[6]~12_combout\,
	datad => \Corr_Main_1|corr_value[4]~8_combout\,
	combout => \Corr_Main_1|LessThan0~2_combout\);

-- Location: LCCOMB_X20_Y7_N16
\Corr_Main_1|corr_value[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[7]~14_combout\ = (\Corr_Main_1|Add31~14_combout\ & ((\Corr_Main_1|vacc1[24][7]~142_combout\ & (\Corr_Main_1|corr_value[6]~13\ & VCC)) # (!\Corr_Main_1|vacc1[24][7]~142_combout\ & (!\Corr_Main_1|corr_value[6]~13\)))) # 
-- (!\Corr_Main_1|Add31~14_combout\ & ((\Corr_Main_1|vacc1[24][7]~142_combout\ & (!\Corr_Main_1|corr_value[6]~13\)) # (!\Corr_Main_1|vacc1[24][7]~142_combout\ & ((\Corr_Main_1|corr_value[6]~13\) # (GND)))))
-- \Corr_Main_1|corr_value[7]~15\ = CARRY((\Corr_Main_1|Add31~14_combout\ & (!\Corr_Main_1|vacc1[24][7]~142_combout\ & !\Corr_Main_1|corr_value[6]~13\)) # (!\Corr_Main_1|Add31~14_combout\ & ((!\Corr_Main_1|corr_value[6]~13\) # 
-- (!\Corr_Main_1|vacc1[24][7]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add31~14_combout\,
	datab => \Corr_Main_1|vacc1[24][7]~142_combout\,
	datad => VCC,
	cin => \Corr_Main_1|corr_value[6]~13\,
	combout => \Corr_Main_1|corr_value[7]~14_combout\,
	cout => \Corr_Main_1|corr_value[7]~15\);

-- Location: LCCOMB_X18_Y8_N16
\Corr_Main_1|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add7~8_combout\ = ((\Corr_Main_1|buff|buffer_3\(15) $ (\Corr_Main_1|buff|buffer_3\(14) $ (!\Corr_Main_1|Add7~7\)))) # (GND)
-- \Corr_Main_1|Add7~9\ = CARRY((\Corr_Main_1|buff|buffer_3\(15) & ((\Corr_Main_1|buff|buffer_3\(14)) # (!\Corr_Main_1|Add7~7\))) # (!\Corr_Main_1|buff|buffer_3\(15) & (\Corr_Main_1|buff|buffer_3\(14) & !\Corr_Main_1|Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_3\(15),
	datab => \Corr_Main_1|buff|buffer_3\(14),
	datad => VCC,
	cin => \Corr_Main_1|Add7~7\,
	combout => \Corr_Main_1|Add7~8_combout\,
	cout => \Corr_Main_1|Add7~9\);

-- Location: LCCOMB_X18_Y8_N18
\Corr_Main_1|Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add7~10_combout\ = (\Corr_Main_1|buff|buffer_2\(15) & ((\Corr_Main_1|buff|buffer_2\(14) & (\Corr_Main_1|Add7~9\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(14) & (!\Corr_Main_1|Add7~9\)))) # (!\Corr_Main_1|buff|buffer_2\(15) & 
-- ((\Corr_Main_1|buff|buffer_2\(14) & (!\Corr_Main_1|Add7~9\)) # (!\Corr_Main_1|buff|buffer_2\(14) & ((\Corr_Main_1|Add7~9\) # (GND)))))
-- \Corr_Main_1|Add7~11\ = CARRY((\Corr_Main_1|buff|buffer_2\(15) & (!\Corr_Main_1|buff|buffer_2\(14) & !\Corr_Main_1|Add7~9\)) # (!\Corr_Main_1|buff|buffer_2\(15) & ((!\Corr_Main_1|Add7~9\) # (!\Corr_Main_1|buff|buffer_2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(15),
	datab => \Corr_Main_1|buff|buffer_2\(14),
	datad => VCC,
	cin => \Corr_Main_1|Add7~9\,
	combout => \Corr_Main_1|Add7~10_combout\,
	cout => \Corr_Main_1|Add7~11\);

-- Location: LCCOMB_X18_Y8_N24
\Corr_Main_1|Add7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add7~16_combout\ = !\Corr_Main_1|Add7~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|Add7~15\,
	combout => \Corr_Main_1|Add7~16_combout\);

-- Location: LCCOMB_X18_Y9_N14
\Corr_Main_1|vacc1[6][6]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[6][6]~76_combout\ = ((\Corr_Main_1|buff|buffer_1\(12) $ (\Corr_Main_1|buff|buffer_1\(13) $ (!\Corr_Main_1|vacc1[6][5]~75\)))) # (GND)
-- \Corr_Main_1|vacc1[6][6]~77\ = CARRY((\Corr_Main_1|buff|buffer_1\(12) & ((\Corr_Main_1|buff|buffer_1\(13)) # (!\Corr_Main_1|vacc1[6][5]~75\))) # (!\Corr_Main_1|buff|buffer_1\(12) & (\Corr_Main_1|buff|buffer_1\(13) & !\Corr_Main_1|vacc1[6][5]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(12),
	datab => \Corr_Main_1|buff|buffer_1\(13),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[6][5]~75\,
	combout => \Corr_Main_1|vacc1[6][6]~76_combout\,
	cout => \Corr_Main_1|vacc1[6][6]~77\);

-- Location: LCCOMB_X19_Y8_N22
\Corr_Main_1|vacc2[3][5]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[3][5]~82_combout\ = (\Corr_Main_1|vacc1[6][5]~74_combout\ & ((\Corr_Main_1|Add7~10_combout\ & (\Corr_Main_1|vacc2[3][4]~81\ & VCC)) # (!\Corr_Main_1|Add7~10_combout\ & (!\Corr_Main_1|vacc2[3][4]~81\)))) # 
-- (!\Corr_Main_1|vacc1[6][5]~74_combout\ & ((\Corr_Main_1|Add7~10_combout\ & (!\Corr_Main_1|vacc2[3][4]~81\)) # (!\Corr_Main_1|Add7~10_combout\ & ((\Corr_Main_1|vacc2[3][4]~81\) # (GND)))))
-- \Corr_Main_1|vacc2[3][5]~83\ = CARRY((\Corr_Main_1|vacc1[6][5]~74_combout\ & (!\Corr_Main_1|Add7~10_combout\ & !\Corr_Main_1|vacc2[3][4]~81\)) # (!\Corr_Main_1|vacc1[6][5]~74_combout\ & ((!\Corr_Main_1|vacc2[3][4]~81\) # 
-- (!\Corr_Main_1|Add7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc1[6][5]~74_combout\,
	datab => \Corr_Main_1|Add7~10_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[3][4]~81\,
	combout => \Corr_Main_1|vacc2[3][5]~82_combout\,
	cout => \Corr_Main_1|vacc2[3][5]~83\);

-- Location: LCCOMB_X19_Y8_N24
\Corr_Main_1|vacc2[3][6]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[3][6]~84_combout\ = ((\Corr_Main_1|Add7~12_combout\ $ (\Corr_Main_1|vacc1[6][6]~76_combout\ $ (!\Corr_Main_1|vacc2[3][5]~83\)))) # (GND)
-- \Corr_Main_1|vacc2[3][6]~85\ = CARRY((\Corr_Main_1|Add7~12_combout\ & ((\Corr_Main_1|vacc1[6][6]~76_combout\) # (!\Corr_Main_1|vacc2[3][5]~83\))) # (!\Corr_Main_1|Add7~12_combout\ & (\Corr_Main_1|vacc1[6][6]~76_combout\ & !\Corr_Main_1|vacc2[3][5]~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add7~12_combout\,
	datab => \Corr_Main_1|vacc1[6][6]~76_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[3][5]~83\,
	combout => \Corr_Main_1|vacc2[3][6]~84_combout\,
	cout => \Corr_Main_1|vacc2[3][6]~85\);

-- Location: LCCOMB_X19_Y8_N26
\Corr_Main_1|vacc2[3][7]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[3][7]~86_combout\ = (\Corr_Main_1|Add7~14_combout\ & ((\Corr_Main_1|vacc1[6][7]~78_combout\ & (\Corr_Main_1|vacc2[3][6]~85\ & VCC)) # (!\Corr_Main_1|vacc1[6][7]~78_combout\ & (!\Corr_Main_1|vacc2[3][6]~85\)))) # 
-- (!\Corr_Main_1|Add7~14_combout\ & ((\Corr_Main_1|vacc1[6][7]~78_combout\ & (!\Corr_Main_1|vacc2[3][6]~85\)) # (!\Corr_Main_1|vacc1[6][7]~78_combout\ & ((\Corr_Main_1|vacc2[3][6]~85\) # (GND)))))
-- \Corr_Main_1|vacc2[3][7]~87\ = CARRY((\Corr_Main_1|Add7~14_combout\ & (!\Corr_Main_1|vacc1[6][7]~78_combout\ & !\Corr_Main_1|vacc2[3][6]~85\)) # (!\Corr_Main_1|Add7~14_combout\ & ((!\Corr_Main_1|vacc2[3][6]~85\) # 
-- (!\Corr_Main_1|vacc1[6][7]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add7~14_combout\,
	datab => \Corr_Main_1|vacc1[6][7]~78_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[3][6]~85\,
	combout => \Corr_Main_1|vacc2[3][7]~86_combout\,
	cout => \Corr_Main_1|vacc2[3][7]~87\);

-- Location: LCCOMB_X20_Y8_N18
\Corr_Main_1|Add26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add26~12_combout\ = ((\Corr_Main_1|vacc2[2][6]~102_combout\ $ (\Corr_Main_1|vacc2[3][6]~84_combout\ $ (!\Corr_Main_1|Add26~11\)))) # (GND)
-- \Corr_Main_1|Add26~13\ = CARRY((\Corr_Main_1|vacc2[2][6]~102_combout\ & ((\Corr_Main_1|vacc2[3][6]~84_combout\) # (!\Corr_Main_1|Add26~11\))) # (!\Corr_Main_1|vacc2[2][6]~102_combout\ & (\Corr_Main_1|vacc2[3][6]~84_combout\ & !\Corr_Main_1|Add26~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[2][6]~102_combout\,
	datab => \Corr_Main_1|vacc2[3][6]~84_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add26~11\,
	combout => \Corr_Main_1|Add26~12_combout\,
	cout => \Corr_Main_1|Add26~13\);

-- Location: LCCOMB_X25_Y9_N16
\Corr_Main_1|vacc1[2][5]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[2][5]~106_combout\ = (\Corr_Main_1|buff|buffer_2\(5) & ((\Corr_Main_1|buff|buffer_2\(4) & (\Corr_Main_1|vacc1[2][4]~105\ & VCC)) # (!\Corr_Main_1|buff|buffer_2\(4) & (!\Corr_Main_1|vacc1[2][4]~105\)))) # (!\Corr_Main_1|buff|buffer_2\(5) 
-- & ((\Corr_Main_1|buff|buffer_2\(4) & (!\Corr_Main_1|vacc1[2][4]~105\)) # (!\Corr_Main_1|buff|buffer_2\(4) & ((\Corr_Main_1|vacc1[2][4]~105\) # (GND)))))
-- \Corr_Main_1|vacc1[2][5]~107\ = CARRY((\Corr_Main_1|buff|buffer_2\(5) & (!\Corr_Main_1|buff|buffer_2\(4) & !\Corr_Main_1|vacc1[2][4]~105\)) # (!\Corr_Main_1|buff|buffer_2\(5) & ((!\Corr_Main_1|vacc1[2][4]~105\) # (!\Corr_Main_1|buff|buffer_2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_2\(5),
	datab => \Corr_Main_1|buff|buffer_2\(4),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[2][4]~105\,
	combout => \Corr_Main_1|vacc1[2][5]~106_combout\,
	cout => \Corr_Main_1|vacc1[2][5]~107\);

-- Location: LCCOMB_X25_Y9_N18
\Corr_Main_1|vacc1[2][6]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[2][6]~108_combout\ = ((\Corr_Main_1|buff|buffer_1\(5) $ (\Corr_Main_1|buff|buffer_1\(4) $ (!\Corr_Main_1|vacc1[2][5]~107\)))) # (GND)
-- \Corr_Main_1|vacc1[2][6]~109\ = CARRY((\Corr_Main_1|buff|buffer_1\(5) & ((\Corr_Main_1|buff|buffer_1\(4)) # (!\Corr_Main_1|vacc1[2][5]~107\))) # (!\Corr_Main_1|buff|buffer_1\(5) & (\Corr_Main_1|buff|buffer_1\(4) & !\Corr_Main_1|vacc1[2][5]~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_1\(5),
	datab => \Corr_Main_1|buff|buffer_1\(4),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[2][5]~107\,
	combout => \Corr_Main_1|vacc1[2][6]~108_combout\,
	cout => \Corr_Main_1|vacc1[2][6]~109\);

-- Location: LCCOMB_X25_Y9_N20
\Corr_Main_1|vacc1[2][7]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc1[2][7]~110_combout\ = (\Corr_Main_1|buff|buffer_0\(4) & ((\Corr_Main_1|buff|buffer_0\(5) & (\Corr_Main_1|vacc1[2][6]~109\ & VCC)) # (!\Corr_Main_1|buff|buffer_0\(5) & (!\Corr_Main_1|vacc1[2][6]~109\)))) # (!\Corr_Main_1|buff|buffer_0\(4) 
-- & ((\Corr_Main_1|buff|buffer_0\(5) & (!\Corr_Main_1|vacc1[2][6]~109\)) # (!\Corr_Main_1|buff|buffer_0\(5) & ((\Corr_Main_1|vacc1[2][6]~109\) # (GND)))))
-- \Corr_Main_1|vacc1[2][7]~111\ = CARRY((\Corr_Main_1|buff|buffer_0\(4) & (!\Corr_Main_1|buff|buffer_0\(5) & !\Corr_Main_1|vacc1[2][6]~109\)) # (!\Corr_Main_1|buff|buffer_0\(4) & ((!\Corr_Main_1|vacc1[2][6]~109\) # (!\Corr_Main_1|buff|buffer_0\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|buff|buffer_0\(4),
	datab => \Corr_Main_1|buff|buffer_0\(5),
	datad => VCC,
	cin => \Corr_Main_1|vacc1[2][6]~109\,
	combout => \Corr_Main_1|vacc1[2][7]~110_combout\,
	cout => \Corr_Main_1|vacc1[2][7]~111\);

-- Location: LCCOMB_X22_Y9_N20
\Corr_Main_1|vacc2[1][7]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[1][7]~122_combout\ = (\Corr_Main_1|Add3~14_combout\ & ((\Corr_Main_1|vacc1[2][7]~110_combout\ & (\Corr_Main_1|vacc2[1][6]~121\ & VCC)) # (!\Corr_Main_1|vacc1[2][7]~110_combout\ & (!\Corr_Main_1|vacc2[1][6]~121\)))) # 
-- (!\Corr_Main_1|Add3~14_combout\ & ((\Corr_Main_1|vacc1[2][7]~110_combout\ & (!\Corr_Main_1|vacc2[1][6]~121\)) # (!\Corr_Main_1|vacc1[2][7]~110_combout\ & ((\Corr_Main_1|vacc2[1][6]~121\) # (GND)))))
-- \Corr_Main_1|vacc2[1][7]~123\ = CARRY((\Corr_Main_1|Add3~14_combout\ & (!\Corr_Main_1|vacc1[2][7]~110_combout\ & !\Corr_Main_1|vacc2[1][6]~121\)) # (!\Corr_Main_1|Add3~14_combout\ & ((!\Corr_Main_1|vacc2[1][6]~121\) # 
-- (!\Corr_Main_1|vacc1[2][7]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add3~14_combout\,
	datab => \Corr_Main_1|vacc1[2][7]~110_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[1][6]~121\,
	combout => \Corr_Main_1|vacc2[1][7]~122_combout\,
	cout => \Corr_Main_1|vacc2[1][7]~123\);

-- Location: LCCOMB_X22_Y8_N14
\Corr_Main_1|vacc3[0][7]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[0][7]~34_combout\ = (\Corr_Main_1|vacc2[0][7]~140_combout\ & ((\Corr_Main_1|vacc2[1][7]~122_combout\ & (\Corr_Main_1|vacc3[0][6]~33\ & VCC)) # (!\Corr_Main_1|vacc2[1][7]~122_combout\ & (!\Corr_Main_1|vacc3[0][6]~33\)))) # 
-- (!\Corr_Main_1|vacc2[0][7]~140_combout\ & ((\Corr_Main_1|vacc2[1][7]~122_combout\ & (!\Corr_Main_1|vacc3[0][6]~33\)) # (!\Corr_Main_1|vacc2[1][7]~122_combout\ & ((\Corr_Main_1|vacc3[0][6]~33\) # (GND)))))
-- \Corr_Main_1|vacc3[0][7]~35\ = CARRY((\Corr_Main_1|vacc2[0][7]~140_combout\ & (!\Corr_Main_1|vacc2[1][7]~122_combout\ & !\Corr_Main_1|vacc3[0][6]~33\)) # (!\Corr_Main_1|vacc2[0][7]~140_combout\ & ((!\Corr_Main_1|vacc3[0][6]~33\) # 
-- (!\Corr_Main_1|vacc2[1][7]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc2[0][7]~140_combout\,
	datab => \Corr_Main_1|vacc2[1][7]~122_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[0][6]~33\,
	combout => \Corr_Main_1|vacc3[0][7]~34_combout\,
	cout => \Corr_Main_1|vacc3[0][7]~35\);

-- Location: LCCOMB_X21_Y8_N18
\Corr_Main_1|vacc4[0][7]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[0][7]~36_combout\ = (\Corr_Main_1|Add26~14_combout\ & ((\Corr_Main_1|vacc3[0][7]~34_combout\ & (\Corr_Main_1|vacc4[0][6]~35\ & VCC)) # (!\Corr_Main_1|vacc3[0][7]~34_combout\ & (!\Corr_Main_1|vacc4[0][6]~35\)))) # 
-- (!\Corr_Main_1|Add26~14_combout\ & ((\Corr_Main_1|vacc3[0][7]~34_combout\ & (!\Corr_Main_1|vacc4[0][6]~35\)) # (!\Corr_Main_1|vacc3[0][7]~34_combout\ & ((\Corr_Main_1|vacc4[0][6]~35\) # (GND)))))
-- \Corr_Main_1|vacc4[0][7]~37\ = CARRY((\Corr_Main_1|Add26~14_combout\ & (!\Corr_Main_1|vacc3[0][7]~34_combout\ & !\Corr_Main_1|vacc4[0][6]~35\)) # (!\Corr_Main_1|Add26~14_combout\ & ((!\Corr_Main_1|vacc4[0][6]~35\) # 
-- (!\Corr_Main_1|vacc3[0][7]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add26~14_combout\,
	datab => \Corr_Main_1|vacc3[0][7]~34_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[0][6]~35\,
	combout => \Corr_Main_1|vacc4[0][7]~36_combout\,
	cout => \Corr_Main_1|vacc4[0][7]~37\);

-- Location: LCCOMB_X21_Y8_N20
\Corr_Main_1|vacc4[0][8]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[0][8]~38_combout\ = ((\Corr_Main_1|vacc3[0][8]~36_combout\ $ (\Corr_Main_1|Add26~16_combout\ $ (!\Corr_Main_1|vacc4[0][7]~37\)))) # (GND)
-- \Corr_Main_1|vacc4[0][8]~39\ = CARRY((\Corr_Main_1|vacc3[0][8]~36_combout\ & ((\Corr_Main_1|Add26~16_combout\) # (!\Corr_Main_1|vacc4[0][7]~37\))) # (!\Corr_Main_1|vacc3[0][8]~36_combout\ & (\Corr_Main_1|Add26~16_combout\ & 
-- !\Corr_Main_1|vacc4[0][7]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc3[0][8]~36_combout\,
	datab => \Corr_Main_1|Add26~16_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[0][7]~37\,
	combout => \Corr_Main_1|vacc4[0][8]~38_combout\,
	cout => \Corr_Main_1|vacc4[0][8]~39\);

-- Location: LCCOMB_X21_Y7_N18
\Corr_Main_1|Add31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~16_combout\ = ((\Corr_Main_1|vacc4[1][8]~16_combout\ $ (\Corr_Main_1|vacc4[0][8]~38_combout\ $ (!\Corr_Main_1|Add31~15\)))) # (GND)
-- \Corr_Main_1|Add31~17\ = CARRY((\Corr_Main_1|vacc4[1][8]~16_combout\ & ((\Corr_Main_1|vacc4[0][8]~38_combout\) # (!\Corr_Main_1|Add31~15\))) # (!\Corr_Main_1|vacc4[1][8]~16_combout\ & (\Corr_Main_1|vacc4[0][8]~38_combout\ & !\Corr_Main_1|Add31~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc4[1][8]~16_combout\,
	datab => \Corr_Main_1|vacc4[0][8]~38_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add31~15\,
	combout => \Corr_Main_1|Add31~16_combout\,
	cout => \Corr_Main_1|Add31~17\);

-- Location: LCCOMB_X20_Y7_N18
\Corr_Main_1|corr_value[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|corr_value[8]~16_combout\ = ((\Corr_Main_1|Add16~0_combout\ $ (\Corr_Main_1|Add31~16_combout\ $ (!\Corr_Main_1|corr_value[7]~15\)))) # (GND)
-- \Corr_Main_1|corr_value[8]~17\ = CARRY((\Corr_Main_1|Add16~0_combout\ & ((\Corr_Main_1|Add31~16_combout\) # (!\Corr_Main_1|corr_value[7]~15\))) # (!\Corr_Main_1|Add16~0_combout\ & (\Corr_Main_1|Add31~16_combout\ & !\Corr_Main_1|corr_value[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add16~0_combout\,
	datab => \Corr_Main_1|Add31~16_combout\,
	datad => VCC,
	cin => \Corr_Main_1|corr_value[7]~15\,
	combout => \Corr_Main_1|corr_value[8]~16_combout\,
	cout => \Corr_Main_1|corr_value[8]~17\);

-- Location: LCCOMB_X19_Y7_N8
\Corr_Main_1|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|LessThan0~3_combout\ = (\Corr_Main_1|corr_value[12]~24_combout\ & (\Corr_Main_1|corr_value[7]~14_combout\ & \Corr_Main_1|corr_value[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|corr_value[12]~24_combout\,
	datac => \Corr_Main_1|corr_value[7]~14_combout\,
	datad => \Corr_Main_1|corr_value[8]~16_combout\,
	combout => \Corr_Main_1|LessThan0~3_combout\);

-- Location: LCCOMB_X25_Y9_N22
\Corr_Main_1|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add2~0_combout\ = !\Corr_Main_1|vacc1[2][7]~111\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc1[2][7]~111\,
	combout => \Corr_Main_1|Add2~0_combout\);

-- Location: LCCOMB_X22_Y9_N22
\Corr_Main_1|vacc2[1][8]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc2[1][8]~124_combout\ = ((\Corr_Main_1|Add3~16_combout\ $ (\Corr_Main_1|Add2~0_combout\ $ (!\Corr_Main_1|vacc2[1][7]~123\)))) # (GND)
-- \Corr_Main_1|vacc2[1][8]~125\ = CARRY((\Corr_Main_1|Add3~16_combout\ & ((\Corr_Main_1|Add2~0_combout\) # (!\Corr_Main_1|vacc2[1][7]~123\))) # (!\Corr_Main_1|Add3~16_combout\ & (\Corr_Main_1|Add2~0_combout\ & !\Corr_Main_1|vacc2[1][7]~123\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add3~16_combout\,
	datab => \Corr_Main_1|Add2~0_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc2[1][7]~123\,
	combout => \Corr_Main_1|vacc2[1][8]~124_combout\,
	cout => \Corr_Main_1|vacc2[1][8]~125\);

-- Location: LCCOMB_X22_Y9_N24
\Corr_Main_1|Add18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add18~0_combout\ = \Corr_Main_1|vacc2[1][8]~125\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc2[1][8]~125\,
	combout => \Corr_Main_1|Add18~0_combout\);

-- Location: LCCOMB_X22_Y8_N18
\Corr_Main_1|vacc3[0][9]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc3[0][9]~38_combout\ = (\Corr_Main_1|Add17~0_combout\ & ((\Corr_Main_1|Add18~0_combout\ & (\Corr_Main_1|vacc3[0][8]~37\ & VCC)) # (!\Corr_Main_1|Add18~0_combout\ & (!\Corr_Main_1|vacc3[0][8]~37\)))) # (!\Corr_Main_1|Add17~0_combout\ & 
-- ((\Corr_Main_1|Add18~0_combout\ & (!\Corr_Main_1|vacc3[0][8]~37\)) # (!\Corr_Main_1|Add18~0_combout\ & ((\Corr_Main_1|vacc3[0][8]~37\) # (GND)))))
-- \Corr_Main_1|vacc3[0][9]~39\ = CARRY((\Corr_Main_1|Add17~0_combout\ & (!\Corr_Main_1|Add18~0_combout\ & !\Corr_Main_1|vacc3[0][8]~37\)) # (!\Corr_Main_1|Add17~0_combout\ & ((!\Corr_Main_1|vacc3[0][8]~37\) # (!\Corr_Main_1|Add18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add17~0_combout\,
	datab => \Corr_Main_1|Add18~0_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc3[0][8]~37\,
	combout => \Corr_Main_1|vacc3[0][9]~38_combout\,
	cout => \Corr_Main_1|vacc3[0][9]~39\);

-- Location: LCCOMB_X22_Y8_N20
\Corr_Main_1|Add25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add25~0_combout\ = !\Corr_Main_1|vacc3[0][9]~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc3[0][9]~39\,
	combout => \Corr_Main_1|Add25~0_combout\);

-- Location: LCCOMB_X21_Y8_N22
\Corr_Main_1|vacc4[0][9]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[0][9]~40_combout\ = (\Corr_Main_1|Add26~18_combout\ & ((\Corr_Main_1|vacc3[0][9]~38_combout\ & (\Corr_Main_1|vacc4[0][8]~39\ & VCC)) # (!\Corr_Main_1|vacc3[0][9]~38_combout\ & (!\Corr_Main_1|vacc4[0][8]~39\)))) # 
-- (!\Corr_Main_1|Add26~18_combout\ & ((\Corr_Main_1|vacc3[0][9]~38_combout\ & (!\Corr_Main_1|vacc4[0][8]~39\)) # (!\Corr_Main_1|vacc3[0][9]~38_combout\ & ((\Corr_Main_1|vacc4[0][8]~39\) # (GND)))))
-- \Corr_Main_1|vacc4[0][9]~41\ = CARRY((\Corr_Main_1|Add26~18_combout\ & (!\Corr_Main_1|vacc3[0][9]~38_combout\ & !\Corr_Main_1|vacc4[0][8]~39\)) # (!\Corr_Main_1|Add26~18_combout\ & ((!\Corr_Main_1|vacc4[0][8]~39\) # 
-- (!\Corr_Main_1|vacc3[0][9]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add26~18_combout\,
	datab => \Corr_Main_1|vacc3[0][9]~38_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[0][8]~39\,
	combout => \Corr_Main_1|vacc4[0][9]~40_combout\,
	cout => \Corr_Main_1|vacc4[0][9]~41\);

-- Location: LCCOMB_X21_Y8_N24
\Corr_Main_1|vacc4[0][10]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|vacc4[0][10]~42_combout\ = ((\Corr_Main_1|Add26~20_combout\ $ (\Corr_Main_1|Add25~0_combout\ $ (!\Corr_Main_1|vacc4[0][9]~41\)))) # (GND)
-- \Corr_Main_1|vacc4[0][10]~43\ = CARRY((\Corr_Main_1|Add26~20_combout\ & ((\Corr_Main_1|Add25~0_combout\) # (!\Corr_Main_1|vacc4[0][9]~41\))) # (!\Corr_Main_1|Add26~20_combout\ & (\Corr_Main_1|Add25~0_combout\ & !\Corr_Main_1|vacc4[0][9]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|Add26~20_combout\,
	datab => \Corr_Main_1|Add25~0_combout\,
	datad => VCC,
	cin => \Corr_Main_1|vacc4[0][9]~41\,
	combout => \Corr_Main_1|vacc4[0][10]~42_combout\,
	cout => \Corr_Main_1|vacc4[0][10]~43\);

-- Location: LCCOMB_X21_Y8_N26
\Corr_Main_1|Add29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add29~0_combout\ = \Corr_Main_1|vacc4[0][10]~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|vacc4[0][10]~43\,
	combout => \Corr_Main_1|Add29~0_combout\);

-- Location: LCCOMB_X21_Y7_N20
\Corr_Main_1|Add31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~18_combout\ = (\Corr_Main_1|vacc4[1][9]~18_combout\ & ((\Corr_Main_1|vacc4[0][9]~40_combout\ & (\Corr_Main_1|Add31~17\ & VCC)) # (!\Corr_Main_1|vacc4[0][9]~40_combout\ & (!\Corr_Main_1|Add31~17\)))) # 
-- (!\Corr_Main_1|vacc4[1][9]~18_combout\ & ((\Corr_Main_1|vacc4[0][9]~40_combout\ & (!\Corr_Main_1|Add31~17\)) # (!\Corr_Main_1|vacc4[0][9]~40_combout\ & ((\Corr_Main_1|Add31~17\) # (GND)))))
-- \Corr_Main_1|Add31~19\ = CARRY((\Corr_Main_1|vacc4[1][9]~18_combout\ & (!\Corr_Main_1|vacc4[0][9]~40_combout\ & !\Corr_Main_1|Add31~17\)) # (!\Corr_Main_1|vacc4[1][9]~18_combout\ & ((!\Corr_Main_1|Add31~17\) # (!\Corr_Main_1|vacc4[0][9]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc4[1][9]~18_combout\,
	datab => \Corr_Main_1|vacc4[0][9]~40_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add31~17\,
	combout => \Corr_Main_1|Add31~18_combout\,
	cout => \Corr_Main_1|Add31~19\);

-- Location: LCCOMB_X21_Y7_N22
\Corr_Main_1|Add31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add31~20_combout\ = ((\Corr_Main_1|vacc4[1][10]~20_combout\ $ (\Corr_Main_1|vacc4[0][10]~42_combout\ $ (!\Corr_Main_1|Add31~19\)))) # (GND)
-- \Corr_Main_1|Add31~21\ = CARRY((\Corr_Main_1|vacc4[1][10]~20_combout\ & ((\Corr_Main_1|vacc4[0][10]~42_combout\) # (!\Corr_Main_1|Add31~19\))) # (!\Corr_Main_1|vacc4[1][10]~20_combout\ & (\Corr_Main_1|vacc4[0][10]~42_combout\ & !\Corr_Main_1|Add31~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|vacc4[1][10]~20_combout\,
	datab => \Corr_Main_1|vacc4[0][10]~42_combout\,
	datad => VCC,
	cin => \Corr_Main_1|Add31~19\,
	combout => \Corr_Main_1|Add31~20_combout\,
	cout => \Corr_Main_1|Add31~21\);

-- Location: LCCOMB_X20_Y7_N28
\Corr_Main_1|Add32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|Add32~0_combout\ = \Corr_Main_1|corr_value[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Corr_Main_1|corr_value[12]~25\,
	combout => \Corr_Main_1|Add32~0_combout\);

-- Location: LCCOMB_X19_Y7_N12
\Corr_Main_1|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|LessThan0~4_combout\ = (\Corr_Main_1|LessThan0~0_combout\) # ((\Corr_Main_1|Add32~0_combout\) # ((\Corr_Main_1|LessThan0~2_combout\ & \Corr_Main_1|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Corr_Main_1|LessThan0~0_combout\,
	datab => \Corr_Main_1|LessThan0~2_combout\,
	datac => \Corr_Main_1|LessThan0~3_combout\,
	datad => \Corr_Main_1|Add32~0_combout\,
	combout => \Corr_Main_1|LessThan0~4_combout\);

-- Location: LCCOMB_X24_Y6_N20
\Corr_Main_1|PREAMBULE_FOUND~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Corr_Main_1|PREAMBULE_FOUND~feeder_combout\ = \Corr_Main_1|LessThan0~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Corr_Main_1|LessThan0~4_combout\,
	combout => \Corr_Main_1|PREAMBULE_FOUND~feeder_combout\);

-- Location: LCFF_X24_Y6_N21
\Corr_Main_1|PREAMBULE_FOUND\ : cycloneii_lcell_ff
PORT MAP (
	clk => \this_read_adc_manager|MRAM_WRITE_DATA~regout\,
	datain => \Corr_Main_1|PREAMBULE_FOUND~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Corr_Main_1|PREAMBULE_FOUND~regout\);

-- Location: LCCOMB_X25_Y6_N22
\this_mram_controller|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux61~0_combout\ = (\this_mram_controller|counter\(0) & \this_read_adc_manager|MRAM_DATA_OUT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|counter\(0),
	datac => \this_read_adc_manager|MRAM_DATA_OUT\(0),
	combout => \this_mram_controller|Mux61~0_combout\);

-- Location: LCCOMB_X24_Y10_N12
\this_mram_controller|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Add0~0_combout\ = \this_mram_controller|counter\(2) $ (((\this_mram_controller|counter\(1) & \this_mram_controller|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|counter\(1),
	datac => \this_mram_controller|counter\(2),
	datad => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|Add0~0_combout\);

-- Location: LCFF_X24_Y10_N13
\this_mram_controller|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Add0~0_combout\,
	sclr => \this_mram_controller|ALT_INV_curr_state.idle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|counter\(2));

-- Location: LCCOMB_X24_Y10_N8
\this_mram_controller|Mux79~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux79~0_combout\ = (\this_mram_controller|counter\(3)) # ((\this_mram_controller|counter\(0) & (\this_mram_controller|counter\(1) $ (!\this_mram_controller|counter\(2)))) # (!\this_mram_controller|counter\(0) & 
-- ((\this_mram_controller|counter\(1)) # (\this_mram_controller|counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(0),
	datab => \this_mram_controller|counter\(1),
	datac => \this_mram_controller|counter\(2),
	datad => \this_mram_controller|counter\(3),
	combout => \this_mram_controller|Mux79~0_combout\);

-- Location: LCCOMB_X24_Y10_N4
\this_mram_controller|Mux78~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux78~0_combout\ = (\this_mram_controller|counter\(3)) # ((\this_mram_controller|counter\(0) & ((\this_mram_controller|counter\(2)) # (!\this_mram_controller|counter\(1)))) # (!\this_mram_controller|counter\(0) & 
-- (\this_mram_controller|counter\(1) $ (\this_mram_controller|counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(0),
	datab => \this_mram_controller|counter\(1),
	datac => \this_mram_controller|counter\(2),
	datad => \this_mram_controller|counter\(3),
	combout => \this_mram_controller|Mux78~0_combout\);

-- Location: LCCOMB_X24_Y10_N6
\this_mram_controller|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector39~0_combout\ = (\this_mram_controller|curr_state.writing~regout\ & (!\this_mram_controller|Mux78~0_combout\ & ((!\this_mram_controller|curr_state.reading~regout\) # (!\this_mram_controller|Mux79~0_combout\)))) # 
-- (!\this_mram_controller|curr_state.writing~regout\ & (((!\this_mram_controller|curr_state.reading~regout\)) # (!\this_mram_controller|Mux79~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state.writing~regout\,
	datab => \this_mram_controller|Mux79~0_combout\,
	datac => \this_mram_controller|Mux78~0_combout\,
	datad => \this_mram_controller|curr_state.reading~regout\,
	combout => \this_mram_controller|Selector39~0_combout\);

-- Location: LCFF_X25_Y6_N23
\this_mram_controller|MRAM_D[0]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Mux61~0_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[0]~reg0_regout\);

-- Location: LCCOMB_X24_Y10_N22
\this_mram_controller|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux62~0_combout\ = (\this_mram_controller|counter\(0)) # ((\this_mram_controller|counter\(3)) # (\this_mram_controller|counter\(1) $ (\this_mram_controller|counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(0),
	datab => \this_mram_controller|counter\(1),
	datac => \this_mram_controller|counter\(2),
	datad => \this_mram_controller|counter\(3),
	combout => \this_mram_controller|Mux62~0_combout\);

-- Location: LCCOMB_X24_Y10_N20
\this_mram_controller|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector24~0_combout\ = (\this_mram_controller|curr_state.writing~regout\ & ((\this_mram_controller|Mux62~0_combout\) # ((\this_mram_controller|Mux79~0_combout\ & \this_mram_controller|curr_state.reading~regout\)))) # 
-- (!\this_mram_controller|curr_state.writing~regout\ & (\this_mram_controller|Mux79~0_combout\ & ((\this_mram_controller|curr_state.reading~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state.writing~regout\,
	datab => \this_mram_controller|Mux79~0_combout\,
	datac => \this_mram_controller|Mux62~0_combout\,
	datad => \this_mram_controller|curr_state.reading~regout\,
	combout => \this_mram_controller|Selector24~0_combout\);

-- Location: LCCOMB_X24_Y7_N4
\this_mram_controller|MRAM_D[0]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[0]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[0]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N5
\this_mram_controller|MRAM_D[0]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[0]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[0]~en_regout\);

-- Location: LCCOMB_X25_Y6_N12
\this_mram_controller|Mux64~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux64~0_combout\ = (\this_mram_controller|counter\(0) & \this_read_adc_manager|MRAM_DATA_OUT\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|counter\(0),
	datad => \this_read_adc_manager|MRAM_DATA_OUT\(1),
	combout => \this_mram_controller|Mux64~0_combout\);

-- Location: LCFF_X25_Y6_N13
\this_mram_controller|MRAM_D[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Mux64~0_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[1]~reg0_regout\);

-- Location: LCFF_X24_Y10_N21
\this_mram_controller|MRAM_D[1]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector24~0_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[1]~en_regout\);

-- Location: LCCOMB_X25_Y7_N12
\this_mram_controller|Mux65~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux65~0_combout\ = (\this_mram_controller|counter\(0) & \this_read_adc_manager|MRAM_DATA_OUT\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|counter\(0),
	datad => \this_read_adc_manager|MRAM_DATA_OUT\(2),
	combout => \this_mram_controller|Mux65~0_combout\);

-- Location: LCFF_X25_Y7_N13
\this_mram_controller|MRAM_D[2]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Mux65~0_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[2]~reg0_regout\);

-- Location: LCCOMB_X24_Y7_N2
\this_mram_controller|MRAM_D[2]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[2]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[2]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N3
\this_mram_controller|MRAM_D[2]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[2]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[2]~en_regout\);

-- Location: LCCOMB_X25_Y7_N6
\this_mram_controller|Mux66~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux66~0_combout\ = (\this_mram_controller|counter\(0) & \this_read_adc_manager|MRAM_DATA_OUT\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|counter\(0),
	datad => \this_read_adc_manager|MRAM_DATA_OUT\(3),
	combout => \this_mram_controller|Mux66~0_combout\);

-- Location: LCFF_X25_Y7_N7
\this_mram_controller|MRAM_D[3]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Mux66~0_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[3]~reg0_regout\);

-- Location: LCCOMB_X24_Y7_N12
\this_mram_controller|MRAM_D[3]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[3]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[3]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N13
\this_mram_controller|MRAM_D[3]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[3]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[3]~en_regout\);

-- Location: LCCOMB_X24_Y7_N20
\this_mram_controller|Mux67~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux67~0_combout\ = (\this_read_adc_manager|MRAM_DATA_OUT\(4) & \this_mram_controller|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_read_adc_manager|MRAM_DATA_OUT\(4),
	datad => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|Mux67~0_combout\);

-- Location: LCFF_X24_Y7_N21
\this_mram_controller|MRAM_D[4]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Mux67~0_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[4]~reg0_regout\);

-- Location: LCCOMB_X24_Y10_N28
\this_mram_controller|MRAM_D[4]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[4]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[4]~enfeeder_combout\);

-- Location: LCFF_X24_Y10_N29
\this_mram_controller|MRAM_D[4]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[4]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[4]~en_regout\);

-- Location: LCCOMB_X25_Y6_N10
\this_mram_controller|Mux68~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux68~0_combout\ = (\this_mram_controller|counter\(0) & \this_read_adc_manager|MRAM_DATA_OUT\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|counter\(0),
	datac => \this_read_adc_manager|MRAM_DATA_OUT\(5),
	combout => \this_mram_controller|Mux68~0_combout\);

-- Location: LCFF_X25_Y6_N11
\this_mram_controller|MRAM_D[5]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Mux68~0_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[5]~reg0_regout\);

-- Location: LCCOMB_X24_Y7_N28
\this_mram_controller|MRAM_D[5]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[5]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[5]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N29
\this_mram_controller|MRAM_D[5]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[5]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[5]~en_regout\);

-- Location: LCCOMB_X24_Y7_N6
\this_mram_controller|Mux69~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux69~0_combout\ = (\this_read_adc_manager|MRAM_DATA_OUT\(6) & \this_mram_controller|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_read_adc_manager|MRAM_DATA_OUT\(6),
	datad => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|Mux69~0_combout\);

-- Location: LCFF_X24_Y7_N7
\this_mram_controller|MRAM_D[6]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Mux69~0_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[6]~reg0_regout\);

-- Location: LCCOMB_X24_Y7_N22
\this_mram_controller|MRAM_D[6]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[6]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[6]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N23
\this_mram_controller|MRAM_D[6]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[6]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[6]~en_regout\);

-- Location: LCCOMB_X24_Y7_N24
\this_mram_controller|Mux70~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux70~0_combout\ = (\this_read_adc_manager|MRAM_DATA_OUT\(7) & \this_mram_controller|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_read_adc_manager|MRAM_DATA_OUT\(7),
	datad => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|Mux70~0_combout\);

-- Location: LCFF_X24_Y7_N25
\this_mram_controller|MRAM_D[7]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Mux70~0_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[7]~reg0_regout\);

-- Location: LCCOMB_X24_Y10_N10
\this_mram_controller|MRAM_D[7]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[7]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[7]~enfeeder_combout\);

-- Location: LCFF_X24_Y10_N11
\this_mram_controller|MRAM_D[7]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[7]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[7]~en_regout\);

-- Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_A[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_A(8),
	combout => \ADC_BIT_A~combout\(8));

-- Location: LCCOMB_X27_Y6_N0
\this_read_adc_manager|MRAM_DATA_OUT[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|MRAM_DATA_OUT[8]~feeder_combout\ = \ADC_BIT_A~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_BIT_A~combout\(8),
	combout => \this_read_adc_manager|MRAM_DATA_OUT[8]~feeder_combout\);

-- Location: LCFF_X27_Y6_N1
\this_read_adc_manager|MRAM_DATA_OUT[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|MRAM_DATA_OUT[8]~feeder_combout\,
	ena => \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|MRAM_DATA_OUT\(8));

-- Location: LCCOMB_X25_Y6_N4
\this_mram_controller|Mux71~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux71~0_combout\ = (\this_mram_controller|counter\(0) & \this_read_adc_manager|MRAM_DATA_OUT\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|counter\(0),
	datac => \this_read_adc_manager|MRAM_DATA_OUT\(8),
	combout => \this_mram_controller|Mux71~0_combout\);

-- Location: LCFF_X25_Y6_N5
\this_mram_controller|MRAM_D[8]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Mux71~0_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[8]~reg0_regout\);

-- Location: LCCOMB_X24_Y7_N10
\this_mram_controller|MRAM_D[8]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[8]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[8]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N11
\this_mram_controller|MRAM_D[8]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[8]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[8]~en_regout\);

-- Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_A[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_A(9),
	combout => \ADC_BIT_A~combout\(9));

-- Location: LCCOMB_X27_Y6_N18
\this_read_adc_manager|MRAM_DATA_OUT[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_read_adc_manager|MRAM_DATA_OUT[9]~feeder_combout\ = \ADC_BIT_A~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_BIT_A~combout\(9),
	combout => \this_read_adc_manager|MRAM_DATA_OUT[9]~feeder_combout\);

-- Location: LCFF_X27_Y6_N19
\this_read_adc_manager|MRAM_DATA_OUT[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_read_adc_manager|MRAM_DATA_OUT[9]~feeder_combout\,
	ena => \this_read_adc_manager|MRAM_DATA_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_read_adc_manager|MRAM_DATA_OUT\(9));

-- Location: LCCOMB_X25_Y6_N6
\this_mram_controller|Mux72~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux72~0_combout\ = (\this_mram_controller|counter\(0) & \this_read_adc_manager|MRAM_DATA_OUT\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|counter\(0),
	datad => \this_read_adc_manager|MRAM_DATA_OUT\(9),
	combout => \this_mram_controller|Mux72~0_combout\);

-- Location: LCFF_X25_Y6_N7
\this_mram_controller|MRAM_D[9]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Mux72~0_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[9]~reg0_regout\);

-- Location: LCCOMB_X24_Y7_N14
\this_mram_controller|MRAM_D[9]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[9]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[9]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N15
\this_mram_controller|MRAM_D[9]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[9]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[9]~en_regout\);

-- Location: LCCOMB_X24_Y7_N30
\this_mram_controller|MRAM_D[10]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[10]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[10]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N31
\this_mram_controller|MRAM_D[10]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[10]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[10]~en_regout\);

-- Location: LCCOMB_X24_Y7_N0
\this_mram_controller|MRAM_D[11]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[11]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[11]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N1
\this_mram_controller|MRAM_D[11]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[11]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[11]~en_regout\);

-- Location: LCCOMB_X24_Y7_N18
\this_mram_controller|MRAM_D[12]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[12]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[12]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N19
\this_mram_controller|MRAM_D[12]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[12]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[12]~en_regout\);

-- Location: LCCOMB_X24_Y7_N16
\this_mram_controller|MRAM_D[13]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[13]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[13]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N17
\this_mram_controller|MRAM_D[13]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[13]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[13]~en_regout\);

-- Location: LCCOMB_X24_Y7_N26
\this_mram_controller|MRAM_D[14]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[14]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[14]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N27
\this_mram_controller|MRAM_D[14]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[14]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[14]~en_regout\);

-- Location: LCCOMB_X24_Y7_N8
\this_mram_controller|MRAM_D[15]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|MRAM_D[15]~enfeeder_combout\ = \this_mram_controller|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \this_mram_controller|Selector24~0_combout\,
	combout => \this_mram_controller|MRAM_D[15]~enfeeder_combout\);

-- Location: LCFF_X24_Y7_N9
\this_mram_controller|MRAM_D[15]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|MRAM_D[15]~enfeeder_combout\,
	ena => \this_mram_controller|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_D[15]~en_regout\);

-- Location: LCCOMB_X7_Y8_N30
\this_setup_manager|WideNor0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|WideNor0~4_combout\ = (!\this_setup_manager|Equal8~0_combout\ & (\this_setup_manager|WideNor0~3_combout\ & !\this_setup_manager|Equal0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_setup_manager|Equal8~0_combout\,
	datac => \this_setup_manager|WideNor0~3_combout\,
	datad => \this_setup_manager|Equal0~8_combout\,
	combout => \this_setup_manager|WideNor0~4_combout\);

-- Location: LCCOMB_X7_Y8_N12
\this_setup_manager|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_setup_manager|Selector9~0_combout\ = (\this_setup_manager|Equal10~4_combout\ & (((\this_setup_manager|ADC_SYNC~regout\ & !\this_setup_manager|WideNor0~4_combout\)) # (!\this_setup_manager|config_command_counter\(0)))) # 
-- (!\this_setup_manager|Equal10~4_combout\ & (((\this_setup_manager|ADC_SYNC~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_setup_manager|Equal10~4_combout\,
	datab => \this_setup_manager|config_command_counter\(0),
	datac => \this_setup_manager|ADC_SYNC~regout\,
	datad => \this_setup_manager|WideNor0~4_combout\,
	combout => \this_setup_manager|Selector9~0_combout\);

-- Location: LCFF_X7_Y8_N13
\this_setup_manager|ADC_SYNC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_setup_manager|Selector9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_setup_manager|ADC_SYNC~regout\);

-- Location: LCCOMB_X8_Y5_N4
\adc_spi_controller|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_spi_controller|Selector0~1_combout\ = (!\adc_spi_controller|Selector0~0_combout\ & ((\adc_spi_controller|SPI_CS~regout\) # ((!\adc_spi_controller|curr_state.reading_fifo~regout\ & !\adc_spi_controller|curr_state.cs_up~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_spi_controller|Selector0~0_combout\,
	datab => \adc_spi_controller|curr_state.reading_fifo~regout\,
	datac => \adc_spi_controller|SPI_CS~regout\,
	datad => \adc_spi_controller|curr_state.cs_up~regout\,
	combout => \adc_spi_controller|Selector0~1_combout\);

-- Location: LCFF_X8_Y5_N5
\adc_spi_controller|SPI_CS\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \adc_spi_controller|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_spi_controller|SPI_CS~regout\);

-- Location: LCCOMB_X25_Y10_N4
\this_mram_controller|curr_state~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|curr_state~7_combout\ = (\this_mram_controller|curr_state.writing~regout\ & ((\this_mram_controller|counter\(0)) # (!\this_mram_controller|Mux60~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|Mux60~0_combout\,
	datac => \this_mram_controller|curr_state.writing~regout\,
	datad => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|curr_state~7_combout\);

-- Location: LCFF_X25_Y10_N5
\this_mram_controller|curr_state.writing\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|curr_state~7_combout\,
	sdata => \this_read_adc_manager|MRAM_WRITE_DATA~regout\,
	sload => \this_mram_controller|ALT_INV_curr_state.idle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|curr_state.writing~regout\);

-- Location: LCCOMB_X25_Y10_N2
\this_mram_controller|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Mux41~0_combout\ = (!\this_mram_controller|counter\(3) & ((\this_mram_controller|counter\(2) & (\this_mram_controller|counter\(1) & \this_mram_controller|counter\(0))) # (!\this_mram_controller|counter\(2) & 
-- (!\this_mram_controller|counter\(1) & !\this_mram_controller|counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(2),
	datab => \this_mram_controller|counter\(3),
	datac => \this_mram_controller|counter\(1),
	datad => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|Mux41~0_combout\);

-- Location: LCCOMB_X25_Y10_N26
\this_mram_controller|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector0~0_combout\ = (\this_mram_controller|curr_state.reading~regout\ & ((!\this_mram_controller|Mux41~0_combout\) # (!\this_mram_controller|counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(2),
	datab => \this_mram_controller|Mux41~0_combout\,
	datad => \this_mram_controller|curr_state.reading~regout\,
	combout => \this_mram_controller|Selector0~0_combout\);

-- Location: LCCOMB_X25_Y10_N0
\this_mram_controller|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector1~1_combout\ = (\this_mram_controller|Selector1~0_combout\ & (\this_mram_controller|MRAM_OUTPUT_EN~regout\ & ((\this_mram_controller|curr_state.writing~regout\) # (\this_mram_controller|Selector0~0_combout\)))) # 
-- (!\this_mram_controller|Selector1~0_combout\ & ((\this_mram_controller|curr_state.writing~regout\) # ((\this_mram_controller|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|Selector1~0_combout\,
	datab => \this_mram_controller|curr_state.writing~regout\,
	datac => \this_mram_controller|MRAM_OUTPUT_EN~regout\,
	datad => \this_mram_controller|Selector0~0_combout\,
	combout => \this_mram_controller|Selector1~1_combout\);

-- Location: LCFF_X25_Y10_N1
\this_mram_controller|MRAM_OUTPUT_EN\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_OUTPUT_EN~regout\);

-- Location: LCCOMB_X26_Y10_N18
\this_mram_controller|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector22~0_combout\ = (\this_read_adc_manager|address_counter\(0) & ((\this_mram_controller|curr_state.writing~regout\) # ((\this_mram_controller|curr_state.reading~regout\ & \this_write_out_mram_manager|address_counter\(0))))) # 
-- (!\this_read_adc_manager|address_counter\(0) & (((\this_mram_controller|curr_state.reading~regout\ & \this_write_out_mram_manager|address_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter\(0),
	datab => \this_mram_controller|curr_state.writing~regout\,
	datac => \this_mram_controller|curr_state.reading~regout\,
	datad => \this_write_out_mram_manager|address_counter\(0),
	combout => \this_mram_controller|Selector22~0_combout\);

-- Location: LCCOMB_X24_Y10_N16
\this_mram_controller|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector22~1_combout\ = (!\this_mram_controller|counter\(2) & !\this_mram_controller|counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(2),
	datad => \this_mram_controller|counter\(1),
	combout => \this_mram_controller|Selector22~1_combout\);

-- Location: LCCOMB_X25_Y10_N16
\this_mram_controller|Selector22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector22~2_combout\ = ((!\this_mram_controller|counter\(0) & (!\this_mram_controller|counter\(3) & \this_mram_controller|Selector22~1_combout\))) # (!\this_mram_controller|curr_state.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(0),
	datab => \this_mram_controller|counter\(3),
	datac => \this_mram_controller|curr_state.idle~regout\,
	datad => \this_mram_controller|Selector22~1_combout\,
	combout => \this_mram_controller|Selector22~2_combout\);

-- Location: LCFF_X26_Y10_N19
\this_mram_controller|MRAM_A[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector22~0_combout\,
	ena => \this_mram_controller|Selector22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_A\(0));

-- Location: LCFF_X27_Y10_N7
\this_write_out_mram_manager|address_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|address_counter[1]~13_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	ena => \this_write_out_mram_manager|address_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|address_counter\(1));

-- Location: LCCOMB_X26_Y10_N24
\this_mram_controller|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector21~0_combout\ = (\this_read_adc_manager|address_counter\(1) & ((\this_mram_controller|curr_state.writing~regout\) # ((\this_mram_controller|curr_state.reading~regout\ & \this_write_out_mram_manager|address_counter\(1))))) # 
-- (!\this_read_adc_manager|address_counter\(1) & (((\this_mram_controller|curr_state.reading~regout\ & \this_write_out_mram_manager|address_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter\(1),
	datab => \this_mram_controller|curr_state.writing~regout\,
	datac => \this_mram_controller|curr_state.reading~regout\,
	datad => \this_write_out_mram_manager|address_counter\(1),
	combout => \this_mram_controller|Selector21~0_combout\);

-- Location: LCFF_X26_Y10_N25
\this_mram_controller|MRAM_A[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector21~0_combout\,
	ena => \this_mram_controller|Selector22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_A\(1));

-- Location: LCCOMB_X26_Y10_N26
\this_mram_controller|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector20~0_combout\ = (\this_read_adc_manager|address_counter\(2) & ((\this_mram_controller|curr_state.writing~regout\) # ((\this_write_out_mram_manager|address_counter\(2) & \this_mram_controller|curr_state.reading~regout\)))) # 
-- (!\this_read_adc_manager|address_counter\(2) & (\this_write_out_mram_manager|address_counter\(2) & (\this_mram_controller|curr_state.reading~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter\(2),
	datab => \this_write_out_mram_manager|address_counter\(2),
	datac => \this_mram_controller|curr_state.reading~regout\,
	datad => \this_mram_controller|curr_state.writing~regout\,
	combout => \this_mram_controller|Selector20~0_combout\);

-- Location: LCFF_X26_Y10_N27
\this_mram_controller|MRAM_A[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector20~0_combout\,
	ena => \this_mram_controller|Selector22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_A\(2));

-- Location: LCCOMB_X26_Y10_N22
\this_mram_controller|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector19~0_combout\ = (\this_mram_controller|curr_state.reading~regout\ & ((\this_write_out_mram_manager|address_counter\(3)) # ((\this_mram_controller|curr_state.writing~regout\ & \this_read_adc_manager|address_counter\(3))))) # 
-- (!\this_mram_controller|curr_state.reading~regout\ & (\this_mram_controller|curr_state.writing~regout\ & ((\this_read_adc_manager|address_counter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state.reading~regout\,
	datab => \this_mram_controller|curr_state.writing~regout\,
	datac => \this_write_out_mram_manager|address_counter\(3),
	datad => \this_read_adc_manager|address_counter\(3),
	combout => \this_mram_controller|Selector19~0_combout\);

-- Location: LCFF_X26_Y10_N23
\this_mram_controller|MRAM_A[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector19~0_combout\,
	ena => \this_mram_controller|Selector22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_A\(3));

-- Location: LCCOMB_X26_Y10_N6
\this_mram_controller|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector18~0_combout\ = (\this_read_adc_manager|address_counter\(4) & ((\this_mram_controller|curr_state.writing~regout\) # ((\this_write_out_mram_manager|address_counter\(4) & \this_mram_controller|curr_state.reading~regout\)))) # 
-- (!\this_read_adc_manager|address_counter\(4) & (\this_write_out_mram_manager|address_counter\(4) & (\this_mram_controller|curr_state.reading~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter\(4),
	datab => \this_write_out_mram_manager|address_counter\(4),
	datac => \this_mram_controller|curr_state.reading~regout\,
	datad => \this_mram_controller|curr_state.writing~regout\,
	combout => \this_mram_controller|Selector18~0_combout\);

-- Location: LCFF_X26_Y10_N7
\this_mram_controller|MRAM_A[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector18~0_combout\,
	ena => \this_mram_controller|Selector22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_A\(4));

-- Location: LCCOMB_X26_Y10_N30
\this_mram_controller|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector17~0_combout\ = (\this_mram_controller|curr_state.reading~regout\ & ((\this_write_out_mram_manager|address_counter\(5)) # ((\this_mram_controller|curr_state.writing~regout\ & \this_read_adc_manager|address_counter\(5))))) # 
-- (!\this_mram_controller|curr_state.reading~regout\ & (\this_mram_controller|curr_state.writing~regout\ & ((\this_read_adc_manager|address_counter\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state.reading~regout\,
	datab => \this_mram_controller|curr_state.writing~regout\,
	datac => \this_write_out_mram_manager|address_counter\(5),
	datad => \this_read_adc_manager|address_counter\(5),
	combout => \this_mram_controller|Selector17~0_combout\);

-- Location: LCFF_X26_Y10_N31
\this_mram_controller|MRAM_A[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector17~0_combout\,
	ena => \this_mram_controller|Selector22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_A\(5));

-- Location: LCFF_X27_Y10_N17
\this_write_out_mram_manager|address_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|address_counter[6]~23_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	ena => \this_write_out_mram_manager|address_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|address_counter\(6));

-- Location: LCCOMB_X26_Y10_N2
\this_mram_controller|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector16~0_combout\ = (\this_mram_controller|curr_state.reading~regout\ & ((\this_write_out_mram_manager|address_counter\(6)) # ((\this_mram_controller|curr_state.writing~regout\ & \this_read_adc_manager|address_counter\(6))))) # 
-- (!\this_mram_controller|curr_state.reading~regout\ & (\this_mram_controller|curr_state.writing~regout\ & ((\this_read_adc_manager|address_counter\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state.reading~regout\,
	datab => \this_mram_controller|curr_state.writing~regout\,
	datac => \this_write_out_mram_manager|address_counter\(6),
	datad => \this_read_adc_manager|address_counter\(6),
	combout => \this_mram_controller|Selector16~0_combout\);

-- Location: LCFF_X26_Y10_N3
\this_mram_controller|MRAM_A[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector16~0_combout\,
	ena => \this_mram_controller|Selector22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_A\(6));

-- Location: LCCOMB_X26_Y10_N20
\this_mram_controller|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector15~0_combout\ = (\this_mram_controller|curr_state.reading~regout\ & ((\this_write_out_mram_manager|address_counter\(7)) # ((\this_read_adc_manager|address_counter\(7) & \this_mram_controller|curr_state.writing~regout\)))) # 
-- (!\this_mram_controller|curr_state.reading~regout\ & (\this_read_adc_manager|address_counter\(7) & (\this_mram_controller|curr_state.writing~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state.reading~regout\,
	datab => \this_read_adc_manager|address_counter\(7),
	datac => \this_mram_controller|curr_state.writing~regout\,
	datad => \this_write_out_mram_manager|address_counter\(7),
	combout => \this_mram_controller|Selector15~0_combout\);

-- Location: LCFF_X26_Y10_N21
\this_mram_controller|MRAM_A[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector15~0_combout\,
	ena => \this_mram_controller|Selector22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_A\(7));

-- Location: LCCOMB_X26_Y10_N10
\this_mram_controller|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector14~0_combout\ = (\this_mram_controller|curr_state.reading~regout\ & ((\this_write_out_mram_manager|address_counter\(8)) # ((\this_read_adc_manager|address_counter\(8) & \this_mram_controller|curr_state.writing~regout\)))) # 
-- (!\this_mram_controller|curr_state.reading~regout\ & (\this_read_adc_manager|address_counter\(8) & (\this_mram_controller|curr_state.writing~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state.reading~regout\,
	datab => \this_read_adc_manager|address_counter\(8),
	datac => \this_mram_controller|curr_state.writing~regout\,
	datad => \this_write_out_mram_manager|address_counter\(8),
	combout => \this_mram_controller|Selector14~0_combout\);

-- Location: LCFF_X26_Y10_N11
\this_mram_controller|MRAM_A[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector14~0_combout\,
	ena => \this_mram_controller|Selector22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_A\(8));

-- Location: LCCOMB_X27_Y10_N22
\this_write_out_mram_manager|address_counter[9]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|address_counter[9]~29_combout\ = \this_write_out_mram_manager|address_counter[8]~28\ $ (\this_write_out_mram_manager|address_counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \this_write_out_mram_manager|address_counter\(9),
	cin => \this_write_out_mram_manager|address_counter[8]~28\,
	combout => \this_write_out_mram_manager|address_counter[9]~29_combout\);

-- Location: LCFF_X27_Y10_N23
\this_write_out_mram_manager|address_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|address_counter[9]~29_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	ena => \this_write_out_mram_manager|address_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|address_counter\(9));

-- Location: LCCOMB_X26_Y10_N0
\this_mram_controller|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector13~0_combout\ = (\this_read_adc_manager|address_counter\(9) & ((\this_mram_controller|curr_state.writing~regout\) # ((\this_write_out_mram_manager|address_counter\(9) & \this_mram_controller|curr_state.reading~regout\)))) # 
-- (!\this_read_adc_manager|address_counter\(9) & (((\this_write_out_mram_manager|address_counter\(9) & \this_mram_controller|curr_state.reading~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_read_adc_manager|address_counter\(9),
	datab => \this_mram_controller|curr_state.writing~regout\,
	datac => \this_write_out_mram_manager|address_counter\(9),
	datad => \this_mram_controller|curr_state.reading~regout\,
	combout => \this_mram_controller|Selector13~0_combout\);

-- Location: LCFF_X26_Y10_N1
\this_mram_controller|MRAM_A[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector13~0_combout\,
	ena => \this_mram_controller|Selector22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_A\(9));

-- Location: LCCOMB_X25_Y10_N8
\this_mram_controller|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector0~2_combout\ = ((\this_mram_controller|Selector0~0_combout\ & ((\this_mram_controller|MRAM_EN~regout\) # (\this_mram_controller|Mux41~0_combout\)))) # (!\this_mram_controller|Selector0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|Selector0~1_combout\,
	datab => \this_mram_controller|Selector0~0_combout\,
	datac => \this_mram_controller|MRAM_EN~regout\,
	datad => \this_mram_controller|Mux41~0_combout\,
	combout => \this_mram_controller|Selector0~2_combout\);

-- Location: LCFF_X25_Y10_N9
\this_mram_controller|MRAM_EN\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_EN~regout\);

-- Location: LCCOMB_X25_Y10_N6
\this_mram_controller|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector2~0_combout\ = ((\this_mram_controller|Mux18~0_combout\ & (!\this_mram_controller|MRAM_WRITE_EN~regout\)) # (!\this_mram_controller|Mux18~0_combout\ & ((\this_mram_controller|counter\(2))))) # 
-- (!\this_mram_controller|curr_state.writing~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|Mux18~0_combout\,
	datab => \this_mram_controller|MRAM_WRITE_EN~regout\,
	datac => \this_mram_controller|curr_state.writing~regout\,
	datad => \this_mram_controller|counter\(2),
	combout => \this_mram_controller|Selector2~0_combout\);

-- Location: LCCOMB_X25_Y10_N28
\this_mram_controller|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector2~1_combout\ = ((\this_mram_controller|curr_state~5_combout\ & \this_mram_controller|MRAM_WRITE_EN~regout\)) # (!\this_mram_controller|Selector2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|curr_state~5_combout\,
	datac => \this_mram_controller|MRAM_WRITE_EN~regout\,
	datad => \this_mram_controller|Selector2~0_combout\,
	combout => \this_mram_controller|Selector2~1_combout\);

-- Location: LCFF_X25_Y10_N29
\this_mram_controller|MRAM_WRITE_EN\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_WRITE_EN~regout\);

-- Location: LCCOMB_X25_Y10_N22
\this_mram_controller|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|Selector4~1_combout\ = ((\this_mram_controller|Selector0~0_combout\ & ((\this_mram_controller|MRAM_LOWER_EN~regout\) # (\this_mram_controller|Mux41~0_combout\)))) # (!\this_mram_controller|Selector4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|Selector4~0_combout\,
	datab => \this_mram_controller|Selector0~0_combout\,
	datac => \this_mram_controller|MRAM_LOWER_EN~regout\,
	datad => \this_mram_controller|Mux41~0_combout\,
	combout => \this_mram_controller|Selector4~1_combout\);

-- Location: LCFF_X25_Y10_N23
\this_mram_controller|MRAM_LOWER_EN\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|Selector4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|MRAM_LOWER_EN~regout\);

-- Location: LCCOMB_X24_Y11_N24
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X24_Y11_N26
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ (((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # (GND))))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCFF_X24_Y11_N27
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCCOMB_X24_Y11_N28
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & VCC)))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCFF_X24_Y11_N29
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X24_Y11_N30
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ $ 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\);

-- Location: LCFF_X24_Y11_N31
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCCOMB_X24_Y11_N22
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X27_Y10_N2
\this_write_out_mram_manager|UART_DATA_IRQ~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|UART_DATA_IRQ~0_combout\ = (\this_write_out_mram_manager|have_data~regout\ & !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_write_out_mram_manager|have_data~regout\,
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \this_write_out_mram_manager|UART_DATA_IRQ~0_combout\);

-- Location: LCFF_X27_Y10_N3
\this_write_out_mram_manager|UART_DATA_IRQ\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|UART_DATA_IRQ~0_combout\,
	sclr => \this_state_manager|ALT_INV_curr_state.write_out_mram~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|UART_DATA_IRQ~regout\);

-- Location: LCCOMB_X24_Y11_N14
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\) # (\this_write_out_mram_manager|UART_DATA_IRQ~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \this_write_out_mram_manager|UART_DATA_IRQ~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X25_Y11_N24
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\) # 
-- (!\UART_Controller_1|curr_state.reading_fifo1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCFF_X25_Y11_N25
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X24_Y11_N20
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\ = (\UART_Controller_1|curr_state.reading_fifo1~regout\ & (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ $ 
-- (((!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ & \this_write_out_mram_manager|UART_DATA_IRQ~regout\))))) # (!\UART_Controller_1|curr_state.reading_fifo1~regout\ & 
-- (((!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ & \this_write_out_mram_manager|UART_DATA_IRQ~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \this_write_out_mram_manager|UART_DATA_IRQ~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCFF_X24_Y11_N25
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X24_Y11_N18
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & \this_write_out_mram_manager|UART_DATA_IRQ~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => \this_write_out_mram_manager|UART_DATA_IRQ~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X24_Y11_N16
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X25_Y11_N10
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\UART_Controller_1|curr_state.reading_fifo1~regout\ & ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X25_Y11_N11
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X24_Y11_N10
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ & \this_write_out_mram_manager|UART_DATA_IRQ~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \this_write_out_mram_manager|UART_DATA_IRQ~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: LCCOMB_X24_Y11_N0
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\ = (\UART_Controller_1|curr_state.reading_fifo1~regout\ & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\);

-- Location: LCCOMB_X20_Y11_N14
\this_mram_controller|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|data_out[8]~feeder_combout\ = \MRAM_D[8]~8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MRAM_D[8]~8\,
	combout => \this_mram_controller|data_out[8]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N24
\this_mram_controller|data_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|data_out[0]~0_combout\ = (!\this_mram_controller|counter\(3) & \this_mram_controller|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|counter\(3),
	datad => \this_mram_controller|counter\(0),
	combout => \this_mram_controller|data_out[0]~0_combout\);

-- Location: LCCOMB_X24_Y10_N0
\this_mram_controller|data_out[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|data_out[0]~1_combout\ = (\this_mram_controller|counter\(2) & (!\this_mram_controller|counter\(1) & (\this_mram_controller|data_out[0]~0_combout\ & \this_mram_controller|curr_state.reading~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_mram_controller|counter\(2),
	datab => \this_mram_controller|counter\(1),
	datac => \this_mram_controller|data_out[0]~0_combout\,
	datad => \this_mram_controller|curr_state.reading~regout\,
	combout => \this_mram_controller|data_out[0]~1_combout\);

-- Location: LCFF_X20_Y11_N15
\this_mram_controller|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|data_out[8]~feeder_combout\,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(8));

-- Location: LCFF_X20_Y11_N13
\this_mram_controller|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \MRAM_D[0]~0\,
	sload => VCC,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(0));

-- Location: LCCOMB_X27_Y10_N0
\this_write_out_mram_manager|msb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|msb~1_combout\ = \this_write_out_mram_manager|msb~regout\ $ (((\this_state_manager|curr_state.write_out_mram~regout\ & \this_write_out_mram_manager|msb~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \this_state_manager|curr_state.write_out_mram~regout\,
	datac => \this_write_out_mram_manager|msb~regout\,
	datad => \this_write_out_mram_manager|msb~0_combout\,
	combout => \this_write_out_mram_manager|msb~1_combout\);

-- Location: LCFF_X27_Y10_N1
\this_write_out_mram_manager|msb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_write_out_mram_manager|msb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_write_out_mram_manager|msb~regout\);

-- Location: LCCOMB_X20_Y11_N12
\this_write_out_mram_manager|UART_SEND_DATA[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|UART_SEND_DATA[0]~6_combout\ = (\this_write_out_mram_manager|msb~regout\ & (\this_mram_controller|data_out\(8))) # (!\this_write_out_mram_manager|msb~regout\ & ((\this_mram_controller|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|data_out\(8),
	datac => \this_mram_controller|data_out\(0),
	datad => \this_write_out_mram_manager|msb~regout\,
	combout => \this_write_out_mram_manager|UART_SEND_DATA[0]~6_combout\);

-- Location: LCCOMB_X24_Y11_N2
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X24_Y11_N3
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X24_Y11_N4
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X24_Y11_N5
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X24_Y11_N6
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X24_Y11_N7
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X24_Y11_N8
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3) $ 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\);

-- Location: LCFF_X24_Y11_N9
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X25_Y11_N2
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X25_Y11_N3
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X25_Y11_N4
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X25_Y11_N5
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X25_Y11_N6
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X25_Y11_N7
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X25_Y11_N8
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) $ 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\);

-- Location: LCFF_X25_Y11_N9
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCFF_X20_Y11_N19
\this_mram_controller|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \MRAM_D[9]~9\,
	sload => VCC,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(9));

-- Location: LCFF_X20_Y11_N11
\this_mram_controller|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \MRAM_D[1]~1\,
	sload => VCC,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(1));

-- Location: LCCOMB_X20_Y11_N10
\this_write_out_mram_manager|UART_SEND_DATA[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|UART_SEND_DATA[1]~5_combout\ = (\this_write_out_mram_manager|msb~regout\ & (\this_mram_controller|data_out\(9))) # (!\this_write_out_mram_manager|msb~regout\ & ((\this_mram_controller|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|data_out\(9),
	datac => \this_mram_controller|data_out\(1),
	datad => \this_write_out_mram_manager|msb~regout\,
	combout => \this_write_out_mram_manager|UART_SEND_DATA[1]~5_combout\);

-- Location: LCFF_X20_Y11_N1
\this_mram_controller|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \MRAM_D[10]~10\,
	sload => VCC,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(10));

-- Location: LCFF_X20_Y11_N3
\this_mram_controller|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \MRAM_D[2]~2\,
	sload => VCC,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(2));

-- Location: LCCOMB_X20_Y11_N2
\this_write_out_mram_manager|UART_SEND_DATA[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|UART_SEND_DATA[2]~4_combout\ = (\this_write_out_mram_manager|msb~regout\ & (\this_mram_controller|data_out\(10))) # (!\this_write_out_mram_manager|msb~regout\ & ((\this_mram_controller|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|data_out\(10),
	datac => \this_mram_controller|data_out\(2),
	datad => \this_write_out_mram_manager|msb~regout\,
	combout => \this_write_out_mram_manager|UART_SEND_DATA[2]~4_combout\);

-- Location: LCCOMB_X20_Y11_N22
\this_mram_controller|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|data_out[11]~feeder_combout\ = \MRAM_D[11]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MRAM_D[11]~11\,
	combout => \this_mram_controller|data_out[11]~feeder_combout\);

-- Location: LCFF_X20_Y11_N23
\this_mram_controller|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|data_out[11]~feeder_combout\,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(11));

-- Location: LCFF_X20_Y11_N25
\this_mram_controller|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \MRAM_D[3]~3\,
	sload => VCC,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(3));

-- Location: LCCOMB_X20_Y11_N24
\this_write_out_mram_manager|UART_SEND_DATA[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|UART_SEND_DATA[3]~7_combout\ = (\this_write_out_mram_manager|msb~regout\ & (\this_mram_controller|data_out\(11))) # (!\this_write_out_mram_manager|msb~regout\ & ((\this_mram_controller|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|data_out\(11),
	datac => \this_mram_controller|data_out\(3),
	datad => \this_write_out_mram_manager|msb~regout\,
	combout => \this_write_out_mram_manager|UART_SEND_DATA[3]~7_combout\);

-- Location: LCCOMB_X20_Y11_N26
\this_mram_controller|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|data_out[12]~feeder_combout\ = \MRAM_D[12]~12\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MRAM_D[12]~12\,
	combout => \this_mram_controller|data_out[12]~feeder_combout\);

-- Location: LCFF_X20_Y11_N27
\this_mram_controller|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|data_out[12]~feeder_combout\,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(12));

-- Location: LCFF_X20_Y11_N9
\this_mram_controller|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \MRAM_D[4]~4\,
	sload => VCC,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(4));

-- Location: LCCOMB_X20_Y11_N8
\this_write_out_mram_manager|UART_SEND_DATA[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|UART_SEND_DATA[4]~2_combout\ = (\this_write_out_mram_manager|msb~regout\ & (\this_mram_controller|data_out\(12))) # (!\this_write_out_mram_manager|msb~regout\ & ((\this_mram_controller|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|data_out\(12),
	datac => \this_mram_controller|data_out\(4),
	datad => \this_write_out_mram_manager|msb~regout\,
	combout => \this_write_out_mram_manager|UART_SEND_DATA[4]~2_combout\);

-- Location: LCCOMB_X20_Y11_N28
\this_mram_controller|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_mram_controller|data_out[13]~feeder_combout\ = \MRAM_D[13]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MRAM_D[13]~13\,
	combout => \this_mram_controller|data_out[13]~feeder_combout\);

-- Location: LCFF_X20_Y11_N29
\this_mram_controller|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \this_mram_controller|data_out[13]~feeder_combout\,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(13));

-- Location: LCFF_X20_Y11_N21
\this_mram_controller|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \MRAM_D[5]~5\,
	sload => VCC,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(5));

-- Location: LCCOMB_X20_Y11_N20
\this_write_out_mram_manager|UART_SEND_DATA[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|UART_SEND_DATA[5]~0_combout\ = (\this_write_out_mram_manager|msb~regout\ & (\this_mram_controller|data_out\(13))) # (!\this_write_out_mram_manager|msb~regout\ & ((\this_mram_controller|data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|data_out\(13),
	datac => \this_mram_controller|data_out\(5),
	datad => \this_write_out_mram_manager|msb~regout\,
	combout => \this_write_out_mram_manager|UART_SEND_DATA[5]~0_combout\);

-- Location: LCFF_X20_Y11_N31
\this_mram_controller|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \MRAM_D[14]~14\,
	sload => VCC,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(14));

-- Location: LCFF_X20_Y11_N7
\this_mram_controller|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \MRAM_D[6]~6\,
	sload => VCC,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(6));

-- Location: LCCOMB_X20_Y11_N6
\this_write_out_mram_manager|UART_SEND_DATA[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|UART_SEND_DATA[6]~1_combout\ = (\this_write_out_mram_manager|msb~regout\ & (\this_mram_controller|data_out\(14))) # (!\this_write_out_mram_manager|msb~regout\ & ((\this_mram_controller|data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|data_out\(14),
	datac => \this_mram_controller|data_out\(6),
	datad => \this_write_out_mram_manager|msb~regout\,
	combout => \this_write_out_mram_manager|UART_SEND_DATA[6]~1_combout\);

-- Location: LCFF_X20_Y11_N5
\this_mram_controller|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \MRAM_D[15]~15\,
	sload => VCC,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(15));

-- Location: LCFF_X20_Y11_N17
\this_mram_controller|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \MRAM_D[7]~7\,
	sload => VCC,
	ena => \this_mram_controller|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \this_mram_controller|data_out\(7));

-- Location: LCCOMB_X20_Y11_N16
\this_write_out_mram_manager|UART_SEND_DATA[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \this_write_out_mram_manager|UART_SEND_DATA[7]~3_combout\ = (\this_write_out_mram_manager|msb~regout\ & (\this_mram_controller|data_out\(15))) # (!\this_write_out_mram_manager|msb~regout\ & ((\this_mram_controller|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \this_mram_controller|data_out\(15),
	datac => \this_mram_controller|data_out\(7),
	datad => \this_write_out_mram_manager|msb~regout\,
	combout => \this_write_out_mram_manager|UART_SEND_DATA[7]~3_combout\);

-- Location: LCCOMB_X22_Y11_N26
\UART_Controller_1|uart_tx_1|data_send[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[2]~3_combout\ = !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	combout => \UART_Controller_1|uart_tx_1|data_send[2]~3_combout\);

-- Location: LCCOMB_X21_Y11_N14
\UART_Controller_1|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector0~1_combout\ = (\UART_Controller_1|curr_state.transmiting~regout\ & (((\UART_Controller_1|next_state.idle~regout\ & \UART_Controller_1|uart_tx_1|TX_BUSY~regout\)))) # (!\UART_Controller_1|curr_state.transmiting~regout\ & 
-- (((\UART_Controller_1|next_state.idle~regout\)) # (!\UART_Controller_1|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|Selector0~0_combout\,
	datab => \UART_Controller_1|curr_state.transmiting~regout\,
	datac => \UART_Controller_1|next_state.idle~regout\,
	datad => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	combout => \UART_Controller_1|Selector0~1_combout\);

-- Location: LCFF_X21_Y11_N15
\UART_Controller_1|next_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.idle~regout\);

-- Location: LCFF_X21_Y11_N31
\UART_Controller_1|curr_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.idle~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.idle~regout\);

-- Location: LCCOMB_X21_Y11_N30
\UART_Controller_1|uart_tx_1|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector1~1_combout\ = (\UART_Controller_1|curr_state.idle~regout\ & !\UART_Controller_1|curr_state.transmiting~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|curr_state.idle~regout\,
	datad => \UART_Controller_1|curr_state.transmiting~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector1~1_combout\);

-- Location: LCCOMB_X26_Y11_N4
\UART_Controller_1|uart_tx_1|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~2_combout\ = (\UART_Controller_1|uart_tx_1|counter\(1) & (!\UART_Controller_1|uart_tx_1|Add0~1\)) # (!\UART_Controller_1|uart_tx_1|counter\(1) & ((\UART_Controller_1|uart_tx_1|Add0~1\) # (GND)))
-- \UART_Controller_1|uart_tx_1|Add0~3\ = CARRY((!\UART_Controller_1|uart_tx_1|Add0~1\) # (!\UART_Controller_1|uart_tx_1|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|counter\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_tx_1|Add0~1\,
	combout => \UART_Controller_1|uart_tx_1|Add0~2_combout\,
	cout => \UART_Controller_1|uart_tx_1|Add0~3\);

-- Location: LCCOMB_X26_Y11_N6
\UART_Controller_1|uart_tx_1|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~4_combout\ = (\UART_Controller_1|uart_tx_1|counter\(2) & (\UART_Controller_1|uart_tx_1|Add0~3\ $ (GND))) # (!\UART_Controller_1|uart_tx_1|counter\(2) & (!\UART_Controller_1|uart_tx_1|Add0~3\ & VCC))
-- \UART_Controller_1|uart_tx_1|Add0~5\ = CARRY((\UART_Controller_1|uart_tx_1|counter\(2) & !\UART_Controller_1|uart_tx_1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|counter\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_tx_1|Add0~3\,
	combout => \UART_Controller_1|uart_tx_1|Add0~4_combout\,
	cout => \UART_Controller_1|uart_tx_1|Add0~5\);

-- Location: LCCOMB_X25_Y11_N22
\UART_Controller_1|uart_tx_1|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector14~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (!\UART_Controller_1|uart_tx_1|Equal0~3_combout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & 
-- \UART_Controller_1|uart_tx_1|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datad => \UART_Controller_1|uart_tx_1|Add0~4_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector14~0_combout\);

-- Location: LCFF_X25_Y11_N23
\UART_Controller_1|uart_tx_1|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|counter\(2));

-- Location: LCCOMB_X25_Y11_N14
\UART_Controller_1|uart_tx_1|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector15~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (!\UART_Controller_1|uart_tx_1|Equal0~3_combout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & 
-- \UART_Controller_1|uart_tx_1|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datad => \UART_Controller_1|uart_tx_1|Add0~2_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector15~0_combout\);

-- Location: LCFF_X25_Y11_N15
\UART_Controller_1|uart_tx_1|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|counter\(1));

-- Location: LCCOMB_X26_Y11_N8
\UART_Controller_1|uart_tx_1|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~6_combout\ = (\UART_Controller_1|uart_tx_1|counter\(3) & (!\UART_Controller_1|uart_tx_1|Add0~5\)) # (!\UART_Controller_1|uart_tx_1|counter\(3) & ((\UART_Controller_1|uart_tx_1|Add0~5\) # (GND)))
-- \UART_Controller_1|uart_tx_1|Add0~7\ = CARRY((!\UART_Controller_1|uart_tx_1|Add0~5\) # (!\UART_Controller_1|uart_tx_1|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|counter\(3),
	datad => VCC,
	cin => \UART_Controller_1|uart_tx_1|Add0~5\,
	combout => \UART_Controller_1|uart_tx_1|Add0~6_combout\,
	cout => \UART_Controller_1|uart_tx_1|Add0~7\);

-- Location: LCCOMB_X26_Y11_N24
\UART_Controller_1|uart_tx_1|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector13~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & \UART_Controller_1|uart_tx_1|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datad => \UART_Controller_1|uart_tx_1|Add0~6_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector13~0_combout\);

-- Location: LCFF_X26_Y11_N25
\UART_Controller_1|uart_tx_1|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|counter\(3));

-- Location: LCCOMB_X25_Y11_N0
\UART_Controller_1|uart_tx_1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Equal0~0_combout\ = (!\UART_Controller_1|uart_tx_1|counter\(0) & (\UART_Controller_1|uart_tx_1|counter\(2) & (\UART_Controller_1|uart_tx_1|counter\(1) & !\UART_Controller_1|uart_tx_1|counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|counter\(0),
	datab => \UART_Controller_1|uart_tx_1|counter\(2),
	datac => \UART_Controller_1|uart_tx_1|counter\(1),
	datad => \UART_Controller_1|uart_tx_1|counter\(3),
	combout => \UART_Controller_1|uart_tx_1|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y11_N10
\UART_Controller_1|uart_tx_1|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~8_combout\ = (\UART_Controller_1|uart_tx_1|counter\(4) & (\UART_Controller_1|uart_tx_1|Add0~7\ $ (GND))) # (!\UART_Controller_1|uart_tx_1|counter\(4) & (!\UART_Controller_1|uart_tx_1|Add0~7\ & VCC))
-- \UART_Controller_1|uart_tx_1|Add0~9\ = CARRY((\UART_Controller_1|uart_tx_1|counter\(4) & !\UART_Controller_1|uart_tx_1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|counter\(4),
	datad => VCC,
	cin => \UART_Controller_1|uart_tx_1|Add0~7\,
	combout => \UART_Controller_1|uart_tx_1|Add0~8_combout\,
	cout => \UART_Controller_1|uart_tx_1|Add0~9\);

-- Location: LCCOMB_X25_Y11_N18
\UART_Controller_1|uart_tx_1|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector12~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (\UART_Controller_1|uart_tx_1|Add0~8_combout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & 
-- !\UART_Controller_1|uart_tx_1|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|Add0~8_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datad => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector12~0_combout\);

-- Location: LCFF_X25_Y11_N19
\UART_Controller_1|uart_tx_1|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|counter\(4));

-- Location: LCCOMB_X26_Y11_N12
\UART_Controller_1|uart_tx_1|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~10_combout\ = (\UART_Controller_1|uart_tx_1|counter\(5) & (!\UART_Controller_1|uart_tx_1|Add0~9\)) # (!\UART_Controller_1|uart_tx_1|counter\(5) & ((\UART_Controller_1|uart_tx_1|Add0~9\) # (GND)))
-- \UART_Controller_1|uart_tx_1|Add0~11\ = CARRY((!\UART_Controller_1|uart_tx_1|Add0~9\) # (!\UART_Controller_1|uart_tx_1|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|counter\(5),
	datad => VCC,
	cin => \UART_Controller_1|uart_tx_1|Add0~9\,
	combout => \UART_Controller_1|uart_tx_1|Add0~10_combout\,
	cout => \UART_Controller_1|uart_tx_1|Add0~11\);

-- Location: LCCOMB_X26_Y11_N0
\UART_Controller_1|uart_tx_1|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector11~0_combout\ = (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & \UART_Controller_1|uart_tx_1|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datad => \UART_Controller_1|uart_tx_1|Add0~10_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector11~0_combout\);

-- Location: LCFF_X26_Y11_N1
\UART_Controller_1|uart_tx_1|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|counter\(5));

-- Location: LCCOMB_X26_Y11_N14
\UART_Controller_1|uart_tx_1|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~12_combout\ = (\UART_Controller_1|uart_tx_1|counter\(6) & (\UART_Controller_1|uart_tx_1|Add0~11\ $ (GND))) # (!\UART_Controller_1|uart_tx_1|counter\(6) & (!\UART_Controller_1|uart_tx_1|Add0~11\ & VCC))
-- \UART_Controller_1|uart_tx_1|Add0~13\ = CARRY((\UART_Controller_1|uart_tx_1|counter\(6) & !\UART_Controller_1|uart_tx_1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|counter\(6),
	datad => VCC,
	cin => \UART_Controller_1|uart_tx_1|Add0~11\,
	combout => \UART_Controller_1|uart_tx_1|Add0~12_combout\,
	cout => \UART_Controller_1|uart_tx_1|Add0~13\);

-- Location: LCCOMB_X26_Y11_N28
\UART_Controller_1|uart_tx_1|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector10~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (\UART_Controller_1|uart_tx_1|Add0~12_combout\ & !\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|Add0~12_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector10~0_combout\);

-- Location: LCFF_X26_Y11_N29
\UART_Controller_1|uart_tx_1|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|counter\(6));

-- Location: LCCOMB_X26_Y11_N16
\UART_Controller_1|uart_tx_1|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~14_combout\ = (\UART_Controller_1|uart_tx_1|counter\(7) & (!\UART_Controller_1|uart_tx_1|Add0~13\)) # (!\UART_Controller_1|uart_tx_1|counter\(7) & ((\UART_Controller_1|uart_tx_1|Add0~13\) # (GND)))
-- \UART_Controller_1|uart_tx_1|Add0~15\ = CARRY((!\UART_Controller_1|uart_tx_1|Add0~13\) # (!\UART_Controller_1|uart_tx_1|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|counter\(7),
	datad => VCC,
	cin => \UART_Controller_1|uart_tx_1|Add0~13\,
	combout => \UART_Controller_1|uart_tx_1|Add0~14_combout\,
	cout => \UART_Controller_1|uart_tx_1|Add0~15\);

-- Location: LCCOMB_X26_Y11_N20
\UART_Controller_1|uart_tx_1|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~18_combout\ = (\UART_Controller_1|uart_tx_1|counter\(9) & (!\UART_Controller_1|uart_tx_1|Add0~17\)) # (!\UART_Controller_1|uart_tx_1|counter\(9) & ((\UART_Controller_1|uart_tx_1|Add0~17\) # (GND)))
-- \UART_Controller_1|uart_tx_1|Add0~19\ = CARRY((!\UART_Controller_1|uart_tx_1|Add0~17\) # (!\UART_Controller_1|uart_tx_1|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|counter\(9),
	datad => VCC,
	cin => \UART_Controller_1|uart_tx_1|Add0~17\,
	combout => \UART_Controller_1|uart_tx_1|Add0~18_combout\,
	cout => \UART_Controller_1|uart_tx_1|Add0~19\);

-- Location: LCCOMB_X25_Y11_N16
\UART_Controller_1|uart_tx_1|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector7~0_combout\ = (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & \UART_Controller_1|uart_tx_1|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datad => \UART_Controller_1|uart_tx_1|Add0~18_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector7~0_combout\);

-- Location: LCFF_X25_Y11_N17
\UART_Controller_1|uart_tx_1|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|counter\(9));

-- Location: LCCOMB_X26_Y11_N22
\UART_Controller_1|uart_tx_1|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~20_combout\ = \UART_Controller_1|uart_tx_1|Add0~19\ $ (!\UART_Controller_1|uart_tx_1|counter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_tx_1|counter\(10),
	cin => \UART_Controller_1|uart_tx_1|Add0~19\,
	combout => \UART_Controller_1|uart_tx_1|Add0~20_combout\);

-- Location: LCCOMB_X25_Y11_N26
\UART_Controller_1|uart_tx_1|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector6~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (!\UART_Controller_1|uart_tx_1|Equal0~3_combout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & 
-- \UART_Controller_1|uart_tx_1|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datad => \UART_Controller_1|uart_tx_1|Add0~20_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector6~0_combout\);

-- Location: LCFF_X25_Y11_N27
\UART_Controller_1|uart_tx_1|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|counter\(10));

-- Location: LCCOMB_X25_Y11_N20
\UART_Controller_1|uart_tx_1|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Equal0~2_combout\ = (!\UART_Controller_1|uart_tx_1|counter\(9) & \UART_Controller_1|uart_tx_1|counter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_tx_1|counter\(9),
	datad => \UART_Controller_1|uart_tx_1|counter\(10),
	combout => \UART_Controller_1|uart_tx_1|Equal0~2_combout\);

-- Location: LCCOMB_X26_Y11_N26
\UART_Controller_1|uart_tx_1|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector9~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & \UART_Controller_1|uart_tx_1|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datac => \UART_Controller_1|uart_tx_1|Add0~14_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector9~0_combout\);

-- Location: LCFF_X26_Y11_N27
\UART_Controller_1|uart_tx_1|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|counter\(7));

-- Location: LCCOMB_X26_Y11_N30
\UART_Controller_1|uart_tx_1|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Equal0~1_combout\ = (\UART_Controller_1|uart_tx_1|counter\(4) & (!\UART_Controller_1|uart_tx_1|counter\(6) & (!\UART_Controller_1|uart_tx_1|counter\(7) & !\UART_Controller_1|uart_tx_1|counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|counter\(4),
	datab => \UART_Controller_1|uart_tx_1|counter\(6),
	datac => \UART_Controller_1|uart_tx_1|counter\(7),
	datad => \UART_Controller_1|uart_tx_1|counter\(5),
	combout => \UART_Controller_1|uart_tx_1|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y11_N28
\UART_Controller_1|uart_tx_1|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Equal0~3_combout\ = (\UART_Controller_1|uart_tx_1|counter\(8) & (\UART_Controller_1|uart_tx_1|Equal0~0_combout\ & (\UART_Controller_1|uart_tx_1|Equal0~2_combout\ & \UART_Controller_1|uart_tx_1|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|counter\(8),
	datab => \UART_Controller_1|uart_tx_1|Equal0~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|Equal0~2_combout\,
	datad => \UART_Controller_1|uart_tx_1|Equal0~1_combout\,
	combout => \UART_Controller_1|uart_tx_1|Equal0~3_combout\);

-- Location: LCCOMB_X21_Y11_N28
\UART_Controller_1|uart_tx_1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector0~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\ & (!\UART_Controller_1|uart_tx_1|Equal0~3_combout\ & ((\UART_Controller_1|uart_tx_1|Selector1~1_combout\) # 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\)))) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\ & ((\UART_Controller_1|uart_tx_1|Selector1~1_combout\) # ((\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datab => \UART_Controller_1|uart_tx_1|Selector1~1_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datad => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector0~0_combout\);

-- Location: LCFF_X21_Y11_N29
\UART_Controller_1|uart_tx_1|tx_curr_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\);

-- Location: LCFF_X21_Y11_N27
\UART_Controller_1|uart_tx_1|TX_BUSY\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\);

-- Location: LCCOMB_X21_Y11_N10
\UART_Controller_1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector2~0_combout\ = (\UART_Controller_1|next_state.reading_fifo2~regout\ & ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & (!\UART_Controller_1|curr_state.reading_fifo2~regout\)) # (!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & 
-- ((!\UART_Controller_1|curr_state.transmiting~regout\))))) # (!\UART_Controller_1|next_state.reading_fifo2~regout\ & (((!\UART_Controller_1|curr_state.reading_fifo2~regout\ & !\UART_Controller_1|curr_state.transmiting~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|next_state.reading_fifo2~regout\,
	datab => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datac => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	datad => \UART_Controller_1|curr_state.transmiting~regout\,
	combout => \UART_Controller_1|Selector2~0_combout\);

-- Location: LCCOMB_X21_Y11_N12
\UART_Controller_1|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector2~1_combout\ = (\UART_Controller_1|Selector2~0_combout\ & ((\UART_Controller_1|curr_state.idle~regout\) # ((!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- \UART_Controller_1|next_state.reading_fifo2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \UART_Controller_1|Selector2~0_combout\,
	datac => \UART_Controller_1|next_state.reading_fifo2~regout\,
	datad => \UART_Controller_1|curr_state.idle~regout\,
	combout => \UART_Controller_1|Selector2~1_combout\);

-- Location: LCFF_X21_Y11_N13
\UART_Controller_1|next_state.reading_fifo2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.reading_fifo2~regout\);

-- Location: LCFF_X21_Y11_N11
\UART_Controller_1|curr_state.reading_fifo2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.reading_fifo2~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.reading_fifo2~regout\);

-- Location: LCCOMB_X21_Y11_N4
\UART_Controller_1|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector3~1_combout\ = (\UART_Controller_1|next_state.transmiting~regout\ & ((\UART_Controller_1|Selector3~0_combout\) # ((\UART_Controller_1|curr_state.reading_fifo2~regout\)))) # (!\UART_Controller_1|next_state.transmiting~regout\ & 
-- (((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & \UART_Controller_1|curr_state.reading_fifo2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|Selector3~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datac => \UART_Controller_1|next_state.transmiting~regout\,
	datad => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	combout => \UART_Controller_1|Selector3~1_combout\);

-- Location: LCFF_X21_Y11_N5
\UART_Controller_1|next_state.transmiting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.transmiting~regout\);

-- Location: LCFF_X21_Y11_N21
\UART_Controller_1|curr_state.transmiting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.transmiting~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.transmiting~regout\);

-- Location: LCCOMB_X21_Y11_N6
\UART_Controller_1|uart_tx_1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector1~0_combout\ = (!\UART_Controller_1|curr_state.transmiting~regout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & \UART_Controller_1|curr_state.idle~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|curr_state.transmiting~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datad => \UART_Controller_1|curr_state.idle~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector1~0_combout\);

-- Location: LCFF_X21_Y11_N7
\UART_Controller_1|uart_tx_1|tx_curr_state.sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\);

-- Location: LCFF_X22_Y11_N27
\UART_Controller_1|uart_tx_1|data_send[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[2]~3_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(2));

-- Location: LCFF_X22_Y11_N31
\UART_Controller_1|uart_tx_1|data_send[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(3));

-- Location: LCCOMB_X21_Y11_N22
\UART_Controller_1|uart_tx_1|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector19~1_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & \UART_Controller_1|uart_tx_1|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datad => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector19~1_combout\);

-- Location: LCCOMB_X22_Y11_N12
\UART_Controller_1|uart_tx_1|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector19~2_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(1) & ((\UART_Controller_1|uart_tx_1|Selector19~0_combout\) # ((\UART_Controller_1|uart_tx_1|Selector19~1_combout\ & 
-- !\UART_Controller_1|uart_tx_1|data_index\(0))))) # (!\UART_Controller_1|uart_tx_1|data_index\(1) & (((\UART_Controller_1|uart_tx_1|Selector19~1_combout\ & \UART_Controller_1|uart_tx_1|data_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector19~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|Selector19~1_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(1),
	datad => \UART_Controller_1|uart_tx_1|data_index\(0),
	combout => \UART_Controller_1|uart_tx_1|Selector19~2_combout\);

-- Location: LCFF_X22_Y11_N13
\UART_Controller_1|uart_tx_1|data_index[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector19~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(1));

-- Location: LCCOMB_X22_Y11_N22
\UART_Controller_1|uart_tx_1|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add1~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & \UART_Controller_1|uart_tx_1|data_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Add1~0_combout\);

-- Location: LCCOMB_X22_Y11_N10
\UART_Controller_1|uart_tx_1|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector18~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(2) & ((\UART_Controller_1|uart_tx_1|Selector19~0_combout\) # ((\UART_Controller_1|uart_tx_1|Selector19~1_combout\ & 
-- !\UART_Controller_1|uart_tx_1|Add1~0_combout\)))) # (!\UART_Controller_1|uart_tx_1|data_index\(2) & (((\UART_Controller_1|uart_tx_1|Selector19~1_combout\ & \UART_Controller_1|uart_tx_1|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector19~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|Selector19~1_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(2),
	datad => \UART_Controller_1|uart_tx_1|Add1~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector18~0_combout\);

-- Location: LCFF_X22_Y11_N11
\UART_Controller_1|uart_tx_1|data_index[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(2));

-- Location: LCCOMB_X22_Y11_N18
\UART_Controller_1|uart_tx_1|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~1_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(1) & (\UART_Controller_1|uart_tx_1|data_index\(0) & \UART_Controller_1|uart_tx_1|data_index\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(1),
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index\(2),
	combout => \UART_Controller_1|uart_tx_1|Selector4~1_combout\);

-- Location: LCCOMB_X22_Y11_N8
\UART_Controller_1|uart_tx_1|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector17~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(3) & ((\UART_Controller_1|uart_tx_1|Selector19~0_combout\) # ((\UART_Controller_1|uart_tx_1|Selector19~1_combout\ & 
-- !\UART_Controller_1|uart_tx_1|Selector4~1_combout\)))) # (!\UART_Controller_1|uart_tx_1|data_index\(3) & (((\UART_Controller_1|uart_tx_1|Selector19~1_combout\ & \UART_Controller_1|uart_tx_1|Selector4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector19~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|Selector19~1_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(3),
	datad => \UART_Controller_1|uart_tx_1|Selector4~1_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector17~0_combout\);

-- Location: LCFF_X22_Y11_N9
\UART_Controller_1|uart_tx_1|data_index[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(3));

-- Location: LCCOMB_X22_Y11_N14
\UART_Controller_1|uart_tx_1|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(1) & (\UART_Controller_1|uart_tx_1|data_index\(0) & (!\UART_Controller_1|uart_tx_1|data_index\(3) & \UART_Controller_1|uart_tx_1|data_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(1),
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datac => \UART_Controller_1|uart_tx_1|data_index\(3),
	datad => \UART_Controller_1|uart_tx_1|data_index\(2),
	combout => \UART_Controller_1|uart_tx_1|Selector4~0_combout\);

-- Location: LCCOMB_X21_Y11_N16
\UART_Controller_1|uart_tx_1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector2~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\) # ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\ & !\UART_Controller_1|uart_tx_1|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector2~0_combout\);

-- Location: LCFF_X21_Y11_N17
\UART_Controller_1|uart_tx_1|tx_curr_state.start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\);

-- Location: LCCOMB_X21_Y11_N0
\UART_Controller_1|uart_tx_1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector3~0_combout\ = (\UART_Controller_1|uart_tx_1|Equal0~3_combout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\) # ((!\UART_Controller_1|uart_tx_1|Selector4~0_combout\ & 
-- \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\)))) # (!\UART_Controller_1|uart_tx_1|Equal0~3_combout\ & (((\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	datab => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector3~0_combout\);

-- Location: LCFF_X21_Y11_N1
\UART_Controller_1|uart_tx_1|tx_curr_state.data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\);

-- Location: LCCOMB_X21_Y11_N18
\UART_Controller_1|uart_tx_1|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector20~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|Equal0~3_combout\ $ (\UART_Controller_1|uart_tx_1|data_index\(0))))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & ((\UART_Controller_1|uart_tx_1|data_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|Equal0~3_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector20~0_combout\);

-- Location: LCFF_X21_Y11_N19
\UART_Controller_1|uart_tx_1|data_index[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(0));

-- Location: LCFF_X22_Y11_N3
\UART_Controller_1|uart_tx_1|data_send[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(0));

-- Location: LCCOMB_X22_Y11_N2
\UART_Controller_1|uart_tx_1|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~2_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & (((\UART_Controller_1|uart_tx_1|data_index\(1))) # (!\UART_Controller_1|uart_tx_1|data_send\(1)))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (((\UART_Controller_1|uart_tx_1|data_send\(0) & !\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_send\(1),
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datac => \UART_Controller_1|uart_tx_1|data_send\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~2_combout\);

-- Location: LCCOMB_X22_Y11_N30
\UART_Controller_1|uart_tx_1|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~3_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(1) & ((\UART_Controller_1|uart_tx_1|Mux0~2_combout\ & ((\UART_Controller_1|uart_tx_1|data_send\(3)))) # (!\UART_Controller_1|uart_tx_1|Mux0~2_combout\ & 
-- (!\UART_Controller_1|uart_tx_1|data_send\(2))))) # (!\UART_Controller_1|uart_tx_1|data_index\(1) & (((\UART_Controller_1|uart_tx_1|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(1),
	datab => \UART_Controller_1|uart_tx_1|data_send\(2),
	datac => \UART_Controller_1|uart_tx_1|data_send\(3),
	datad => \UART_Controller_1|uart_tx_1|Mux0~2_combout\,
	combout => \UART_Controller_1|uart_tx_1|Mux0~3_combout\);

-- Location: LCCOMB_X22_Y10_N16
\UART_Controller_1|uart_tx_1|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~4_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(2) & (\UART_Controller_1|uart_tx_1|Mux0~1_combout\)) # (!\UART_Controller_1|uart_tx_1|data_index\(2) & ((\UART_Controller_1|uart_tx_1|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Mux0~1_combout\,
	datab => \UART_Controller_1|uart_tx_1|Mux0~3_combout\,
	datad => \UART_Controller_1|uart_tx_1|data_index\(2),
	combout => \UART_Controller_1|uart_tx_1|Mux0~4_combout\);

-- Location: LCCOMB_X21_Y10_N30
\UART_Controller_1|uart_tx_1|tx_curr_state.start~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_curr_state.start~_wirecell_combout\ = !\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	combout => \UART_Controller_1|uart_tx_1|tx_curr_state.start~_wirecell_combout\);

-- Location: LCFF_X22_Y10_N17
\UART_Controller_1|uart_tx_1|TX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \pl|altpll_component|_clk0~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Mux0~4_combout\,
	sdata => \UART_Controller_1|uart_tx_1|tx_curr_state.start~_wirecell_combout\,
	sload => \UART_Controller_1|uart_tx_1|ALT_INV_tx_curr_state.data~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|TX~regout\);

-- Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SPI_MOSI~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SPI_MOSI);

-- Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SPI_MISO~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SPI_MISO);

-- Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SPI_SCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SPI_SCLK);

-- Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ADC_SPI_SDIN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adc_spi_controller|spi_tx_component|SPI_MOSI~reg0_regout\,
	oe => \adc_spi_controller|spi_tx_component|SPI_MOSI~en_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ADC_SPI_SDIN);

-- Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SPI_CS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Corr_Main_1|PREAMBULE_FOUND~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SPI_CS);

-- Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\BUTTON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_BUTTON);

-- Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ADC_SHDN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ADC_SHDN);

-- Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ADC_SYNC~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_setup_manager|ADC_SYNC~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ADC_SYNC);

-- Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ADC_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CLK~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ADC_CLK);

-- Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_DORB~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_DORB);

-- Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_DORA~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_DORA);

-- Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_DCLKB~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_DCLKB);

-- Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_B[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_B(0));

-- Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_B[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_B(1));

-- Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_B[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_B(2));

-- Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_B[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_B(3));

-- Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_B[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_B(4));

-- Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_B[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_B(5));

-- Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_B[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_B(6));

-- Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_B[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_B(7));

-- Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_B[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_B(8));

-- Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_BIT_B[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_BIT_B(9));

-- Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ADC_SPI_SCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adc_spi_controller|spi_tx_component|ALT_INV_sclk~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ADC_SPI_SCLK);

-- Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ADC_SPI_CS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adc_spi_controller|SPI_CS~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ADC_SPI_CS);

-- Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_OUTPUT_EN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|ALT_INV_MRAM_OUTPUT_EN~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_OUTPUT_EN);

-- Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_A\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(0));

-- Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_A\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(1));

-- Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_A\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(2));

-- Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_A\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(3));

-- Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_A\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(4));

-- Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_A\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(5));

-- Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_A\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(6));

-- Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_A\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(7));

-- Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_A\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(8));

-- Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|MRAM_A\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(9));

-- Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(10));

-- Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(11));

-- Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(12));

-- Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(13));

-- Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(14));

-- Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(15));

-- Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(16));

-- Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_A[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_A(17));

-- Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_EN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|ALT_INV_MRAM_EN~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_EN);

-- Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_WRITE_EN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|ALT_INV_MRAM_WRITE_EN~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_WRITE_EN);

-- Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_UPPER_EN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|ALT_INV_MRAM_LOWER_EN~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_UPPER_EN);

-- Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MRAM_LOWER_EN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \this_mram_controller|ALT_INV_MRAM_LOWER_EN~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MRAM_LOWER_EN);

-- Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\UART_RX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_UART_RX);

-- Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\UART_TX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \UART_Controller_1|uart_tx_1|TX~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_UART_TX);
END structure;


