// Seed: 3890135205
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign id_2 = -1;
  wire id_3;
  id_4(
      -1, id_2, -1, id_1
  );
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_7 = id_3;
  always begin : LABEL_0
    id_6 <= id_3;
    id_6 = id_5;
  end
  final disable id_8[1];
  assign id_7 = id_4[-1];
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_9;
endmodule
