Running testbench: RISCVCPU_tb_dcache_store_buf
vsim -c -do "log -r /*; run -all; quit" RISCVCPU_tb_dcache_store_buf
Reading pref.tcl

# 2020.1

# vsim -c -do "log -r /*; run -all; quit" RISCVCPU_tb_dcache_store_buf 
# Start time: 17:51:05 on Jan 07,2025
# Loading sv_std.std
# Loading work.RISCVCPU_tb_dcache_store_buf
# Loading work.RISCVCPU_sv_unit
# Loading work.RISCVCPU
# Loading work.RegFile_sv_unit
# Loading work.RegFile
# Loading work.IF_sv_unit
# Loading work.IF
# Loading work.ID_sv_unit
# Loading work.ID
# Loading work.Decoder
# Loading work.EX_sv_unit
# Loading work.EX
# Loading work.ALUInputSelect_sv_unit
# Loading work.ALUInputSelect
# Loading work.ALU_sv_unit
# Loading work.ALU
# Loading work.MEM_sv_unit
# Loading work.MEM
# Loading work.StoreBuffer_sv_unit
# Loading work.StoreBuffer
# Loading work.DCacheController_sv_unit
# Loading work.dm_cache_fsm
# Loading work.DCache_sv_unit
# Loading work.dm_cache_tag
# Loading work.dm_cache_data
# Loading work.DMemory_sv_unit
# Loading work.DMemory
# Loading work.WB_sv_unit
# Loading work.WB
# Loading work.PipelineRegs_sv_unit
# Loading work.PipelineRegs
# Loading work.ControlUnit_sv_unit
# Loading work.ControlUnit
# Loading work.BypassUnit_sv_unit
# Loading work.BypassUnit
# Loading work.HazardUnit_sv_unit
# Loading work.HazardUnit
# Loading work.IMemory
# log -r /*
#  run -all
# Checking entry 0, with addr x and data x,valid = x, load addr: x
# Checking entry 1, with addr x and data x,valid = x, load addr: x
# Checking entry 2, with addr x and data x,valid = x, load addr: x
# Checking entry 3, with addr x and data x,valid = x, load addr: x
# Checking entry 0, with addr x and data x,valid = x, load addr: 0
# Checking entry 1, with addr x and data x,valid = x, load addr: 0
# Checking entry 2, with addr x and data x,valid = x, load addr: 0
# Checking entry 3, with addr x and data x,valid = x, load addr: 0
# Checking entry 0, with addr x and data x,valid = 0, load addr: 0
# Checking entry 1, with addr x and data x,valid = 0, load addr: 0
# Checking entry 2, with addr x and data x,valid = 0, load addr: 0
# Checking entry 3, with addr x and data x,valid = 0, load addr: 0
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:0, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:0, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 5000 | ex_mem_bus_in     = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 5000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 5000 | CPU_RES          = '{data:0, ready:0}
# Time: 5000 | (store_hit_done) = 0
# Time: 5000 | finalValue       = 0
# Time: 5000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 5000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 5000 | sb_load_hit/data          = 0 00000000
# Time: 5000 | sb_drain_done             = 0
# Time: 5000 | force_sb_drain            = 0
# Time: 5000 | SB count/SBentry    = 0 100
# Time: 5000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 18446744073709551615
# Time: 5000 | PC = 0, IR(IF-ID stage) = 00002083
# Time: 5000 | PC = 0, IR(ID-EX stage) = '{instruction:0, decodeA:0, decodeB:0, branch_offset:0, opcode:0, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 5000 | PC = 0, IR(EX-MEM stage) = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 5000 | PC = 0, IR(MEM-WB stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 5000 | PC = 0, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 5000 | PC = 0, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:0, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:0, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 15000 | ex_mem_bus_in     = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 15000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 15000 | CPU_RES          = '{data:0, ready:0}
# Time: 15000 | (store_hit_done) = 0
# Time: 15000 | finalValue       = 0
# Time: 15000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 15000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 15000 | sb_load_hit/data          = 0 00000000
# Time: 15000 | sb_drain_done             = 0
# Time: 15000 | force_sb_drain            = 0
# Time: 15000 | SB count/SBentry    = 0 100
# Time: 15000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 0
# Time: 15000 | PC = 0, IR(IF-ID stage) = 00002083
# Time: 15000 | PC = 0, IR(ID-EX stage) = '{instruction:0, decodeA:0, decodeB:0, branch_offset:0, opcode:0, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 15000 | PC = 0, IR(EX-MEM stage) = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 15000 | PC = 0, IR(MEM-WB stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 15000 | PC = 0, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 15000 | PC = 0, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:0, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:0, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 25000 | ex_mem_bus_in     = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 25000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 25000 | CPU_RES          = '{data:0, ready:0}
# Time: 25000 | (store_hit_done) = 0
# Time: 25000 | finalValue       = 0
# Time: 25000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 25000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 25000 | sb_load_hit/data          = 0 00000000
# Time: 25000 | sb_drain_done             = 0
# Time: 25000 | force_sb_drain            = 0
# Time: 25000 | SB count/SBentry    = 0 100
# Time: 25000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 1
# Time: 25000 | PC = 0, IR(IF-ID stage) = 00002083
# Time: 25000 | PC = 0, IR(ID-EX stage) = '{instruction:0, decodeA:0, decodeB:0, branch_offset:0, opcode:0, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 25000 | PC = 0, IR(EX-MEM stage) = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 25000 | PC = 0, IR(MEM-WB stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 25000 | PC = 0, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 25000 | PC = 0, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:0, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:0, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 35000 | ex_mem_bus_in     = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 35000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 35000 | CPU_RES          = '{data:0, ready:0}
# Time: 35000 | (store_hit_done) = 0
# Time: 35000 | finalValue       = 0
# Time: 35000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 35000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 35000 | sb_load_hit/data          = 0 00000000
# Time: 35000 | sb_drain_done             = 0
# Time: 35000 | force_sb_drain            = 0
# Time: 35000 | SB count/SBentry    = 0 100
# Time: 35000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 2
# Time: 35000 | PC = 4, IR(IF-ID stage) = 00108133
# Time: 35000 | PC = 4, IR(ID-EX stage) = '{instruction:8323, decodeA:0, decodeB:0, branch_offset:2048, opcode:3, rs1:0, rs2:0, rd:1, funct3:2, funct7:0, imm_i:0}
# Time: 35000 | PC = 4, IR(EX-MEM stage) = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 35000 | PC = 4, IR(MEM-WB stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 35000 | PC = 4, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 35000 | PC = 4, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:0, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:0, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 45000 | ex_mem_bus_in     = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 45000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 45000 | CPU_RES          = '{data:0, ready:0}
# Time: 45000 | (store_hit_done) = 0
# Time: 45000 | finalValue       = 0
# Time: 45000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 45000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 45000 | sb_load_hit/data          = 0 00000000
# Time: 45000 | sb_drain_done             = 0
# Time: 45000 | force_sb_drain            = 0
# Time: 45000 | SB count/SBentry    = 0 100
# Time: 45000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 3
# Time: 45000 | PC = 8, IR(IF-ID stage) = 00202223
# Time: 45000 | PC = 8, IR(ID-EX stage) = '{instruction:1081651, decodeA:1, decodeB:1, branch_offset:2, opcode:51, rs1:1, rs2:1, rd:2, funct3:0, funct7:0, imm_i:1}
# Time: 45000 | PC = 8, IR(EX-MEM stage) = '{instruction:8323, alu_result:0, b_val:0, opcode:3, rd:1, funct3:2}
# Time: 45000 | PC = 8, IR(MEM-WB stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 45000 | PC = 8, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 45000 | PC = 8, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:1}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:0, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:0, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 55000 | ex_mem_bus_in     = '{instruction:8323, alu_result:0, b_val:0, opcode:3, rd:1, funct3:2}
# Time: 55000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:1}
# Time: 55000 | CPU_RES          = '{data:0, ready:0}
# Time: 55000 | (store_hit_done) = 0
# Time: 55000 | finalValue       = 0
# Time: 55000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 55000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 55000 | sb_load_hit/data          = 0 00000000
# Time: 55000 | sb_drain_done             = 0
# Time: 55000 | force_sb_drain            = 0
# Time: 55000 | SB count/SBentry    = 0 100
# Time: 55000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 4
# Time: 55000 | PC = 8, IR(IF-ID stage) = 00202223
# Time: 55000 | PC = 8, IR(ID-EX stage) = '{instruction:1081651, decodeA:1, decodeB:1, branch_offset:2, opcode:51, rs1:1, rs2:1, rd:2, funct3:0, funct7:0, imm_i:1}
# Time: 55000 | PC = 8, IR(EX-MEM stage) = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 55000 | PC = 8, IR(MEM-WB stage) = '{instruction:8323, wb_value:0, opcode:3, rd:1}
# Time: 55000 | PC = 8, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 55000 | PC = 8, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Comparing tag: addr=0, data=0, tag_read=0, mem req valid=0
# Comparing tag: addr=0, data=0, tag_read=0, mem req valid=1
# ---Cache State---
# Cache State: 1
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:0, rw:0, valid:1}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:0, rw:0, valid:1}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 65000 | ex_mem_bus_in     = '{instruction:8323, alu_result:0, b_val:0, opcode:3, rd:1, funct3:2}
# Time: 65000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:1}
# Time: 65000 | CPU_RES          = '{data:0, ready:0}
# Time: 65000 | (store_hit_done) = 0
# Time: 65000 | finalValue       = 0
# Time: 65000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 65000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 65000 | sb_load_hit/data          = 0 00000000
# Time: 65000 | sb_drain_done             = 0
# Time: 65000 | force_sb_drain            = 0
# Time: 65000 | SB count/SBentry    = 0 100
# Time: 65000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 5
# Time: 65000 | PC = 8, IR(IF-ID stage) = 00202223
# Time: 65000 | PC = 8, IR(ID-EX stage) = '{instruction:1081651, decodeA:1, decodeB:1, branch_offset:2, opcode:51, rs1:1, rs2:1, rd:2, funct3:0, funct7:0, imm_i:1}
# Time: 65000 | PC = 8, IR(EX-MEM stage) = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 65000 | PC = 8, IR(MEM-WB stage) = '{instruction:8323, wb_value:0, opcode:3, rd:1}
# Time: 65000 | PC = 8, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 65000 | PC = 8, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Allocate: addr=0, data=0, mem_data_ready=0, mem_req_valid=1
# ---Cache State---
# Cache State: 2
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:0, rw:0, valid:1}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:0, rw:0, valid:1}
# Mem data='{data:0, ready:0}
# Mem state=1
# MEM----------------------------
# Time: 75000 | ex_mem_bus_in     = '{instruction:8323, alu_result:0, b_val:0, opcode:3, rd:1, funct3:2}
# Time: 75000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:1}
# Time: 75000 | CPU_RES          = '{data:0, ready:0}
# Time: 75000 | (store_hit_done) = 0
# Time: 75000 | finalValue       = 0
# Time: 75000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 75000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 75000 | sb_load_hit/data          = 0 00000000
# Time: 75000 | sb_drain_done             = 0
# Time: 75000 | force_sb_drain            = 0
# Time: 75000 | SB count/SBentry    = 0 100
# Time: 75000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 6
# Time: 75000 | PC = 8, IR(IF-ID stage) = 00202223
# Time: 75000 | PC = 8, IR(ID-EX stage) = '{instruction:1081651, decodeA:1, decodeB:1, branch_offset:2, opcode:51, rs1:1, rs2:1, rd:2, funct3:0, funct7:0, imm_i:1}
# Time: 75000 | PC = 8, IR(EX-MEM stage) = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 75000 | PC = 8, IR(MEM-WB stage) = '{instruction:8323, wb_value:0, opcode:3, rd:1}
# Time: 75000 | PC = 8, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 75000 | PC = 8, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 2
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:0, rw:0, valid:1}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:0, rw:0, valid:1}
# Mem data='{data:0, ready:0}
# Mem state=1
# MEM----------------------------
# Time: 85000 | ex_mem_bus_in     = '{instruction:8323, alu_result:0, b_val:0, opcode:3, rd:1, funct3:2}
# Time: 85000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:1}
# Time: 85000 | CPU_RES          = '{data:0, ready:0}
# Time: 85000 | (store_hit_done) = 0
# Time: 85000 | finalValue       = 0
# Time: 85000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 85000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 85000 | sb_load_hit/data          = 0 00000000
# Time: 85000 | sb_drain_done             = 0
# Time: 85000 | force_sb_drain            = 0
# Time: 85000 | SB count/SBentry    = 0 100
# Time: 85000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 7
# Time: 85000 | PC = 8, IR(IF-ID stage) = 00202223
# Time: 85000 | PC = 8, IR(ID-EX stage) = '{instruction:1081651, decodeA:1, decodeB:1, branch_offset:2, opcode:51, rs1:1, rs2:1, rd:2, funct3:0, funct7:0, imm_i:1}
# Time: 85000 | PC = 8, IR(EX-MEM stage) = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 85000 | PC = 8, IR(MEM-WB stage) = '{instruction:8323, wb_value:0, opcode:3, rd:1}
# Time: 85000 | PC = 8, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 85000 | PC = 8, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Allocate: addr=0, data=0, mem_data_ready=1, mem_req_valid=1
# Writing to data_mem[0] = 633825300224795165207788781573
# ---Cache State---
# Cache State: 2
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:0, rw:0, valid:1}
# Mem data '{data:633825300224795165207788781573, ready:1}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:0, rw:0, valid:1}
# Mem data='{data:633825300224795165207788781573, ready:1}
# Mem state=1
# MEM----------------------------
# Time: 95000 | ex_mem_bus_in     = '{instruction:8323, alu_result:0, b_val:0, opcode:3, rd:1, funct3:2}
# Time: 95000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:1}
# Time: 95000 | CPU_RES          = '{data:0, ready:0}
# Time: 95000 | (store_hit_done) = 0
# Time: 95000 | finalValue       = 0
# Time: 95000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 95000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 95000 | sb_load_hit/data          = 0 00000000
# Time: 95000 | sb_drain_done             = 0
# Time: 95000 | force_sb_drain            = 0
# Time: 95000 | SB count/SBentry    = 0 100
# Time: 95000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 8
# Time: 95000 | PC = 8, IR(IF-ID stage) = 00202223
# Time: 95000 | PC = 8, IR(ID-EX stage) = '{instruction:1081651, decodeA:1, decodeB:1, branch_offset:2, opcode:51, rs1:1, rs2:1, rd:2, funct3:0, funct7:0, imm_i:1}
# Time: 95000 | PC = 8, IR(EX-MEM stage) = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 95000 | PC = 8, IR(MEM-WB stage) = '{instruction:8323, wb_value:0, opcode:3, rd:1}
# Time: 95000 | PC = 8, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 95000 | PC = 8, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Comparing tag: addr=0, data=0, tag_read=8000, mem req valid=1
# Comparing tag: addr=0, data=0, tag_read=8000, mem req valid=0
# ---Cache State---
# Cache State: 1
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 105000 | ex_mem_bus_in     = '{instruction:8323, alu_result:0, b_val:0, opcode:3, rd:1, funct3:2}
# Time: 105000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:1}
# Time: 105000 | CPU_RES          = '{data:5, ready:1}
# Time: 105000 | (store_hit_done) = 0
# Time: 105000 | finalValue       = 5
# Time: 105000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 105000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 105000 | sb_load_hit/data          = 0 00000000
# Time: 105000 | sb_drain_done             = 0
# Time: 105000 | force_sb_drain            = 0
# Time: 105000 | SB count/SBentry    = 0 100
# Time: 105000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 9
# Time: 105000 | PC = 8, IR(IF-ID stage) = 00202223
# Time: 105000 | PC = 8, IR(ID-EX stage) = '{instruction:1081651, decodeA:1, decodeB:1, branch_offset:2, opcode:51, rs1:1, rs2:1, rd:2, funct3:0, funct7:0, imm_i:1}
# Time: 105000 | PC = 8, IR(EX-MEM stage) = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 105000 | PC = 8, IR(MEM-WB stage) = '{instruction:8323, wb_value:5, opcode:3, rd:1}
# Time: 105000 | PC = 8, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 105000 | PC = 8, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 115000 | ex_mem_bus_in     = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 115000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 115000 | CPU_RES          = '{data:5, ready:0}
# Time: 115000 | (store_hit_done) = 0
# Time: 115000 | finalValue       = 0
# Time: 115000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 115000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 115000 | sb_load_hit/data          = 0 00000000
# Time: 115000 | sb_drain_done             = 0
# Time: 115000 | force_sb_drain            = 0
# Time: 115000 | SB count/SBentry    = 0 100
# Time: 115000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 10
# Time: 115000 | PC = 12, IR(IF-ID stage) = 00402183
# Time: 115000 | PC = 12, IR(ID-EX stage) = '{instruction:2105891, decodeA:0, decodeB:2, branch_offset:4, opcode:35, rs1:0, rs2:2, rd:4, funct3:2, funct7:0, imm_i:2}
# Time: 115000 | PC = 12, IR(EX-MEM stage) = '{instruction:1081651, alu_result:10, b_val:5, opcode:51, rd:2, funct3:0}
# Time: 115000 | PC = 12, IR(MEM-WB stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 115000 | PC = 12, IR(MEM OUT stage) = '{instruction:8323, wb_value:5, opcode:3, rd:1}
# Time: 115000 | PC = 12, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr x and data x,valid = 0, load addr: 10
# Checking entry 1, with addr x and data x,valid = 0, load addr: 10
# Checking entry 2, with addr x and data x,valid = 0, load addr: 10
# Checking entry 3, with addr x and data x,valid = 0, load addr: 10
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: a
# Mem req '{addr:0, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 125000 | ex_mem_bus_in     = '{instruction:1081651, alu_result:10, b_val:5, opcode:51, rd:2, funct3:0}
# Time: 125000 | CPU_REQ          = '{addr:10, data:5, rw:0, valid:0}
# Time: 125000 | CPU_RES          = '{data:6, ready:0}
# Time: 125000 | (store_hit_done) = 0
# Time: 125000 | finalValue       = 10
# Time: 125000 | SB EnqValid/Addr/Data/Ready = 0 0000000a 00000005 1
# Time: 125000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 125000 | sb_load_hit/data          = 0 00000000
# Time: 125000 | sb_drain_done             = 0
# Time: 125000 | force_sb_drain            = 0
# Time: 125000 | SB count/SBentry    = 0 100
# Time: 125000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 11
# Time: 125000 | PC = 16, IR(IF-ID stage) = 00118233
# Time: 125000 | PC = 16, IR(ID-EX stage) = '{instruction:4202883, decodeA:0, decodeB:4, branch_offset:2050, opcode:3, rs1:0, rs2:4, rd:3, funct3:2, funct7:0, imm_i:4}
# Time: 125000 | PC = 16, IR(EX-MEM stage) = '{instruction:2105891, alu_result:4, b_val:10, opcode:35, rd:4, funct3:2}
# Time: 125000 | PC = 16, IR(MEM-WB stage) = '{instruction:1081651, wb_value:10, opcode:51, rd:2}
# Time: 125000 | PC = 16, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 125000 | PC = 16, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr x and data x,valid = 0, load addr: 4
# Checking entry 1, with addr x and data x,valid = 0, load addr: 4
# Checking entry 2, with addr x and data x,valid = 0, load addr: 4
# Checking entry 3, with addr x and data x,valid = 0, load addr: 4
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 4
# Mem req '{addr:4, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:4, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 135000 | ex_mem_bus_in     = '{instruction:2105891, alu_result:4, b_val:10, opcode:35, rd:4, funct3:2}
# Time: 135000 | CPU_REQ          = '{addr:4, data:10, rw:1, valid:1}
# Time: 135000 | CPU_RES          = '{data:4, ready:0}
# Time: 135000 | (store_hit_done) = 0
# Time: 135000 | finalValue       = 0
# Time: 135000 | SB EnqValid/Addr/Data/Ready = 0 00000004 0000000a 1
# Time: 135000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 135000 | sb_load_hit/data          = 0 00000000
# Time: 135000 | sb_drain_done             = 0
# Time: 135000 | force_sb_drain            = 0
# Time: 135000 | SB count/SBentry    = 0 100
# Time: 135000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 12
# Time: 135000 | PC = 20, IR(IF-ID stage) = 00402423
# Time: 135000 | PC = 20, IR(ID-EX stage) = '{instruction:1147443, decodeA:3, decodeB:5, branch_offset:4, opcode:51, rs1:3, rs2:1, rd:4, funct3:0, funct7:0, imm_i:1}
# Time: 135000 | PC = 20, IR(EX-MEM stage) = '{instruction:4202883, alu_result:4, b_val:4, opcode:3, rd:3, funct3:2}
# Time: 135000 | PC = 20, IR(MEM-WB stage) = '{instruction:2105891, wb_value:0, opcode:35, rd:4}
# Time: 135000 | PC = 20, IR(MEM OUT stage) = '{instruction:1081651, wb_value:10, opcode:51, rd:2}
# Time: 135000 | PC = 20, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:1}
# ***************************************************END OF CYCLE***************************************************
# Comparing tag: addr=4, data=a, tag_read=8000, mem req valid=0
# ---Cache State---
# Cache State: 1
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 4
# Mem req '{addr:4, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 x x
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:4, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 145000 | ex_mem_bus_in     = '{instruction:2105891, alu_result:4, b_val:10, opcode:35, rd:4, funct3:2}
# Time: 145000 | CPU_REQ          = '{addr:4, data:10, rw:1, valid:1}
# Time: 145000 | CPU_RES          = '{data:4, ready:1}
# Time: 145000 | (store_hit_done) = 1
# Time: 145000 | finalValue       = 0
# Time: 145000 | SB EnqValid/Addr/Data/Ready = 1 00000004 0000000a 1
# Time: 145000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 145000 | sb_load_hit/data          = 0 00000000
# Time: 145000 | sb_drain_done             = 0
# Time: 145000 | force_sb_drain            = 0
# Time: 145000 | SB count/SBentry    = 0 100
# Time: 145000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 13
# Time: 145000 | PC = 20, IR(IF-ID stage) = 00402423
# Time: 145000 | PC = 20, IR(ID-EX stage) = '{instruction:1147443, decodeA:3, decodeB:5, branch_offset:4, opcode:51, rs1:3, rs2:1, rd:4, funct3:0, funct7:0, imm_i:1}
# Time: 145000 | PC = 20, IR(EX-MEM stage) = '{instruction:4202883, alu_result:4, b_val:4, opcode:3, rd:3, funct3:2}
# Time: 145000 | PC = 20, IR(MEM-WB stage) = '{instruction:2105891, wb_value:0, opcode:35, rd:4}
# Time: 145000 | PC = 20, IR(MEM OUT stage) = '{instruction:1081651, wb_value:10, opcode:51, rd:2}
# Time: 145000 | PC = 20, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:1}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 4 and data 10,valid = 1, load addr: 4
# Checking entry 1, with addr x and data x,valid = 0, load addr: 4
# Checking entry 2, with addr x and data x,valid = 0, load addr: 4
# Checking entry 3, with addr x and data x,valid = 0, load addr: 4
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 1
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 4
# Mem req '{addr:4, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 1, Count: 1, full: 0, entry_count: 100
# StoreBuffer[0] = 1 4 10
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:4, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 155000 | ex_mem_bus_in     = '{instruction:4202883, alu_result:4, b_val:4, opcode:3, rd:3, funct3:2}
# Time: 155000 | CPU_REQ          = '{addr:4, data:4, rw:0, valid:1}
# Time: 155000 | CPU_RES          = '{data:4, ready:0}
# Time: 155000 | (store_hit_done) = 0
# Time: 155000 | finalValue       = 10
# Time: 155000 | SB EnqValid/Addr/Data/Ready = 0 00000004 00000004 1
# Time: 155000 | SB DeqReq/Valid/Addr/Data  = 0 1 00000004 0000000a
# Time: 155000 | sb_load_hit/data          = 1 0000000a
# Time: 155000 | sb_drain_done             = 0
# Time: 155000 | force_sb_drain            = 0
# Time: 155000 | SB count/SBentry    = 1 100
# Time: 155000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 14
# Time: 155000 | PC = 20, IR(IF-ID stage) = 00402423
# Time: 155000 | PC = 20, IR(ID-EX stage) = '{instruction:1147443, decodeA:3, decodeB:5, branch_offset:4, opcode:51, rs1:3, rs2:1, rd:4, funct3:0, funct7:0, imm_i:1}
# Time: 155000 | PC = 20, IR(EX-MEM stage) = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 155000 | PC = 20, IR(MEM-WB stage) = '{instruction:4202883, wb_value:10, opcode:3, rd:3}
# Time: 155000 | PC = 20, IR(MEM OUT stage) = '{instruction:2105891, wb_value:0, opcode:35, rd:4}
# Time: 155000 | PC = 20, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Comparing tag: addr=4, data=4, tag_read=c000, mem req valid=0
# ---Cache State---
# Cache State: 1
# SB Drain Valid: 1
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 4
# Mem req '{addr:4, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 1, Count: 1, full: 0, entry_count: 100
# StoreBuffer[0] = 1 4 10
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:4, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 165000 | ex_mem_bus_in     = '{instruction:4202883, alu_result:4, b_val:4, opcode:3, rd:3, funct3:2}
# Time: 165000 | CPU_REQ          = '{addr:4, data:4, rw:0, valid:1}
# Time: 165000 | CPU_RES          = '{data:4, ready:1}
# Time: 165000 | (store_hit_done) = 0
# Time: 165000 | finalValue       = 10
# Time: 165000 | SB EnqValid/Addr/Data/Ready = 0 00000004 00000004 1
# Time: 165000 | SB DeqReq/Valid/Addr/Data  = 0 1 00000004 0000000a
# Time: 165000 | sb_load_hit/data          = 1 0000000a
# Time: 165000 | sb_drain_done             = 0
# Time: 165000 | force_sb_drain            = 0
# Time: 165000 | SB count/SBentry    = 1 100
# Time: 165000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 15
# Time: 165000 | PC = 20, IR(IF-ID stage) = 00402423
# Time: 165000 | PC = 20, IR(ID-EX stage) = '{instruction:1147443, decodeA:3, decodeB:5, branch_offset:4, opcode:51, rs1:3, rs2:1, rd:4, funct3:0, funct7:0, imm_i:1}
# Time: 165000 | PC = 20, IR(EX-MEM stage) = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 165000 | PC = 20, IR(MEM-WB stage) = '{instruction:4202883, wb_value:10, opcode:3, rd:3}
# Time: 165000 | PC = 20, IR(MEM OUT stage) = '{instruction:2105891, wb_value:0, opcode:35, rd:4}
# Time: 165000 | PC = 20, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 4 and data 10,valid = 1, load addr: 0
# Checking entry 1, with addr x and data x,valid = 0, load addr: 0
# Checking entry 2, with addr x and data x,valid = 0, load addr: 0
# Checking entry 3, with addr x and data x,valid = 0, load addr: 0
# Will Drain store: addr=4, data=a
# Drain store: addr=4, data=a, data_write=8000000060000000a00000005
# Writing to data_mem[0] = 633825300224795165233558585349
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 1
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:4, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# Dequeueing entry 0
# ==== Final Store Buffer ====
# Head: 0, Tail: 1, Count: 1, full: 0, entry_count: 100
# StoreBuffer[0] = 1 4 10
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:4, data:633825300224795165207788781573, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 175000 | ex_mem_bus_in     = '{instruction:0, alu_result:0, b_val:0, opcode:0, rd:0, funct3:0}
# Time: 175000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 175000 | CPU_RES          = '{data:5, ready:0}
# Time: 175000 | (store_hit_done) = 0
# Time: 175000 | finalValue       = 0
# Time: 175000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 175000 | SB DeqReq/Valid/Addr/Data  = 1 1 00000004 0000000a
# Time: 175000 | sb_load_hit/data          = 0 00000000
# Time: 175000 | sb_drain_done             = 1
# Time: 175000 | force_sb_drain            = 0
# Time: 175000 | SB count/SBentry    = 1 100
# Time: 175000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 16
# Time: 175000 | PC = 24, IR(IF-ID stage) = 00c00293
# Time: 175000 | PC = 24, IR(ID-EX stage) = '{instruction:4203555, decodeA:0, decodeB:4, branch_offset:8, opcode:35, rs1:0, rs2:4, rd:8, funct3:2, funct7:0, imm_i:4}
# Time: 175000 | PC = 24, IR(EX-MEM stage) = '{instruction:1147443, alu_result:15, b_val:5, opcode:51, rd:4, funct3:0}
# Time: 175000 | PC = 24, IR(MEM-WB stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 175000 | PC = 24, IR(MEM OUT stage) = '{instruction:4202883, wb_value:10, opcode:3, rd:3}
# Time: 175000 | PC = 24, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 4 and data 10,valid = 0, load addr: 15
# Checking entry 1, with addr x and data x,valid = 0, load addr: 15
# Checking entry 2, with addr x and data x,valid = 0, load addr: 15
# Checking entry 3, with addr x and data x,valid = 0, load addr: 15
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: f
# Mem req '{addr:0, data:633825300224795165233558585349, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:633825300224795165233558585349, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 185000 | ex_mem_bus_in     = '{instruction:1147443, alu_result:15, b_val:5, opcode:51, rd:4, funct3:0}
# Time: 185000 | CPU_REQ          = '{addr:15, data:5, rw:0, valid:0}
# Time: 185000 | CPU_RES          = '{data:8, ready:0}
# Time: 185000 | (store_hit_done) = 0
# Time: 185000 | finalValue       = 15
# Time: 185000 | SB EnqValid/Addr/Data/Ready = 0 0000000f 00000005 1
# Time: 185000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 185000 | sb_load_hit/data          = 0 00000000
# Time: 185000 | sb_drain_done             = 0
# Time: 185000 | force_sb_drain            = 0
# Time: 185000 | SB count/SBentry    = 0 100
# Time: 185000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 17
# Time: 185000 | PC = 28, IR(IF-ID stage) = 00502623
# Time: 185000 | PC = 28, IR(ID-EX stage) = '{instruction:12583571, decodeA:0, decodeB:12, branch_offset:2052, opcode:19, rs1:0, rs2:12, rd:5, funct3:0, funct7:0, imm_i:12}
# Time: 185000 | PC = 28, IR(EX-MEM stage) = '{instruction:4203555, alu_result:8, b_val:15, opcode:35, rd:8, funct3:2}
# Time: 185000 | PC = 28, IR(MEM-WB stage) = '{instruction:1147443, wb_value:15, opcode:51, rd:4}
# Time: 185000 | PC = 28, IR(MEM OUT stage) = '{instruction:0, wb_value:0, opcode:0, rd:0}
# Time: 185000 | PC = 28, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 4 and data 10,valid = 0, load addr: 8
# Checking entry 1, with addr x and data x,valid = 0, load addr: 8
# Checking entry 2, with addr x and data x,valid = 0, load addr: 8
# Checking entry 3, with addr x and data x,valid = 0, load addr: 8
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 8
# Mem req '{addr:8, data:633825300224795165233558585349, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:8, data:633825300224795165233558585349, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 195000 | ex_mem_bus_in     = '{instruction:4203555, alu_result:8, b_val:15, opcode:35, rd:8, funct3:2}
# Time: 195000 | CPU_REQ          = '{addr:8, data:15, rw:1, valid:1}
# Time: 195000 | CPU_RES          = '{data:6, ready:0}
# Time: 195000 | (store_hit_done) = 0
# Time: 195000 | finalValue       = 0
# Time: 195000 | SB EnqValid/Addr/Data/Ready = 0 00000008 0000000f 1
# Time: 195000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 195000 | sb_load_hit/data          = 0 00000000
# Time: 195000 | sb_drain_done             = 0
# Time: 195000 | force_sb_drain            = 0
# Time: 195000 | SB count/SBentry    = 0 100
# Time: 195000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 18
# Time: 195000 | PC = 32, IR(IF-ID stage) = 01000313
# Time: 195000 | PC = 32, IR(ID-EX stage) = '{instruction:5252643, decodeA:0, decodeB:5, branch_offset:12, opcode:35, rs1:0, rs2:5, rd:12, funct3:2, funct7:0, imm_i:5}
# Time: 195000 | PC = 32, IR(EX-MEM stage) = '{instruction:12583571, alu_result:12, b_val:12, opcode:19, rd:5, funct3:0}
# Time: 195000 | PC = 32, IR(MEM-WB stage) = '{instruction:4203555, wb_value:0, opcode:35, rd:8}
# Time: 195000 | PC = 32, IR(MEM OUT stage) = '{instruction:1147443, wb_value:15, opcode:51, rd:4}
# Time: 195000 | PC = 32, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Comparing tag: addr=8, data=f, tag_read=c000, mem req valid=0
# ---Cache State---
# Cache State: 1
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 8
# Mem req '{addr:8, data:633825300224795165233558585349, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 x x
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:8, data:633825300224795165233558585349, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 205000 | ex_mem_bus_in     = '{instruction:4203555, alu_result:8, b_val:15, opcode:35, rd:8, funct3:2}
# Time: 205000 | CPU_REQ          = '{addr:8, data:15, rw:1, valid:1}
# Time: 205000 | CPU_RES          = '{data:6, ready:1}
# Time: 205000 | (store_hit_done) = 1
# Time: 205000 | finalValue       = 0
# Time: 205000 | SB EnqValid/Addr/Data/Ready = 1 00000008 0000000f 1
# Time: 205000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 205000 | sb_load_hit/data          = 0 00000000
# Time: 205000 | sb_drain_done             = 0
# Time: 205000 | force_sb_drain            = 0
# Time: 205000 | SB count/SBentry    = 0 100
# Time: 205000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 19
# Time: 205000 | PC = 32, IR(IF-ID stage) = 01000313
# Time: 205000 | PC = 32, IR(ID-EX stage) = '{instruction:5252643, decodeA:0, decodeB:5, branch_offset:12, opcode:35, rs1:0, rs2:5, rd:12, funct3:2, funct7:0, imm_i:5}
# Time: 205000 | PC = 32, IR(EX-MEM stage) = '{instruction:12583571, alu_result:12, b_val:12, opcode:19, rd:5, funct3:0}
# Time: 205000 | PC = 32, IR(MEM-WB stage) = '{instruction:4203555, wb_value:0, opcode:35, rd:8}
# Time: 205000 | PC = 32, IR(MEM OUT stage) = '{instruction:1147443, wb_value:15, opcode:51, rd:4}
# Time: 205000 | PC = 32, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 4 and data 10,valid = 0, load addr: 12
# Checking entry 1, with addr 8 and data 15,valid = 1, load addr: 12
# Checking entry 2, with addr x and data x,valid = 0, load addr: 12
# Checking entry 3, with addr x and data x,valid = 0, load addr: 12
# Will Drain store: addr=8, data=f
# Drain store: addr=8, data=f, data_write=80000000f0000000a00000005
# Writing to data_mem[0] = 633825300390815861896944549893
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 1
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: c
# Mem req '{addr:8, data:633825300224795165233558585349, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# Dequeueing entry 1
# ==== Final Store Buffer ====
# Head: 1, Tail: 10, Count: 1, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 1 8 15
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:8, data:633825300224795165233558585349, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 215000 | ex_mem_bus_in     = '{instruction:12583571, alu_result:12, b_val:12, opcode:19, rd:5, funct3:0}
# Time: 215000 | CPU_REQ          = '{addr:12, data:12, rw:0, valid:0}
# Time: 215000 | CPU_RES          = '{data:8, ready:0}
# Time: 215000 | (store_hit_done) = 0
# Time: 215000 | finalValue       = 12
# Time: 215000 | SB EnqValid/Addr/Data/Ready = 0 0000000c 0000000c 1
# Time: 215000 | SB DeqReq/Valid/Addr/Data  = 1 1 00000008 0000000f
# Time: 215000 | sb_load_hit/data          = 0 00000000
# Time: 215000 | sb_drain_done             = 1
# Time: 215000 | force_sb_drain            = 0
# Time: 215000 | SB count/SBentry    = 1 100
# Time: 215000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 20
# Time: 215000 | PC = 36, IR(IF-ID stage) = 00602823
# Time: 215000 | PC = 36, IR(ID-EX stage) = '{instruction:16778003, decodeA:0, decodeB:16, branch_offset:6, opcode:19, rs1:0, rs2:16, rd:6, funct3:0, funct7:0, imm_i:16}
# Time: 215000 | PC = 36, IR(EX-MEM stage) = '{instruction:5252643, alu_result:12, b_val:12, opcode:35, rd:12, funct3:2}
# Time: 215000 | PC = 36, IR(MEM-WB stage) = '{instruction:12583571, wb_value:12, opcode:19, rd:5}
# Time: 215000 | PC = 36, IR(MEM OUT stage) = '{instruction:4203555, wb_value:0, opcode:35, rd:8}
# Time: 215000 | PC = 36, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 4 and data 10,valid = 0, load addr: 12
# Checking entry 1, with addr 8 and data 15,valid = 0, load addr: 12
# Checking entry 2, with addr x and data x,valid = 0, load addr: 12
# Checking entry 3, with addr x and data x,valid = 0, load addr: 12
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: c
# Mem req '{addr:12, data:633825300390815861896944549893, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 10, Tail: 10, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:12, data:633825300390815861896944549893, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 225000 | ex_mem_bus_in     = '{instruction:5252643, alu_result:12, b_val:12, opcode:35, rd:12, funct3:2}
# Time: 225000 | CPU_REQ          = '{addr:12, data:12, rw:1, valid:1}
# Time: 225000 | CPU_RES          = '{data:8, ready:0}
# Time: 225000 | (store_hit_done) = 0
# Time: 225000 | finalValue       = 0
# Time: 225000 | SB EnqValid/Addr/Data/Ready = 0 0000000c 0000000c 1
# Time: 225000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 225000 | sb_load_hit/data          = 0 00000000
# Time: 225000 | sb_drain_done             = 0
# Time: 225000 | force_sb_drain            = 0
# Time: 225000 | SB count/SBentry    = 0 100
# Time: 225000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 21
# Time: 225000 | PC = 40, IR(IF-ID stage) = 01002383
# Time: 225000 | PC = 40, IR(ID-EX stage) = '{instruction:6301731, decodeA:0, decodeB:6, branch_offset:16, opcode:35, rs1:0, rs2:6, rd:16, funct3:2, funct7:0, imm_i:6}
# Time: 225000 | PC = 40, IR(EX-MEM stage) = '{instruction:16778003, alu_result:16, b_val:16, opcode:19, rd:6, funct3:0}
# Time: 225000 | PC = 40, IR(MEM-WB stage) = '{instruction:5252643, wb_value:0, opcode:35, rd:12}
# Time: 225000 | PC = 40, IR(MEM OUT stage) = '{instruction:12583571, wb_value:12, opcode:19, rd:5}
# Time: 225000 | PC = 40, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Comparing tag: addr=c, data=c, tag_read=c000, mem req valid=0
# ---Cache State---
# Cache State: 1
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: c
# Mem req '{addr:12, data:633825300390815861896944549893, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 10, Tail: 10, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 x x
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:12, data:633825300390815861896944549893, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 235000 | ex_mem_bus_in     = '{instruction:5252643, alu_result:12, b_val:12, opcode:35, rd:12, funct3:2}
# Time: 235000 | CPU_REQ          = '{addr:12, data:12, rw:1, valid:1}
# Time: 235000 | CPU_RES          = '{data:8, ready:1}
# Time: 235000 | (store_hit_done) = 1
# Time: 235000 | finalValue       = 0
# Time: 235000 | SB EnqValid/Addr/Data/Ready = 1 0000000c 0000000c 1
# Time: 235000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 235000 | sb_load_hit/data          = 0 00000000
# Time: 235000 | sb_drain_done             = 0
# Time: 235000 | force_sb_drain            = 0
# Time: 235000 | SB count/SBentry    = 0 100
# Time: 235000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 22
# Time: 235000 | PC = 40, IR(IF-ID stage) = 01002383
# Time: 235000 | PC = 40, IR(ID-EX stage) = '{instruction:6301731, decodeA:0, decodeB:6, branch_offset:16, opcode:35, rs1:0, rs2:6, rd:16, funct3:2, funct7:0, imm_i:6}
# Time: 235000 | PC = 40, IR(EX-MEM stage) = '{instruction:16778003, alu_result:16, b_val:16, opcode:19, rd:6, funct3:0}
# Time: 235000 | PC = 40, IR(MEM-WB stage) = '{instruction:5252643, wb_value:0, opcode:35, rd:12}
# Time: 235000 | PC = 40, IR(MEM OUT stage) = '{instruction:12583571, wb_value:12, opcode:19, rd:5}
# Time: 235000 | PC = 40, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 4 and data 10,valid = 0, load addr: 16
# Checking entry 1, with addr 8 and data 15,valid = 0, load addr: 16
# Checking entry 2, with addr 12 and data 12,valid = 1, load addr: 16
# Checking entry 3, with addr x and data x,valid = 0, load addr: 16
# Will Drain store: addr=c, data=c
# Drain store: addr=c, data=c, data_write=c0000000f0000000a00000005
# Writing to data_mem[0] = 950737950447873212271120351237
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 1
# SB Drain Addr: c
# SB Drain Data: c
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 10
# Mem req '{addr:12, data:633825300390815861896944549893, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# Dequeueing entry 2
# ==== Final Store Buffer ====
# Head: 10, Tail: 11, Count: 1, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 1 12 12
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:12, data:633825300390815861896944549893, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 245000 | ex_mem_bus_in     = '{instruction:16778003, alu_result:16, b_val:16, opcode:19, rd:6, funct3:0}
# Time: 245000 | CPU_REQ          = '{addr:16, data:16, rw:0, valid:0}
# Time: 245000 | CPU_RES          = '{data:5, ready:0}
# Time: 245000 | (store_hit_done) = 0
# Time: 245000 | finalValue       = 16
# Time: 245000 | SB EnqValid/Addr/Data/Ready = 0 00000010 00000010 1
# Time: 245000 | SB DeqReq/Valid/Addr/Data  = 1 1 0000000c 0000000c
# Time: 245000 | sb_load_hit/data          = 0 00000000
# Time: 245000 | sb_drain_done             = 1
# Time: 245000 | force_sb_drain            = 0
# Time: 245000 | SB count/SBentry    = 1 100
# Time: 245000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 23
# Time: 245000 | PC = 44, IR(IF-ID stage) = 04000413
# Time: 245000 | PC = 44, IR(ID-EX stage) = '{instruction:16786307, decodeA:0, decodeB:16, branch_offset:2054, opcode:3, rs1:0, rs2:16, rd:7, funct3:2, funct7:0, imm_i:16}
# Time: 245000 | PC = 44, IR(EX-MEM stage) = '{instruction:6301731, alu_result:16, b_val:16, opcode:35, rd:16, funct3:2}
# Time: 245000 | PC = 44, IR(MEM-WB stage) = '{instruction:16778003, wb_value:16, opcode:19, rd:6}
# Time: 245000 | PC = 44, IR(MEM OUT stage) = '{instruction:5252643, wb_value:0, opcode:35, rd:12}
# Time: 245000 | PC = 44, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 4 and data 10,valid = 0, load addr: 16
# Checking entry 1, with addr 8 and data 15,valid = 0, load addr: 16
# Checking entry 2, with addr 12 and data 12,valid = 0, load addr: 16
# Checking entry 3, with addr x and data x,valid = 0, load addr: 16
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 10
# Mem req '{addr:16, data:0, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 11, Tail: 11, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:16, data:0, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 255000 | ex_mem_bus_in     = '{instruction:6301731, alu_result:16, b_val:16, opcode:35, rd:16, funct3:2}
# Time: 255000 | CPU_REQ          = '{addr:16, data:16, rw:1, valid:1}
# Time: 255000 | CPU_RES          = '{data:0, ready:0}
# Time: 255000 | (store_hit_done) = 0
# Time: 255000 | finalValue       = 0
# Time: 255000 | SB EnqValid/Addr/Data/Ready = 0 00000010 00000010 1
# Time: 255000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 255000 | sb_load_hit/data          = 0 00000000
# Time: 255000 | sb_drain_done             = 0
# Time: 255000 | force_sb_drain            = 0
# Time: 255000 | SB count/SBentry    = 0 100
# Time: 255000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 24
# Time: 255000 | PC = 48, IR(IF-ID stage) = 04d02023
# Time: 255000 | PC = 48, IR(ID-EX stage) = '{instruction:67109907, decodeA:0, decodeB:0, branch_offset:72, opcode:19, rs1:0, rs2:0, rd:8, funct3:0, funct7:2, imm_i:64}
# Time: 255000 | PC = 48, IR(EX-MEM stage) = '{instruction:16786307, alu_result:16, b_val:16, opcode:3, rd:7, funct3:2}
# Time: 255000 | PC = 48, IR(MEM-WB stage) = '{instruction:6301731, wb_value:0, opcode:35, rd:16}
# Time: 255000 | PC = 48, IR(MEM OUT stage) = '{instruction:16778003, wb_value:16, opcode:19, rd:6}
# Time: 255000 | PC = 48, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Comparing tag: addr=10, data=10, tag_read=0, mem req valid=0
# Comparing tag: addr=10, data=10, tag_read=0, mem req valid=1
# ---Cache State---
# Cache State: 1
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 10
# Mem req '{addr:16, data:0, rw:0, valid:1}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 11, Tail: 11, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:16, data:0, rw:0, valid:1}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 265000 | ex_mem_bus_in     = '{instruction:6301731, alu_result:16, b_val:16, opcode:35, rd:16, funct3:2}
# Time: 265000 | CPU_REQ          = '{addr:16, data:16, rw:1, valid:1}
# Time: 265000 | CPU_RES          = '{data:0, ready:0}
# Time: 265000 | (store_hit_done) = 0
# Time: 265000 | finalValue       = 0
# Time: 265000 | SB EnqValid/Addr/Data/Ready = 0 00000010 00000010 1
# Time: 265000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 265000 | sb_load_hit/data          = 0 00000000
# Time: 265000 | sb_drain_done             = 0
# Time: 265000 | force_sb_drain            = 0
# Time: 265000 | SB count/SBentry    = 0 100
# Time: 265000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 25
# Time: 265000 | PC = 48, IR(IF-ID stage) = 04d02023
# Time: 265000 | PC = 48, IR(ID-EX stage) = '{instruction:67109907, decodeA:0, decodeB:0, branch_offset:72, opcode:19, rs1:0, rs2:0, rd:8, funct3:0, funct7:2, imm_i:64}
# Time: 265000 | PC = 48, IR(EX-MEM stage) = '{instruction:16786307, alu_result:16, b_val:16, opcode:3, rd:7, funct3:2}
# Time: 265000 | PC = 48, IR(MEM-WB stage) = '{instruction:6301731, wb_value:0, opcode:35, rd:16}
# Time: 265000 | PC = 48, IR(MEM OUT stage) = '{instruction:16778003, wb_value:16, opcode:19, rd:6}
# Time: 265000 | PC = 48, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Allocate: addr=10, data=0, mem_data_ready=0, mem_req_valid=1
# ---Cache State---
# Cache State: 2
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 10
# Mem req '{addr:16, data:0, rw:0, valid:1}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 11, Tail: 11, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:16, data:0, rw:0, valid:1}
# Mem data='{data:0, ready:0}
# Mem state=1
# MEM----------------------------
# Time: 275000 | ex_mem_bus_in     = '{instruction:6301731, alu_result:16, b_val:16, opcode:35, rd:16, funct3:2}
# Time: 275000 | CPU_REQ          = '{addr:16, data:16, rw:1, valid:1}
# Time: 275000 | CPU_RES          = '{data:0, ready:0}
# Time: 275000 | (store_hit_done) = 0
# Time: 275000 | finalValue       = 0
# Time: 275000 | SB EnqValid/Addr/Data/Ready = 0 00000010 00000010 1
# Time: 275000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 275000 | sb_load_hit/data          = 0 00000000
# Time: 275000 | sb_drain_done             = 0
# Time: 275000 | force_sb_drain            = 0
# Time: 275000 | SB count/SBentry    = 0 100
# Time: 275000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 26
# Time: 275000 | PC = 48, IR(IF-ID stage) = 04d02023
# Time: 275000 | PC = 48, IR(ID-EX stage) = '{instruction:67109907, decodeA:0, decodeB:0, branch_offset:72, opcode:19, rs1:0, rs2:0, rd:8, funct3:0, funct7:2, imm_i:64}
# Time: 275000 | PC = 48, IR(EX-MEM stage) = '{instruction:16786307, alu_result:16, b_val:16, opcode:3, rd:7, funct3:2}
# Time: 275000 | PC = 48, IR(MEM-WB stage) = '{instruction:6301731, wb_value:0, opcode:35, rd:16}
# Time: 275000 | PC = 48, IR(MEM OUT stage) = '{instruction:16778003, wb_value:16, opcode:19, rd:6}
# Time: 275000 | PC = 48, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 2
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 10
# Mem req '{addr:16, data:0, rw:0, valid:1}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 11, Tail: 11, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:16, data:0, rw:0, valid:1}
# Mem data='{data:0, ready:0}
# Mem state=1
# MEM----------------------------
# Time: 285000 | ex_mem_bus_in     = '{instruction:6301731, alu_result:16, b_val:16, opcode:35, rd:16, funct3:2}
# Time: 285000 | CPU_REQ          = '{addr:16, data:16, rw:1, valid:1}
# Time: 285000 | CPU_RES          = '{data:0, ready:0}
# Time: 285000 | (store_hit_done) = 0
# Time: 285000 | finalValue       = 0
# Time: 285000 | SB EnqValid/Addr/Data/Ready = 0 00000010 00000010 1
# Time: 285000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 285000 | sb_load_hit/data          = 0 00000000
# Time: 285000 | sb_drain_done             = 0
# Time: 285000 | force_sb_drain            = 0
# Time: 285000 | SB count/SBentry    = 0 100
# Time: 285000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 27
# Time: 285000 | PC = 48, IR(IF-ID stage) = 04d02023
# Time: 285000 | PC = 48, IR(ID-EX stage) = '{instruction:67109907, decodeA:0, decodeB:0, branch_offset:72, opcode:19, rs1:0, rs2:0, rd:8, funct3:0, funct7:2, imm_i:64}
# Time: 285000 | PC = 48, IR(EX-MEM stage) = '{instruction:16786307, alu_result:16, b_val:16, opcode:3, rd:7, funct3:2}
# Time: 285000 | PC = 48, IR(MEM-WB stage) = '{instruction:6301731, wb_value:0, opcode:35, rd:16}
# Time: 285000 | PC = 48, IR(MEM OUT stage) = '{instruction:16778003, wb_value:16, opcode:19, rd:6}
# Time: 285000 | PC = 48, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Allocate: addr=10, data=0, mem_data_ready=1, mem_req_valid=1
# Writing to data_mem[1] = 1267650600486483818580176535562
# ---Cache State---
# Cache State: 2
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 10
# Mem req '{addr:16, data:0, rw:0, valid:1}
# Mem data '{data:1267650600486483818580176535562, ready:1}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 11, Tail: 11, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:16, data:0, rw:0, valid:1}
# Mem data='{data:1267650600486483818580176535562, ready:1}
# Mem state=1
# MEM----------------------------
# Time: 295000 | ex_mem_bus_in     = '{instruction:6301731, alu_result:16, b_val:16, opcode:35, rd:16, funct3:2}
# Time: 295000 | CPU_REQ          = '{addr:16, data:16, rw:1, valid:1}
# Time: 295000 | CPU_RES          = '{data:0, ready:0}
# Time: 295000 | (store_hit_done) = 0
# Time: 295000 | finalValue       = 0
# Time: 295000 | SB EnqValid/Addr/Data/Ready = 0 00000010 00000010 1
# Time: 295000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 295000 | sb_load_hit/data          = 0 00000000
# Time: 295000 | sb_drain_done             = 0
# Time: 295000 | force_sb_drain            = 0
# Time: 295000 | SB count/SBentry    = 0 100
# Time: 295000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 28
# Time: 295000 | PC = 48, IR(IF-ID stage) = 04d02023
# Time: 295000 | PC = 48, IR(ID-EX stage) = '{instruction:67109907, decodeA:0, decodeB:0, branch_offset:72, opcode:19, rs1:0, rs2:0, rd:8, funct3:0, funct7:2, imm_i:64}
# Time: 295000 | PC = 48, IR(EX-MEM stage) = '{instruction:16786307, alu_result:16, b_val:16, opcode:3, rd:7, funct3:2}
# Time: 295000 | PC = 48, IR(MEM-WB stage) = '{instruction:6301731, wb_value:0, opcode:35, rd:16}
# Time: 295000 | PC = 48, IR(MEM OUT stage) = '{instruction:16778003, wb_value:16, opcode:19, rd:6}
# Time: 295000 | PC = 48, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Comparing tag: addr=10, data=10, tag_read=c000, mem req valid=1
# Comparing tag: addr=10, data=10, tag_read=c000, mem req valid=0
# ---Cache State---
# Cache State: 1
# SB Drain Valid: 0
# SB Drain Addr: x
# SB Drain Data: x
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 10
# Mem req '{addr:16, data:1267650600486483818580176535562, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 11, Tail: 11, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 x x
# ==== Final Store Buffer ====
# Mem req='{addr:16, data:1267650600486483818580176535562, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 305000 | ex_mem_bus_in     = '{instruction:6301731, alu_result:16, b_val:16, opcode:35, rd:16, funct3:2}
# Time: 305000 | CPU_REQ          = '{addr:16, data:16, rw:1, valid:1}
# Time: 305000 | CPU_RES          = '{data:10, ready:1}
# Time: 305000 | (store_hit_done) = 1
# Time: 305000 | finalValue       = 0
# Time: 305000 | SB EnqValid/Addr/Data/Ready = 1 00000010 00000010 1
# Time: 305000 | SB DeqReq/Valid/Addr/Data  = 0 0 xxxxxxxx xxxxxxxx
# Time: 305000 | sb_load_hit/data          = 0 00000000
# Time: 305000 | sb_drain_done             = 0
# Time: 305000 | force_sb_drain            = 0
# Time: 305000 | SB count/SBentry    = 0 100
# Time: 305000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 29
# Time: 305000 | PC = 48, IR(IF-ID stage) = 04d02023
# Time: 305000 | PC = 48, IR(ID-EX stage) = '{instruction:67109907, decodeA:0, decodeB:0, branch_offset:72, opcode:19, rs1:0, rs2:0, rd:8, funct3:0, funct7:2, imm_i:64}
# Time: 305000 | PC = 48, IR(EX-MEM stage) = '{instruction:16786307, alu_result:16, b_val:16, opcode:3, rd:7, funct3:2}
# Time: 305000 | PC = 48, IR(MEM-WB stage) = '{instruction:6301731, wb_value:0, opcode:35, rd:16}
# Time: 305000 | PC = 48, IR(MEM OUT stage) = '{instruction:16778003, wb_value:16, opcode:19, rd:6}
# Time: 305000 | PC = 48, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 4 and data 10,valid = 0, load addr: 16
# Checking entry 1, with addr 8 and data 15,valid = 0, load addr: 16
# Checking entry 2, with addr 12 and data 12,valid = 0, load addr: 16
# Checking entry 3, with addr 16 and data 16,valid = 1, load addr: 16
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 1
# SB Drain Addr: 10
# SB Drain Data: 10
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 10
# Mem req '{addr:16, data:1267650600486483818580176535562, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 11, Tail: 0, Count: 1, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 1 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:16, data:1267650600486483818580176535562, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 315000 | ex_mem_bus_in     = '{instruction:16786307, alu_result:16, b_val:16, opcode:3, rd:7, funct3:2}
# Time: 315000 | CPU_REQ          = '{addr:16, data:16, rw:0, valid:1}
# Time: 315000 | CPU_RES          = '{data:10, ready:0}
# Time: 315000 | (store_hit_done) = 0
# Time: 315000 | finalValue       = 16
# Time: 315000 | SB EnqValid/Addr/Data/Ready = 0 00000010 00000010 1
# Time: 315000 | SB DeqReq/Valid/Addr/Data  = 0 1 00000010 00000010
# Time: 315000 | sb_load_hit/data          = 1 00000010
# Time: 315000 | sb_drain_done             = 0
# Time: 315000 | force_sb_drain            = 0
# Time: 315000 | SB count/SBentry    = 1 100
# Time: 315000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 30
# Time: 315000 | PC = 52, IR(IF-ID stage) = 04002483
# Time: 315000 | PC = 52, IR(ID-EX stage) = '{instruction:80748579, decodeA:0, decodeB:13, branch_offset:64, opcode:35, rs1:0, rs2:13, rd:0, funct3:2, funct7:2, imm_i:77}
# Time: 315000 | PC = 52, IR(EX-MEM stage) = '{instruction:67109907, alu_result:64, b_val:0, opcode:19, rd:8, funct3:0}
# Time: 315000 | PC = 52, IR(MEM-WB stage) = '{instruction:16786307, wb_value:16, opcode:3, rd:7}
# Time: 315000 | PC = 52, IR(MEM OUT stage) = '{instruction:6301731, wb_value:0, opcode:35, rd:16}
# Time: 315000 | PC = 52, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Comparing tag: addr=10, data=10, tag_read=c000, mem req valid=0
# ---Cache State---
# Cache State: 1
# SB Drain Valid: 1
# SB Drain Addr: 10
# SB Drain Data: 10
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 10
# Mem req '{addr:16, data:1267650600486483818580176535562, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 11, Tail: 0, Count: 1, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 1 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:16, data:1267650600486483818580176535562, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 325000 | ex_mem_bus_in     = '{instruction:16786307, alu_result:16, b_val:16, opcode:3, rd:7, funct3:2}
# Time: 325000 | CPU_REQ          = '{addr:16, data:16, rw:0, valid:1}
# Time: 325000 | CPU_RES          = '{data:10, ready:1}
# Time: 325000 | (store_hit_done) = 0
# Time: 325000 | finalValue       = 16
# Time: 325000 | SB EnqValid/Addr/Data/Ready = 0 00000010 00000010 1
# Time: 325000 | SB DeqReq/Valid/Addr/Data  = 0 1 00000010 00000010
# Time: 325000 | sb_load_hit/data          = 1 00000010
# Time: 325000 | sb_drain_done             = 0
# Time: 325000 | force_sb_drain            = 0
# Time: 325000 | SB count/SBentry    = 1 100
# Time: 325000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 31
# Time: 325000 | PC = 52, IR(IF-ID stage) = 04002483
# Time: 325000 | PC = 52, IR(ID-EX stage) = '{instruction:80748579, decodeA:0, decodeB:13, branch_offset:64, opcode:35, rs1:0, rs2:13, rd:0, funct3:2, funct7:2, imm_i:77}
# Time: 325000 | PC = 52, IR(EX-MEM stage) = '{instruction:67109907, alu_result:64, b_val:0, opcode:19, rd:8, funct3:0}
# Time: 325000 | PC = 52, IR(MEM-WB stage) = '{instruction:16786307, wb_value:16, opcode:3, rd:7}
# Time: 325000 | PC = 52, IR(MEM OUT stage) = '{instruction:6301731, wb_value:0, opcode:35, rd:16}
# Time: 325000 | PC = 52, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 4 and data 10,valid = 0, load addr: 64
# Checking entry 1, with addr 8 and data 15,valid = 0, load addr: 64
# Checking entry 2, with addr 12 and data 12,valid = 0, load addr: 64
# Checking entry 3, with addr 16 and data 16,valid = 1, load addr: 64
# Will Drain store: addr=10, data=10
# Drain store: addr=10, data=10, data_write=100000000e0000000c00000010
# Writing to data_mem[1] = 1267650600486483818580176535568
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 1
# SB Drain Addr: 10
# SB Drain Data: 10
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:16, data:1267650600486483818580176535562, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# Dequeueing entry 3
# ==== Final Store Buffer ====
# Head: 11, Tail: 0, Count: 1, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 1 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:16, data:1267650600486483818580176535562, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 335000 | ex_mem_bus_in     = '{instruction:67109907, alu_result:64, b_val:0, opcode:19, rd:8, funct3:0}
# Time: 335000 | CPU_REQ          = '{addr:64, data:0, rw:0, valid:0}
# Time: 335000 | CPU_RES          = '{data:10, ready:0}
# Time: 335000 | (store_hit_done) = 0
# Time: 335000 | finalValue       = 64
# Time: 335000 | SB EnqValid/Addr/Data/Ready = 0 00000040 00000000 1
# Time: 335000 | SB DeqReq/Valid/Addr/Data  = 1 1 00000010 00000010
# Time: 335000 | sb_load_hit/data          = 0 00000000
# Time: 335000 | sb_drain_done             = 1
# Time: 335000 | force_sb_drain            = 0
# Time: 335000 | SB count/SBentry    = 1 100
# Time: 335000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 32
# Time: 335000 | PC = 56, IR(IF-ID stage) = 00000013
# Time: 335000 | PC = 56, IR(ID-EX stage) = '{instruction:67118211, decodeA:0, decodeB:0, branch_offset:2120, opcode:3, rs1:0, rs2:0, rd:9, funct3:2, funct7:2, imm_i:64}
# Time: 335000 | PC = 56, IR(EX-MEM stage) = '{instruction:80748579, alu_result:64, b_val:13, opcode:35, rd:0, funct3:2}
# Time: 335000 | PC = 56, IR(MEM-WB stage) = '{instruction:67109907, wb_value:64, opcode:19, rd:8}
# Time: 335000 | PC = 56, IR(MEM OUT stage) = '{instruction:16786307, wb_value:16, opcode:3, rd:7}
# Time: 335000 | PC = 56, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 4 and data 10,valid = 0, load addr: 64
# Checking entry 1, with addr 8 and data 15,valid = 0, load addr: 64
# Checking entry 2, with addr 12 and data 12,valid = 0, load addr: 64
# Checking entry 3, with addr 16 and data 16,valid = 0, load addr: 64
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:64, data:950737950447873212271120351237, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:64, data:950737950447873212271120351237, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 345000 | ex_mem_bus_in     = '{instruction:80748579, alu_result:64, b_val:13, opcode:35, rd:0, funct3:2}
# Time: 345000 | CPU_REQ          = '{addr:64, data:13, rw:1, valid:1}
# Time: 345000 | CPU_RES          = '{data:5, ready:0}
# Time: 345000 | (store_hit_done) = 0
# Time: 345000 | finalValue       = 0
# Time: 345000 | SB EnqValid/Addr/Data/Ready = 0 00000040 0000000d 1
# Time: 345000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000004 0000000a
# Time: 345000 | sb_load_hit/data          = 0 00000000
# Time: 345000 | sb_drain_done             = 0
# Time: 345000 | force_sb_drain            = 0
# Time: 345000 | SB count/SBentry    = 0 100
# Time: 345000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 33
# Time: 345000 | PC = 60, IR(IF-ID stage) = 00000013
# Time: 345000 | PC = 60, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 345000 | PC = 60, IR(EX-MEM stage) = '{instruction:67118211, alu_result:64, b_val:0, opcode:3, rd:9, funct3:2}
# Time: 345000 | PC = 60, IR(MEM-WB stage) = '{instruction:80748579, wb_value:0, opcode:35, rd:0}
# Time: 345000 | PC = 60, IR(MEM OUT stage) = '{instruction:67109907, wb_value:64, opcode:19, rd:8}
# Time: 345000 | PC = 60, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Comparing tag: addr=40, data=d, tag_read=c000, mem req valid=0
# Comparing tag: addr=40, data=d, tag_read=c000, mem req valid=1
# ---Cache State---
# Cache State: 1
# SB Drain Valid: 0
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:0, data:950737950447873212271120351237, rw:1, valid:1}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351237, rw:1, valid:1}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 355000 | ex_mem_bus_in     = '{instruction:80748579, alu_result:64, b_val:13, opcode:35, rd:0, funct3:2}
# Time: 355000 | CPU_REQ          = '{addr:64, data:13, rw:1, valid:1}
# Time: 355000 | CPU_RES          = '{data:5, ready:0}
# Time: 355000 | (store_hit_done) = 0
# Time: 355000 | finalValue       = 0
# Time: 355000 | SB EnqValid/Addr/Data/Ready = 0 00000040 0000000d 1
# Time: 355000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000004 0000000a
# Time: 355000 | sb_load_hit/data          = 0 00000000
# Time: 355000 | sb_drain_done             = 0
# Time: 355000 | force_sb_drain            = 0
# Time: 355000 | SB count/SBentry    = 0 100
# Time: 355000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 34
# Time: 355000 | PC = 60, IR(IF-ID stage) = 00000013
# Time: 355000 | PC = 60, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 355000 | PC = 60, IR(EX-MEM stage) = '{instruction:67118211, alu_result:64, b_val:0, opcode:3, rd:9, funct3:2}
# Time: 355000 | PC = 60, IR(MEM-WB stage) = '{instruction:80748579, wb_value:0, opcode:35, rd:0}
# Time: 355000 | PC = 60, IR(MEM OUT stage) = '{instruction:67109907, wb_value:64, opcode:19, rd:8}
# Time: 355000 | PC = 60, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Write back: addr=40, data=c0000000f0000000a00000005, mem_data_ready=0, mem_req_valid=1
# Write back: addr=40, data=c0000000f0000000a00000005, mem_data_ready=0, mem_req_valid=0
# ---Cache State---
# Cache State: 3
# SB Drain Valid: 0
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:64, data:950737950447873212271120351237, rw:1, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:64, data:950737950447873212271120351237, rw:1, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=1
# MEM----------------------------
# Time: 365000 | ex_mem_bus_in     = '{instruction:80748579, alu_result:64, b_val:13, opcode:35, rd:0, funct3:2}
# Time: 365000 | CPU_REQ          = '{addr:64, data:13, rw:1, valid:1}
# Time: 365000 | CPU_RES          = '{data:5, ready:0}
# Time: 365000 | (store_hit_done) = 0
# Time: 365000 | finalValue       = 0
# Time: 365000 | SB EnqValid/Addr/Data/Ready = 0 00000040 0000000d 1
# Time: 365000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000004 0000000a
# Time: 365000 | sb_load_hit/data          = 0 00000000
# Time: 365000 | sb_drain_done             = 0
# Time: 365000 | force_sb_drain            = 0
# Time: 365000 | SB count/SBentry    = 0 100
# Time: 365000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 35
# Time: 365000 | PC = 60, IR(IF-ID stage) = 00000013
# Time: 365000 | PC = 60, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 365000 | PC = 60, IR(EX-MEM stage) = '{instruction:67118211, alu_result:64, b_val:0, opcode:3, rd:9, funct3:2}
# Time: 365000 | PC = 60, IR(MEM-WB stage) = '{instruction:80748579, wb_value:0, opcode:35, rd:0}
# Time: 365000 | PC = 60, IR(MEM OUT stage) = '{instruction:67109907, wb_value:64, opcode:19, rd:8}
# Time: 365000 | PC = 60, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 3
# SB Drain Valid: 0
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:64, data:950737950447873212271120351237, rw:1, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Writing to memArray[0] = c0000000f0000000a00000005
# Mem req='{addr:64, data:950737950447873212271120351237, rw:1, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=1
# MEM----------------------------
# Time: 375000 | ex_mem_bus_in     = '{instruction:80748579, alu_result:64, b_val:13, opcode:35, rd:0, funct3:2}
# Time: 375000 | CPU_REQ          = '{addr:64, data:13, rw:1, valid:1}
# Time: 375000 | CPU_RES          = '{data:5, ready:0}
# Time: 375000 | (store_hit_done) = 0
# Time: 375000 | finalValue       = 0
# Time: 375000 | SB EnqValid/Addr/Data/Ready = 0 00000040 0000000d 1
# Time: 375000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000004 0000000a
# Time: 375000 | sb_load_hit/data          = 0 00000000
# Time: 375000 | sb_drain_done             = 0
# Time: 375000 | force_sb_drain            = 0
# Time: 375000 | SB count/SBentry    = 0 100
# Time: 375000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 36
# Time: 375000 | PC = 60, IR(IF-ID stage) = 00000013
# Time: 375000 | PC = 60, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 375000 | PC = 60, IR(EX-MEM stage) = '{instruction:67118211, alu_result:64, b_val:0, opcode:3, rd:9, funct3:2}
# Time: 375000 | PC = 60, IR(MEM-WB stage) = '{instruction:80748579, wb_value:0, opcode:35, rd:0}
# Time: 375000 | PC = 60, IR(MEM OUT stage) = '{instruction:67109907, wb_value:64, opcode:19, rd:8}
# Time: 375000 | PC = 60, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Write back: addr=40, data=c0000000f0000000a00000005, mem_data_ready=1, mem_req_valid=0
# Write back: addr=40, data=c0000000f0000000a00000005, mem_data_ready=1, mem_req_valid=1
# Write back: addr=40, data=c0000000f0000000a00000005, mem_data_ready=1, mem_req_valid=1
# ---Cache State---
# Cache State: 3
# SB Drain Valid: 0
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:64, data:950737950447873212271120351237, rw:0, valid:1}
# Mem data '{data:950737950447873212271120351237, ready:1}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:64, data:950737950447873212271120351237, rw:0, valid:1}
# Mem data='{data:950737950447873212271120351237, ready:1}
# Mem state=1
# MEM----------------------------
# Time: 385000 | ex_mem_bus_in     = '{instruction:80748579, alu_result:64, b_val:13, opcode:35, rd:0, funct3:2}
# Time: 385000 | CPU_REQ          = '{addr:64, data:13, rw:1, valid:1}
# Time: 385000 | CPU_RES          = '{data:5, ready:0}
# Time: 385000 | (store_hit_done) = 0
# Time: 385000 | finalValue       = 0
# Time: 385000 | SB EnqValid/Addr/Data/Ready = 0 00000040 0000000d 1
# Time: 385000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000004 0000000a
# Time: 385000 | sb_load_hit/data          = 0 00000000
# Time: 385000 | sb_drain_done             = 0
# Time: 385000 | force_sb_drain            = 0
# Time: 385000 | SB count/SBentry    = 0 100
# Time: 385000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 37
# Time: 385000 | PC = 60, IR(IF-ID stage) = 00000013
# Time: 385000 | PC = 60, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 385000 | PC = 60, IR(EX-MEM stage) = '{instruction:67118211, alu_result:64, b_val:0, opcode:3, rd:9, funct3:2}
# Time: 385000 | PC = 60, IR(MEM-WB stage) = '{instruction:80748579, wb_value:0, opcode:35, rd:0}
# Time: 385000 | PC = 60, IR(MEM OUT stage) = '{instruction:67109907, wb_value:64, opcode:19, rd:8}
# Time: 385000 | PC = 60, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Allocate: addr=40, data=c0000000f0000000a00000005, mem_data_ready=1, mem_req_valid=1
# Allocate: addr=40, data=c0000000f0000000a00000005, mem_data_ready=0, mem_req_valid=1
# ---Cache State---
# Cache State: 2
# SB Drain Valid: 0
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:64, data:950737950447873212271120351237, rw:0, valid:1}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:64, data:950737950447873212271120351237, rw:0, valid:1}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 395000 | ex_mem_bus_in     = '{instruction:80748579, alu_result:64, b_val:13, opcode:35, rd:0, funct3:2}
# Time: 395000 | CPU_REQ          = '{addr:64, data:13, rw:1, valid:1}
# Time: 395000 | CPU_RES          = '{data:5, ready:0}
# Time: 395000 | (store_hit_done) = 0
# Time: 395000 | finalValue       = 0
# Time: 395000 | SB EnqValid/Addr/Data/Ready = 0 00000040 0000000d 1
# Time: 395000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000004 0000000a
# Time: 395000 | sb_load_hit/data          = 0 00000000
# Time: 395000 | sb_drain_done             = 0
# Time: 395000 | force_sb_drain            = 0
# Time: 395000 | SB count/SBentry    = 0 100
# Time: 395000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 38
# Time: 395000 | PC = 60, IR(IF-ID stage) = 00000013
# Time: 395000 | PC = 60, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 395000 | PC = 60, IR(EX-MEM stage) = '{instruction:67118211, alu_result:64, b_val:0, opcode:3, rd:9, funct3:2}
# Time: 395000 | PC = 60, IR(MEM-WB stage) = '{instruction:80748579, wb_value:0, opcode:35, rd:0}
# Time: 395000 | PC = 60, IR(MEM OUT stage) = '{instruction:67109907, wb_value:64, opcode:19, rd:8}
# Time: 395000 | PC = 60, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 2
# SB Drain Valid: 0
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:64, data:950737950447873212271120351237, rw:0, valid:1}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:64, data:950737950447873212271120351237, rw:0, valid:1}
# Mem data='{data:0, ready:0}
# Mem state=1
# MEM----------------------------
# Time: 405000 | ex_mem_bus_in     = '{instruction:80748579, alu_result:64, b_val:13, opcode:35, rd:0, funct3:2}
# Time: 405000 | CPU_REQ          = '{addr:64, data:13, rw:1, valid:1}
# Time: 405000 | CPU_RES          = '{data:5, ready:0}
# Time: 405000 | (store_hit_done) = 0
# Time: 405000 | finalValue       = 0
# Time: 405000 | SB EnqValid/Addr/Data/Ready = 0 00000040 0000000d 1
# Time: 405000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000004 0000000a
# Time: 405000 | sb_load_hit/data          = 0 00000000
# Time: 405000 | sb_drain_done             = 0
# Time: 405000 | force_sb_drain            = 0
# Time: 405000 | SB count/SBentry    = 0 100
# Time: 405000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 39
# Time: 405000 | PC = 60, IR(IF-ID stage) = 00000013
# Time: 405000 | PC = 60, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 405000 | PC = 60, IR(EX-MEM stage) = '{instruction:67118211, alu_result:64, b_val:0, opcode:3, rd:9, funct3:2}
# Time: 405000 | PC = 60, IR(MEM-WB stage) = '{instruction:80748579, wb_value:0, opcode:35, rd:0}
# Time: 405000 | PC = 60, IR(MEM OUT stage) = '{instruction:67109907, wb_value:64, opcode:19, rd:8}
# Time: 405000 | PC = 60, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 2
# SB Drain Valid: 0
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:64, data:950737950447873212271120351237, rw:0, valid:1}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:64, data:950737950447873212271120351237, rw:0, valid:1}
# Mem data='{data:0, ready:0}
# Mem state=1
# MEM----------------------------
# Time: 415000 | ex_mem_bus_in     = '{instruction:80748579, alu_result:64, b_val:13, opcode:35, rd:0, funct3:2}
# Time: 415000 | CPU_REQ          = '{addr:64, data:13, rw:1, valid:1}
# Time: 415000 | CPU_RES          = '{data:5, ready:0}
# Time: 415000 | (store_hit_done) = 0
# Time: 415000 | finalValue       = 0
# Time: 415000 | SB EnqValid/Addr/Data/Ready = 0 00000040 0000000d 1
# Time: 415000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000004 0000000a
# Time: 415000 | sb_load_hit/data          = 0 00000000
# Time: 415000 | sb_drain_done             = 0
# Time: 415000 | force_sb_drain            = 0
# Time: 415000 | SB count/SBentry    = 0 100
# Time: 415000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 40
# Time: 415000 | PC = 60, IR(IF-ID stage) = 00000013
# Time: 415000 | PC = 60, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 415000 | PC = 60, IR(EX-MEM stage) = '{instruction:67118211, alu_result:64, b_val:0, opcode:3, rd:9, funct3:2}
# Time: 415000 | PC = 60, IR(MEM-WB stage) = '{instruction:80748579, wb_value:0, opcode:35, rd:0}
# Time: 415000 | PC = 60, IR(MEM OUT stage) = '{instruction:67109907, wb_value:64, opcode:19, rd:8}
# Time: 415000 | PC = 60, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Allocate: addr=40, data=c0000000f0000000a00000005, mem_data_ready=1, mem_req_valid=1
# Writing to data_mem[0] = 950737950447873212271120351237
# ---Cache State---
# Cache State: 2
# SB Drain Valid: 0
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:64, data:950737950447873212271120351237, rw:0, valid:1}
# Mem data '{data:950737950447873212271120351237, ready:1}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:64, data:950737950447873212271120351237, rw:0, valid:1}
# Mem data='{data:950737950447873212271120351237, ready:1}
# Mem state=1
# MEM----------------------------
# Time: 425000 | ex_mem_bus_in     = '{instruction:80748579, alu_result:64, b_val:13, opcode:35, rd:0, funct3:2}
# Time: 425000 | CPU_REQ          = '{addr:64, data:13, rw:1, valid:1}
# Time: 425000 | CPU_RES          = '{data:5, ready:0}
# Time: 425000 | (store_hit_done) = 0
# Time: 425000 | finalValue       = 0
# Time: 425000 | SB EnqValid/Addr/Data/Ready = 0 00000040 0000000d 1
# Time: 425000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000004 0000000a
# Time: 425000 | sb_load_hit/data          = 0 00000000
# Time: 425000 | sb_drain_done             = 0
# Time: 425000 | force_sb_drain            = 0
# Time: 425000 | SB count/SBentry    = 0 100
# Time: 425000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 41
# Time: 425000 | PC = 60, IR(IF-ID stage) = 00000013
# Time: 425000 | PC = 60, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 425000 | PC = 60, IR(EX-MEM stage) = '{instruction:67118211, alu_result:64, b_val:0, opcode:3, rd:9, funct3:2}
# Time: 425000 | PC = 60, IR(MEM-WB stage) = '{instruction:80748579, wb_value:0, opcode:35, rd:0}
# Time: 425000 | PC = 60, IR(MEM OUT stage) = '{instruction:67109907, wb_value:64, opcode:19, rd:8}
# Time: 425000 | PC = 60, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Comparing tag: addr=40, data=d, tag_read=c001, mem req valid=1
# Comparing tag: addr=40, data=d, tag_read=c001, mem req valid=0
# ---Cache State---
# Cache State: 1
# SB Drain Valid: 0
# SB Drain Addr: 4
# SB Drain Data: a
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:64, data:950737950447873212271120351237, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 0, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 4 10
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:64, data:950737950447873212271120351237, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 435000 | ex_mem_bus_in     = '{instruction:80748579, alu_result:64, b_val:13, opcode:35, rd:0, funct3:2}
# Time: 435000 | CPU_REQ          = '{addr:64, data:13, rw:1, valid:1}
# Time: 435000 | CPU_RES          = '{data:5, ready:1}
# Time: 435000 | (store_hit_done) = 1
# Time: 435000 | finalValue       = 0
# Time: 435000 | SB EnqValid/Addr/Data/Ready = 1 00000040 0000000d 1
# Time: 435000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000004 0000000a
# Time: 435000 | sb_load_hit/data          = 0 00000000
# Time: 435000 | sb_drain_done             = 0
# Time: 435000 | force_sb_drain            = 0
# Time: 435000 | SB count/SBentry    = 0 100
# Time: 435000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 42
# Time: 435000 | PC = 60, IR(IF-ID stage) = 00000013
# Time: 435000 | PC = 60, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 435000 | PC = 60, IR(EX-MEM stage) = '{instruction:67118211, alu_result:64, b_val:0, opcode:3, rd:9, funct3:2}
# Time: 435000 | PC = 60, IR(MEM-WB stage) = '{instruction:80748579, wb_value:0, opcode:35, rd:0}
# Time: 435000 | PC = 60, IR(MEM OUT stage) = '{instruction:67109907, wb_value:64, opcode:19, rd:8}
# Time: 435000 | PC = 60, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 64 and data 13,valid = 1, load addr: 64
# Checking entry 1, with addr 8 and data 15,valid = 0, load addr: 64
# Checking entry 2, with addr 12 and data 12,valid = 0, load addr: 64
# Checking entry 3, with addr 16 and data 16,valid = 0, load addr: 64
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 1
# SB Drain Addr: 40
# SB Drain Data: d
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:64, data:950737950447873212271120351237, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 1, Count: 1, full: 0, entry_count: 100
# StoreBuffer[0] = 1 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:64, data:950737950447873212271120351237, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 445000 | ex_mem_bus_in     = '{instruction:67118211, alu_result:64, b_val:0, opcode:3, rd:9, funct3:2}
# Time: 445000 | CPU_REQ          = '{addr:64, data:0, rw:0, valid:1}
# Time: 445000 | CPU_RES          = '{data:5, ready:0}
# Time: 445000 | (store_hit_done) = 0
# Time: 445000 | finalValue       = 13
# Time: 445000 | SB EnqValid/Addr/Data/Ready = 0 00000040 00000000 1
# Time: 445000 | SB DeqReq/Valid/Addr/Data  = 0 1 00000040 0000000d
# Time: 445000 | sb_load_hit/data          = 1 0000000d
# Time: 445000 | sb_drain_done             = 0
# Time: 445000 | force_sb_drain            = 0
# Time: 445000 | SB count/SBentry    = 1 100
# Time: 445000 | STALL                    = 1
# MEM----------------------------
# 
# Cycle: 43
# Time: 445000 | PC = 64, IR(IF-ID stage) = 00000013
# Time: 445000 | PC = 64, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 445000 | PC = 64, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 445000 | PC = 64, IR(MEM-WB stage) = '{instruction:67118211, wb_value:13, opcode:3, rd:9}
# Time: 445000 | PC = 64, IR(MEM OUT stage) = '{instruction:80748579, wb_value:0, opcode:35, rd:0}
# Time: 445000 | PC = 64, Control Signal = '{stall:1, takebranch:0, icache_stall:0, dcache_stall:1, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Comparing tag: addr=40, data=0, tag_read=c001, mem req valid=0
# ---Cache State---
# Cache State: 1
# SB Drain Valid: 1
# SB Drain Addr: 40
# SB Drain Data: d
# CPU Req Valid: 1
# CPU Force Drain: 0
# CPU Req Addr: 40
# Mem req '{addr:64, data:950737950447873212271120351237, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 0, Tail: 1, Count: 1, full: 0, entry_count: 100
# StoreBuffer[0] = 1 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:64, data:950737950447873212271120351237, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 455000 | ex_mem_bus_in     = '{instruction:67118211, alu_result:64, b_val:0, opcode:3, rd:9, funct3:2}
# Time: 455000 | CPU_REQ          = '{addr:64, data:0, rw:0, valid:1}
# Time: 455000 | CPU_RES          = '{data:5, ready:1}
# Time: 455000 | (store_hit_done) = 0
# Time: 455000 | finalValue       = 13
# Time: 455000 | SB EnqValid/Addr/Data/Ready = 0 00000040 00000000 1
# Time: 455000 | SB DeqReq/Valid/Addr/Data  = 0 1 00000040 0000000d
# Time: 455000 | sb_load_hit/data          = 1 0000000d
# Time: 455000 | sb_drain_done             = 0
# Time: 455000 | force_sb_drain            = 0
# Time: 455000 | SB count/SBentry    = 1 100
# Time: 455000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 44
# Time: 455000 | PC = 64, IR(IF-ID stage) = 00000013
# Time: 455000 | PC = 64, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 455000 | PC = 64, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 455000 | PC = 64, IR(MEM-WB stage) = '{instruction:67118211, wb_value:13, opcode:3, rd:9}
# Time: 455000 | PC = 64, IR(MEM OUT stage) = '{instruction:80748579, wb_value:0, opcode:35, rd:0}
# Time: 455000 | PC = 64, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 64 and data 13,valid = 1, load addr: 0
# Checking entry 1, with addr 8 and data 15,valid = 0, load addr: 0
# Checking entry 2, with addr 12 and data 12,valid = 0, load addr: 0
# Checking entry 3, with addr 16 and data 16,valid = 0, load addr: 0
# Will Drain store: addr=40, data=d
# Drain store: addr=40, data=d, data_write=c0000000f0000000a0000000d
# Writing to data_mem[0] = 950737950447873212271120351245
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 1
# SB Drain Addr: 40
# SB Drain Data: d
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:64, data:950737950447873212271120351237, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# Dequeueing entry 0
# ==== Final Store Buffer ====
# Head: 0, Tail: 1, Count: 1, full: 0, entry_count: 100
# StoreBuffer[0] = 1 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:64, data:950737950447873212271120351237, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 465000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 465000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 465000 | CPU_RES          = '{data:5, ready:0}
# Time: 465000 | (store_hit_done) = 0
# Time: 465000 | finalValue       = 0
# Time: 465000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 465000 | SB DeqReq/Valid/Addr/Data  = 1 1 00000040 0000000d
# Time: 465000 | sb_load_hit/data          = 0 00000000
# Time: 465000 | sb_drain_done             = 1
# Time: 465000 | force_sb_drain            = 0
# Time: 465000 | SB count/SBentry    = 1 100
# Time: 465000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 45
# Time: 465000 | PC = 68, IR(IF-ID stage) = 00000013
# Time: 465000 | PC = 68, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 465000 | PC = 68, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 465000 | PC = 68, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 465000 | PC = 68, IR(MEM OUT stage) = '{instruction:67118211, wb_value:13, opcode:3, rd:9}
# Time: 465000 | PC = 68, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# Checking entry 0, with addr 64 and data 13,valid = 0, load addr: 0
# Checking entry 1, with addr 8 and data 15,valid = 0, load addr: 0
# Checking entry 2, with addr 12 and data 12,valid = 0, load addr: 0
# Checking entry 3, with addr 16 and data 16,valid = 0, load addr: 0
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 475000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 475000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 475000 | CPU_RES          = '{data:13, ready:0}
# Time: 475000 | (store_hit_done) = 0
# Time: 475000 | finalValue       = 0
# Time: 475000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 475000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 475000 | sb_load_hit/data          = 0 00000000
# Time: 475000 | sb_drain_done             = 0
# Time: 475000 | force_sb_drain            = 0
# Time: 475000 | SB count/SBentry    = 0 100
# Time: 475000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 46
# Time: 475000 | PC = 72, IR(IF-ID stage) = 00000013
# Time: 475000 | PC = 72, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 475000 | PC = 72, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 475000 | PC = 72, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 475000 | PC = 72, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 475000 | PC = 72, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 485000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 485000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 485000 | CPU_RES          = '{data:13, ready:0}
# Time: 485000 | (store_hit_done) = 0
# Time: 485000 | finalValue       = 0
# Time: 485000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 485000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 485000 | sb_load_hit/data          = 0 00000000
# Time: 485000 | sb_drain_done             = 0
# Time: 485000 | force_sb_drain            = 0
# Time: 485000 | SB count/SBentry    = 0 100
# Time: 485000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 47
# Time: 485000 | PC = 76, IR(IF-ID stage) = 00000013
# Time: 485000 | PC = 76, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 485000 | PC = 76, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 485000 | PC = 76, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 485000 | PC = 76, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 485000 | PC = 76, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 495000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 495000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 495000 | CPU_RES          = '{data:13, ready:0}
# Time: 495000 | (store_hit_done) = 0
# Time: 495000 | finalValue       = 0
# Time: 495000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 495000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 495000 | sb_load_hit/data          = 0 00000000
# Time: 495000 | sb_drain_done             = 0
# Time: 495000 | force_sb_drain            = 0
# Time: 495000 | SB count/SBentry    = 0 100
# Time: 495000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 48
# Time: 495000 | PC = 80, IR(IF-ID stage) = 00000013
# Time: 495000 | PC = 80, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 495000 | PC = 80, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 495000 | PC = 80, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 495000 | PC = 80, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 495000 | PC = 80, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 505000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 505000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 505000 | CPU_RES          = '{data:13, ready:0}
# Time: 505000 | (store_hit_done) = 0
# Time: 505000 | finalValue       = 0
# Time: 505000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 505000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 505000 | sb_load_hit/data          = 0 00000000
# Time: 505000 | sb_drain_done             = 0
# Time: 505000 | force_sb_drain            = 0
# Time: 505000 | SB count/SBentry    = 0 100
# Time: 505000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 49
# Time: 505000 | PC = 84, IR(IF-ID stage) = 00000013
# Time: 505000 | PC = 84, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 505000 | PC = 84, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 505000 | PC = 84, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 505000 | PC = 84, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 505000 | PC = 84, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 515000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 515000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 515000 | CPU_RES          = '{data:13, ready:0}
# Time: 515000 | (store_hit_done) = 0
# Time: 515000 | finalValue       = 0
# Time: 515000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 515000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 515000 | sb_load_hit/data          = 0 00000000
# Time: 515000 | sb_drain_done             = 0
# Time: 515000 | force_sb_drain            = 0
# Time: 515000 | SB count/SBentry    = 0 100
# Time: 515000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 50
# Time: 515000 | PC = 88, IR(IF-ID stage) = 00000013
# Time: 515000 | PC = 88, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 515000 | PC = 88, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 515000 | PC = 88, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 515000 | PC = 88, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 515000 | PC = 88, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 525000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 525000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 525000 | CPU_RES          = '{data:13, ready:0}
# Time: 525000 | (store_hit_done) = 0
# Time: 525000 | finalValue       = 0
# Time: 525000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 525000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 525000 | sb_load_hit/data          = 0 00000000
# Time: 525000 | sb_drain_done             = 0
# Time: 525000 | force_sb_drain            = 0
# Time: 525000 | SB count/SBentry    = 0 100
# Time: 525000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 51
# Time: 525000 | PC = 92, IR(IF-ID stage) = 00000013
# Time: 525000 | PC = 92, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 525000 | PC = 92, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 525000 | PC = 92, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 525000 | PC = 92, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 525000 | PC = 92, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 535000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 535000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 535000 | CPU_RES          = '{data:13, ready:0}
# Time: 535000 | (store_hit_done) = 0
# Time: 535000 | finalValue       = 0
# Time: 535000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 535000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 535000 | sb_load_hit/data          = 0 00000000
# Time: 535000 | sb_drain_done             = 0
# Time: 535000 | force_sb_drain            = 0
# Time: 535000 | SB count/SBentry    = 0 100
# Time: 535000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 52
# Time: 535000 | PC = 96, IR(IF-ID stage) = 00000013
# Time: 535000 | PC = 96, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 535000 | PC = 96, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 535000 | PC = 96, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 535000 | PC = 96, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 535000 | PC = 96, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 545000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 545000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 545000 | CPU_RES          = '{data:13, ready:0}
# Time: 545000 | (store_hit_done) = 0
# Time: 545000 | finalValue       = 0
# Time: 545000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 545000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 545000 | sb_load_hit/data          = 0 00000000
# Time: 545000 | sb_drain_done             = 0
# Time: 545000 | force_sb_drain            = 0
# Time: 545000 | SB count/SBentry    = 0 100
# Time: 545000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 53
# Time: 545000 | PC = 100, IR(IF-ID stage) = 00000013
# Time: 545000 | PC = 100, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 545000 | PC = 100, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 545000 | PC = 100, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 545000 | PC = 100, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 545000 | PC = 100, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 555000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 555000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 555000 | CPU_RES          = '{data:13, ready:0}
# Time: 555000 | (store_hit_done) = 0
# Time: 555000 | finalValue       = 0
# Time: 555000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 555000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 555000 | sb_load_hit/data          = 0 00000000
# Time: 555000 | sb_drain_done             = 0
# Time: 555000 | force_sb_drain            = 0
# Time: 555000 | SB count/SBentry    = 0 100
# Time: 555000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 54
# Time: 555000 | PC = 104, IR(IF-ID stage) = 00000013
# Time: 555000 | PC = 104, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 555000 | PC = 104, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 555000 | PC = 104, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 555000 | PC = 104, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 555000 | PC = 104, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 565000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 565000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 565000 | CPU_RES          = '{data:13, ready:0}
# Time: 565000 | (store_hit_done) = 0
# Time: 565000 | finalValue       = 0
# Time: 565000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 565000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 565000 | sb_load_hit/data          = 0 00000000
# Time: 565000 | sb_drain_done             = 0
# Time: 565000 | force_sb_drain            = 0
# Time: 565000 | SB count/SBentry    = 0 100
# Time: 565000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 55
# Time: 565000 | PC = 108, IR(IF-ID stage) = 00000013
# Time: 565000 | PC = 108, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 565000 | PC = 108, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 565000 | PC = 108, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 565000 | PC = 108, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 565000 | PC = 108, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 575000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 575000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 575000 | CPU_RES          = '{data:13, ready:0}
# Time: 575000 | (store_hit_done) = 0
# Time: 575000 | finalValue       = 0
# Time: 575000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 575000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 575000 | sb_load_hit/data          = 0 00000000
# Time: 575000 | sb_drain_done             = 0
# Time: 575000 | force_sb_drain            = 0
# Time: 575000 | SB count/SBentry    = 0 100
# Time: 575000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 56
# Time: 575000 | PC = 112, IR(IF-ID stage) = 00000013
# Time: 575000 | PC = 112, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 575000 | PC = 112, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 575000 | PC = 112, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 575000 | PC = 112, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 575000 | PC = 112, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 585000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 585000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 585000 | CPU_RES          = '{data:13, ready:0}
# Time: 585000 | (store_hit_done) = 0
# Time: 585000 | finalValue       = 0
# Time: 585000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 585000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 585000 | sb_load_hit/data          = 0 00000000
# Time: 585000 | sb_drain_done             = 0
# Time: 585000 | force_sb_drain            = 0
# Time: 585000 | SB count/SBentry    = 0 100
# Time: 585000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 57
# Time: 585000 | PC = 116, IR(IF-ID stage) = 00000013
# Time: 585000 | PC = 116, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 585000 | PC = 116, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 585000 | PC = 116, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 585000 | PC = 116, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 585000 | PC = 116, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 595000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 595000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 595000 | CPU_RES          = '{data:13, ready:0}
# Time: 595000 | (store_hit_done) = 0
# Time: 595000 | finalValue       = 0
# Time: 595000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 595000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 595000 | sb_load_hit/data          = 0 00000000
# Time: 595000 | sb_drain_done             = 0
# Time: 595000 | force_sb_drain            = 0
# Time: 595000 | SB count/SBentry    = 0 100
# Time: 595000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 58
# Time: 595000 | PC = 120, IR(IF-ID stage) = 00000013
# Time: 595000 | PC = 120, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 595000 | PC = 120, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 595000 | PC = 120, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 595000 | PC = 120, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 595000 | PC = 120, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 605000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 605000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 605000 | CPU_RES          = '{data:13, ready:0}
# Time: 605000 | (store_hit_done) = 0
# Time: 605000 | finalValue       = 0
# Time: 605000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 605000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 605000 | sb_load_hit/data          = 0 00000000
# Time: 605000 | sb_drain_done             = 0
# Time: 605000 | force_sb_drain            = 0
# Time: 605000 | SB count/SBentry    = 0 100
# Time: 605000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 59
# Time: 605000 | PC = 124, IR(IF-ID stage) = 00000013
# Time: 605000 | PC = 124, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 605000 | PC = 124, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 605000 | PC = 124, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 605000 | PC = 124, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 605000 | PC = 124, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 615000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 615000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 615000 | CPU_RES          = '{data:13, ready:0}
# Time: 615000 | (store_hit_done) = 0
# Time: 615000 | finalValue       = 0
# Time: 615000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 615000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 615000 | sb_load_hit/data          = 0 00000000
# Time: 615000 | sb_drain_done             = 0
# Time: 615000 | force_sb_drain            = 0
# Time: 615000 | SB count/SBentry    = 0 100
# Time: 615000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 60
# Time: 615000 | PC = 128, IR(IF-ID stage) = 00000013
# Time: 615000 | PC = 128, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 615000 | PC = 128, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 615000 | PC = 128, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 615000 | PC = 128, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 615000 | PC = 128, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 625000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 625000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 625000 | CPU_RES          = '{data:13, ready:0}
# Time: 625000 | (store_hit_done) = 0
# Time: 625000 | finalValue       = 0
# Time: 625000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 625000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 625000 | sb_load_hit/data          = 0 00000000
# Time: 625000 | sb_drain_done             = 0
# Time: 625000 | force_sb_drain            = 0
# Time: 625000 | SB count/SBentry    = 0 100
# Time: 625000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 61
# Time: 625000 | PC = 132, IR(IF-ID stage) = 00000013
# Time: 625000 | PC = 132, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 625000 | PC = 132, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 625000 | PC = 132, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 625000 | PC = 132, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 625000 | PC = 132, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 635000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 635000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 635000 | CPU_RES          = '{data:13, ready:0}
# Time: 635000 | (store_hit_done) = 0
# Time: 635000 | finalValue       = 0
# Time: 635000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 635000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 635000 | sb_load_hit/data          = 0 00000000
# Time: 635000 | sb_drain_done             = 0
# Time: 635000 | force_sb_drain            = 0
# Time: 635000 | SB count/SBentry    = 0 100
# Time: 635000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 62
# Time: 635000 | PC = 136, IR(IF-ID stage) = 00000013
# Time: 635000 | PC = 136, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 635000 | PC = 136, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 635000 | PC = 136, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 635000 | PC = 136, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 635000 | PC = 136, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 645000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 645000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 645000 | CPU_RES          = '{data:13, ready:0}
# Time: 645000 | (store_hit_done) = 0
# Time: 645000 | finalValue       = 0
# Time: 645000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 645000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 645000 | sb_load_hit/data          = 0 00000000
# Time: 645000 | sb_drain_done             = 0
# Time: 645000 | force_sb_drain            = 0
# Time: 645000 | SB count/SBentry    = 0 100
# Time: 645000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 63
# Time: 645000 | PC = 140, IR(IF-ID stage) = 00000013
# Time: 645000 | PC = 140, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 645000 | PC = 140, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 645000 | PC = 140, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 645000 | PC = 140, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 645000 | PC = 140, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 655000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 655000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 655000 | CPU_RES          = '{data:13, ready:0}
# Time: 655000 | (store_hit_done) = 0
# Time: 655000 | finalValue       = 0
# Time: 655000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 655000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 655000 | sb_load_hit/data          = 0 00000000
# Time: 655000 | sb_drain_done             = 0
# Time: 655000 | force_sb_drain            = 0
# Time: 655000 | SB count/SBentry    = 0 100
# Time: 655000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 64
# Time: 655000 | PC = 144, IR(IF-ID stage) = 00000013
# Time: 655000 | PC = 144, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 655000 | PC = 144, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 655000 | PC = 144, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 655000 | PC = 144, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 655000 | PC = 144, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 665000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 665000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 665000 | CPU_RES          = '{data:13, ready:0}
# Time: 665000 | (store_hit_done) = 0
# Time: 665000 | finalValue       = 0
# Time: 665000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 665000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 665000 | sb_load_hit/data          = 0 00000000
# Time: 665000 | sb_drain_done             = 0
# Time: 665000 | force_sb_drain            = 0
# Time: 665000 | SB count/SBentry    = 0 100
# Time: 665000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 65
# Time: 665000 | PC = 148, IR(IF-ID stage) = 00000013
# Time: 665000 | PC = 148, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 665000 | PC = 148, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 665000 | PC = 148, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 665000 | PC = 148, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 665000 | PC = 148, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 675000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 675000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 675000 | CPU_RES          = '{data:13, ready:0}
# Time: 675000 | (store_hit_done) = 0
# Time: 675000 | finalValue       = 0
# Time: 675000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 675000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 675000 | sb_load_hit/data          = 0 00000000
# Time: 675000 | sb_drain_done             = 0
# Time: 675000 | force_sb_drain            = 0
# Time: 675000 | SB count/SBentry    = 0 100
# Time: 675000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 66
# Time: 675000 | PC = 152, IR(IF-ID stage) = 00000013
# Time: 675000 | PC = 152, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 675000 | PC = 152, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 675000 | PC = 152, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 675000 | PC = 152, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 675000 | PC = 152, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 685000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 685000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 685000 | CPU_RES          = '{data:13, ready:0}
# Time: 685000 | (store_hit_done) = 0
# Time: 685000 | finalValue       = 0
# Time: 685000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 685000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 685000 | sb_load_hit/data          = 0 00000000
# Time: 685000 | sb_drain_done             = 0
# Time: 685000 | force_sb_drain            = 0
# Time: 685000 | SB count/SBentry    = 0 100
# Time: 685000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 67
# Time: 685000 | PC = 156, IR(IF-ID stage) = 00000013
# Time: 685000 | PC = 156, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 685000 | PC = 156, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 685000 | PC = 156, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 685000 | PC = 156, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 685000 | PC = 156, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 695000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 695000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 695000 | CPU_RES          = '{data:13, ready:0}
# Time: 695000 | (store_hit_done) = 0
# Time: 695000 | finalValue       = 0
# Time: 695000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 695000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 695000 | sb_load_hit/data          = 0 00000000
# Time: 695000 | sb_drain_done             = 0
# Time: 695000 | force_sb_drain            = 0
# Time: 695000 | SB count/SBentry    = 0 100
# Time: 695000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 68
# Time: 695000 | PC = 160, IR(IF-ID stage) = 00000013
# Time: 695000 | PC = 160, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 695000 | PC = 160, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 695000 | PC = 160, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 695000 | PC = 160, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 695000 | PC = 160, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 705000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 705000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 705000 | CPU_RES          = '{data:13, ready:0}
# Time: 705000 | (store_hit_done) = 0
# Time: 705000 | finalValue       = 0
# Time: 705000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 705000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 705000 | sb_load_hit/data          = 0 00000000
# Time: 705000 | sb_drain_done             = 0
# Time: 705000 | force_sb_drain            = 0
# Time: 705000 | SB count/SBentry    = 0 100
# Time: 705000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 69
# Time: 705000 | PC = 164, IR(IF-ID stage) = 00000013
# Time: 705000 | PC = 164, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 705000 | PC = 164, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 705000 | PC = 164, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 705000 | PC = 164, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 705000 | PC = 164, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 715000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 715000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 715000 | CPU_RES          = '{data:13, ready:0}
# Time: 715000 | (store_hit_done) = 0
# Time: 715000 | finalValue       = 0
# Time: 715000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 715000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 715000 | sb_load_hit/data          = 0 00000000
# Time: 715000 | sb_drain_done             = 0
# Time: 715000 | force_sb_drain            = 0
# Time: 715000 | SB count/SBentry    = 0 100
# Time: 715000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 70
# Time: 715000 | PC = 168, IR(IF-ID stage) = 00000013
# Time: 715000 | PC = 168, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 715000 | PC = 168, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 715000 | PC = 168, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 715000 | PC = 168, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 715000 | PC = 168, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 725000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 725000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 725000 | CPU_RES          = '{data:13, ready:0}
# Time: 725000 | (store_hit_done) = 0
# Time: 725000 | finalValue       = 0
# Time: 725000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 725000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 725000 | sb_load_hit/data          = 0 00000000
# Time: 725000 | sb_drain_done             = 0
# Time: 725000 | force_sb_drain            = 0
# Time: 725000 | SB count/SBentry    = 0 100
# Time: 725000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 71
# Time: 725000 | PC = 172, IR(IF-ID stage) = 00000013
# Time: 725000 | PC = 172, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 725000 | PC = 172, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 725000 | PC = 172, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 725000 | PC = 172, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 725000 | PC = 172, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 735000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 735000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 735000 | CPU_RES          = '{data:13, ready:0}
# Time: 735000 | (store_hit_done) = 0
# Time: 735000 | finalValue       = 0
# Time: 735000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 735000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 735000 | sb_load_hit/data          = 0 00000000
# Time: 735000 | sb_drain_done             = 0
# Time: 735000 | force_sb_drain            = 0
# Time: 735000 | SB count/SBentry    = 0 100
# Time: 735000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 72
# Time: 735000 | PC = 176, IR(IF-ID stage) = 00000013
# Time: 735000 | PC = 176, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 735000 | PC = 176, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 735000 | PC = 176, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 735000 | PC = 176, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 735000 | PC = 176, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 745000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 745000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 745000 | CPU_RES          = '{data:13, ready:0}
# Time: 745000 | (store_hit_done) = 0
# Time: 745000 | finalValue       = 0
# Time: 745000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 745000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 745000 | sb_load_hit/data          = 0 00000000
# Time: 745000 | sb_drain_done             = 0
# Time: 745000 | force_sb_drain            = 0
# Time: 745000 | SB count/SBentry    = 0 100
# Time: 745000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 73
# Time: 745000 | PC = 180, IR(IF-ID stage) = 00000013
# Time: 745000 | PC = 180, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 745000 | PC = 180, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 745000 | PC = 180, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 745000 | PC = 180, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 745000 | PC = 180, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 755000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 755000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 755000 | CPU_RES          = '{data:13, ready:0}
# Time: 755000 | (store_hit_done) = 0
# Time: 755000 | finalValue       = 0
# Time: 755000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 755000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 755000 | sb_load_hit/data          = 0 00000000
# Time: 755000 | sb_drain_done             = 0
# Time: 755000 | force_sb_drain            = 0
# Time: 755000 | SB count/SBentry    = 0 100
# Time: 755000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 74
# Time: 755000 | PC = 184, IR(IF-ID stage) = 00000013
# Time: 755000 | PC = 184, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 755000 | PC = 184, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 755000 | PC = 184, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 755000 | PC = 184, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 755000 | PC = 184, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 765000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 765000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 765000 | CPU_RES          = '{data:13, ready:0}
# Time: 765000 | (store_hit_done) = 0
# Time: 765000 | finalValue       = 0
# Time: 765000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 765000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 765000 | sb_load_hit/data          = 0 00000000
# Time: 765000 | sb_drain_done             = 0
# Time: 765000 | force_sb_drain            = 0
# Time: 765000 | SB count/SBentry    = 0 100
# Time: 765000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 75
# Time: 765000 | PC = 188, IR(IF-ID stage) = 00000013
# Time: 765000 | PC = 188, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 765000 | PC = 188, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 765000 | PC = 188, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 765000 | PC = 188, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 765000 | PC = 188, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 775000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 775000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 775000 | CPU_RES          = '{data:13, ready:0}
# Time: 775000 | (store_hit_done) = 0
# Time: 775000 | finalValue       = 0
# Time: 775000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 775000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 775000 | sb_load_hit/data          = 0 00000000
# Time: 775000 | sb_drain_done             = 0
# Time: 775000 | force_sb_drain            = 0
# Time: 775000 | SB count/SBentry    = 0 100
# Time: 775000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 76
# Time: 775000 | PC = 192, IR(IF-ID stage) = 00000013
# Time: 775000 | PC = 192, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 775000 | PC = 192, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 775000 | PC = 192, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 775000 | PC = 192, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 775000 | PC = 192, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 785000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 785000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 785000 | CPU_RES          = '{data:13, ready:0}
# Time: 785000 | (store_hit_done) = 0
# Time: 785000 | finalValue       = 0
# Time: 785000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 785000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 785000 | sb_load_hit/data          = 0 00000000
# Time: 785000 | sb_drain_done             = 0
# Time: 785000 | force_sb_drain            = 0
# Time: 785000 | SB count/SBentry    = 0 100
# Time: 785000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 77
# Time: 785000 | PC = 196, IR(IF-ID stage) = 00000013
# Time: 785000 | PC = 196, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 785000 | PC = 196, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 785000 | PC = 196, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 785000 | PC = 196, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 785000 | PC = 196, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 795000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 795000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 795000 | CPU_RES          = '{data:13, ready:0}
# Time: 795000 | (store_hit_done) = 0
# Time: 795000 | finalValue       = 0
# Time: 795000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 795000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 795000 | sb_load_hit/data          = 0 00000000
# Time: 795000 | sb_drain_done             = 0
# Time: 795000 | force_sb_drain            = 0
# Time: 795000 | SB count/SBentry    = 0 100
# Time: 795000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 78
# Time: 795000 | PC = 200, IR(IF-ID stage) = 00000013
# Time: 795000 | PC = 200, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 795000 | PC = 200, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 795000 | PC = 200, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 795000 | PC = 200, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 795000 | PC = 200, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 805000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 805000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 805000 | CPU_RES          = '{data:13, ready:0}
# Time: 805000 | (store_hit_done) = 0
# Time: 805000 | finalValue       = 0
# Time: 805000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 805000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 805000 | sb_load_hit/data          = 0 00000000
# Time: 805000 | sb_drain_done             = 0
# Time: 805000 | force_sb_drain            = 0
# Time: 805000 | SB count/SBentry    = 0 100
# Time: 805000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 79
# Time: 805000 | PC = 204, IR(IF-ID stage) = 00000013
# Time: 805000 | PC = 204, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 805000 | PC = 204, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 805000 | PC = 204, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 805000 | PC = 204, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 805000 | PC = 204, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 815000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 815000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 815000 | CPU_RES          = '{data:13, ready:0}
# Time: 815000 | (store_hit_done) = 0
# Time: 815000 | finalValue       = 0
# Time: 815000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 815000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 815000 | sb_load_hit/data          = 0 00000000
# Time: 815000 | sb_drain_done             = 0
# Time: 815000 | force_sb_drain            = 0
# Time: 815000 | SB count/SBentry    = 0 100
# Time: 815000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 80
# Time: 815000 | PC = 208, IR(IF-ID stage) = 00000013
# Time: 815000 | PC = 208, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 815000 | PC = 208, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 815000 | PC = 208, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 815000 | PC = 208, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 815000 | PC = 208, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 825000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 825000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 825000 | CPU_RES          = '{data:13, ready:0}
# Time: 825000 | (store_hit_done) = 0
# Time: 825000 | finalValue       = 0
# Time: 825000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 825000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 825000 | sb_load_hit/data          = 0 00000000
# Time: 825000 | sb_drain_done             = 0
# Time: 825000 | force_sb_drain            = 0
# Time: 825000 | SB count/SBentry    = 0 100
# Time: 825000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 81
# Time: 825000 | PC = 212, IR(IF-ID stage) = 00000013
# Time: 825000 | PC = 212, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 825000 | PC = 212, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 825000 | PC = 212, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 825000 | PC = 212, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 825000 | PC = 212, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 835000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 835000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 835000 | CPU_RES          = '{data:13, ready:0}
# Time: 835000 | (store_hit_done) = 0
# Time: 835000 | finalValue       = 0
# Time: 835000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 835000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 835000 | sb_load_hit/data          = 0 00000000
# Time: 835000 | sb_drain_done             = 0
# Time: 835000 | force_sb_drain            = 0
# Time: 835000 | SB count/SBentry    = 0 100
# Time: 835000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 82
# Time: 835000 | PC = 216, IR(IF-ID stage) = 00000013
# Time: 835000 | PC = 216, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 835000 | PC = 216, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 835000 | PC = 216, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 835000 | PC = 216, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 835000 | PC = 216, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 845000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 845000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 845000 | CPU_RES          = '{data:13, ready:0}
# Time: 845000 | (store_hit_done) = 0
# Time: 845000 | finalValue       = 0
# Time: 845000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 845000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 845000 | sb_load_hit/data          = 0 00000000
# Time: 845000 | sb_drain_done             = 0
# Time: 845000 | force_sb_drain            = 0
# Time: 845000 | SB count/SBentry    = 0 100
# Time: 845000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 83
# Time: 845000 | PC = 220, IR(IF-ID stage) = 00000013
# Time: 845000 | PC = 220, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 845000 | PC = 220, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 845000 | PC = 220, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 845000 | PC = 220, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 845000 | PC = 220, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 855000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 855000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 855000 | CPU_RES          = '{data:13, ready:0}
# Time: 855000 | (store_hit_done) = 0
# Time: 855000 | finalValue       = 0
# Time: 855000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 855000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 855000 | sb_load_hit/data          = 0 00000000
# Time: 855000 | sb_drain_done             = 0
# Time: 855000 | force_sb_drain            = 0
# Time: 855000 | SB count/SBentry    = 0 100
# Time: 855000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 84
# Time: 855000 | PC = 224, IR(IF-ID stage) = 00000013
# Time: 855000 | PC = 224, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 855000 | PC = 224, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 855000 | PC = 224, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 855000 | PC = 224, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 855000 | PC = 224, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 865000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 865000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 865000 | CPU_RES          = '{data:13, ready:0}
# Time: 865000 | (store_hit_done) = 0
# Time: 865000 | finalValue       = 0
# Time: 865000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 865000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 865000 | sb_load_hit/data          = 0 00000000
# Time: 865000 | sb_drain_done             = 0
# Time: 865000 | force_sb_drain            = 0
# Time: 865000 | SB count/SBentry    = 0 100
# Time: 865000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 85
# Time: 865000 | PC = 228, IR(IF-ID stage) = 00000013
# Time: 865000 | PC = 228, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 865000 | PC = 228, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 865000 | PC = 228, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 865000 | PC = 228, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 865000 | PC = 228, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 875000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 875000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 875000 | CPU_RES          = '{data:13, ready:0}
# Time: 875000 | (store_hit_done) = 0
# Time: 875000 | finalValue       = 0
# Time: 875000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 875000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 875000 | sb_load_hit/data          = 0 00000000
# Time: 875000 | sb_drain_done             = 0
# Time: 875000 | force_sb_drain            = 0
# Time: 875000 | SB count/SBentry    = 0 100
# Time: 875000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 86
# Time: 875000 | PC = 232, IR(IF-ID stage) = 00000013
# Time: 875000 | PC = 232, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 875000 | PC = 232, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 875000 | PC = 232, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 875000 | PC = 232, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 875000 | PC = 232, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 885000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 885000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 885000 | CPU_RES          = '{data:13, ready:0}
# Time: 885000 | (store_hit_done) = 0
# Time: 885000 | finalValue       = 0
# Time: 885000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 885000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 885000 | sb_load_hit/data          = 0 00000000
# Time: 885000 | sb_drain_done             = 0
# Time: 885000 | force_sb_drain            = 0
# Time: 885000 | SB count/SBentry    = 0 100
# Time: 885000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 87
# Time: 885000 | PC = 236, IR(IF-ID stage) = 00000013
# Time: 885000 | PC = 236, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 885000 | PC = 236, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 885000 | PC = 236, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 885000 | PC = 236, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 885000 | PC = 236, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 895000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 895000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 895000 | CPU_RES          = '{data:13, ready:0}
# Time: 895000 | (store_hit_done) = 0
# Time: 895000 | finalValue       = 0
# Time: 895000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 895000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 895000 | sb_load_hit/data          = 0 00000000
# Time: 895000 | sb_drain_done             = 0
# Time: 895000 | force_sb_drain            = 0
# Time: 895000 | SB count/SBentry    = 0 100
# Time: 895000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 88
# Time: 895000 | PC = 240, IR(IF-ID stage) = 00000013
# Time: 895000 | PC = 240, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 895000 | PC = 240, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 895000 | PC = 240, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 895000 | PC = 240, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 895000 | PC = 240, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 905000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 905000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 905000 | CPU_RES          = '{data:13, ready:0}
# Time: 905000 | (store_hit_done) = 0
# Time: 905000 | finalValue       = 0
# Time: 905000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 905000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 905000 | sb_load_hit/data          = 0 00000000
# Time: 905000 | sb_drain_done             = 0
# Time: 905000 | force_sb_drain            = 0
# Time: 905000 | SB count/SBentry    = 0 100
# Time: 905000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 89
# Time: 905000 | PC = 244, IR(IF-ID stage) = 00000013
# Time: 905000 | PC = 244, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 905000 | PC = 244, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 905000 | PC = 244, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 905000 | PC = 244, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 905000 | PC = 244, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 915000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 915000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 915000 | CPU_RES          = '{data:13, ready:0}
# Time: 915000 | (store_hit_done) = 0
# Time: 915000 | finalValue       = 0
# Time: 915000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 915000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 915000 | sb_load_hit/data          = 0 00000000
# Time: 915000 | sb_drain_done             = 0
# Time: 915000 | force_sb_drain            = 0
# Time: 915000 | SB count/SBentry    = 0 100
# Time: 915000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 90
# Time: 915000 | PC = 248, IR(IF-ID stage) = 00000013
# Time: 915000 | PC = 248, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 915000 | PC = 248, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 915000 | PC = 248, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 915000 | PC = 248, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 915000 | PC = 248, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 925000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 925000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 925000 | CPU_RES          = '{data:13, ready:0}
# Time: 925000 | (store_hit_done) = 0
# Time: 925000 | finalValue       = 0
# Time: 925000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 925000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 925000 | sb_load_hit/data          = 0 00000000
# Time: 925000 | sb_drain_done             = 0
# Time: 925000 | force_sb_drain            = 0
# Time: 925000 | SB count/SBentry    = 0 100
# Time: 925000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 91
# Time: 925000 | PC = 252, IR(IF-ID stage) = 00000013
# Time: 925000 | PC = 252, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 925000 | PC = 252, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 925000 | PC = 252, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 925000 | PC = 252, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 925000 | PC = 252, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 935000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 935000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 935000 | CPU_RES          = '{data:13, ready:0}
# Time: 935000 | (store_hit_done) = 0
# Time: 935000 | finalValue       = 0
# Time: 935000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 935000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 935000 | sb_load_hit/data          = 0 00000000
# Time: 935000 | sb_drain_done             = 0
# Time: 935000 | force_sb_drain            = 0
# Time: 935000 | SB count/SBentry    = 0 100
# Time: 935000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 92
# Time: 935000 | PC = 256, IR(IF-ID stage) = 00000013
# Time: 935000 | PC = 256, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 935000 | PC = 256, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 935000 | PC = 256, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 935000 | PC = 256, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 935000 | PC = 256, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 945000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 945000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 945000 | CPU_RES          = '{data:13, ready:0}
# Time: 945000 | (store_hit_done) = 0
# Time: 945000 | finalValue       = 0
# Time: 945000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 945000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 945000 | sb_load_hit/data          = 0 00000000
# Time: 945000 | sb_drain_done             = 0
# Time: 945000 | force_sb_drain            = 0
# Time: 945000 | SB count/SBentry    = 0 100
# Time: 945000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 93
# Time: 945000 | PC = 260, IR(IF-ID stage) = 00000013
# Time: 945000 | PC = 260, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 945000 | PC = 260, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 945000 | PC = 260, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 945000 | PC = 260, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 945000 | PC = 260, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 955000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 955000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 955000 | CPU_RES          = '{data:13, ready:0}
# Time: 955000 | (store_hit_done) = 0
# Time: 955000 | finalValue       = 0
# Time: 955000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 955000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 955000 | sb_load_hit/data          = 0 00000000
# Time: 955000 | sb_drain_done             = 0
# Time: 955000 | force_sb_drain            = 0
# Time: 955000 | SB count/SBentry    = 0 100
# Time: 955000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 94
# Time: 955000 | PC = 264, IR(IF-ID stage) = 00000013
# Time: 955000 | PC = 264, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 955000 | PC = 264, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 955000 | PC = 264, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 955000 | PC = 264, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 955000 | PC = 264, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 965000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 965000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 965000 | CPU_RES          = '{data:13, ready:0}
# Time: 965000 | (store_hit_done) = 0
# Time: 965000 | finalValue       = 0
# Time: 965000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 965000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 965000 | sb_load_hit/data          = 0 00000000
# Time: 965000 | sb_drain_done             = 0
# Time: 965000 | force_sb_drain            = 0
# Time: 965000 | SB count/SBentry    = 0 100
# Time: 965000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 95
# Time: 965000 | PC = 268, IR(IF-ID stage) = 00000013
# Time: 965000 | PC = 268, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 965000 | PC = 268, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 965000 | PC = 268, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 965000 | PC = 268, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 965000 | PC = 268, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 975000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 975000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 975000 | CPU_RES          = '{data:13, ready:0}
# Time: 975000 | (store_hit_done) = 0
# Time: 975000 | finalValue       = 0
# Time: 975000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 975000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 975000 | sb_load_hit/data          = 0 00000000
# Time: 975000 | sb_drain_done             = 0
# Time: 975000 | force_sb_drain            = 0
# Time: 975000 | SB count/SBentry    = 0 100
# Time: 975000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 96
# Time: 975000 | PC = 272, IR(IF-ID stage) = 00000013
# Time: 975000 | PC = 272, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 975000 | PC = 272, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 975000 | PC = 272, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 975000 | PC = 272, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 975000 | PC = 272, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 985000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 985000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 985000 | CPU_RES          = '{data:13, ready:0}
# Time: 985000 | (store_hit_done) = 0
# Time: 985000 | finalValue       = 0
# Time: 985000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 985000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 985000 | sb_load_hit/data          = 0 00000000
# Time: 985000 | sb_drain_done             = 0
# Time: 985000 | force_sb_drain            = 0
# Time: 985000 | SB count/SBentry    = 0 100
# Time: 985000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 97
# Time: 985000 | PC = 276, IR(IF-ID stage) = 00000013
# Time: 985000 | PC = 276, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 985000 | PC = 276, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 985000 | PC = 276, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 985000 | PC = 276, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 985000 | PC = 276, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 995000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 995000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 995000 | CPU_RES          = '{data:13, ready:0}
# Time: 995000 | (store_hit_done) = 0
# Time: 995000 | finalValue       = 0
# Time: 995000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 995000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 995000 | sb_load_hit/data          = 0 00000000
# Time: 995000 | sb_drain_done             = 0
# Time: 995000 | force_sb_drain            = 0
# Time: 995000 | SB count/SBentry    = 0 100
# Time: 995000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 98
# Time: 995000 | PC = 280, IR(IF-ID stage) = 00000013
# Time: 995000 | PC = 280, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 995000 | PC = 280, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 995000 | PC = 280, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 995000 | PC = 280, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 995000 | PC = 280, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1005000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1005000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1005000 | CPU_RES          = '{data:13, ready:0}
# Time: 1005000 | (store_hit_done) = 0
# Time: 1005000 | finalValue       = 0
# Time: 1005000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1005000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1005000 | sb_load_hit/data          = 0 00000000
# Time: 1005000 | sb_drain_done             = 0
# Time: 1005000 | force_sb_drain            = 0
# Time: 1005000 | SB count/SBentry    = 0 100
# Time: 1005000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 99
# Time: 1005000 | PC = 284, IR(IF-ID stage) = 00000013
# Time: 1005000 | PC = 284, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1005000 | PC = 284, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1005000 | PC = 284, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1005000 | PC = 284, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1005000 | PC = 284, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1015000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1015000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1015000 | CPU_RES          = '{data:13, ready:0}
# Time: 1015000 | (store_hit_done) = 0
# Time: 1015000 | finalValue       = 0
# Time: 1015000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1015000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1015000 | sb_load_hit/data          = 0 00000000
# Time: 1015000 | sb_drain_done             = 0
# Time: 1015000 | force_sb_drain            = 0
# Time: 1015000 | SB count/SBentry    = 0 100
# Time: 1015000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 100
# Time: 1015000 | PC = 288, IR(IF-ID stage) = 00000013
# Time: 1015000 | PC = 288, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1015000 | PC = 288, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1015000 | PC = 288, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1015000 | PC = 288, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1015000 | PC = 288, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1025000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1025000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1025000 | CPU_RES          = '{data:13, ready:0}
# Time: 1025000 | (store_hit_done) = 0
# Time: 1025000 | finalValue       = 0
# Time: 1025000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1025000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1025000 | sb_load_hit/data          = 0 00000000
# Time: 1025000 | sb_drain_done             = 0
# Time: 1025000 | force_sb_drain            = 0
# Time: 1025000 | SB count/SBentry    = 0 100
# Time: 1025000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 101
# Time: 1025000 | PC = 292, IR(IF-ID stage) = 00000013
# Time: 1025000 | PC = 292, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1025000 | PC = 292, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1025000 | PC = 292, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1025000 | PC = 292, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1025000 | PC = 292, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1035000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1035000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1035000 | CPU_RES          = '{data:13, ready:0}
# Time: 1035000 | (store_hit_done) = 0
# Time: 1035000 | finalValue       = 0
# Time: 1035000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1035000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1035000 | sb_load_hit/data          = 0 00000000
# Time: 1035000 | sb_drain_done             = 0
# Time: 1035000 | force_sb_drain            = 0
# Time: 1035000 | SB count/SBentry    = 0 100
# Time: 1035000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 102
# Time: 1035000 | PC = 296, IR(IF-ID stage) = 00000013
# Time: 1035000 | PC = 296, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1035000 | PC = 296, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1035000 | PC = 296, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1035000 | PC = 296, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1035000 | PC = 296, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1045000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1045000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1045000 | CPU_RES          = '{data:13, ready:0}
# Time: 1045000 | (store_hit_done) = 0
# Time: 1045000 | finalValue       = 0
# Time: 1045000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1045000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1045000 | sb_load_hit/data          = 0 00000000
# Time: 1045000 | sb_drain_done             = 0
# Time: 1045000 | force_sb_drain            = 0
# Time: 1045000 | SB count/SBentry    = 0 100
# Time: 1045000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 103
# Time: 1045000 | PC = 300, IR(IF-ID stage) = 00000013
# Time: 1045000 | PC = 300, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1045000 | PC = 300, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1045000 | PC = 300, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1045000 | PC = 300, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1045000 | PC = 300, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1055000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1055000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1055000 | CPU_RES          = '{data:13, ready:0}
# Time: 1055000 | (store_hit_done) = 0
# Time: 1055000 | finalValue       = 0
# Time: 1055000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1055000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1055000 | sb_load_hit/data          = 0 00000000
# Time: 1055000 | sb_drain_done             = 0
# Time: 1055000 | force_sb_drain            = 0
# Time: 1055000 | SB count/SBentry    = 0 100
# Time: 1055000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 104
# Time: 1055000 | PC = 304, IR(IF-ID stage) = 00000013
# Time: 1055000 | PC = 304, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1055000 | PC = 304, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1055000 | PC = 304, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1055000 | PC = 304, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1055000 | PC = 304, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1065000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1065000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1065000 | CPU_RES          = '{data:13, ready:0}
# Time: 1065000 | (store_hit_done) = 0
# Time: 1065000 | finalValue       = 0
# Time: 1065000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1065000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1065000 | sb_load_hit/data          = 0 00000000
# Time: 1065000 | sb_drain_done             = 0
# Time: 1065000 | force_sb_drain            = 0
# Time: 1065000 | SB count/SBentry    = 0 100
# Time: 1065000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 105
# Time: 1065000 | PC = 308, IR(IF-ID stage) = 00000013
# Time: 1065000 | PC = 308, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1065000 | PC = 308, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1065000 | PC = 308, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1065000 | PC = 308, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1065000 | PC = 308, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1075000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1075000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1075000 | CPU_RES          = '{data:13, ready:0}
# Time: 1075000 | (store_hit_done) = 0
# Time: 1075000 | finalValue       = 0
# Time: 1075000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1075000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1075000 | sb_load_hit/data          = 0 00000000
# Time: 1075000 | sb_drain_done             = 0
# Time: 1075000 | force_sb_drain            = 0
# Time: 1075000 | SB count/SBentry    = 0 100
# Time: 1075000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 106
# Time: 1075000 | PC = 312, IR(IF-ID stage) = 00000013
# Time: 1075000 | PC = 312, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1075000 | PC = 312, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1075000 | PC = 312, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1075000 | PC = 312, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1075000 | PC = 312, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1085000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1085000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1085000 | CPU_RES          = '{data:13, ready:0}
# Time: 1085000 | (store_hit_done) = 0
# Time: 1085000 | finalValue       = 0
# Time: 1085000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1085000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1085000 | sb_load_hit/data          = 0 00000000
# Time: 1085000 | sb_drain_done             = 0
# Time: 1085000 | force_sb_drain            = 0
# Time: 1085000 | SB count/SBentry    = 0 100
# Time: 1085000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 107
# Time: 1085000 | PC = 316, IR(IF-ID stage) = 00000013
# Time: 1085000 | PC = 316, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1085000 | PC = 316, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1085000 | PC = 316, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1085000 | PC = 316, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1085000 | PC = 316, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1095000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1095000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1095000 | CPU_RES          = '{data:13, ready:0}
# Time: 1095000 | (store_hit_done) = 0
# Time: 1095000 | finalValue       = 0
# Time: 1095000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1095000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1095000 | sb_load_hit/data          = 0 00000000
# Time: 1095000 | sb_drain_done             = 0
# Time: 1095000 | force_sb_drain            = 0
# Time: 1095000 | SB count/SBentry    = 0 100
# Time: 1095000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 108
# Time: 1095000 | PC = 320, IR(IF-ID stage) = 00000013
# Time: 1095000 | PC = 320, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1095000 | PC = 320, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1095000 | PC = 320, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1095000 | PC = 320, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1095000 | PC = 320, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1105000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1105000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1105000 | CPU_RES          = '{data:13, ready:0}
# Time: 1105000 | (store_hit_done) = 0
# Time: 1105000 | finalValue       = 0
# Time: 1105000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1105000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1105000 | sb_load_hit/data          = 0 00000000
# Time: 1105000 | sb_drain_done             = 0
# Time: 1105000 | force_sb_drain            = 0
# Time: 1105000 | SB count/SBentry    = 0 100
# Time: 1105000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 109
# Time: 1105000 | PC = 324, IR(IF-ID stage) = 00000013
# Time: 1105000 | PC = 324, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1105000 | PC = 324, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1105000 | PC = 324, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1105000 | PC = 324, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1105000 | PC = 324, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1115000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1115000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1115000 | CPU_RES          = '{data:13, ready:0}
# Time: 1115000 | (store_hit_done) = 0
# Time: 1115000 | finalValue       = 0
# Time: 1115000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1115000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1115000 | sb_load_hit/data          = 0 00000000
# Time: 1115000 | sb_drain_done             = 0
# Time: 1115000 | force_sb_drain            = 0
# Time: 1115000 | SB count/SBentry    = 0 100
# Time: 1115000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 110
# Time: 1115000 | PC = 328, IR(IF-ID stage) = 00000013
# Time: 1115000 | PC = 328, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1115000 | PC = 328, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1115000 | PC = 328, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1115000 | PC = 328, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1115000 | PC = 328, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1125000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1125000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1125000 | CPU_RES          = '{data:13, ready:0}
# Time: 1125000 | (store_hit_done) = 0
# Time: 1125000 | finalValue       = 0
# Time: 1125000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1125000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1125000 | sb_load_hit/data          = 0 00000000
# Time: 1125000 | sb_drain_done             = 0
# Time: 1125000 | force_sb_drain            = 0
# Time: 1125000 | SB count/SBentry    = 0 100
# Time: 1125000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 111
# Time: 1125000 | PC = 332, IR(IF-ID stage) = 00000013
# Time: 1125000 | PC = 332, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1125000 | PC = 332, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1125000 | PC = 332, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1125000 | PC = 332, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1125000 | PC = 332, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1135000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1135000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1135000 | CPU_RES          = '{data:13, ready:0}
# Time: 1135000 | (store_hit_done) = 0
# Time: 1135000 | finalValue       = 0
# Time: 1135000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1135000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1135000 | sb_load_hit/data          = 0 00000000
# Time: 1135000 | sb_drain_done             = 0
# Time: 1135000 | force_sb_drain            = 0
# Time: 1135000 | SB count/SBentry    = 0 100
# Time: 1135000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 112
# Time: 1135000 | PC = 336, IR(IF-ID stage) = 00000013
# Time: 1135000 | PC = 336, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1135000 | PC = 336, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1135000 | PC = 336, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1135000 | PC = 336, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1135000 | PC = 336, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1145000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1145000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1145000 | CPU_RES          = '{data:13, ready:0}
# Time: 1145000 | (store_hit_done) = 0
# Time: 1145000 | finalValue       = 0
# Time: 1145000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1145000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1145000 | sb_load_hit/data          = 0 00000000
# Time: 1145000 | sb_drain_done             = 0
# Time: 1145000 | force_sb_drain            = 0
# Time: 1145000 | SB count/SBentry    = 0 100
# Time: 1145000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 113
# Time: 1145000 | PC = 340, IR(IF-ID stage) = 00000013
# Time: 1145000 | PC = 340, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1145000 | PC = 340, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1145000 | PC = 340, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1145000 | PC = 340, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1145000 | PC = 340, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1155000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1155000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1155000 | CPU_RES          = '{data:13, ready:0}
# Time: 1155000 | (store_hit_done) = 0
# Time: 1155000 | finalValue       = 0
# Time: 1155000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1155000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1155000 | sb_load_hit/data          = 0 00000000
# Time: 1155000 | sb_drain_done             = 0
# Time: 1155000 | force_sb_drain            = 0
# Time: 1155000 | SB count/SBentry    = 0 100
# Time: 1155000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 114
# Time: 1155000 | PC = 344, IR(IF-ID stage) = 00000013
# Time: 1155000 | PC = 344, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1155000 | PC = 344, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1155000 | PC = 344, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1155000 | PC = 344, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1155000 | PC = 344, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1165000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1165000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1165000 | CPU_RES          = '{data:13, ready:0}
# Time: 1165000 | (store_hit_done) = 0
# Time: 1165000 | finalValue       = 0
# Time: 1165000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1165000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1165000 | sb_load_hit/data          = 0 00000000
# Time: 1165000 | sb_drain_done             = 0
# Time: 1165000 | force_sb_drain            = 0
# Time: 1165000 | SB count/SBentry    = 0 100
# Time: 1165000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 115
# Time: 1165000 | PC = 348, IR(IF-ID stage) = 00000013
# Time: 1165000 | PC = 348, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1165000 | PC = 348, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1165000 | PC = 348, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1165000 | PC = 348, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1165000 | PC = 348, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1175000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1175000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1175000 | CPU_RES          = '{data:13, ready:0}
# Time: 1175000 | (store_hit_done) = 0
# Time: 1175000 | finalValue       = 0
# Time: 1175000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1175000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1175000 | sb_load_hit/data          = 0 00000000
# Time: 1175000 | sb_drain_done             = 0
# Time: 1175000 | force_sb_drain            = 0
# Time: 1175000 | SB count/SBentry    = 0 100
# Time: 1175000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 116
# Time: 1175000 | PC = 352, IR(IF-ID stage) = 00000013
# Time: 1175000 | PC = 352, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1175000 | PC = 352, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1175000 | PC = 352, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1175000 | PC = 352, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1175000 | PC = 352, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1185000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1185000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1185000 | CPU_RES          = '{data:13, ready:0}
# Time: 1185000 | (store_hit_done) = 0
# Time: 1185000 | finalValue       = 0
# Time: 1185000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1185000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1185000 | sb_load_hit/data          = 0 00000000
# Time: 1185000 | sb_drain_done             = 0
# Time: 1185000 | force_sb_drain            = 0
# Time: 1185000 | SB count/SBentry    = 0 100
# Time: 1185000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 117
# Time: 1185000 | PC = 356, IR(IF-ID stage) = 00000013
# Time: 1185000 | PC = 356, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1185000 | PC = 356, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1185000 | PC = 356, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1185000 | PC = 356, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1185000 | PC = 356, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1195000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1195000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1195000 | CPU_RES          = '{data:13, ready:0}
# Time: 1195000 | (store_hit_done) = 0
# Time: 1195000 | finalValue       = 0
# Time: 1195000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1195000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1195000 | sb_load_hit/data          = 0 00000000
# Time: 1195000 | sb_drain_done             = 0
# Time: 1195000 | force_sb_drain            = 0
# Time: 1195000 | SB count/SBentry    = 0 100
# Time: 1195000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 118
# Time: 1195000 | PC = 360, IR(IF-ID stage) = 00000013
# Time: 1195000 | PC = 360, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1195000 | PC = 360, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1195000 | PC = 360, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1195000 | PC = 360, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1195000 | PC = 360, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1205000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1205000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1205000 | CPU_RES          = '{data:13, ready:0}
# Time: 1205000 | (store_hit_done) = 0
# Time: 1205000 | finalValue       = 0
# Time: 1205000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1205000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1205000 | sb_load_hit/data          = 0 00000000
# Time: 1205000 | sb_drain_done             = 0
# Time: 1205000 | force_sb_drain            = 0
# Time: 1205000 | SB count/SBentry    = 0 100
# Time: 1205000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 119
# Time: 1205000 | PC = 364, IR(IF-ID stage) = 00000013
# Time: 1205000 | PC = 364, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1205000 | PC = 364, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1205000 | PC = 364, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1205000 | PC = 364, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1205000 | PC = 364, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1215000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1215000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1215000 | CPU_RES          = '{data:13, ready:0}
# Time: 1215000 | (store_hit_done) = 0
# Time: 1215000 | finalValue       = 0
# Time: 1215000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1215000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1215000 | sb_load_hit/data          = 0 00000000
# Time: 1215000 | sb_drain_done             = 0
# Time: 1215000 | force_sb_drain            = 0
# Time: 1215000 | SB count/SBentry    = 0 100
# Time: 1215000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 120
# Time: 1215000 | PC = 368, IR(IF-ID stage) = 00000013
# Time: 1215000 | PC = 368, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1215000 | PC = 368, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1215000 | PC = 368, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1215000 | PC = 368, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1215000 | PC = 368, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1225000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1225000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1225000 | CPU_RES          = '{data:13, ready:0}
# Time: 1225000 | (store_hit_done) = 0
# Time: 1225000 | finalValue       = 0
# Time: 1225000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1225000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1225000 | sb_load_hit/data          = 0 00000000
# Time: 1225000 | sb_drain_done             = 0
# Time: 1225000 | force_sb_drain            = 0
# Time: 1225000 | SB count/SBentry    = 0 100
# Time: 1225000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 121
# Time: 1225000 | PC = 372, IR(IF-ID stage) = 00000013
# Time: 1225000 | PC = 372, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1225000 | PC = 372, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1225000 | PC = 372, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1225000 | PC = 372, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1225000 | PC = 372, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1235000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1235000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1235000 | CPU_RES          = '{data:13, ready:0}
# Time: 1235000 | (store_hit_done) = 0
# Time: 1235000 | finalValue       = 0
# Time: 1235000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1235000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1235000 | sb_load_hit/data          = 0 00000000
# Time: 1235000 | sb_drain_done             = 0
# Time: 1235000 | force_sb_drain            = 0
# Time: 1235000 | SB count/SBentry    = 0 100
# Time: 1235000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 122
# Time: 1235000 | PC = 376, IR(IF-ID stage) = 00000013
# Time: 1235000 | PC = 376, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1235000 | PC = 376, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1235000 | PC = 376, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1235000 | PC = 376, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1235000 | PC = 376, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1245000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1245000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1245000 | CPU_RES          = '{data:13, ready:0}
# Time: 1245000 | (store_hit_done) = 0
# Time: 1245000 | finalValue       = 0
# Time: 1245000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1245000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1245000 | sb_load_hit/data          = 0 00000000
# Time: 1245000 | sb_drain_done             = 0
# Time: 1245000 | force_sb_drain            = 0
# Time: 1245000 | SB count/SBentry    = 0 100
# Time: 1245000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 123
# Time: 1245000 | PC = 380, IR(IF-ID stage) = 00000013
# Time: 1245000 | PC = 380, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1245000 | PC = 380, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1245000 | PC = 380, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1245000 | PC = 380, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1245000 | PC = 380, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1255000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1255000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1255000 | CPU_RES          = '{data:13, ready:0}
# Time: 1255000 | (store_hit_done) = 0
# Time: 1255000 | finalValue       = 0
# Time: 1255000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1255000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1255000 | sb_load_hit/data          = 0 00000000
# Time: 1255000 | sb_drain_done             = 0
# Time: 1255000 | force_sb_drain            = 0
# Time: 1255000 | SB count/SBentry    = 0 100
# Time: 1255000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 124
# Time: 1255000 | PC = 384, IR(IF-ID stage) = 00000013
# Time: 1255000 | PC = 384, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1255000 | PC = 384, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1255000 | PC = 384, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1255000 | PC = 384, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1255000 | PC = 384, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1265000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1265000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1265000 | CPU_RES          = '{data:13, ready:0}
# Time: 1265000 | (store_hit_done) = 0
# Time: 1265000 | finalValue       = 0
# Time: 1265000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1265000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1265000 | sb_load_hit/data          = 0 00000000
# Time: 1265000 | sb_drain_done             = 0
# Time: 1265000 | force_sb_drain            = 0
# Time: 1265000 | SB count/SBentry    = 0 100
# Time: 1265000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 125
# Time: 1265000 | PC = 388, IR(IF-ID stage) = 00000013
# Time: 1265000 | PC = 388, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1265000 | PC = 388, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1265000 | PC = 388, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1265000 | PC = 388, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1265000 | PC = 388, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1275000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1275000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1275000 | CPU_RES          = '{data:13, ready:0}
# Time: 1275000 | (store_hit_done) = 0
# Time: 1275000 | finalValue       = 0
# Time: 1275000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1275000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1275000 | sb_load_hit/data          = 0 00000000
# Time: 1275000 | sb_drain_done             = 0
# Time: 1275000 | force_sb_drain            = 0
# Time: 1275000 | SB count/SBentry    = 0 100
# Time: 1275000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 126
# Time: 1275000 | PC = 392, IR(IF-ID stage) = 00000013
# Time: 1275000 | PC = 392, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1275000 | PC = 392, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1275000 | PC = 392, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1275000 | PC = 392, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1275000 | PC = 392, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1285000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1285000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1285000 | CPU_RES          = '{data:13, ready:0}
# Time: 1285000 | (store_hit_done) = 0
# Time: 1285000 | finalValue       = 0
# Time: 1285000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1285000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1285000 | sb_load_hit/data          = 0 00000000
# Time: 1285000 | sb_drain_done             = 0
# Time: 1285000 | force_sb_drain            = 0
# Time: 1285000 | SB count/SBentry    = 0 100
# Time: 1285000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 127
# Time: 1285000 | PC = 396, IR(IF-ID stage) = 00000013
# Time: 1285000 | PC = 396, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1285000 | PC = 396, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1285000 | PC = 396, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1285000 | PC = 396, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1285000 | PC = 396, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1295000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1295000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1295000 | CPU_RES          = '{data:13, ready:0}
# Time: 1295000 | (store_hit_done) = 0
# Time: 1295000 | finalValue       = 0
# Time: 1295000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1295000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1295000 | sb_load_hit/data          = 0 00000000
# Time: 1295000 | sb_drain_done             = 0
# Time: 1295000 | force_sb_drain            = 0
# Time: 1295000 | SB count/SBentry    = 0 100
# Time: 1295000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 128
# Time: 1295000 | PC = 400, IR(IF-ID stage) = 00000013
# Time: 1295000 | PC = 400, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1295000 | PC = 400, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1295000 | PC = 400, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1295000 | PC = 400, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1295000 | PC = 400, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1305000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1305000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1305000 | CPU_RES          = '{data:13, ready:0}
# Time: 1305000 | (store_hit_done) = 0
# Time: 1305000 | finalValue       = 0
# Time: 1305000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1305000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1305000 | sb_load_hit/data          = 0 00000000
# Time: 1305000 | sb_drain_done             = 0
# Time: 1305000 | force_sb_drain            = 0
# Time: 1305000 | SB count/SBentry    = 0 100
# Time: 1305000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 129
# Time: 1305000 | PC = 404, IR(IF-ID stage) = 00000013
# Time: 1305000 | PC = 404, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1305000 | PC = 404, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1305000 | PC = 404, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1305000 | PC = 404, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1305000 | PC = 404, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1315000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1315000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1315000 | CPU_RES          = '{data:13, ready:0}
# Time: 1315000 | (store_hit_done) = 0
# Time: 1315000 | finalValue       = 0
# Time: 1315000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1315000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1315000 | sb_load_hit/data          = 0 00000000
# Time: 1315000 | sb_drain_done             = 0
# Time: 1315000 | force_sb_drain            = 0
# Time: 1315000 | SB count/SBentry    = 0 100
# Time: 1315000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 130
# Time: 1315000 | PC = 408, IR(IF-ID stage) = 00000013
# Time: 1315000 | PC = 408, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1315000 | PC = 408, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1315000 | PC = 408, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1315000 | PC = 408, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1315000 | PC = 408, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1325000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1325000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1325000 | CPU_RES          = '{data:13, ready:0}
# Time: 1325000 | (store_hit_done) = 0
# Time: 1325000 | finalValue       = 0
# Time: 1325000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1325000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1325000 | sb_load_hit/data          = 0 00000000
# Time: 1325000 | sb_drain_done             = 0
# Time: 1325000 | force_sb_drain            = 0
# Time: 1325000 | SB count/SBentry    = 0 100
# Time: 1325000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 131
# Time: 1325000 | PC = 412, IR(IF-ID stage) = 00000013
# Time: 1325000 | PC = 412, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1325000 | PC = 412, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1325000 | PC = 412, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1325000 | PC = 412, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1325000 | PC = 412, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1335000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1335000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1335000 | CPU_RES          = '{data:13, ready:0}
# Time: 1335000 | (store_hit_done) = 0
# Time: 1335000 | finalValue       = 0
# Time: 1335000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1335000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1335000 | sb_load_hit/data          = 0 00000000
# Time: 1335000 | sb_drain_done             = 0
# Time: 1335000 | force_sb_drain            = 0
# Time: 1335000 | SB count/SBentry    = 0 100
# Time: 1335000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 132
# Time: 1335000 | PC = 416, IR(IF-ID stage) = 00000013
# Time: 1335000 | PC = 416, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1335000 | PC = 416, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1335000 | PC = 416, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1335000 | PC = 416, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1335000 | PC = 416, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1345000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1345000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1345000 | CPU_RES          = '{data:13, ready:0}
# Time: 1345000 | (store_hit_done) = 0
# Time: 1345000 | finalValue       = 0
# Time: 1345000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1345000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1345000 | sb_load_hit/data          = 0 00000000
# Time: 1345000 | sb_drain_done             = 0
# Time: 1345000 | force_sb_drain            = 0
# Time: 1345000 | SB count/SBentry    = 0 100
# Time: 1345000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 133
# Time: 1345000 | PC = 420, IR(IF-ID stage) = 00000013
# Time: 1345000 | PC = 420, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1345000 | PC = 420, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1345000 | PC = 420, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1345000 | PC = 420, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1345000 | PC = 420, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1355000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1355000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1355000 | CPU_RES          = '{data:13, ready:0}
# Time: 1355000 | (store_hit_done) = 0
# Time: 1355000 | finalValue       = 0
# Time: 1355000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1355000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1355000 | sb_load_hit/data          = 0 00000000
# Time: 1355000 | sb_drain_done             = 0
# Time: 1355000 | force_sb_drain            = 0
# Time: 1355000 | SB count/SBentry    = 0 100
# Time: 1355000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 134
# Time: 1355000 | PC = 424, IR(IF-ID stage) = 00000013
# Time: 1355000 | PC = 424, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1355000 | PC = 424, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1355000 | PC = 424, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1355000 | PC = 424, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1355000 | PC = 424, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1365000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1365000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1365000 | CPU_RES          = '{data:13, ready:0}
# Time: 1365000 | (store_hit_done) = 0
# Time: 1365000 | finalValue       = 0
# Time: 1365000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1365000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1365000 | sb_load_hit/data          = 0 00000000
# Time: 1365000 | sb_drain_done             = 0
# Time: 1365000 | force_sb_drain            = 0
# Time: 1365000 | SB count/SBentry    = 0 100
# Time: 1365000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 135
# Time: 1365000 | PC = 428, IR(IF-ID stage) = 00000013
# Time: 1365000 | PC = 428, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1365000 | PC = 428, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1365000 | PC = 428, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1365000 | PC = 428, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1365000 | PC = 428, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1375000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1375000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1375000 | CPU_RES          = '{data:13, ready:0}
# Time: 1375000 | (store_hit_done) = 0
# Time: 1375000 | finalValue       = 0
# Time: 1375000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1375000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1375000 | sb_load_hit/data          = 0 00000000
# Time: 1375000 | sb_drain_done             = 0
# Time: 1375000 | force_sb_drain            = 0
# Time: 1375000 | SB count/SBentry    = 0 100
# Time: 1375000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 136
# Time: 1375000 | PC = 432, IR(IF-ID stage) = 00000013
# Time: 1375000 | PC = 432, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1375000 | PC = 432, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1375000 | PC = 432, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1375000 | PC = 432, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1375000 | PC = 432, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1385000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1385000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1385000 | CPU_RES          = '{data:13, ready:0}
# Time: 1385000 | (store_hit_done) = 0
# Time: 1385000 | finalValue       = 0
# Time: 1385000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1385000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1385000 | sb_load_hit/data          = 0 00000000
# Time: 1385000 | sb_drain_done             = 0
# Time: 1385000 | force_sb_drain            = 0
# Time: 1385000 | SB count/SBentry    = 0 100
# Time: 1385000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 137
# Time: 1385000 | PC = 436, IR(IF-ID stage) = 00000013
# Time: 1385000 | PC = 436, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1385000 | PC = 436, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1385000 | PC = 436, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1385000 | PC = 436, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1385000 | PC = 436, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1395000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1395000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1395000 | CPU_RES          = '{data:13, ready:0}
# Time: 1395000 | (store_hit_done) = 0
# Time: 1395000 | finalValue       = 0
# Time: 1395000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1395000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1395000 | sb_load_hit/data          = 0 00000000
# Time: 1395000 | sb_drain_done             = 0
# Time: 1395000 | force_sb_drain            = 0
# Time: 1395000 | SB count/SBentry    = 0 100
# Time: 1395000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 138
# Time: 1395000 | PC = 440, IR(IF-ID stage) = 00000013
# Time: 1395000 | PC = 440, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1395000 | PC = 440, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1395000 | PC = 440, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1395000 | PC = 440, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1395000 | PC = 440, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1405000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1405000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1405000 | CPU_RES          = '{data:13, ready:0}
# Time: 1405000 | (store_hit_done) = 0
# Time: 1405000 | finalValue       = 0
# Time: 1405000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1405000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1405000 | sb_load_hit/data          = 0 00000000
# Time: 1405000 | sb_drain_done             = 0
# Time: 1405000 | force_sb_drain            = 0
# Time: 1405000 | SB count/SBentry    = 0 100
# Time: 1405000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 139
# Time: 1405000 | PC = 444, IR(IF-ID stage) = 00000013
# Time: 1405000 | PC = 444, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1405000 | PC = 444, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1405000 | PC = 444, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1405000 | PC = 444, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1405000 | PC = 444, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1415000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1415000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1415000 | CPU_RES          = '{data:13, ready:0}
# Time: 1415000 | (store_hit_done) = 0
# Time: 1415000 | finalValue       = 0
# Time: 1415000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1415000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1415000 | sb_load_hit/data          = 0 00000000
# Time: 1415000 | sb_drain_done             = 0
# Time: 1415000 | force_sb_drain            = 0
# Time: 1415000 | SB count/SBentry    = 0 100
# Time: 1415000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 140
# Time: 1415000 | PC = 448, IR(IF-ID stage) = 00000013
# Time: 1415000 | PC = 448, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1415000 | PC = 448, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1415000 | PC = 448, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1415000 | PC = 448, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1415000 | PC = 448, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1425000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1425000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1425000 | CPU_RES          = '{data:13, ready:0}
# Time: 1425000 | (store_hit_done) = 0
# Time: 1425000 | finalValue       = 0
# Time: 1425000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1425000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1425000 | sb_load_hit/data          = 0 00000000
# Time: 1425000 | sb_drain_done             = 0
# Time: 1425000 | force_sb_drain            = 0
# Time: 1425000 | SB count/SBentry    = 0 100
# Time: 1425000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 141
# Time: 1425000 | PC = 452, IR(IF-ID stage) = 00000013
# Time: 1425000 | PC = 452, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1425000 | PC = 452, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1425000 | PC = 452, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1425000 | PC = 452, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1425000 | PC = 452, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1435000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1435000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1435000 | CPU_RES          = '{data:13, ready:0}
# Time: 1435000 | (store_hit_done) = 0
# Time: 1435000 | finalValue       = 0
# Time: 1435000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1435000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1435000 | sb_load_hit/data          = 0 00000000
# Time: 1435000 | sb_drain_done             = 0
# Time: 1435000 | force_sb_drain            = 0
# Time: 1435000 | SB count/SBentry    = 0 100
# Time: 1435000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 142
# Time: 1435000 | PC = 456, IR(IF-ID stage) = 00000013
# Time: 1435000 | PC = 456, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1435000 | PC = 456, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1435000 | PC = 456, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1435000 | PC = 456, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1435000 | PC = 456, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1445000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1445000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1445000 | CPU_RES          = '{data:13, ready:0}
# Time: 1445000 | (store_hit_done) = 0
# Time: 1445000 | finalValue       = 0
# Time: 1445000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1445000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1445000 | sb_load_hit/data          = 0 00000000
# Time: 1445000 | sb_drain_done             = 0
# Time: 1445000 | force_sb_drain            = 0
# Time: 1445000 | SB count/SBentry    = 0 100
# Time: 1445000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 143
# Time: 1445000 | PC = 460, IR(IF-ID stage) = 00000013
# Time: 1445000 | PC = 460, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1445000 | PC = 460, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1445000 | PC = 460, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1445000 | PC = 460, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1445000 | PC = 460, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1455000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1455000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1455000 | CPU_RES          = '{data:13, ready:0}
# Time: 1455000 | (store_hit_done) = 0
# Time: 1455000 | finalValue       = 0
# Time: 1455000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1455000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1455000 | sb_load_hit/data          = 0 00000000
# Time: 1455000 | sb_drain_done             = 0
# Time: 1455000 | force_sb_drain            = 0
# Time: 1455000 | SB count/SBentry    = 0 100
# Time: 1455000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 144
# Time: 1455000 | PC = 464, IR(IF-ID stage) = 00000013
# Time: 1455000 | PC = 464, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1455000 | PC = 464, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1455000 | PC = 464, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1455000 | PC = 464, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1455000 | PC = 464, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1465000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1465000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1465000 | CPU_RES          = '{data:13, ready:0}
# Time: 1465000 | (store_hit_done) = 0
# Time: 1465000 | finalValue       = 0
# Time: 1465000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1465000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1465000 | sb_load_hit/data          = 0 00000000
# Time: 1465000 | sb_drain_done             = 0
# Time: 1465000 | force_sb_drain            = 0
# Time: 1465000 | SB count/SBentry    = 0 100
# Time: 1465000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 145
# Time: 1465000 | PC = 468, IR(IF-ID stage) = 00000013
# Time: 1465000 | PC = 468, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1465000 | PC = 468, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1465000 | PC = 468, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1465000 | PC = 468, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1465000 | PC = 468, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1475000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1475000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1475000 | CPU_RES          = '{data:13, ready:0}
# Time: 1475000 | (store_hit_done) = 0
# Time: 1475000 | finalValue       = 0
# Time: 1475000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1475000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1475000 | sb_load_hit/data          = 0 00000000
# Time: 1475000 | sb_drain_done             = 0
# Time: 1475000 | force_sb_drain            = 0
# Time: 1475000 | SB count/SBentry    = 0 100
# Time: 1475000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 146
# Time: 1475000 | PC = 472, IR(IF-ID stage) = 00000013
# Time: 1475000 | PC = 472, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1475000 | PC = 472, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1475000 | PC = 472, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1475000 | PC = 472, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1475000 | PC = 472, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1485000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1485000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1485000 | CPU_RES          = '{data:13, ready:0}
# Time: 1485000 | (store_hit_done) = 0
# Time: 1485000 | finalValue       = 0
# Time: 1485000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1485000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1485000 | sb_load_hit/data          = 0 00000000
# Time: 1485000 | sb_drain_done             = 0
# Time: 1485000 | force_sb_drain            = 0
# Time: 1485000 | SB count/SBentry    = 0 100
# Time: 1485000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 147
# Time: 1485000 | PC = 476, IR(IF-ID stage) = 00000013
# Time: 1485000 | PC = 476, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1485000 | PC = 476, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1485000 | PC = 476, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1485000 | PC = 476, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1485000 | PC = 476, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1495000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1495000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1495000 | CPU_RES          = '{data:13, ready:0}
# Time: 1495000 | (store_hit_done) = 0
# Time: 1495000 | finalValue       = 0
# Time: 1495000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1495000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1495000 | sb_load_hit/data          = 0 00000000
# Time: 1495000 | sb_drain_done             = 0
# Time: 1495000 | force_sb_drain            = 0
# Time: 1495000 | SB count/SBentry    = 0 100
# Time: 1495000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 148
# Time: 1495000 | PC = 480, IR(IF-ID stage) = 00000013
# Time: 1495000 | PC = 480, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1495000 | PC = 480, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1495000 | PC = 480, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1495000 | PC = 480, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1495000 | PC = 480, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1505000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1505000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1505000 | CPU_RES          = '{data:13, ready:0}
# Time: 1505000 | (store_hit_done) = 0
# Time: 1505000 | finalValue       = 0
# Time: 1505000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1505000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1505000 | sb_load_hit/data          = 0 00000000
# Time: 1505000 | sb_drain_done             = 0
# Time: 1505000 | force_sb_drain            = 0
# Time: 1505000 | SB count/SBentry    = 0 100
# Time: 1505000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 149
# Time: 1505000 | PC = 484, IR(IF-ID stage) = 00000013
# Time: 1505000 | PC = 484, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1505000 | PC = 484, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1505000 | PC = 484, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1505000 | PC = 484, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1505000 | PC = 484, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1515000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1515000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1515000 | CPU_RES          = '{data:13, ready:0}
# Time: 1515000 | (store_hit_done) = 0
# Time: 1515000 | finalValue       = 0
# Time: 1515000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1515000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1515000 | sb_load_hit/data          = 0 00000000
# Time: 1515000 | sb_drain_done             = 0
# Time: 1515000 | force_sb_drain            = 0
# Time: 1515000 | SB count/SBentry    = 0 100
# Time: 1515000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 150
# Time: 1515000 | PC = 488, IR(IF-ID stage) = 00000013
# Time: 1515000 | PC = 488, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1515000 | PC = 488, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1515000 | PC = 488, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1515000 | PC = 488, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1515000 | PC = 488, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1525000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1525000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1525000 | CPU_RES          = '{data:13, ready:0}
# Time: 1525000 | (store_hit_done) = 0
# Time: 1525000 | finalValue       = 0
# Time: 1525000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1525000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1525000 | sb_load_hit/data          = 0 00000000
# Time: 1525000 | sb_drain_done             = 0
# Time: 1525000 | force_sb_drain            = 0
# Time: 1525000 | SB count/SBentry    = 0 100
# Time: 1525000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 151
# Time: 1525000 | PC = 492, IR(IF-ID stage) = 00000013
# Time: 1525000 | PC = 492, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1525000 | PC = 492, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1525000 | PC = 492, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1525000 | PC = 492, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1525000 | PC = 492, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1535000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1535000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1535000 | CPU_RES          = '{data:13, ready:0}
# Time: 1535000 | (store_hit_done) = 0
# Time: 1535000 | finalValue       = 0
# Time: 1535000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1535000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1535000 | sb_load_hit/data          = 0 00000000
# Time: 1535000 | sb_drain_done             = 0
# Time: 1535000 | force_sb_drain            = 0
# Time: 1535000 | SB count/SBentry    = 0 100
# Time: 1535000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 152
# Time: 1535000 | PC = 496, IR(IF-ID stage) = 00000013
# Time: 1535000 | PC = 496, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1535000 | PC = 496, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1535000 | PC = 496, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1535000 | PC = 496, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1535000 | PC = 496, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1545000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1545000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1545000 | CPU_RES          = '{data:13, ready:0}
# Time: 1545000 | (store_hit_done) = 0
# Time: 1545000 | finalValue       = 0
# Time: 1545000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1545000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1545000 | sb_load_hit/data          = 0 00000000
# Time: 1545000 | sb_drain_done             = 0
# Time: 1545000 | force_sb_drain            = 0
# Time: 1545000 | SB count/SBentry    = 0 100
# Time: 1545000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 153
# Time: 1545000 | PC = 500, IR(IF-ID stage) = 00000013
# Time: 1545000 | PC = 500, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1545000 | PC = 500, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1545000 | PC = 500, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1545000 | PC = 500, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1545000 | PC = 500, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1555000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1555000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1555000 | CPU_RES          = '{data:13, ready:0}
# Time: 1555000 | (store_hit_done) = 0
# Time: 1555000 | finalValue       = 0
# Time: 1555000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1555000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1555000 | sb_load_hit/data          = 0 00000000
# Time: 1555000 | sb_drain_done             = 0
# Time: 1555000 | force_sb_drain            = 0
# Time: 1555000 | SB count/SBentry    = 0 100
# Time: 1555000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 154
# Time: 1555000 | PC = 504, IR(IF-ID stage) = 00000013
# Time: 1555000 | PC = 504, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1555000 | PC = 504, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1555000 | PC = 504, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1555000 | PC = 504, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1555000 | PC = 504, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1565000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1565000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1565000 | CPU_RES          = '{data:13, ready:0}
# Time: 1565000 | (store_hit_done) = 0
# Time: 1565000 | finalValue       = 0
# Time: 1565000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1565000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1565000 | sb_load_hit/data          = 0 00000000
# Time: 1565000 | sb_drain_done             = 0
# Time: 1565000 | force_sb_drain            = 0
# Time: 1565000 | SB count/SBentry    = 0 100
# Time: 1565000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 155
# Time: 1565000 | PC = 508, IR(IF-ID stage) = 00000013
# Time: 1565000 | PC = 508, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1565000 | PC = 508, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1565000 | PC = 508, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1565000 | PC = 508, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1565000 | PC = 508, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1575000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1575000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1575000 | CPU_RES          = '{data:13, ready:0}
# Time: 1575000 | (store_hit_done) = 0
# Time: 1575000 | finalValue       = 0
# Time: 1575000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1575000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1575000 | sb_load_hit/data          = 0 00000000
# Time: 1575000 | sb_drain_done             = 0
# Time: 1575000 | force_sb_drain            = 0
# Time: 1575000 | SB count/SBentry    = 0 100
# Time: 1575000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 156
# Time: 1575000 | PC = 512, IR(IF-ID stage) = 00000013
# Time: 1575000 | PC = 512, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1575000 | PC = 512, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1575000 | PC = 512, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1575000 | PC = 512, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1575000 | PC = 512, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1585000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1585000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1585000 | CPU_RES          = '{data:13, ready:0}
# Time: 1585000 | (store_hit_done) = 0
# Time: 1585000 | finalValue       = 0
# Time: 1585000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1585000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1585000 | sb_load_hit/data          = 0 00000000
# Time: 1585000 | sb_drain_done             = 0
# Time: 1585000 | force_sb_drain            = 0
# Time: 1585000 | SB count/SBentry    = 0 100
# Time: 1585000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 157
# Time: 1585000 | PC = 516, IR(IF-ID stage) = 00000013
# Time: 1585000 | PC = 516, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1585000 | PC = 516, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1585000 | PC = 516, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1585000 | PC = 516, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1585000 | PC = 516, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1595000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1595000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1595000 | CPU_RES          = '{data:13, ready:0}
# Time: 1595000 | (store_hit_done) = 0
# Time: 1595000 | finalValue       = 0
# Time: 1595000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1595000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1595000 | sb_load_hit/data          = 0 00000000
# Time: 1595000 | sb_drain_done             = 0
# Time: 1595000 | force_sb_drain            = 0
# Time: 1595000 | SB count/SBentry    = 0 100
# Time: 1595000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 158
# Time: 1595000 | PC = 520, IR(IF-ID stage) = 00000013
# Time: 1595000 | PC = 520, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1595000 | PC = 520, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1595000 | PC = 520, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1595000 | PC = 520, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1595000 | PC = 520, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1605000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1605000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1605000 | CPU_RES          = '{data:13, ready:0}
# Time: 1605000 | (store_hit_done) = 0
# Time: 1605000 | finalValue       = 0
# Time: 1605000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1605000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1605000 | sb_load_hit/data          = 0 00000000
# Time: 1605000 | sb_drain_done             = 0
# Time: 1605000 | force_sb_drain            = 0
# Time: 1605000 | SB count/SBentry    = 0 100
# Time: 1605000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 159
# Time: 1605000 | PC = 524, IR(IF-ID stage) = 00000013
# Time: 1605000 | PC = 524, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1605000 | PC = 524, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1605000 | PC = 524, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1605000 | PC = 524, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1605000 | PC = 524, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1615000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1615000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1615000 | CPU_RES          = '{data:13, ready:0}
# Time: 1615000 | (store_hit_done) = 0
# Time: 1615000 | finalValue       = 0
# Time: 1615000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1615000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1615000 | sb_load_hit/data          = 0 00000000
# Time: 1615000 | sb_drain_done             = 0
# Time: 1615000 | force_sb_drain            = 0
# Time: 1615000 | SB count/SBentry    = 0 100
# Time: 1615000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 160
# Time: 1615000 | PC = 528, IR(IF-ID stage) = 00000013
# Time: 1615000 | PC = 528, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1615000 | PC = 528, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1615000 | PC = 528, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1615000 | PC = 528, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1615000 | PC = 528, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1625000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1625000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1625000 | CPU_RES          = '{data:13, ready:0}
# Time: 1625000 | (store_hit_done) = 0
# Time: 1625000 | finalValue       = 0
# Time: 1625000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1625000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1625000 | sb_load_hit/data          = 0 00000000
# Time: 1625000 | sb_drain_done             = 0
# Time: 1625000 | force_sb_drain            = 0
# Time: 1625000 | SB count/SBentry    = 0 100
# Time: 1625000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 161
# Time: 1625000 | PC = 532, IR(IF-ID stage) = 00000013
# Time: 1625000 | PC = 532, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1625000 | PC = 532, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1625000 | PC = 532, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1625000 | PC = 532, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1625000 | PC = 532, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1635000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1635000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1635000 | CPU_RES          = '{data:13, ready:0}
# Time: 1635000 | (store_hit_done) = 0
# Time: 1635000 | finalValue       = 0
# Time: 1635000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1635000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1635000 | sb_load_hit/data          = 0 00000000
# Time: 1635000 | sb_drain_done             = 0
# Time: 1635000 | force_sb_drain            = 0
# Time: 1635000 | SB count/SBentry    = 0 100
# Time: 1635000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 162
# Time: 1635000 | PC = 536, IR(IF-ID stage) = 00000013
# Time: 1635000 | PC = 536, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1635000 | PC = 536, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1635000 | PC = 536, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1635000 | PC = 536, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1635000 | PC = 536, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1645000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1645000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1645000 | CPU_RES          = '{data:13, ready:0}
# Time: 1645000 | (store_hit_done) = 0
# Time: 1645000 | finalValue       = 0
# Time: 1645000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1645000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1645000 | sb_load_hit/data          = 0 00000000
# Time: 1645000 | sb_drain_done             = 0
# Time: 1645000 | force_sb_drain            = 0
# Time: 1645000 | SB count/SBentry    = 0 100
# Time: 1645000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 163
# Time: 1645000 | PC = 540, IR(IF-ID stage) = 00000013
# Time: 1645000 | PC = 540, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1645000 | PC = 540, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1645000 | PC = 540, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1645000 | PC = 540, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1645000 | PC = 540, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1655000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1655000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1655000 | CPU_RES          = '{data:13, ready:0}
# Time: 1655000 | (store_hit_done) = 0
# Time: 1655000 | finalValue       = 0
# Time: 1655000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1655000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1655000 | sb_load_hit/data          = 0 00000000
# Time: 1655000 | sb_drain_done             = 0
# Time: 1655000 | force_sb_drain            = 0
# Time: 1655000 | SB count/SBentry    = 0 100
# Time: 1655000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 164
# Time: 1655000 | PC = 544, IR(IF-ID stage) = 00000013
# Time: 1655000 | PC = 544, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1655000 | PC = 544, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1655000 | PC = 544, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1655000 | PC = 544, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1655000 | PC = 544, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1665000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1665000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1665000 | CPU_RES          = '{data:13, ready:0}
# Time: 1665000 | (store_hit_done) = 0
# Time: 1665000 | finalValue       = 0
# Time: 1665000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1665000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1665000 | sb_load_hit/data          = 0 00000000
# Time: 1665000 | sb_drain_done             = 0
# Time: 1665000 | force_sb_drain            = 0
# Time: 1665000 | SB count/SBentry    = 0 100
# Time: 1665000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 165
# Time: 1665000 | PC = 548, IR(IF-ID stage) = 00000013
# Time: 1665000 | PC = 548, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1665000 | PC = 548, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1665000 | PC = 548, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1665000 | PC = 548, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1665000 | PC = 548, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1675000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1675000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1675000 | CPU_RES          = '{data:13, ready:0}
# Time: 1675000 | (store_hit_done) = 0
# Time: 1675000 | finalValue       = 0
# Time: 1675000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1675000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1675000 | sb_load_hit/data          = 0 00000000
# Time: 1675000 | sb_drain_done             = 0
# Time: 1675000 | force_sb_drain            = 0
# Time: 1675000 | SB count/SBentry    = 0 100
# Time: 1675000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 166
# Time: 1675000 | PC = 552, IR(IF-ID stage) = 00000013
# Time: 1675000 | PC = 552, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1675000 | PC = 552, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1675000 | PC = 552, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1675000 | PC = 552, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1675000 | PC = 552, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1685000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1685000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1685000 | CPU_RES          = '{data:13, ready:0}
# Time: 1685000 | (store_hit_done) = 0
# Time: 1685000 | finalValue       = 0
# Time: 1685000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1685000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1685000 | sb_load_hit/data          = 0 00000000
# Time: 1685000 | sb_drain_done             = 0
# Time: 1685000 | force_sb_drain            = 0
# Time: 1685000 | SB count/SBentry    = 0 100
# Time: 1685000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 167
# Time: 1685000 | PC = 556, IR(IF-ID stage) = 00000013
# Time: 1685000 | PC = 556, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1685000 | PC = 556, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1685000 | PC = 556, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1685000 | PC = 556, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1685000 | PC = 556, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1695000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1695000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1695000 | CPU_RES          = '{data:13, ready:0}
# Time: 1695000 | (store_hit_done) = 0
# Time: 1695000 | finalValue       = 0
# Time: 1695000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1695000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1695000 | sb_load_hit/data          = 0 00000000
# Time: 1695000 | sb_drain_done             = 0
# Time: 1695000 | force_sb_drain            = 0
# Time: 1695000 | SB count/SBentry    = 0 100
# Time: 1695000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 168
# Time: 1695000 | PC = 560, IR(IF-ID stage) = 00000013
# Time: 1695000 | PC = 560, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1695000 | PC = 560, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1695000 | PC = 560, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1695000 | PC = 560, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1695000 | PC = 560, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1705000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1705000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1705000 | CPU_RES          = '{data:13, ready:0}
# Time: 1705000 | (store_hit_done) = 0
# Time: 1705000 | finalValue       = 0
# Time: 1705000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1705000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1705000 | sb_load_hit/data          = 0 00000000
# Time: 1705000 | sb_drain_done             = 0
# Time: 1705000 | force_sb_drain            = 0
# Time: 1705000 | SB count/SBentry    = 0 100
# Time: 1705000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 169
# Time: 1705000 | PC = 564, IR(IF-ID stage) = 00000013
# Time: 1705000 | PC = 564, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1705000 | PC = 564, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1705000 | PC = 564, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1705000 | PC = 564, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1705000 | PC = 564, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1715000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1715000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1715000 | CPU_RES          = '{data:13, ready:0}
# Time: 1715000 | (store_hit_done) = 0
# Time: 1715000 | finalValue       = 0
# Time: 1715000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1715000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1715000 | sb_load_hit/data          = 0 00000000
# Time: 1715000 | sb_drain_done             = 0
# Time: 1715000 | force_sb_drain            = 0
# Time: 1715000 | SB count/SBentry    = 0 100
# Time: 1715000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 170
# Time: 1715000 | PC = 568, IR(IF-ID stage) = 00000013
# Time: 1715000 | PC = 568, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1715000 | PC = 568, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1715000 | PC = 568, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1715000 | PC = 568, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1715000 | PC = 568, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1725000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1725000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1725000 | CPU_RES          = '{data:13, ready:0}
# Time: 1725000 | (store_hit_done) = 0
# Time: 1725000 | finalValue       = 0
# Time: 1725000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1725000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1725000 | sb_load_hit/data          = 0 00000000
# Time: 1725000 | sb_drain_done             = 0
# Time: 1725000 | force_sb_drain            = 0
# Time: 1725000 | SB count/SBentry    = 0 100
# Time: 1725000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 171
# Time: 1725000 | PC = 572, IR(IF-ID stage) = 00000013
# Time: 1725000 | PC = 572, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1725000 | PC = 572, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1725000 | PC = 572, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1725000 | PC = 572, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1725000 | PC = 572, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1735000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1735000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1735000 | CPU_RES          = '{data:13, ready:0}
# Time: 1735000 | (store_hit_done) = 0
# Time: 1735000 | finalValue       = 0
# Time: 1735000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1735000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1735000 | sb_load_hit/data          = 0 00000000
# Time: 1735000 | sb_drain_done             = 0
# Time: 1735000 | force_sb_drain            = 0
# Time: 1735000 | SB count/SBentry    = 0 100
# Time: 1735000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 172
# Time: 1735000 | PC = 576, IR(IF-ID stage) = 00000013
# Time: 1735000 | PC = 576, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1735000 | PC = 576, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1735000 | PC = 576, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1735000 | PC = 576, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1735000 | PC = 576, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1745000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1745000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1745000 | CPU_RES          = '{data:13, ready:0}
# Time: 1745000 | (store_hit_done) = 0
# Time: 1745000 | finalValue       = 0
# Time: 1745000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1745000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1745000 | sb_load_hit/data          = 0 00000000
# Time: 1745000 | sb_drain_done             = 0
# Time: 1745000 | force_sb_drain            = 0
# Time: 1745000 | SB count/SBentry    = 0 100
# Time: 1745000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 173
# Time: 1745000 | PC = 580, IR(IF-ID stage) = 00000013
# Time: 1745000 | PC = 580, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1745000 | PC = 580, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1745000 | PC = 580, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1745000 | PC = 580, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1745000 | PC = 580, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1755000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1755000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1755000 | CPU_RES          = '{data:13, ready:0}
# Time: 1755000 | (store_hit_done) = 0
# Time: 1755000 | finalValue       = 0
# Time: 1755000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1755000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1755000 | sb_load_hit/data          = 0 00000000
# Time: 1755000 | sb_drain_done             = 0
# Time: 1755000 | force_sb_drain            = 0
# Time: 1755000 | SB count/SBentry    = 0 100
# Time: 1755000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 174
# Time: 1755000 | PC = 584, IR(IF-ID stage) = 00000013
# Time: 1755000 | PC = 584, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1755000 | PC = 584, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1755000 | PC = 584, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1755000 | PC = 584, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1755000 | PC = 584, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1765000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1765000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1765000 | CPU_RES          = '{data:13, ready:0}
# Time: 1765000 | (store_hit_done) = 0
# Time: 1765000 | finalValue       = 0
# Time: 1765000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1765000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1765000 | sb_load_hit/data          = 0 00000000
# Time: 1765000 | sb_drain_done             = 0
# Time: 1765000 | force_sb_drain            = 0
# Time: 1765000 | SB count/SBentry    = 0 100
# Time: 1765000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 175
# Time: 1765000 | PC = 588, IR(IF-ID stage) = 00000013
# Time: 1765000 | PC = 588, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1765000 | PC = 588, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1765000 | PC = 588, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1765000 | PC = 588, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1765000 | PC = 588, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1775000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1775000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1775000 | CPU_RES          = '{data:13, ready:0}
# Time: 1775000 | (store_hit_done) = 0
# Time: 1775000 | finalValue       = 0
# Time: 1775000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1775000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1775000 | sb_load_hit/data          = 0 00000000
# Time: 1775000 | sb_drain_done             = 0
# Time: 1775000 | force_sb_drain            = 0
# Time: 1775000 | SB count/SBentry    = 0 100
# Time: 1775000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 176
# Time: 1775000 | PC = 592, IR(IF-ID stage) = 00000013
# Time: 1775000 | PC = 592, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1775000 | PC = 592, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1775000 | PC = 592, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1775000 | PC = 592, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1775000 | PC = 592, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1785000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1785000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1785000 | CPU_RES          = '{data:13, ready:0}
# Time: 1785000 | (store_hit_done) = 0
# Time: 1785000 | finalValue       = 0
# Time: 1785000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1785000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1785000 | sb_load_hit/data          = 0 00000000
# Time: 1785000 | sb_drain_done             = 0
# Time: 1785000 | force_sb_drain            = 0
# Time: 1785000 | SB count/SBentry    = 0 100
# Time: 1785000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 177
# Time: 1785000 | PC = 596, IR(IF-ID stage) = 00000013
# Time: 1785000 | PC = 596, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1785000 | PC = 596, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1785000 | PC = 596, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1785000 | PC = 596, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1785000 | PC = 596, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1795000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1795000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1795000 | CPU_RES          = '{data:13, ready:0}
# Time: 1795000 | (store_hit_done) = 0
# Time: 1795000 | finalValue       = 0
# Time: 1795000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1795000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1795000 | sb_load_hit/data          = 0 00000000
# Time: 1795000 | sb_drain_done             = 0
# Time: 1795000 | force_sb_drain            = 0
# Time: 1795000 | SB count/SBentry    = 0 100
# Time: 1795000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 178
# Time: 1795000 | PC = 600, IR(IF-ID stage) = 00000013
# Time: 1795000 | PC = 600, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1795000 | PC = 600, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1795000 | PC = 600, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1795000 | PC = 600, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1795000 | PC = 600, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1805000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1805000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1805000 | CPU_RES          = '{data:13, ready:0}
# Time: 1805000 | (store_hit_done) = 0
# Time: 1805000 | finalValue       = 0
# Time: 1805000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1805000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1805000 | sb_load_hit/data          = 0 00000000
# Time: 1805000 | sb_drain_done             = 0
# Time: 1805000 | force_sb_drain            = 0
# Time: 1805000 | SB count/SBentry    = 0 100
# Time: 1805000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 179
# Time: 1805000 | PC = 604, IR(IF-ID stage) = 00000013
# Time: 1805000 | PC = 604, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1805000 | PC = 604, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1805000 | PC = 604, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1805000 | PC = 604, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1805000 | PC = 604, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1815000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1815000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1815000 | CPU_RES          = '{data:13, ready:0}
# Time: 1815000 | (store_hit_done) = 0
# Time: 1815000 | finalValue       = 0
# Time: 1815000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1815000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1815000 | sb_load_hit/data          = 0 00000000
# Time: 1815000 | sb_drain_done             = 0
# Time: 1815000 | force_sb_drain            = 0
# Time: 1815000 | SB count/SBentry    = 0 100
# Time: 1815000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 180
# Time: 1815000 | PC = 608, IR(IF-ID stage) = 00000013
# Time: 1815000 | PC = 608, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1815000 | PC = 608, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1815000 | PC = 608, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1815000 | PC = 608, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1815000 | PC = 608, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1825000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1825000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1825000 | CPU_RES          = '{data:13, ready:0}
# Time: 1825000 | (store_hit_done) = 0
# Time: 1825000 | finalValue       = 0
# Time: 1825000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1825000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1825000 | sb_load_hit/data          = 0 00000000
# Time: 1825000 | sb_drain_done             = 0
# Time: 1825000 | force_sb_drain            = 0
# Time: 1825000 | SB count/SBentry    = 0 100
# Time: 1825000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 181
# Time: 1825000 | PC = 612, IR(IF-ID stage) = 00000013
# Time: 1825000 | PC = 612, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1825000 | PC = 612, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1825000 | PC = 612, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1825000 | PC = 612, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1825000 | PC = 612, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1835000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1835000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1835000 | CPU_RES          = '{data:13, ready:0}
# Time: 1835000 | (store_hit_done) = 0
# Time: 1835000 | finalValue       = 0
# Time: 1835000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1835000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1835000 | sb_load_hit/data          = 0 00000000
# Time: 1835000 | sb_drain_done             = 0
# Time: 1835000 | force_sb_drain            = 0
# Time: 1835000 | SB count/SBentry    = 0 100
# Time: 1835000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 182
# Time: 1835000 | PC = 616, IR(IF-ID stage) = 00000013
# Time: 1835000 | PC = 616, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1835000 | PC = 616, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1835000 | PC = 616, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1835000 | PC = 616, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1835000 | PC = 616, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1845000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1845000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1845000 | CPU_RES          = '{data:13, ready:0}
# Time: 1845000 | (store_hit_done) = 0
# Time: 1845000 | finalValue       = 0
# Time: 1845000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1845000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1845000 | sb_load_hit/data          = 0 00000000
# Time: 1845000 | sb_drain_done             = 0
# Time: 1845000 | force_sb_drain            = 0
# Time: 1845000 | SB count/SBentry    = 0 100
# Time: 1845000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 183
# Time: 1845000 | PC = 620, IR(IF-ID stage) = 00000013
# Time: 1845000 | PC = 620, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1845000 | PC = 620, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1845000 | PC = 620, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1845000 | PC = 620, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1845000 | PC = 620, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1855000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1855000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1855000 | CPU_RES          = '{data:13, ready:0}
# Time: 1855000 | (store_hit_done) = 0
# Time: 1855000 | finalValue       = 0
# Time: 1855000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1855000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1855000 | sb_load_hit/data          = 0 00000000
# Time: 1855000 | sb_drain_done             = 0
# Time: 1855000 | force_sb_drain            = 0
# Time: 1855000 | SB count/SBentry    = 0 100
# Time: 1855000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 184
# Time: 1855000 | PC = 624, IR(IF-ID stage) = 00000013
# Time: 1855000 | PC = 624, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1855000 | PC = 624, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1855000 | PC = 624, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1855000 | PC = 624, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1855000 | PC = 624, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1865000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1865000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1865000 | CPU_RES          = '{data:13, ready:0}
# Time: 1865000 | (store_hit_done) = 0
# Time: 1865000 | finalValue       = 0
# Time: 1865000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1865000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1865000 | sb_load_hit/data          = 0 00000000
# Time: 1865000 | sb_drain_done             = 0
# Time: 1865000 | force_sb_drain            = 0
# Time: 1865000 | SB count/SBentry    = 0 100
# Time: 1865000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 185
# Time: 1865000 | PC = 628, IR(IF-ID stage) = 00000013
# Time: 1865000 | PC = 628, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1865000 | PC = 628, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1865000 | PC = 628, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1865000 | PC = 628, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1865000 | PC = 628, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1875000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1875000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1875000 | CPU_RES          = '{data:13, ready:0}
# Time: 1875000 | (store_hit_done) = 0
# Time: 1875000 | finalValue       = 0
# Time: 1875000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1875000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1875000 | sb_load_hit/data          = 0 00000000
# Time: 1875000 | sb_drain_done             = 0
# Time: 1875000 | force_sb_drain            = 0
# Time: 1875000 | SB count/SBentry    = 0 100
# Time: 1875000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 186
# Time: 1875000 | PC = 632, IR(IF-ID stage) = 00000013
# Time: 1875000 | PC = 632, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1875000 | PC = 632, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1875000 | PC = 632, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1875000 | PC = 632, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1875000 | PC = 632, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1885000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1885000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1885000 | CPU_RES          = '{data:13, ready:0}
# Time: 1885000 | (store_hit_done) = 0
# Time: 1885000 | finalValue       = 0
# Time: 1885000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1885000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1885000 | sb_load_hit/data          = 0 00000000
# Time: 1885000 | sb_drain_done             = 0
# Time: 1885000 | force_sb_drain            = 0
# Time: 1885000 | SB count/SBentry    = 0 100
# Time: 1885000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 187
# Time: 1885000 | PC = 636, IR(IF-ID stage) = 00000013
# Time: 1885000 | PC = 636, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1885000 | PC = 636, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1885000 | PC = 636, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1885000 | PC = 636, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1885000 | PC = 636, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1895000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1895000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1895000 | CPU_RES          = '{data:13, ready:0}
# Time: 1895000 | (store_hit_done) = 0
# Time: 1895000 | finalValue       = 0
# Time: 1895000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1895000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1895000 | sb_load_hit/data          = 0 00000000
# Time: 1895000 | sb_drain_done             = 0
# Time: 1895000 | force_sb_drain            = 0
# Time: 1895000 | SB count/SBentry    = 0 100
# Time: 1895000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 188
# Time: 1895000 | PC = 640, IR(IF-ID stage) = 00000013
# Time: 1895000 | PC = 640, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1895000 | PC = 640, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1895000 | PC = 640, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1895000 | PC = 640, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1895000 | PC = 640, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1905000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1905000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1905000 | CPU_RES          = '{data:13, ready:0}
# Time: 1905000 | (store_hit_done) = 0
# Time: 1905000 | finalValue       = 0
# Time: 1905000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1905000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1905000 | sb_load_hit/data          = 0 00000000
# Time: 1905000 | sb_drain_done             = 0
# Time: 1905000 | force_sb_drain            = 0
# Time: 1905000 | SB count/SBentry    = 0 100
# Time: 1905000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 189
# Time: 1905000 | PC = 644, IR(IF-ID stage) = 00000013
# Time: 1905000 | PC = 644, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1905000 | PC = 644, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1905000 | PC = 644, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1905000 | PC = 644, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1905000 | PC = 644, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1915000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1915000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1915000 | CPU_RES          = '{data:13, ready:0}
# Time: 1915000 | (store_hit_done) = 0
# Time: 1915000 | finalValue       = 0
# Time: 1915000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1915000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1915000 | sb_load_hit/data          = 0 00000000
# Time: 1915000 | sb_drain_done             = 0
# Time: 1915000 | force_sb_drain            = 0
# Time: 1915000 | SB count/SBentry    = 0 100
# Time: 1915000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 190
# Time: 1915000 | PC = 648, IR(IF-ID stage) = 00000013
# Time: 1915000 | PC = 648, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1915000 | PC = 648, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1915000 | PC = 648, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1915000 | PC = 648, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1915000 | PC = 648, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1925000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1925000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1925000 | CPU_RES          = '{data:13, ready:0}
# Time: 1925000 | (store_hit_done) = 0
# Time: 1925000 | finalValue       = 0
# Time: 1925000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1925000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1925000 | sb_load_hit/data          = 0 00000000
# Time: 1925000 | sb_drain_done             = 0
# Time: 1925000 | force_sb_drain            = 0
# Time: 1925000 | SB count/SBentry    = 0 100
# Time: 1925000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 191
# Time: 1925000 | PC = 652, IR(IF-ID stage) = 00000013
# Time: 1925000 | PC = 652, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1925000 | PC = 652, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1925000 | PC = 652, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1925000 | PC = 652, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1925000 | PC = 652, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1935000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1935000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1935000 | CPU_RES          = '{data:13, ready:0}
# Time: 1935000 | (store_hit_done) = 0
# Time: 1935000 | finalValue       = 0
# Time: 1935000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1935000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1935000 | sb_load_hit/data          = 0 00000000
# Time: 1935000 | sb_drain_done             = 0
# Time: 1935000 | force_sb_drain            = 0
# Time: 1935000 | SB count/SBentry    = 0 100
# Time: 1935000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 192
# Time: 1935000 | PC = 656, IR(IF-ID stage) = 00000013
# Time: 1935000 | PC = 656, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1935000 | PC = 656, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1935000 | PC = 656, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1935000 | PC = 656, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1935000 | PC = 656, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1945000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1945000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1945000 | CPU_RES          = '{data:13, ready:0}
# Time: 1945000 | (store_hit_done) = 0
# Time: 1945000 | finalValue       = 0
# Time: 1945000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1945000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1945000 | sb_load_hit/data          = 0 00000000
# Time: 1945000 | sb_drain_done             = 0
# Time: 1945000 | force_sb_drain            = 0
# Time: 1945000 | SB count/SBentry    = 0 100
# Time: 1945000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 193
# Time: 1945000 | PC = 660, IR(IF-ID stage) = 00000013
# Time: 1945000 | PC = 660, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1945000 | PC = 660, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1945000 | PC = 660, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1945000 | PC = 660, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1945000 | PC = 660, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1955000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1955000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1955000 | CPU_RES          = '{data:13, ready:0}
# Time: 1955000 | (store_hit_done) = 0
# Time: 1955000 | finalValue       = 0
# Time: 1955000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1955000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1955000 | sb_load_hit/data          = 0 00000000
# Time: 1955000 | sb_drain_done             = 0
# Time: 1955000 | force_sb_drain            = 0
# Time: 1955000 | SB count/SBentry    = 0 100
# Time: 1955000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 194
# Time: 1955000 | PC = 664, IR(IF-ID stage) = 00000013
# Time: 1955000 | PC = 664, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1955000 | PC = 664, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1955000 | PC = 664, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1955000 | PC = 664, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1955000 | PC = 664, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1965000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1965000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1965000 | CPU_RES          = '{data:13, ready:0}
# Time: 1965000 | (store_hit_done) = 0
# Time: 1965000 | finalValue       = 0
# Time: 1965000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1965000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1965000 | sb_load_hit/data          = 0 00000000
# Time: 1965000 | sb_drain_done             = 0
# Time: 1965000 | force_sb_drain            = 0
# Time: 1965000 | SB count/SBentry    = 0 100
# Time: 1965000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 195
# Time: 1965000 | PC = 668, IR(IF-ID stage) = 00000013
# Time: 1965000 | PC = 668, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1965000 | PC = 668, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1965000 | PC = 668, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1965000 | PC = 668, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1965000 | PC = 668, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1975000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1975000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1975000 | CPU_RES          = '{data:13, ready:0}
# Time: 1975000 | (store_hit_done) = 0
# Time: 1975000 | finalValue       = 0
# Time: 1975000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1975000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1975000 | sb_load_hit/data          = 0 00000000
# Time: 1975000 | sb_drain_done             = 0
# Time: 1975000 | force_sb_drain            = 0
# Time: 1975000 | SB count/SBentry    = 0 100
# Time: 1975000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 196
# Time: 1975000 | PC = 672, IR(IF-ID stage) = 00000013
# Time: 1975000 | PC = 672, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1975000 | PC = 672, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1975000 | PC = 672, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1975000 | PC = 672, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1975000 | PC = 672, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1985000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1985000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1985000 | CPU_RES          = '{data:13, ready:0}
# Time: 1985000 | (store_hit_done) = 0
# Time: 1985000 | finalValue       = 0
# Time: 1985000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1985000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1985000 | sb_load_hit/data          = 0 00000000
# Time: 1985000 | sb_drain_done             = 0
# Time: 1985000 | force_sb_drain            = 0
# Time: 1985000 | SB count/SBentry    = 0 100
# Time: 1985000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 197
# Time: 1985000 | PC = 676, IR(IF-ID stage) = 00000013
# Time: 1985000 | PC = 676, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1985000 | PC = 676, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1985000 | PC = 676, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1985000 | PC = 676, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1985000 | PC = 676, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 1995000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1995000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 1995000 | CPU_RES          = '{data:13, ready:0}
# Time: 1995000 | (store_hit_done) = 0
# Time: 1995000 | finalValue       = 0
# Time: 1995000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 1995000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 1995000 | sb_load_hit/data          = 0 00000000
# Time: 1995000 | sb_drain_done             = 0
# Time: 1995000 | force_sb_drain            = 0
# Time: 1995000 | SB count/SBentry    = 0 100
# Time: 1995000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 198
# Time: 1995000 | PC = 680, IR(IF-ID stage) = 00000013
# Time: 1995000 | PC = 680, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 1995000 | PC = 680, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 1995000 | PC = 680, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1995000 | PC = 680, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 1995000 | PC = 680, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2005000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2005000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2005000 | CPU_RES          = '{data:13, ready:0}
# Time: 2005000 | (store_hit_done) = 0
# Time: 2005000 | finalValue       = 0
# Time: 2005000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2005000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2005000 | sb_load_hit/data          = 0 00000000
# Time: 2005000 | sb_drain_done             = 0
# Time: 2005000 | force_sb_drain            = 0
# Time: 2005000 | SB count/SBentry    = 0 100
# Time: 2005000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 199
# Time: 2005000 | PC = 684, IR(IF-ID stage) = 00000013
# Time: 2005000 | PC = 684, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2005000 | PC = 684, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2005000 | PC = 684, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2005000 | PC = 684, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2005000 | PC = 684, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2015000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2015000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2015000 | CPU_RES          = '{data:13, ready:0}
# Time: 2015000 | (store_hit_done) = 0
# Time: 2015000 | finalValue       = 0
# Time: 2015000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2015000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2015000 | sb_load_hit/data          = 0 00000000
# Time: 2015000 | sb_drain_done             = 0
# Time: 2015000 | force_sb_drain            = 0
# Time: 2015000 | SB count/SBentry    = 0 100
# Time: 2015000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 200
# Time: 2015000 | PC = 688, IR(IF-ID stage) = 00000013
# Time: 2015000 | PC = 688, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2015000 | PC = 688, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2015000 | PC = 688, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2015000 | PC = 688, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2015000 | PC = 688, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2025000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2025000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2025000 | CPU_RES          = '{data:13, ready:0}
# Time: 2025000 | (store_hit_done) = 0
# Time: 2025000 | finalValue       = 0
# Time: 2025000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2025000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2025000 | sb_load_hit/data          = 0 00000000
# Time: 2025000 | sb_drain_done             = 0
# Time: 2025000 | force_sb_drain            = 0
# Time: 2025000 | SB count/SBentry    = 0 100
# Time: 2025000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 201
# Time: 2025000 | PC = 692, IR(IF-ID stage) = 00000013
# Time: 2025000 | PC = 692, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2025000 | PC = 692, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2025000 | PC = 692, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2025000 | PC = 692, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2025000 | PC = 692, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2035000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2035000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2035000 | CPU_RES          = '{data:13, ready:0}
# Time: 2035000 | (store_hit_done) = 0
# Time: 2035000 | finalValue       = 0
# Time: 2035000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2035000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2035000 | sb_load_hit/data          = 0 00000000
# Time: 2035000 | sb_drain_done             = 0
# Time: 2035000 | force_sb_drain            = 0
# Time: 2035000 | SB count/SBentry    = 0 100
# Time: 2035000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 202
# Time: 2035000 | PC = 696, IR(IF-ID stage) = 00000013
# Time: 2035000 | PC = 696, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2035000 | PC = 696, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2035000 | PC = 696, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2035000 | PC = 696, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2035000 | PC = 696, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2045000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2045000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2045000 | CPU_RES          = '{data:13, ready:0}
# Time: 2045000 | (store_hit_done) = 0
# Time: 2045000 | finalValue       = 0
# Time: 2045000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2045000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2045000 | sb_load_hit/data          = 0 00000000
# Time: 2045000 | sb_drain_done             = 0
# Time: 2045000 | force_sb_drain            = 0
# Time: 2045000 | SB count/SBentry    = 0 100
# Time: 2045000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 203
# Time: 2045000 | PC = 700, IR(IF-ID stage) = 00000013
# Time: 2045000 | PC = 700, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2045000 | PC = 700, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2045000 | PC = 700, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2045000 | PC = 700, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2045000 | PC = 700, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2055000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2055000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2055000 | CPU_RES          = '{data:13, ready:0}
# Time: 2055000 | (store_hit_done) = 0
# Time: 2055000 | finalValue       = 0
# Time: 2055000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2055000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2055000 | sb_load_hit/data          = 0 00000000
# Time: 2055000 | sb_drain_done             = 0
# Time: 2055000 | force_sb_drain            = 0
# Time: 2055000 | SB count/SBentry    = 0 100
# Time: 2055000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 204
# Time: 2055000 | PC = 704, IR(IF-ID stage) = 00000013
# Time: 2055000 | PC = 704, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2055000 | PC = 704, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2055000 | PC = 704, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2055000 | PC = 704, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2055000 | PC = 704, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2065000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2065000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2065000 | CPU_RES          = '{data:13, ready:0}
# Time: 2065000 | (store_hit_done) = 0
# Time: 2065000 | finalValue       = 0
# Time: 2065000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2065000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2065000 | sb_load_hit/data          = 0 00000000
# Time: 2065000 | sb_drain_done             = 0
# Time: 2065000 | force_sb_drain            = 0
# Time: 2065000 | SB count/SBentry    = 0 100
# Time: 2065000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 205
# Time: 2065000 | PC = 708, IR(IF-ID stage) = 00000013
# Time: 2065000 | PC = 708, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2065000 | PC = 708, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2065000 | PC = 708, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2065000 | PC = 708, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2065000 | PC = 708, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2075000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2075000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2075000 | CPU_RES          = '{data:13, ready:0}
# Time: 2075000 | (store_hit_done) = 0
# Time: 2075000 | finalValue       = 0
# Time: 2075000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2075000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2075000 | sb_load_hit/data          = 0 00000000
# Time: 2075000 | sb_drain_done             = 0
# Time: 2075000 | force_sb_drain            = 0
# Time: 2075000 | SB count/SBentry    = 0 100
# Time: 2075000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 206
# Time: 2075000 | PC = 712, IR(IF-ID stage) = 00000013
# Time: 2075000 | PC = 712, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2075000 | PC = 712, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2075000 | PC = 712, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2075000 | PC = 712, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2075000 | PC = 712, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2085000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2085000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2085000 | CPU_RES          = '{data:13, ready:0}
# Time: 2085000 | (store_hit_done) = 0
# Time: 2085000 | finalValue       = 0
# Time: 2085000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2085000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2085000 | sb_load_hit/data          = 0 00000000
# Time: 2085000 | sb_drain_done             = 0
# Time: 2085000 | force_sb_drain            = 0
# Time: 2085000 | SB count/SBentry    = 0 100
# Time: 2085000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 207
# Time: 2085000 | PC = 716, IR(IF-ID stage) = 00000013
# Time: 2085000 | PC = 716, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2085000 | PC = 716, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2085000 | PC = 716, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2085000 | PC = 716, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2085000 | PC = 716, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2095000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2095000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2095000 | CPU_RES          = '{data:13, ready:0}
# Time: 2095000 | (store_hit_done) = 0
# Time: 2095000 | finalValue       = 0
# Time: 2095000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2095000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2095000 | sb_load_hit/data          = 0 00000000
# Time: 2095000 | sb_drain_done             = 0
# Time: 2095000 | force_sb_drain            = 0
# Time: 2095000 | SB count/SBentry    = 0 100
# Time: 2095000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 208
# Time: 2095000 | PC = 720, IR(IF-ID stage) = 00000013
# Time: 2095000 | PC = 720, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2095000 | PC = 720, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2095000 | PC = 720, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2095000 | PC = 720, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2095000 | PC = 720, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2105000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2105000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2105000 | CPU_RES          = '{data:13, ready:0}
# Time: 2105000 | (store_hit_done) = 0
# Time: 2105000 | finalValue       = 0
# Time: 2105000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2105000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2105000 | sb_load_hit/data          = 0 00000000
# Time: 2105000 | sb_drain_done             = 0
# Time: 2105000 | force_sb_drain            = 0
# Time: 2105000 | SB count/SBentry    = 0 100
# Time: 2105000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 209
# Time: 2105000 | PC = 724, IR(IF-ID stage) = 00000013
# Time: 2105000 | PC = 724, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2105000 | PC = 724, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2105000 | PC = 724, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2105000 | PC = 724, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2105000 | PC = 724, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2115000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2115000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2115000 | CPU_RES          = '{data:13, ready:0}
# Time: 2115000 | (store_hit_done) = 0
# Time: 2115000 | finalValue       = 0
# Time: 2115000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2115000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2115000 | sb_load_hit/data          = 0 00000000
# Time: 2115000 | sb_drain_done             = 0
# Time: 2115000 | force_sb_drain            = 0
# Time: 2115000 | SB count/SBentry    = 0 100
# Time: 2115000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 210
# Time: 2115000 | PC = 728, IR(IF-ID stage) = 00000013
# Time: 2115000 | PC = 728, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2115000 | PC = 728, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2115000 | PC = 728, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2115000 | PC = 728, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2115000 | PC = 728, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2125000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2125000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2125000 | CPU_RES          = '{data:13, ready:0}
# Time: 2125000 | (store_hit_done) = 0
# Time: 2125000 | finalValue       = 0
# Time: 2125000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2125000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2125000 | sb_load_hit/data          = 0 00000000
# Time: 2125000 | sb_drain_done             = 0
# Time: 2125000 | force_sb_drain            = 0
# Time: 2125000 | SB count/SBentry    = 0 100
# Time: 2125000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 211
# Time: 2125000 | PC = 732, IR(IF-ID stage) = 00000013
# Time: 2125000 | PC = 732, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2125000 | PC = 732, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2125000 | PC = 732, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2125000 | PC = 732, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2125000 | PC = 732, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2135000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2135000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2135000 | CPU_RES          = '{data:13, ready:0}
# Time: 2135000 | (store_hit_done) = 0
# Time: 2135000 | finalValue       = 0
# Time: 2135000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2135000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2135000 | sb_load_hit/data          = 0 00000000
# Time: 2135000 | sb_drain_done             = 0
# Time: 2135000 | force_sb_drain            = 0
# Time: 2135000 | SB count/SBentry    = 0 100
# Time: 2135000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 212
# Time: 2135000 | PC = 736, IR(IF-ID stage) = 00000013
# Time: 2135000 | PC = 736, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2135000 | PC = 736, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2135000 | PC = 736, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2135000 | PC = 736, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2135000 | PC = 736, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2145000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2145000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2145000 | CPU_RES          = '{data:13, ready:0}
# Time: 2145000 | (store_hit_done) = 0
# Time: 2145000 | finalValue       = 0
# Time: 2145000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2145000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2145000 | sb_load_hit/data          = 0 00000000
# Time: 2145000 | sb_drain_done             = 0
# Time: 2145000 | force_sb_drain            = 0
# Time: 2145000 | SB count/SBentry    = 0 100
# Time: 2145000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 213
# Time: 2145000 | PC = 740, IR(IF-ID stage) = 00000013
# Time: 2145000 | PC = 740, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2145000 | PC = 740, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2145000 | PC = 740, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2145000 | PC = 740, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2145000 | PC = 740, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2155000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2155000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2155000 | CPU_RES          = '{data:13, ready:0}
# Time: 2155000 | (store_hit_done) = 0
# Time: 2155000 | finalValue       = 0
# Time: 2155000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2155000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2155000 | sb_load_hit/data          = 0 00000000
# Time: 2155000 | sb_drain_done             = 0
# Time: 2155000 | force_sb_drain            = 0
# Time: 2155000 | SB count/SBentry    = 0 100
# Time: 2155000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 214
# Time: 2155000 | PC = 744, IR(IF-ID stage) = 00000013
# Time: 2155000 | PC = 744, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2155000 | PC = 744, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2155000 | PC = 744, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2155000 | PC = 744, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2155000 | PC = 744, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2165000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2165000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2165000 | CPU_RES          = '{data:13, ready:0}
# Time: 2165000 | (store_hit_done) = 0
# Time: 2165000 | finalValue       = 0
# Time: 2165000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2165000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2165000 | sb_load_hit/data          = 0 00000000
# Time: 2165000 | sb_drain_done             = 0
# Time: 2165000 | force_sb_drain            = 0
# Time: 2165000 | SB count/SBentry    = 0 100
# Time: 2165000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 215
# Time: 2165000 | PC = 748, IR(IF-ID stage) = 00000013
# Time: 2165000 | PC = 748, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2165000 | PC = 748, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2165000 | PC = 748, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2165000 | PC = 748, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2165000 | PC = 748, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2175000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2175000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2175000 | CPU_RES          = '{data:13, ready:0}
# Time: 2175000 | (store_hit_done) = 0
# Time: 2175000 | finalValue       = 0
# Time: 2175000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2175000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2175000 | sb_load_hit/data          = 0 00000000
# Time: 2175000 | sb_drain_done             = 0
# Time: 2175000 | force_sb_drain            = 0
# Time: 2175000 | SB count/SBentry    = 0 100
# Time: 2175000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 216
# Time: 2175000 | PC = 752, IR(IF-ID stage) = 00000013
# Time: 2175000 | PC = 752, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2175000 | PC = 752, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2175000 | PC = 752, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2175000 | PC = 752, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2175000 | PC = 752, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2185000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2185000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2185000 | CPU_RES          = '{data:13, ready:0}
# Time: 2185000 | (store_hit_done) = 0
# Time: 2185000 | finalValue       = 0
# Time: 2185000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2185000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2185000 | sb_load_hit/data          = 0 00000000
# Time: 2185000 | sb_drain_done             = 0
# Time: 2185000 | force_sb_drain            = 0
# Time: 2185000 | SB count/SBentry    = 0 100
# Time: 2185000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 217
# Time: 2185000 | PC = 756, IR(IF-ID stage) = 00000013
# Time: 2185000 | PC = 756, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2185000 | PC = 756, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2185000 | PC = 756, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2185000 | PC = 756, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2185000 | PC = 756, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2195000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2195000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2195000 | CPU_RES          = '{data:13, ready:0}
# Time: 2195000 | (store_hit_done) = 0
# Time: 2195000 | finalValue       = 0
# Time: 2195000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2195000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2195000 | sb_load_hit/data          = 0 00000000
# Time: 2195000 | sb_drain_done             = 0
# Time: 2195000 | force_sb_drain            = 0
# Time: 2195000 | SB count/SBentry    = 0 100
# Time: 2195000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 218
# Time: 2195000 | PC = 760, IR(IF-ID stage) = 00000013
# Time: 2195000 | PC = 760, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2195000 | PC = 760, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2195000 | PC = 760, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2195000 | PC = 760, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2195000 | PC = 760, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2205000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2205000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2205000 | CPU_RES          = '{data:13, ready:0}
# Time: 2205000 | (store_hit_done) = 0
# Time: 2205000 | finalValue       = 0
# Time: 2205000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2205000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2205000 | sb_load_hit/data          = 0 00000000
# Time: 2205000 | sb_drain_done             = 0
# Time: 2205000 | force_sb_drain            = 0
# Time: 2205000 | SB count/SBentry    = 0 100
# Time: 2205000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 219
# Time: 2205000 | PC = 764, IR(IF-ID stage) = 00000013
# Time: 2205000 | PC = 764, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2205000 | PC = 764, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2205000 | PC = 764, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2205000 | PC = 764, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2205000 | PC = 764, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2215000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2215000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2215000 | CPU_RES          = '{data:13, ready:0}
# Time: 2215000 | (store_hit_done) = 0
# Time: 2215000 | finalValue       = 0
# Time: 2215000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2215000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2215000 | sb_load_hit/data          = 0 00000000
# Time: 2215000 | sb_drain_done             = 0
# Time: 2215000 | force_sb_drain            = 0
# Time: 2215000 | SB count/SBentry    = 0 100
# Time: 2215000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 220
# Time: 2215000 | PC = 768, IR(IF-ID stage) = 00000013
# Time: 2215000 | PC = 768, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2215000 | PC = 768, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2215000 | PC = 768, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2215000 | PC = 768, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2215000 | PC = 768, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2225000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2225000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2225000 | CPU_RES          = '{data:13, ready:0}
# Time: 2225000 | (store_hit_done) = 0
# Time: 2225000 | finalValue       = 0
# Time: 2225000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2225000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2225000 | sb_load_hit/data          = 0 00000000
# Time: 2225000 | sb_drain_done             = 0
# Time: 2225000 | force_sb_drain            = 0
# Time: 2225000 | SB count/SBentry    = 0 100
# Time: 2225000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 221
# Time: 2225000 | PC = 772, IR(IF-ID stage) = 00000013
# Time: 2225000 | PC = 772, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2225000 | PC = 772, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2225000 | PC = 772, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2225000 | PC = 772, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2225000 | PC = 772, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2235000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2235000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2235000 | CPU_RES          = '{data:13, ready:0}
# Time: 2235000 | (store_hit_done) = 0
# Time: 2235000 | finalValue       = 0
# Time: 2235000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2235000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2235000 | sb_load_hit/data          = 0 00000000
# Time: 2235000 | sb_drain_done             = 0
# Time: 2235000 | force_sb_drain            = 0
# Time: 2235000 | SB count/SBentry    = 0 100
# Time: 2235000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 222
# Time: 2235000 | PC = 776, IR(IF-ID stage) = 00000013
# Time: 2235000 | PC = 776, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2235000 | PC = 776, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2235000 | PC = 776, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2235000 | PC = 776, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2235000 | PC = 776, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2245000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2245000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2245000 | CPU_RES          = '{data:13, ready:0}
# Time: 2245000 | (store_hit_done) = 0
# Time: 2245000 | finalValue       = 0
# Time: 2245000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2245000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2245000 | sb_load_hit/data          = 0 00000000
# Time: 2245000 | sb_drain_done             = 0
# Time: 2245000 | force_sb_drain            = 0
# Time: 2245000 | SB count/SBentry    = 0 100
# Time: 2245000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 223
# Time: 2245000 | PC = 780, IR(IF-ID stage) = 00000013
# Time: 2245000 | PC = 780, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2245000 | PC = 780, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2245000 | PC = 780, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2245000 | PC = 780, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2245000 | PC = 780, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2255000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2255000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2255000 | CPU_RES          = '{data:13, ready:0}
# Time: 2255000 | (store_hit_done) = 0
# Time: 2255000 | finalValue       = 0
# Time: 2255000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2255000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2255000 | sb_load_hit/data          = 0 00000000
# Time: 2255000 | sb_drain_done             = 0
# Time: 2255000 | force_sb_drain            = 0
# Time: 2255000 | SB count/SBentry    = 0 100
# Time: 2255000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 224
# Time: 2255000 | PC = 784, IR(IF-ID stage) = 00000013
# Time: 2255000 | PC = 784, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2255000 | PC = 784, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2255000 | PC = 784, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2255000 | PC = 784, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2255000 | PC = 784, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2265000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2265000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2265000 | CPU_RES          = '{data:13, ready:0}
# Time: 2265000 | (store_hit_done) = 0
# Time: 2265000 | finalValue       = 0
# Time: 2265000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2265000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2265000 | sb_load_hit/data          = 0 00000000
# Time: 2265000 | sb_drain_done             = 0
# Time: 2265000 | force_sb_drain            = 0
# Time: 2265000 | SB count/SBentry    = 0 100
# Time: 2265000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 225
# Time: 2265000 | PC = 788, IR(IF-ID stage) = 00000013
# Time: 2265000 | PC = 788, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2265000 | PC = 788, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2265000 | PC = 788, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2265000 | PC = 788, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2265000 | PC = 788, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2275000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2275000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2275000 | CPU_RES          = '{data:13, ready:0}
# Time: 2275000 | (store_hit_done) = 0
# Time: 2275000 | finalValue       = 0
# Time: 2275000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2275000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2275000 | sb_load_hit/data          = 0 00000000
# Time: 2275000 | sb_drain_done             = 0
# Time: 2275000 | force_sb_drain            = 0
# Time: 2275000 | SB count/SBentry    = 0 100
# Time: 2275000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 226
# Time: 2275000 | PC = 792, IR(IF-ID stage) = 00000013
# Time: 2275000 | PC = 792, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2275000 | PC = 792, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2275000 | PC = 792, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2275000 | PC = 792, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2275000 | PC = 792, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2285000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2285000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2285000 | CPU_RES          = '{data:13, ready:0}
# Time: 2285000 | (store_hit_done) = 0
# Time: 2285000 | finalValue       = 0
# Time: 2285000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2285000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2285000 | sb_load_hit/data          = 0 00000000
# Time: 2285000 | sb_drain_done             = 0
# Time: 2285000 | force_sb_drain            = 0
# Time: 2285000 | SB count/SBentry    = 0 100
# Time: 2285000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 227
# Time: 2285000 | PC = 796, IR(IF-ID stage) = 00000013
# Time: 2285000 | PC = 796, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2285000 | PC = 796, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2285000 | PC = 796, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2285000 | PC = 796, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2285000 | PC = 796, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2295000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2295000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2295000 | CPU_RES          = '{data:13, ready:0}
# Time: 2295000 | (store_hit_done) = 0
# Time: 2295000 | finalValue       = 0
# Time: 2295000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2295000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2295000 | sb_load_hit/data          = 0 00000000
# Time: 2295000 | sb_drain_done             = 0
# Time: 2295000 | force_sb_drain            = 0
# Time: 2295000 | SB count/SBentry    = 0 100
# Time: 2295000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 228
# Time: 2295000 | PC = 800, IR(IF-ID stage) = 00000013
# Time: 2295000 | PC = 800, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2295000 | PC = 800, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2295000 | PC = 800, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2295000 | PC = 800, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2295000 | PC = 800, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2305000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2305000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2305000 | CPU_RES          = '{data:13, ready:0}
# Time: 2305000 | (store_hit_done) = 0
# Time: 2305000 | finalValue       = 0
# Time: 2305000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2305000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2305000 | sb_load_hit/data          = 0 00000000
# Time: 2305000 | sb_drain_done             = 0
# Time: 2305000 | force_sb_drain            = 0
# Time: 2305000 | SB count/SBentry    = 0 100
# Time: 2305000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 229
# Time: 2305000 | PC = 804, IR(IF-ID stage) = 00000013
# Time: 2305000 | PC = 804, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2305000 | PC = 804, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2305000 | PC = 804, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2305000 | PC = 804, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2305000 | PC = 804, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2315000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2315000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2315000 | CPU_RES          = '{data:13, ready:0}
# Time: 2315000 | (store_hit_done) = 0
# Time: 2315000 | finalValue       = 0
# Time: 2315000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2315000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2315000 | sb_load_hit/data          = 0 00000000
# Time: 2315000 | sb_drain_done             = 0
# Time: 2315000 | force_sb_drain            = 0
# Time: 2315000 | SB count/SBentry    = 0 100
# Time: 2315000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 230
# Time: 2315000 | PC = 808, IR(IF-ID stage) = 00000013
# Time: 2315000 | PC = 808, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2315000 | PC = 808, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2315000 | PC = 808, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2315000 | PC = 808, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2315000 | PC = 808, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2325000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2325000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2325000 | CPU_RES          = '{data:13, ready:0}
# Time: 2325000 | (store_hit_done) = 0
# Time: 2325000 | finalValue       = 0
# Time: 2325000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2325000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2325000 | sb_load_hit/data          = 0 00000000
# Time: 2325000 | sb_drain_done             = 0
# Time: 2325000 | force_sb_drain            = 0
# Time: 2325000 | SB count/SBentry    = 0 100
# Time: 2325000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 231
# Time: 2325000 | PC = 812, IR(IF-ID stage) = 00000013
# Time: 2325000 | PC = 812, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2325000 | PC = 812, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2325000 | PC = 812, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2325000 | PC = 812, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2325000 | PC = 812, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2335000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2335000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2335000 | CPU_RES          = '{data:13, ready:0}
# Time: 2335000 | (store_hit_done) = 0
# Time: 2335000 | finalValue       = 0
# Time: 2335000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2335000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2335000 | sb_load_hit/data          = 0 00000000
# Time: 2335000 | sb_drain_done             = 0
# Time: 2335000 | force_sb_drain            = 0
# Time: 2335000 | SB count/SBentry    = 0 100
# Time: 2335000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 232
# Time: 2335000 | PC = 816, IR(IF-ID stage) = 00000013
# Time: 2335000 | PC = 816, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2335000 | PC = 816, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2335000 | PC = 816, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2335000 | PC = 816, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2335000 | PC = 816, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2345000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2345000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2345000 | CPU_RES          = '{data:13, ready:0}
# Time: 2345000 | (store_hit_done) = 0
# Time: 2345000 | finalValue       = 0
# Time: 2345000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2345000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2345000 | sb_load_hit/data          = 0 00000000
# Time: 2345000 | sb_drain_done             = 0
# Time: 2345000 | force_sb_drain            = 0
# Time: 2345000 | SB count/SBentry    = 0 100
# Time: 2345000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 233
# Time: 2345000 | PC = 820, IR(IF-ID stage) = 00000013
# Time: 2345000 | PC = 820, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2345000 | PC = 820, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2345000 | PC = 820, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2345000 | PC = 820, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2345000 | PC = 820, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2355000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2355000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2355000 | CPU_RES          = '{data:13, ready:0}
# Time: 2355000 | (store_hit_done) = 0
# Time: 2355000 | finalValue       = 0
# Time: 2355000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2355000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2355000 | sb_load_hit/data          = 0 00000000
# Time: 2355000 | sb_drain_done             = 0
# Time: 2355000 | force_sb_drain            = 0
# Time: 2355000 | SB count/SBentry    = 0 100
# Time: 2355000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 234
# Time: 2355000 | PC = 824, IR(IF-ID stage) = 00000013
# Time: 2355000 | PC = 824, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2355000 | PC = 824, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2355000 | PC = 824, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2355000 | PC = 824, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2355000 | PC = 824, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2365000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2365000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2365000 | CPU_RES          = '{data:13, ready:0}
# Time: 2365000 | (store_hit_done) = 0
# Time: 2365000 | finalValue       = 0
# Time: 2365000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2365000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2365000 | sb_load_hit/data          = 0 00000000
# Time: 2365000 | sb_drain_done             = 0
# Time: 2365000 | force_sb_drain            = 0
# Time: 2365000 | SB count/SBentry    = 0 100
# Time: 2365000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 235
# Time: 2365000 | PC = 828, IR(IF-ID stage) = 00000013
# Time: 2365000 | PC = 828, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2365000 | PC = 828, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2365000 | PC = 828, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2365000 | PC = 828, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2365000 | PC = 828, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2375000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2375000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2375000 | CPU_RES          = '{data:13, ready:0}
# Time: 2375000 | (store_hit_done) = 0
# Time: 2375000 | finalValue       = 0
# Time: 2375000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2375000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2375000 | sb_load_hit/data          = 0 00000000
# Time: 2375000 | sb_drain_done             = 0
# Time: 2375000 | force_sb_drain            = 0
# Time: 2375000 | SB count/SBentry    = 0 100
# Time: 2375000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 236
# Time: 2375000 | PC = 832, IR(IF-ID stage) = 00000013
# Time: 2375000 | PC = 832, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2375000 | PC = 832, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2375000 | PC = 832, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2375000 | PC = 832, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2375000 | PC = 832, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2385000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2385000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2385000 | CPU_RES          = '{data:13, ready:0}
# Time: 2385000 | (store_hit_done) = 0
# Time: 2385000 | finalValue       = 0
# Time: 2385000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2385000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2385000 | sb_load_hit/data          = 0 00000000
# Time: 2385000 | sb_drain_done             = 0
# Time: 2385000 | force_sb_drain            = 0
# Time: 2385000 | SB count/SBentry    = 0 100
# Time: 2385000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 237
# Time: 2385000 | PC = 836, IR(IF-ID stage) = 00000013
# Time: 2385000 | PC = 836, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2385000 | PC = 836, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2385000 | PC = 836, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2385000 | PC = 836, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2385000 | PC = 836, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2395000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2395000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2395000 | CPU_RES          = '{data:13, ready:0}
# Time: 2395000 | (store_hit_done) = 0
# Time: 2395000 | finalValue       = 0
# Time: 2395000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2395000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2395000 | sb_load_hit/data          = 0 00000000
# Time: 2395000 | sb_drain_done             = 0
# Time: 2395000 | force_sb_drain            = 0
# Time: 2395000 | SB count/SBentry    = 0 100
# Time: 2395000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 238
# Time: 2395000 | PC = 840, IR(IF-ID stage) = 00000013
# Time: 2395000 | PC = 840, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2395000 | PC = 840, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2395000 | PC = 840, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2395000 | PC = 840, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2395000 | PC = 840, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2405000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2405000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2405000 | CPU_RES          = '{data:13, ready:0}
# Time: 2405000 | (store_hit_done) = 0
# Time: 2405000 | finalValue       = 0
# Time: 2405000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2405000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2405000 | sb_load_hit/data          = 0 00000000
# Time: 2405000 | sb_drain_done             = 0
# Time: 2405000 | force_sb_drain            = 0
# Time: 2405000 | SB count/SBentry    = 0 100
# Time: 2405000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 239
# Time: 2405000 | PC = 844, IR(IF-ID stage) = 00000013
# Time: 2405000 | PC = 844, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2405000 | PC = 844, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2405000 | PC = 844, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2405000 | PC = 844, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2405000 | PC = 844, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2415000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2415000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2415000 | CPU_RES          = '{data:13, ready:0}
# Time: 2415000 | (store_hit_done) = 0
# Time: 2415000 | finalValue       = 0
# Time: 2415000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2415000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2415000 | sb_load_hit/data          = 0 00000000
# Time: 2415000 | sb_drain_done             = 0
# Time: 2415000 | force_sb_drain            = 0
# Time: 2415000 | SB count/SBentry    = 0 100
# Time: 2415000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 240
# Time: 2415000 | PC = 848, IR(IF-ID stage) = 00000013
# Time: 2415000 | PC = 848, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2415000 | PC = 848, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2415000 | PC = 848, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2415000 | PC = 848, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2415000 | PC = 848, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2425000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2425000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2425000 | CPU_RES          = '{data:13, ready:0}
# Time: 2425000 | (store_hit_done) = 0
# Time: 2425000 | finalValue       = 0
# Time: 2425000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2425000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2425000 | sb_load_hit/data          = 0 00000000
# Time: 2425000 | sb_drain_done             = 0
# Time: 2425000 | force_sb_drain            = 0
# Time: 2425000 | SB count/SBentry    = 0 100
# Time: 2425000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 241
# Time: 2425000 | PC = 852, IR(IF-ID stage) = 00000013
# Time: 2425000 | PC = 852, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2425000 | PC = 852, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2425000 | PC = 852, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2425000 | PC = 852, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2425000 | PC = 852, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2435000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2435000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2435000 | CPU_RES          = '{data:13, ready:0}
# Time: 2435000 | (store_hit_done) = 0
# Time: 2435000 | finalValue       = 0
# Time: 2435000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2435000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2435000 | sb_load_hit/data          = 0 00000000
# Time: 2435000 | sb_drain_done             = 0
# Time: 2435000 | force_sb_drain            = 0
# Time: 2435000 | SB count/SBentry    = 0 100
# Time: 2435000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 242
# Time: 2435000 | PC = 856, IR(IF-ID stage) = 00000013
# Time: 2435000 | PC = 856, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2435000 | PC = 856, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2435000 | PC = 856, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2435000 | PC = 856, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2435000 | PC = 856, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2445000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2445000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2445000 | CPU_RES          = '{data:13, ready:0}
# Time: 2445000 | (store_hit_done) = 0
# Time: 2445000 | finalValue       = 0
# Time: 2445000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2445000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2445000 | sb_load_hit/data          = 0 00000000
# Time: 2445000 | sb_drain_done             = 0
# Time: 2445000 | force_sb_drain            = 0
# Time: 2445000 | SB count/SBentry    = 0 100
# Time: 2445000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 243
# Time: 2445000 | PC = 860, IR(IF-ID stage) = 00000013
# Time: 2445000 | PC = 860, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2445000 | PC = 860, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2445000 | PC = 860, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2445000 | PC = 860, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2445000 | PC = 860, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2455000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2455000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2455000 | CPU_RES          = '{data:13, ready:0}
# Time: 2455000 | (store_hit_done) = 0
# Time: 2455000 | finalValue       = 0
# Time: 2455000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2455000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2455000 | sb_load_hit/data          = 0 00000000
# Time: 2455000 | sb_drain_done             = 0
# Time: 2455000 | force_sb_drain            = 0
# Time: 2455000 | SB count/SBentry    = 0 100
# Time: 2455000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 244
# Time: 2455000 | PC = 864, IR(IF-ID stage) = 00000013
# Time: 2455000 | PC = 864, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2455000 | PC = 864, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2455000 | PC = 864, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2455000 | PC = 864, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2455000 | PC = 864, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2465000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2465000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2465000 | CPU_RES          = '{data:13, ready:0}
# Time: 2465000 | (store_hit_done) = 0
# Time: 2465000 | finalValue       = 0
# Time: 2465000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2465000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2465000 | sb_load_hit/data          = 0 00000000
# Time: 2465000 | sb_drain_done             = 0
# Time: 2465000 | force_sb_drain            = 0
# Time: 2465000 | SB count/SBentry    = 0 100
# Time: 2465000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 245
# Time: 2465000 | PC = 868, IR(IF-ID stage) = 00000013
# Time: 2465000 | PC = 868, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2465000 | PC = 868, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2465000 | PC = 868, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2465000 | PC = 868, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2465000 | PC = 868, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2475000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2475000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2475000 | CPU_RES          = '{data:13, ready:0}
# Time: 2475000 | (store_hit_done) = 0
# Time: 2475000 | finalValue       = 0
# Time: 2475000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2475000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2475000 | sb_load_hit/data          = 0 00000000
# Time: 2475000 | sb_drain_done             = 0
# Time: 2475000 | force_sb_drain            = 0
# Time: 2475000 | SB count/SBentry    = 0 100
# Time: 2475000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 246
# Time: 2475000 | PC = 872, IR(IF-ID stage) = 00000013
# Time: 2475000 | PC = 872, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2475000 | PC = 872, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2475000 | PC = 872, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2475000 | PC = 872, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2475000 | PC = 872, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2485000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2485000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2485000 | CPU_RES          = '{data:13, ready:0}
# Time: 2485000 | (store_hit_done) = 0
# Time: 2485000 | finalValue       = 0
# Time: 2485000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2485000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2485000 | sb_load_hit/data          = 0 00000000
# Time: 2485000 | sb_drain_done             = 0
# Time: 2485000 | force_sb_drain            = 0
# Time: 2485000 | SB count/SBentry    = 0 100
# Time: 2485000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 247
# Time: 2485000 | PC = 876, IR(IF-ID stage) = 00000013
# Time: 2485000 | PC = 876, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2485000 | PC = 876, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2485000 | PC = 876, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2485000 | PC = 876, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2485000 | PC = 876, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2495000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2495000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2495000 | CPU_RES          = '{data:13, ready:0}
# Time: 2495000 | (store_hit_done) = 0
# Time: 2495000 | finalValue       = 0
# Time: 2495000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2495000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2495000 | sb_load_hit/data          = 0 00000000
# Time: 2495000 | sb_drain_done             = 0
# Time: 2495000 | force_sb_drain            = 0
# Time: 2495000 | SB count/SBentry    = 0 100
# Time: 2495000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 248
# Time: 2495000 | PC = 880, IR(IF-ID stage) = 00000013
# Time: 2495000 | PC = 880, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2495000 | PC = 880, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2495000 | PC = 880, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2495000 | PC = 880, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2495000 | PC = 880, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2505000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2505000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2505000 | CPU_RES          = '{data:13, ready:0}
# Time: 2505000 | (store_hit_done) = 0
# Time: 2505000 | finalValue       = 0
# Time: 2505000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2505000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2505000 | sb_load_hit/data          = 0 00000000
# Time: 2505000 | sb_drain_done             = 0
# Time: 2505000 | force_sb_drain            = 0
# Time: 2505000 | SB count/SBentry    = 0 100
# Time: 2505000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 249
# Time: 2505000 | PC = 884, IR(IF-ID stage) = 00000013
# Time: 2505000 | PC = 884, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2505000 | PC = 884, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2505000 | PC = 884, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2505000 | PC = 884, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2505000 | PC = 884, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2515000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2515000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2515000 | CPU_RES          = '{data:13, ready:0}
# Time: 2515000 | (store_hit_done) = 0
# Time: 2515000 | finalValue       = 0
# Time: 2515000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2515000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2515000 | sb_load_hit/data          = 0 00000000
# Time: 2515000 | sb_drain_done             = 0
# Time: 2515000 | force_sb_drain            = 0
# Time: 2515000 | SB count/SBentry    = 0 100
# Time: 2515000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 250
# Time: 2515000 | PC = 888, IR(IF-ID stage) = 00000013
# Time: 2515000 | PC = 888, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2515000 | PC = 888, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2515000 | PC = 888, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2515000 | PC = 888, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2515000 | PC = 888, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2525000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2525000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2525000 | CPU_RES          = '{data:13, ready:0}
# Time: 2525000 | (store_hit_done) = 0
# Time: 2525000 | finalValue       = 0
# Time: 2525000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2525000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2525000 | sb_load_hit/data          = 0 00000000
# Time: 2525000 | sb_drain_done             = 0
# Time: 2525000 | force_sb_drain            = 0
# Time: 2525000 | SB count/SBentry    = 0 100
# Time: 2525000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 251
# Time: 2525000 | PC = 892, IR(IF-ID stage) = 00000013
# Time: 2525000 | PC = 892, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2525000 | PC = 892, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2525000 | PC = 892, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2525000 | PC = 892, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2525000 | PC = 892, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2535000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2535000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2535000 | CPU_RES          = '{data:13, ready:0}
# Time: 2535000 | (store_hit_done) = 0
# Time: 2535000 | finalValue       = 0
# Time: 2535000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2535000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2535000 | sb_load_hit/data          = 0 00000000
# Time: 2535000 | sb_drain_done             = 0
# Time: 2535000 | force_sb_drain            = 0
# Time: 2535000 | SB count/SBentry    = 0 100
# Time: 2535000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 252
# Time: 2535000 | PC = 896, IR(IF-ID stage) = 00000013
# Time: 2535000 | PC = 896, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2535000 | PC = 896, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2535000 | PC = 896, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2535000 | PC = 896, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2535000 | PC = 896, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2545000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2545000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2545000 | CPU_RES          = '{data:13, ready:0}
# Time: 2545000 | (store_hit_done) = 0
# Time: 2545000 | finalValue       = 0
# Time: 2545000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2545000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2545000 | sb_load_hit/data          = 0 00000000
# Time: 2545000 | sb_drain_done             = 0
# Time: 2545000 | force_sb_drain            = 0
# Time: 2545000 | SB count/SBentry    = 0 100
# Time: 2545000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 253
# Time: 2545000 | PC = 900, IR(IF-ID stage) = 00000013
# Time: 2545000 | PC = 900, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2545000 | PC = 900, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2545000 | PC = 900, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2545000 | PC = 900, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2545000 | PC = 900, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2555000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2555000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2555000 | CPU_RES          = '{data:13, ready:0}
# Time: 2555000 | (store_hit_done) = 0
# Time: 2555000 | finalValue       = 0
# Time: 2555000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2555000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2555000 | sb_load_hit/data          = 0 00000000
# Time: 2555000 | sb_drain_done             = 0
# Time: 2555000 | force_sb_drain            = 0
# Time: 2555000 | SB count/SBentry    = 0 100
# Time: 2555000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 254
# Time: 2555000 | PC = 904, IR(IF-ID stage) = 00000013
# Time: 2555000 | PC = 904, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2555000 | PC = 904, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2555000 | PC = 904, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2555000 | PC = 904, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2555000 | PC = 904, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2565000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2565000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2565000 | CPU_RES          = '{data:13, ready:0}
# Time: 2565000 | (store_hit_done) = 0
# Time: 2565000 | finalValue       = 0
# Time: 2565000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2565000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2565000 | sb_load_hit/data          = 0 00000000
# Time: 2565000 | sb_drain_done             = 0
# Time: 2565000 | force_sb_drain            = 0
# Time: 2565000 | SB count/SBentry    = 0 100
# Time: 2565000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 255
# Time: 2565000 | PC = 908, IR(IF-ID stage) = 00000013
# Time: 2565000 | PC = 908, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2565000 | PC = 908, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2565000 | PC = 908, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2565000 | PC = 908, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2565000 | PC = 908, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2575000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2575000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2575000 | CPU_RES          = '{data:13, ready:0}
# Time: 2575000 | (store_hit_done) = 0
# Time: 2575000 | finalValue       = 0
# Time: 2575000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2575000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2575000 | sb_load_hit/data          = 0 00000000
# Time: 2575000 | sb_drain_done             = 0
# Time: 2575000 | force_sb_drain            = 0
# Time: 2575000 | SB count/SBentry    = 0 100
# Time: 2575000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 256
# Time: 2575000 | PC = 912, IR(IF-ID stage) = 00000013
# Time: 2575000 | PC = 912, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2575000 | PC = 912, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2575000 | PC = 912, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2575000 | PC = 912, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2575000 | PC = 912, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2585000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2585000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2585000 | CPU_RES          = '{data:13, ready:0}
# Time: 2585000 | (store_hit_done) = 0
# Time: 2585000 | finalValue       = 0
# Time: 2585000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2585000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2585000 | sb_load_hit/data          = 0 00000000
# Time: 2585000 | sb_drain_done             = 0
# Time: 2585000 | force_sb_drain            = 0
# Time: 2585000 | SB count/SBentry    = 0 100
# Time: 2585000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 257
# Time: 2585000 | PC = 916, IR(IF-ID stage) = 00000013
# Time: 2585000 | PC = 916, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2585000 | PC = 916, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2585000 | PC = 916, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2585000 | PC = 916, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2585000 | PC = 916, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2595000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2595000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2595000 | CPU_RES          = '{data:13, ready:0}
# Time: 2595000 | (store_hit_done) = 0
# Time: 2595000 | finalValue       = 0
# Time: 2595000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2595000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2595000 | sb_load_hit/data          = 0 00000000
# Time: 2595000 | sb_drain_done             = 0
# Time: 2595000 | force_sb_drain            = 0
# Time: 2595000 | SB count/SBentry    = 0 100
# Time: 2595000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 258
# Time: 2595000 | PC = 920, IR(IF-ID stage) = 00000013
# Time: 2595000 | PC = 920, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2595000 | PC = 920, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2595000 | PC = 920, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2595000 | PC = 920, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2595000 | PC = 920, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2605000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2605000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2605000 | CPU_RES          = '{data:13, ready:0}
# Time: 2605000 | (store_hit_done) = 0
# Time: 2605000 | finalValue       = 0
# Time: 2605000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2605000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2605000 | sb_load_hit/data          = 0 00000000
# Time: 2605000 | sb_drain_done             = 0
# Time: 2605000 | force_sb_drain            = 0
# Time: 2605000 | SB count/SBentry    = 0 100
# Time: 2605000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 259
# Time: 2605000 | PC = 924, IR(IF-ID stage) = 00000013
# Time: 2605000 | PC = 924, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2605000 | PC = 924, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2605000 | PC = 924, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2605000 | PC = 924, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2605000 | PC = 924, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2615000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2615000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2615000 | CPU_RES          = '{data:13, ready:0}
# Time: 2615000 | (store_hit_done) = 0
# Time: 2615000 | finalValue       = 0
# Time: 2615000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2615000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2615000 | sb_load_hit/data          = 0 00000000
# Time: 2615000 | sb_drain_done             = 0
# Time: 2615000 | force_sb_drain            = 0
# Time: 2615000 | SB count/SBentry    = 0 100
# Time: 2615000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 260
# Time: 2615000 | PC = 928, IR(IF-ID stage) = 00000013
# Time: 2615000 | PC = 928, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2615000 | PC = 928, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2615000 | PC = 928, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2615000 | PC = 928, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2615000 | PC = 928, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2625000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2625000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2625000 | CPU_RES          = '{data:13, ready:0}
# Time: 2625000 | (store_hit_done) = 0
# Time: 2625000 | finalValue       = 0
# Time: 2625000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2625000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2625000 | sb_load_hit/data          = 0 00000000
# Time: 2625000 | sb_drain_done             = 0
# Time: 2625000 | force_sb_drain            = 0
# Time: 2625000 | SB count/SBentry    = 0 100
# Time: 2625000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 261
# Time: 2625000 | PC = 932, IR(IF-ID stage) = 00000013
# Time: 2625000 | PC = 932, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2625000 | PC = 932, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2625000 | PC = 932, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2625000 | PC = 932, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2625000 | PC = 932, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2635000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2635000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2635000 | CPU_RES          = '{data:13, ready:0}
# Time: 2635000 | (store_hit_done) = 0
# Time: 2635000 | finalValue       = 0
# Time: 2635000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2635000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2635000 | sb_load_hit/data          = 0 00000000
# Time: 2635000 | sb_drain_done             = 0
# Time: 2635000 | force_sb_drain            = 0
# Time: 2635000 | SB count/SBentry    = 0 100
# Time: 2635000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 262
# Time: 2635000 | PC = 936, IR(IF-ID stage) = 00000013
# Time: 2635000 | PC = 936, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2635000 | PC = 936, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2635000 | PC = 936, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2635000 | PC = 936, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2635000 | PC = 936, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2645000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2645000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2645000 | CPU_RES          = '{data:13, ready:0}
# Time: 2645000 | (store_hit_done) = 0
# Time: 2645000 | finalValue       = 0
# Time: 2645000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2645000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2645000 | sb_load_hit/data          = 0 00000000
# Time: 2645000 | sb_drain_done             = 0
# Time: 2645000 | force_sb_drain            = 0
# Time: 2645000 | SB count/SBentry    = 0 100
# Time: 2645000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 263
# Time: 2645000 | PC = 940, IR(IF-ID stage) = 00000013
# Time: 2645000 | PC = 940, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2645000 | PC = 940, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2645000 | PC = 940, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2645000 | PC = 940, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2645000 | PC = 940, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2655000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2655000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2655000 | CPU_RES          = '{data:13, ready:0}
# Time: 2655000 | (store_hit_done) = 0
# Time: 2655000 | finalValue       = 0
# Time: 2655000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2655000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2655000 | sb_load_hit/data          = 0 00000000
# Time: 2655000 | sb_drain_done             = 0
# Time: 2655000 | force_sb_drain            = 0
# Time: 2655000 | SB count/SBentry    = 0 100
# Time: 2655000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 264
# Time: 2655000 | PC = 944, IR(IF-ID stage) = 00000013
# Time: 2655000 | PC = 944, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2655000 | PC = 944, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2655000 | PC = 944, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2655000 | PC = 944, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2655000 | PC = 944, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2665000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2665000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2665000 | CPU_RES          = '{data:13, ready:0}
# Time: 2665000 | (store_hit_done) = 0
# Time: 2665000 | finalValue       = 0
# Time: 2665000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2665000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2665000 | sb_load_hit/data          = 0 00000000
# Time: 2665000 | sb_drain_done             = 0
# Time: 2665000 | force_sb_drain            = 0
# Time: 2665000 | SB count/SBentry    = 0 100
# Time: 2665000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 265
# Time: 2665000 | PC = 948, IR(IF-ID stage) = 00000013
# Time: 2665000 | PC = 948, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2665000 | PC = 948, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2665000 | PC = 948, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2665000 | PC = 948, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2665000 | PC = 948, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2675000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2675000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2675000 | CPU_RES          = '{data:13, ready:0}
# Time: 2675000 | (store_hit_done) = 0
# Time: 2675000 | finalValue       = 0
# Time: 2675000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2675000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2675000 | sb_load_hit/data          = 0 00000000
# Time: 2675000 | sb_drain_done             = 0
# Time: 2675000 | force_sb_drain            = 0
# Time: 2675000 | SB count/SBentry    = 0 100
# Time: 2675000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 266
# Time: 2675000 | PC = 952, IR(IF-ID stage) = 00000013
# Time: 2675000 | PC = 952, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2675000 | PC = 952, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2675000 | PC = 952, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2675000 | PC = 952, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2675000 | PC = 952, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2685000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2685000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2685000 | CPU_RES          = '{data:13, ready:0}
# Time: 2685000 | (store_hit_done) = 0
# Time: 2685000 | finalValue       = 0
# Time: 2685000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2685000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2685000 | sb_load_hit/data          = 0 00000000
# Time: 2685000 | sb_drain_done             = 0
# Time: 2685000 | force_sb_drain            = 0
# Time: 2685000 | SB count/SBentry    = 0 100
# Time: 2685000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 267
# Time: 2685000 | PC = 956, IR(IF-ID stage) = 00000013
# Time: 2685000 | PC = 956, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2685000 | PC = 956, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2685000 | PC = 956, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2685000 | PC = 956, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2685000 | PC = 956, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2695000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2695000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2695000 | CPU_RES          = '{data:13, ready:0}
# Time: 2695000 | (store_hit_done) = 0
# Time: 2695000 | finalValue       = 0
# Time: 2695000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2695000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2695000 | sb_load_hit/data          = 0 00000000
# Time: 2695000 | sb_drain_done             = 0
# Time: 2695000 | force_sb_drain            = 0
# Time: 2695000 | SB count/SBentry    = 0 100
# Time: 2695000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 268
# Time: 2695000 | PC = 960, IR(IF-ID stage) = 00000013
# Time: 2695000 | PC = 960, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2695000 | PC = 960, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2695000 | PC = 960, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2695000 | PC = 960, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2695000 | PC = 960, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2705000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2705000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2705000 | CPU_RES          = '{data:13, ready:0}
# Time: 2705000 | (store_hit_done) = 0
# Time: 2705000 | finalValue       = 0
# Time: 2705000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2705000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2705000 | sb_load_hit/data          = 0 00000000
# Time: 2705000 | sb_drain_done             = 0
# Time: 2705000 | force_sb_drain            = 0
# Time: 2705000 | SB count/SBentry    = 0 100
# Time: 2705000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 269
# Time: 2705000 | PC = 964, IR(IF-ID stage) = 00000013
# Time: 2705000 | PC = 964, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2705000 | PC = 964, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2705000 | PC = 964, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2705000 | PC = 964, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2705000 | PC = 964, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2715000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2715000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2715000 | CPU_RES          = '{data:13, ready:0}
# Time: 2715000 | (store_hit_done) = 0
# Time: 2715000 | finalValue       = 0
# Time: 2715000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2715000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2715000 | sb_load_hit/data          = 0 00000000
# Time: 2715000 | sb_drain_done             = 0
# Time: 2715000 | force_sb_drain            = 0
# Time: 2715000 | SB count/SBentry    = 0 100
# Time: 2715000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 270
# Time: 2715000 | PC = 968, IR(IF-ID stage) = 00000013
# Time: 2715000 | PC = 968, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2715000 | PC = 968, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2715000 | PC = 968, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2715000 | PC = 968, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2715000 | PC = 968, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2725000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2725000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2725000 | CPU_RES          = '{data:13, ready:0}
# Time: 2725000 | (store_hit_done) = 0
# Time: 2725000 | finalValue       = 0
# Time: 2725000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2725000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2725000 | sb_load_hit/data          = 0 00000000
# Time: 2725000 | sb_drain_done             = 0
# Time: 2725000 | force_sb_drain            = 0
# Time: 2725000 | SB count/SBentry    = 0 100
# Time: 2725000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 271
# Time: 2725000 | PC = 972, IR(IF-ID stage) = 00000013
# Time: 2725000 | PC = 972, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2725000 | PC = 972, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2725000 | PC = 972, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2725000 | PC = 972, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2725000 | PC = 972, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2735000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2735000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2735000 | CPU_RES          = '{data:13, ready:0}
# Time: 2735000 | (store_hit_done) = 0
# Time: 2735000 | finalValue       = 0
# Time: 2735000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2735000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2735000 | sb_load_hit/data          = 0 00000000
# Time: 2735000 | sb_drain_done             = 0
# Time: 2735000 | force_sb_drain            = 0
# Time: 2735000 | SB count/SBentry    = 0 100
# Time: 2735000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 272
# Time: 2735000 | PC = 976, IR(IF-ID stage) = 00000013
# Time: 2735000 | PC = 976, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2735000 | PC = 976, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2735000 | PC = 976, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2735000 | PC = 976, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2735000 | PC = 976, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2745000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2745000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2745000 | CPU_RES          = '{data:13, ready:0}
# Time: 2745000 | (store_hit_done) = 0
# Time: 2745000 | finalValue       = 0
# Time: 2745000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2745000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2745000 | sb_load_hit/data          = 0 00000000
# Time: 2745000 | sb_drain_done             = 0
# Time: 2745000 | force_sb_drain            = 0
# Time: 2745000 | SB count/SBentry    = 0 100
# Time: 2745000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 273
# Time: 2745000 | PC = 980, IR(IF-ID stage) = 00000013
# Time: 2745000 | PC = 980, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2745000 | PC = 980, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2745000 | PC = 980, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2745000 | PC = 980, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2745000 | PC = 980, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2755000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2755000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2755000 | CPU_RES          = '{data:13, ready:0}
# Time: 2755000 | (store_hit_done) = 0
# Time: 2755000 | finalValue       = 0
# Time: 2755000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2755000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2755000 | sb_load_hit/data          = 0 00000000
# Time: 2755000 | sb_drain_done             = 0
# Time: 2755000 | force_sb_drain            = 0
# Time: 2755000 | SB count/SBentry    = 0 100
# Time: 2755000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 274
# Time: 2755000 | PC = 984, IR(IF-ID stage) = 00000013
# Time: 2755000 | PC = 984, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2755000 | PC = 984, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2755000 | PC = 984, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2755000 | PC = 984, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2755000 | PC = 984, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2765000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2765000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2765000 | CPU_RES          = '{data:13, ready:0}
# Time: 2765000 | (store_hit_done) = 0
# Time: 2765000 | finalValue       = 0
# Time: 2765000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2765000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2765000 | sb_load_hit/data          = 0 00000000
# Time: 2765000 | sb_drain_done             = 0
# Time: 2765000 | force_sb_drain            = 0
# Time: 2765000 | SB count/SBentry    = 0 100
# Time: 2765000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 275
# Time: 2765000 | PC = 988, IR(IF-ID stage) = 00000013
# Time: 2765000 | PC = 988, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2765000 | PC = 988, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2765000 | PC = 988, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2765000 | PC = 988, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2765000 | PC = 988, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2775000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2775000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2775000 | CPU_RES          = '{data:13, ready:0}
# Time: 2775000 | (store_hit_done) = 0
# Time: 2775000 | finalValue       = 0
# Time: 2775000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2775000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2775000 | sb_load_hit/data          = 0 00000000
# Time: 2775000 | sb_drain_done             = 0
# Time: 2775000 | force_sb_drain            = 0
# Time: 2775000 | SB count/SBentry    = 0 100
# Time: 2775000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 276
# Time: 2775000 | PC = 992, IR(IF-ID stage) = 00000013
# Time: 2775000 | PC = 992, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2775000 | PC = 992, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2775000 | PC = 992, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2775000 | PC = 992, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2775000 | PC = 992, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2785000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2785000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2785000 | CPU_RES          = '{data:13, ready:0}
# Time: 2785000 | (store_hit_done) = 0
# Time: 2785000 | finalValue       = 0
# Time: 2785000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2785000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2785000 | sb_load_hit/data          = 0 00000000
# Time: 2785000 | sb_drain_done             = 0
# Time: 2785000 | force_sb_drain            = 0
# Time: 2785000 | SB count/SBentry    = 0 100
# Time: 2785000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 277
# Time: 2785000 | PC = 996, IR(IF-ID stage) = 00000013
# Time: 2785000 | PC = 996, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2785000 | PC = 996, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2785000 | PC = 996, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2785000 | PC = 996, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2785000 | PC = 996, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2795000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2795000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2795000 | CPU_RES          = '{data:13, ready:0}
# Time: 2795000 | (store_hit_done) = 0
# Time: 2795000 | finalValue       = 0
# Time: 2795000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2795000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2795000 | sb_load_hit/data          = 0 00000000
# Time: 2795000 | sb_drain_done             = 0
# Time: 2795000 | force_sb_drain            = 0
# Time: 2795000 | SB count/SBentry    = 0 100
# Time: 2795000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 278
# Time: 2795000 | PC = 1000, IR(IF-ID stage) = 00000013
# Time: 2795000 | PC = 1000, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2795000 | PC = 1000, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2795000 | PC = 1000, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2795000 | PC = 1000, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2795000 | PC = 1000, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2805000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2805000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2805000 | CPU_RES          = '{data:13, ready:0}
# Time: 2805000 | (store_hit_done) = 0
# Time: 2805000 | finalValue       = 0
# Time: 2805000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2805000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2805000 | sb_load_hit/data          = 0 00000000
# Time: 2805000 | sb_drain_done             = 0
# Time: 2805000 | force_sb_drain            = 0
# Time: 2805000 | SB count/SBentry    = 0 100
# Time: 2805000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 279
# Time: 2805000 | PC = 1004, IR(IF-ID stage) = 00000013
# Time: 2805000 | PC = 1004, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2805000 | PC = 1004, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2805000 | PC = 1004, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2805000 | PC = 1004, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2805000 | PC = 1004, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2815000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2815000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2815000 | CPU_RES          = '{data:13, ready:0}
# Time: 2815000 | (store_hit_done) = 0
# Time: 2815000 | finalValue       = 0
# Time: 2815000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2815000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2815000 | sb_load_hit/data          = 0 00000000
# Time: 2815000 | sb_drain_done             = 0
# Time: 2815000 | force_sb_drain            = 0
# Time: 2815000 | SB count/SBentry    = 0 100
# Time: 2815000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 280
# Time: 2815000 | PC = 1008, IR(IF-ID stage) = 00000013
# Time: 2815000 | PC = 1008, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2815000 | PC = 1008, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2815000 | PC = 1008, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2815000 | PC = 1008, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2815000 | PC = 1008, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2825000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2825000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2825000 | CPU_RES          = '{data:13, ready:0}
# Time: 2825000 | (store_hit_done) = 0
# Time: 2825000 | finalValue       = 0
# Time: 2825000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2825000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2825000 | sb_load_hit/data          = 0 00000000
# Time: 2825000 | sb_drain_done             = 0
# Time: 2825000 | force_sb_drain            = 0
# Time: 2825000 | SB count/SBentry    = 0 100
# Time: 2825000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 281
# Time: 2825000 | PC = 1012, IR(IF-ID stage) = 00000013
# Time: 2825000 | PC = 1012, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2825000 | PC = 1012, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2825000 | PC = 1012, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2825000 | PC = 1012, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2825000 | PC = 1012, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2835000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2835000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2835000 | CPU_RES          = '{data:13, ready:0}
# Time: 2835000 | (store_hit_done) = 0
# Time: 2835000 | finalValue       = 0
# Time: 2835000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2835000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2835000 | sb_load_hit/data          = 0 00000000
# Time: 2835000 | sb_drain_done             = 0
# Time: 2835000 | force_sb_drain            = 0
# Time: 2835000 | SB count/SBentry    = 0 100
# Time: 2835000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 282
# Time: 2835000 | PC = 1016, IR(IF-ID stage) = 00000013
# Time: 2835000 | PC = 1016, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2835000 | PC = 1016, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2835000 | PC = 1016, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2835000 | PC = 1016, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2835000 | PC = 1016, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2845000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2845000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2845000 | CPU_RES          = '{data:13, ready:0}
# Time: 2845000 | (store_hit_done) = 0
# Time: 2845000 | finalValue       = 0
# Time: 2845000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2845000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2845000 | sb_load_hit/data          = 0 00000000
# Time: 2845000 | sb_drain_done             = 0
# Time: 2845000 | force_sb_drain            = 0
# Time: 2845000 | SB count/SBentry    = 0 100
# Time: 2845000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 283
# Time: 2845000 | PC = 1020, IR(IF-ID stage) = 00000013
# Time: 2845000 | PC = 1020, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2845000 | PC = 1020, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2845000 | PC = 1020, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2845000 | PC = 1020, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2845000 | PC = 1020, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2855000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2855000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2855000 | CPU_RES          = '{data:13, ready:0}
# Time: 2855000 | (store_hit_done) = 0
# Time: 2855000 | finalValue       = 0
# Time: 2855000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2855000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2855000 | sb_load_hit/data          = 0 00000000
# Time: 2855000 | sb_drain_done             = 0
# Time: 2855000 | force_sb_drain            = 0
# Time: 2855000 | SB count/SBentry    = 0 100
# Time: 2855000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 284
# Time: 2855000 | PC = 1024, IR(IF-ID stage) = xxxxxxxx
# Time: 2855000 | PC = 1024, IR(ID-EX stage) = '{instruction:19, decodeA:0, decodeB:0, branch_offset:0, opcode:19, rs1:0, rs2:0, rd:0, funct3:0, funct7:0, imm_i:0}
# Time: 2855000 | PC = 1024, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2855000 | PC = 1024, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2855000 | PC = 1024, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2855000 | PC = 1024, Control Signal = '{stall:0, takebranch:0, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2865000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2865000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2865000 | CPU_RES          = '{data:13, ready:0}
# Time: 2865000 | (store_hit_done) = 0
# Time: 2865000 | finalValue       = 0
# Time: 2865000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2865000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2865000 | sb_load_hit/data          = 0 00000000
# Time: 2865000 | sb_drain_done             = 0
# Time: 2865000 | force_sb_drain            = 0
# Time: 2865000 | SB count/SBentry    = 0 100
# Time: 2865000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 285
# Time: 2865000 | PC = 1028, IR(IF-ID stage) = xxxxxxxx
# Time: 2865000 | PC = 1028, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2865000 | PC = 1028, IR(EX-MEM stage) = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2865000 | PC = 1028, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2865000 | PC = 1028, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2865000 | PC = 1028, Control Signal = '{stall:0, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:0}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2875000 | ex_mem_bus_in     = '{instruction:19, alu_result:0, b_val:0, opcode:19, rd:0, funct3:0}
# Time: 2875000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2875000 | CPU_RES          = '{data:13, ready:0}
# Time: 2875000 | (store_hit_done) = 0
# Time: 2875000 | finalValue       = 0
# Time: 2875000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2875000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2875000 | sb_load_hit/data          = 0 00000000
# Time: 2875000 | sb_drain_done             = 0
# Time: 2875000 | force_sb_drain            = 0
# Time: 2875000 | SB count/SBentry    = 0 100
# Time: 2875000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 286
# Time: 2875000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2875000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2875000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2875000 | PC = 1032, IR(MEM-WB stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2875000 | PC = 1032, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2875000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2885000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2885000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2885000 | CPU_RES          = '{data:13, ready:0}
# Time: 2885000 | (store_hit_done) = 0
# Time: 2885000 | finalValue       = 0
# Time: 2885000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2885000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2885000 | sb_load_hit/data          = 0 00000000
# Time: 2885000 | sb_drain_done             = 0
# Time: 2885000 | force_sb_drain            = 0
# Time: 2885000 | SB count/SBentry    = 0 100
# Time: 2885000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 287
# Time: 2885000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2885000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2885000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2885000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2885000 | PC = 1032, IR(MEM OUT stage) = '{instruction:19, wb_value:0, opcode:19, rd:0}
# Time: 2885000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2895000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2895000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2895000 | CPU_RES          = '{data:13, ready:0}
# Time: 2895000 | (store_hit_done) = 0
# Time: 2895000 | finalValue       = 0
# Time: 2895000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2895000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2895000 | sb_load_hit/data          = 0 00000000
# Time: 2895000 | sb_drain_done             = 0
# Time: 2895000 | force_sb_drain            = 0
# Time: 2895000 | SB count/SBentry    = 0 100
# Time: 2895000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 288
# Time: 2895000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2895000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2895000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2895000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2895000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2895000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2905000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2905000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2905000 | CPU_RES          = '{data:13, ready:0}
# Time: 2905000 | (store_hit_done) = 0
# Time: 2905000 | finalValue       = 0
# Time: 2905000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2905000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2905000 | sb_load_hit/data          = 0 00000000
# Time: 2905000 | sb_drain_done             = 0
# Time: 2905000 | force_sb_drain            = 0
# Time: 2905000 | SB count/SBentry    = 0 100
# Time: 2905000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 289
# Time: 2905000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2905000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2905000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2905000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2905000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2905000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2915000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2915000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2915000 | CPU_RES          = '{data:13, ready:0}
# Time: 2915000 | (store_hit_done) = 0
# Time: 2915000 | finalValue       = 0
# Time: 2915000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2915000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2915000 | sb_load_hit/data          = 0 00000000
# Time: 2915000 | sb_drain_done             = 0
# Time: 2915000 | force_sb_drain            = 0
# Time: 2915000 | SB count/SBentry    = 0 100
# Time: 2915000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 290
# Time: 2915000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2915000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2915000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2915000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2915000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2915000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2925000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2925000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2925000 | CPU_RES          = '{data:13, ready:0}
# Time: 2925000 | (store_hit_done) = 0
# Time: 2925000 | finalValue       = 0
# Time: 2925000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2925000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2925000 | sb_load_hit/data          = 0 00000000
# Time: 2925000 | sb_drain_done             = 0
# Time: 2925000 | force_sb_drain            = 0
# Time: 2925000 | SB count/SBentry    = 0 100
# Time: 2925000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 291
# Time: 2925000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2925000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2925000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2925000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2925000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2925000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2935000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2935000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2935000 | CPU_RES          = '{data:13, ready:0}
# Time: 2935000 | (store_hit_done) = 0
# Time: 2935000 | finalValue       = 0
# Time: 2935000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2935000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2935000 | sb_load_hit/data          = 0 00000000
# Time: 2935000 | sb_drain_done             = 0
# Time: 2935000 | force_sb_drain            = 0
# Time: 2935000 | SB count/SBentry    = 0 100
# Time: 2935000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 292
# Time: 2935000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2935000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2935000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2935000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2935000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2935000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2945000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2945000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2945000 | CPU_RES          = '{data:13, ready:0}
# Time: 2945000 | (store_hit_done) = 0
# Time: 2945000 | finalValue       = 0
# Time: 2945000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2945000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2945000 | sb_load_hit/data          = 0 00000000
# Time: 2945000 | sb_drain_done             = 0
# Time: 2945000 | force_sb_drain            = 0
# Time: 2945000 | SB count/SBentry    = 0 100
# Time: 2945000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 293
# Time: 2945000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2945000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2945000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2945000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2945000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2945000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2955000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2955000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2955000 | CPU_RES          = '{data:13, ready:0}
# Time: 2955000 | (store_hit_done) = 0
# Time: 2955000 | finalValue       = 0
# Time: 2955000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2955000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2955000 | sb_load_hit/data          = 0 00000000
# Time: 2955000 | sb_drain_done             = 0
# Time: 2955000 | force_sb_drain            = 0
# Time: 2955000 | SB count/SBentry    = 0 100
# Time: 2955000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 294
# Time: 2955000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2955000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2955000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2955000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2955000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2955000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2965000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2965000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2965000 | CPU_RES          = '{data:13, ready:0}
# Time: 2965000 | (store_hit_done) = 0
# Time: 2965000 | finalValue       = 0
# Time: 2965000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2965000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2965000 | sb_load_hit/data          = 0 00000000
# Time: 2965000 | sb_drain_done             = 0
# Time: 2965000 | force_sb_drain            = 0
# Time: 2965000 | SB count/SBentry    = 0 100
# Time: 2965000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 295
# Time: 2965000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2965000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2965000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2965000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2965000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2965000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2975000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2975000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2975000 | CPU_RES          = '{data:13, ready:0}
# Time: 2975000 | (store_hit_done) = 0
# Time: 2975000 | finalValue       = 0
# Time: 2975000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2975000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2975000 | sb_load_hit/data          = 0 00000000
# Time: 2975000 | sb_drain_done             = 0
# Time: 2975000 | force_sb_drain            = 0
# Time: 2975000 | SB count/SBentry    = 0 100
# Time: 2975000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 296
# Time: 2975000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2975000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2975000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2975000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2975000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2975000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2985000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2985000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2985000 | CPU_RES          = '{data:13, ready:0}
# Time: 2985000 | (store_hit_done) = 0
# Time: 2985000 | finalValue       = 0
# Time: 2985000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2985000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2985000 | sb_load_hit/data          = 0 00000000
# Time: 2985000 | sb_drain_done             = 0
# Time: 2985000 | force_sb_drain            = 0
# Time: 2985000 | SB count/SBentry    = 0 100
# Time: 2985000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 297
# Time: 2985000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2985000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2985000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2985000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2985000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2985000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 2995000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2995000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 2995000 | CPU_RES          = '{data:13, ready:0}
# Time: 2995000 | (store_hit_done) = 0
# Time: 2995000 | finalValue       = 0
# Time: 2995000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 2995000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 2995000 | sb_load_hit/data          = 0 00000000
# Time: 2995000 | sb_drain_done             = 0
# Time: 2995000 | force_sb_drain            = 0
# Time: 2995000 | SB count/SBentry    = 0 100
# Time: 2995000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 298
# Time: 2995000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 2995000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 2995000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 2995000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2995000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 2995000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3005000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3005000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3005000 | CPU_RES          = '{data:13, ready:0}
# Time: 3005000 | (store_hit_done) = 0
# Time: 3005000 | finalValue       = 0
# Time: 3005000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3005000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3005000 | sb_load_hit/data          = 0 00000000
# Time: 3005000 | sb_drain_done             = 0
# Time: 3005000 | force_sb_drain            = 0
# Time: 3005000 | SB count/SBentry    = 0 100
# Time: 3005000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 299
# Time: 3005000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3005000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3005000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3005000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3005000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3005000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3015000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3015000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3015000 | CPU_RES          = '{data:13, ready:0}
# Time: 3015000 | (store_hit_done) = 0
# Time: 3015000 | finalValue       = 0
# Time: 3015000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3015000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3015000 | sb_load_hit/data          = 0 00000000
# Time: 3015000 | sb_drain_done             = 0
# Time: 3015000 | force_sb_drain            = 0
# Time: 3015000 | SB count/SBentry    = 0 100
# Time: 3015000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 300
# Time: 3015000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3015000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3015000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3015000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3015000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3015000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3025000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3025000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3025000 | CPU_RES          = '{data:13, ready:0}
# Time: 3025000 | (store_hit_done) = 0
# Time: 3025000 | finalValue       = 0
# Time: 3025000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3025000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3025000 | sb_load_hit/data          = 0 00000000
# Time: 3025000 | sb_drain_done             = 0
# Time: 3025000 | force_sb_drain            = 0
# Time: 3025000 | SB count/SBentry    = 0 100
# Time: 3025000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 301
# Time: 3025000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3025000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3025000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3025000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3025000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3025000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3035000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3035000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3035000 | CPU_RES          = '{data:13, ready:0}
# Time: 3035000 | (store_hit_done) = 0
# Time: 3035000 | finalValue       = 0
# Time: 3035000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3035000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3035000 | sb_load_hit/data          = 0 00000000
# Time: 3035000 | sb_drain_done             = 0
# Time: 3035000 | force_sb_drain            = 0
# Time: 3035000 | SB count/SBentry    = 0 100
# Time: 3035000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 302
# Time: 3035000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3035000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3035000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3035000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3035000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3035000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3045000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3045000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3045000 | CPU_RES          = '{data:13, ready:0}
# Time: 3045000 | (store_hit_done) = 0
# Time: 3045000 | finalValue       = 0
# Time: 3045000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3045000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3045000 | sb_load_hit/data          = 0 00000000
# Time: 3045000 | sb_drain_done             = 0
# Time: 3045000 | force_sb_drain            = 0
# Time: 3045000 | SB count/SBentry    = 0 100
# Time: 3045000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 303
# Time: 3045000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3045000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3045000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3045000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3045000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3045000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3055000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3055000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3055000 | CPU_RES          = '{data:13, ready:0}
# Time: 3055000 | (store_hit_done) = 0
# Time: 3055000 | finalValue       = 0
# Time: 3055000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3055000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3055000 | sb_load_hit/data          = 0 00000000
# Time: 3055000 | sb_drain_done             = 0
# Time: 3055000 | force_sb_drain            = 0
# Time: 3055000 | SB count/SBentry    = 0 100
# Time: 3055000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 304
# Time: 3055000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3055000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3055000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3055000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3055000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3055000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3065000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3065000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3065000 | CPU_RES          = '{data:13, ready:0}
# Time: 3065000 | (store_hit_done) = 0
# Time: 3065000 | finalValue       = 0
# Time: 3065000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3065000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3065000 | sb_load_hit/data          = 0 00000000
# Time: 3065000 | sb_drain_done             = 0
# Time: 3065000 | force_sb_drain            = 0
# Time: 3065000 | SB count/SBentry    = 0 100
# Time: 3065000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 305
# Time: 3065000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3065000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3065000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3065000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3065000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3065000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3075000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3075000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3075000 | CPU_RES          = '{data:13, ready:0}
# Time: 3075000 | (store_hit_done) = 0
# Time: 3075000 | finalValue       = 0
# Time: 3075000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3075000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3075000 | sb_load_hit/data          = 0 00000000
# Time: 3075000 | sb_drain_done             = 0
# Time: 3075000 | force_sb_drain            = 0
# Time: 3075000 | SB count/SBentry    = 0 100
# Time: 3075000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 306
# Time: 3075000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3075000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3075000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3075000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3075000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3075000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3085000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3085000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3085000 | CPU_RES          = '{data:13, ready:0}
# Time: 3085000 | (store_hit_done) = 0
# Time: 3085000 | finalValue       = 0
# Time: 3085000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3085000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3085000 | sb_load_hit/data          = 0 00000000
# Time: 3085000 | sb_drain_done             = 0
# Time: 3085000 | force_sb_drain            = 0
# Time: 3085000 | SB count/SBentry    = 0 100
# Time: 3085000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 307
# Time: 3085000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3085000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3085000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3085000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3085000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3085000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3095000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3095000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3095000 | CPU_RES          = '{data:13, ready:0}
# Time: 3095000 | (store_hit_done) = 0
# Time: 3095000 | finalValue       = 0
# Time: 3095000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3095000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3095000 | sb_load_hit/data          = 0 00000000
# Time: 3095000 | sb_drain_done             = 0
# Time: 3095000 | force_sb_drain            = 0
# Time: 3095000 | SB count/SBentry    = 0 100
# Time: 3095000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 308
# Time: 3095000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3095000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3095000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3095000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3095000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3095000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3105000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3105000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3105000 | CPU_RES          = '{data:13, ready:0}
# Time: 3105000 | (store_hit_done) = 0
# Time: 3105000 | finalValue       = 0
# Time: 3105000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3105000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3105000 | sb_load_hit/data          = 0 00000000
# Time: 3105000 | sb_drain_done             = 0
# Time: 3105000 | force_sb_drain            = 0
# Time: 3105000 | SB count/SBentry    = 0 100
# Time: 3105000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 309
# Time: 3105000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3105000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3105000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3105000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3105000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3105000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3115000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3115000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3115000 | CPU_RES          = '{data:13, ready:0}
# Time: 3115000 | (store_hit_done) = 0
# Time: 3115000 | finalValue       = 0
# Time: 3115000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3115000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3115000 | sb_load_hit/data          = 0 00000000
# Time: 3115000 | sb_drain_done             = 0
# Time: 3115000 | force_sb_drain            = 0
# Time: 3115000 | SB count/SBentry    = 0 100
# Time: 3115000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 310
# Time: 3115000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3115000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3115000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3115000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3115000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3115000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3125000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3125000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3125000 | CPU_RES          = '{data:13, ready:0}
# Time: 3125000 | (store_hit_done) = 0
# Time: 3125000 | finalValue       = 0
# Time: 3125000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3125000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3125000 | sb_load_hit/data          = 0 00000000
# Time: 3125000 | sb_drain_done             = 0
# Time: 3125000 | force_sb_drain            = 0
# Time: 3125000 | SB count/SBentry    = 0 100
# Time: 3125000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 311
# Time: 3125000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3125000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3125000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3125000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3125000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3125000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3135000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3135000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3135000 | CPU_RES          = '{data:13, ready:0}
# Time: 3135000 | (store_hit_done) = 0
# Time: 3135000 | finalValue       = 0
# Time: 3135000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3135000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3135000 | sb_load_hit/data          = 0 00000000
# Time: 3135000 | sb_drain_done             = 0
# Time: 3135000 | force_sb_drain            = 0
# Time: 3135000 | SB count/SBentry    = 0 100
# Time: 3135000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 312
# Time: 3135000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3135000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3135000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3135000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3135000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3135000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3145000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3145000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3145000 | CPU_RES          = '{data:13, ready:0}
# Time: 3145000 | (store_hit_done) = 0
# Time: 3145000 | finalValue       = 0
# Time: 3145000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3145000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3145000 | sb_load_hit/data          = 0 00000000
# Time: 3145000 | sb_drain_done             = 0
# Time: 3145000 | force_sb_drain            = 0
# Time: 3145000 | SB count/SBentry    = 0 100
# Time: 3145000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 313
# Time: 3145000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3145000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3145000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3145000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3145000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3145000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3155000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3155000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3155000 | CPU_RES          = '{data:13, ready:0}
# Time: 3155000 | (store_hit_done) = 0
# Time: 3155000 | finalValue       = 0
# Time: 3155000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3155000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3155000 | sb_load_hit/data          = 0 00000000
# Time: 3155000 | sb_drain_done             = 0
# Time: 3155000 | force_sb_drain            = 0
# Time: 3155000 | SB count/SBentry    = 0 100
# Time: 3155000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 314
# Time: 3155000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3155000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3155000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3155000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3155000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3155000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3165000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3165000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3165000 | CPU_RES          = '{data:13, ready:0}
# Time: 3165000 | (store_hit_done) = 0
# Time: 3165000 | finalValue       = 0
# Time: 3165000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3165000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3165000 | sb_load_hit/data          = 0 00000000
# Time: 3165000 | sb_drain_done             = 0
# Time: 3165000 | force_sb_drain            = 0
# Time: 3165000 | SB count/SBentry    = 0 100
# Time: 3165000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 315
# Time: 3165000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3165000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3165000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3165000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3165000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3165000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3175000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3175000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3175000 | CPU_RES          = '{data:13, ready:0}
# Time: 3175000 | (store_hit_done) = 0
# Time: 3175000 | finalValue       = 0
# Time: 3175000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3175000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3175000 | sb_load_hit/data          = 0 00000000
# Time: 3175000 | sb_drain_done             = 0
# Time: 3175000 | force_sb_drain            = 0
# Time: 3175000 | SB count/SBentry    = 0 100
# Time: 3175000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 316
# Time: 3175000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3175000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3175000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3175000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3175000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3175000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3185000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3185000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3185000 | CPU_RES          = '{data:13, ready:0}
# Time: 3185000 | (store_hit_done) = 0
# Time: 3185000 | finalValue       = 0
# Time: 3185000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3185000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3185000 | sb_load_hit/data          = 0 00000000
# Time: 3185000 | sb_drain_done             = 0
# Time: 3185000 | force_sb_drain            = 0
# Time: 3185000 | SB count/SBentry    = 0 100
# Time: 3185000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 317
# Time: 3185000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3185000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3185000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3185000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3185000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3185000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3195000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3195000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3195000 | CPU_RES          = '{data:13, ready:0}
# Time: 3195000 | (store_hit_done) = 0
# Time: 3195000 | finalValue       = 0
# Time: 3195000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3195000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3195000 | sb_load_hit/data          = 0 00000000
# Time: 3195000 | sb_drain_done             = 0
# Time: 3195000 | force_sb_drain            = 0
# Time: 3195000 | SB count/SBentry    = 0 100
# Time: 3195000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 318
# Time: 3195000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3195000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3195000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3195000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3195000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3195000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3205000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3205000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3205000 | CPU_RES          = '{data:13, ready:0}
# Time: 3205000 | (store_hit_done) = 0
# Time: 3205000 | finalValue       = 0
# Time: 3205000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3205000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3205000 | sb_load_hit/data          = 0 00000000
# Time: 3205000 | sb_drain_done             = 0
# Time: 3205000 | force_sb_drain            = 0
# Time: 3205000 | SB count/SBentry    = 0 100
# Time: 3205000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 319
# Time: 3205000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3205000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3205000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3205000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3205000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3205000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3215000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3215000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3215000 | CPU_RES          = '{data:13, ready:0}
# Time: 3215000 | (store_hit_done) = 0
# Time: 3215000 | finalValue       = 0
# Time: 3215000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3215000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3215000 | sb_load_hit/data          = 0 00000000
# Time: 3215000 | sb_drain_done             = 0
# Time: 3215000 | force_sb_drain            = 0
# Time: 3215000 | SB count/SBentry    = 0 100
# Time: 3215000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 320
# Time: 3215000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3215000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3215000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3215000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3215000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3215000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3225000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3225000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3225000 | CPU_RES          = '{data:13, ready:0}
# Time: 3225000 | (store_hit_done) = 0
# Time: 3225000 | finalValue       = 0
# Time: 3225000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3225000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3225000 | sb_load_hit/data          = 0 00000000
# Time: 3225000 | sb_drain_done             = 0
# Time: 3225000 | force_sb_drain            = 0
# Time: 3225000 | SB count/SBentry    = 0 100
# Time: 3225000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 321
# Time: 3225000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3225000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3225000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3225000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3225000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3225000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3235000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3235000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3235000 | CPU_RES          = '{data:13, ready:0}
# Time: 3235000 | (store_hit_done) = 0
# Time: 3235000 | finalValue       = 0
# Time: 3235000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3235000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3235000 | sb_load_hit/data          = 0 00000000
# Time: 3235000 | sb_drain_done             = 0
# Time: 3235000 | force_sb_drain            = 0
# Time: 3235000 | SB count/SBentry    = 0 100
# Time: 3235000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 322
# Time: 3235000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3235000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3235000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3235000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3235000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3235000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3245000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3245000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3245000 | CPU_RES          = '{data:13, ready:0}
# Time: 3245000 | (store_hit_done) = 0
# Time: 3245000 | finalValue       = 0
# Time: 3245000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3245000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3245000 | sb_load_hit/data          = 0 00000000
# Time: 3245000 | sb_drain_done             = 0
# Time: 3245000 | force_sb_drain            = 0
# Time: 3245000 | SB count/SBentry    = 0 100
# Time: 3245000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 323
# Time: 3245000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3245000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3245000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3245000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3245000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3245000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3255000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3255000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3255000 | CPU_RES          = '{data:13, ready:0}
# Time: 3255000 | (store_hit_done) = 0
# Time: 3255000 | finalValue       = 0
# Time: 3255000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3255000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3255000 | sb_load_hit/data          = 0 00000000
# Time: 3255000 | sb_drain_done             = 0
# Time: 3255000 | force_sb_drain            = 0
# Time: 3255000 | SB count/SBentry    = 0 100
# Time: 3255000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 324
# Time: 3255000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3255000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3255000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3255000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3255000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3255000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3265000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3265000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3265000 | CPU_RES          = '{data:13, ready:0}
# Time: 3265000 | (store_hit_done) = 0
# Time: 3265000 | finalValue       = 0
# Time: 3265000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3265000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3265000 | sb_load_hit/data          = 0 00000000
# Time: 3265000 | sb_drain_done             = 0
# Time: 3265000 | force_sb_drain            = 0
# Time: 3265000 | SB count/SBentry    = 0 100
# Time: 3265000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 325
# Time: 3265000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3265000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3265000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3265000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3265000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3265000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3275000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3275000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3275000 | CPU_RES          = '{data:13, ready:0}
# Time: 3275000 | (store_hit_done) = 0
# Time: 3275000 | finalValue       = 0
# Time: 3275000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3275000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3275000 | sb_load_hit/data          = 0 00000000
# Time: 3275000 | sb_drain_done             = 0
# Time: 3275000 | force_sb_drain            = 0
# Time: 3275000 | SB count/SBentry    = 0 100
# Time: 3275000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 326
# Time: 3275000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3275000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3275000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3275000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3275000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3275000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3285000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3285000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3285000 | CPU_RES          = '{data:13, ready:0}
# Time: 3285000 | (store_hit_done) = 0
# Time: 3285000 | finalValue       = 0
# Time: 3285000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3285000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3285000 | sb_load_hit/data          = 0 00000000
# Time: 3285000 | sb_drain_done             = 0
# Time: 3285000 | force_sb_drain            = 0
# Time: 3285000 | SB count/SBentry    = 0 100
# Time: 3285000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 327
# Time: 3285000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3285000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3285000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3285000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3285000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3285000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3295000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3295000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3295000 | CPU_RES          = '{data:13, ready:0}
# Time: 3295000 | (store_hit_done) = 0
# Time: 3295000 | finalValue       = 0
# Time: 3295000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3295000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3295000 | sb_load_hit/data          = 0 00000000
# Time: 3295000 | sb_drain_done             = 0
# Time: 3295000 | force_sb_drain            = 0
# Time: 3295000 | SB count/SBentry    = 0 100
# Time: 3295000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 328
# Time: 3295000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3295000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3295000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3295000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3295000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3295000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3305000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3305000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3305000 | CPU_RES          = '{data:13, ready:0}
# Time: 3305000 | (store_hit_done) = 0
# Time: 3305000 | finalValue       = 0
# Time: 3305000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3305000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3305000 | sb_load_hit/data          = 0 00000000
# Time: 3305000 | sb_drain_done             = 0
# Time: 3305000 | force_sb_drain            = 0
# Time: 3305000 | SB count/SBentry    = 0 100
# Time: 3305000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 329
# Time: 3305000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3305000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3305000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3305000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3305000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3305000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3315000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3315000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3315000 | CPU_RES          = '{data:13, ready:0}
# Time: 3315000 | (store_hit_done) = 0
# Time: 3315000 | finalValue       = 0
# Time: 3315000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3315000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3315000 | sb_load_hit/data          = 0 00000000
# Time: 3315000 | sb_drain_done             = 0
# Time: 3315000 | force_sb_drain            = 0
# Time: 3315000 | SB count/SBentry    = 0 100
# Time: 3315000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 330
# Time: 3315000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3315000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3315000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3315000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3315000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3315000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3325000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3325000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3325000 | CPU_RES          = '{data:13, ready:0}
# Time: 3325000 | (store_hit_done) = 0
# Time: 3325000 | finalValue       = 0
# Time: 3325000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3325000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3325000 | sb_load_hit/data          = 0 00000000
# Time: 3325000 | sb_drain_done             = 0
# Time: 3325000 | force_sb_drain            = 0
# Time: 3325000 | SB count/SBentry    = 0 100
# Time: 3325000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 331
# Time: 3325000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3325000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3325000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3325000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3325000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3325000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3335000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3335000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3335000 | CPU_RES          = '{data:13, ready:0}
# Time: 3335000 | (store_hit_done) = 0
# Time: 3335000 | finalValue       = 0
# Time: 3335000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3335000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3335000 | sb_load_hit/data          = 0 00000000
# Time: 3335000 | sb_drain_done             = 0
# Time: 3335000 | force_sb_drain            = 0
# Time: 3335000 | SB count/SBentry    = 0 100
# Time: 3335000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 332
# Time: 3335000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3335000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3335000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3335000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3335000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3335000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3345000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3345000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3345000 | CPU_RES          = '{data:13, ready:0}
# Time: 3345000 | (store_hit_done) = 0
# Time: 3345000 | finalValue       = 0
# Time: 3345000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3345000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3345000 | sb_load_hit/data          = 0 00000000
# Time: 3345000 | sb_drain_done             = 0
# Time: 3345000 | force_sb_drain            = 0
# Time: 3345000 | SB count/SBentry    = 0 100
# Time: 3345000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 333
# Time: 3345000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3345000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3345000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3345000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3345000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3345000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3355000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3355000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3355000 | CPU_RES          = '{data:13, ready:0}
# Time: 3355000 | (store_hit_done) = 0
# Time: 3355000 | finalValue       = 0
# Time: 3355000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3355000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3355000 | sb_load_hit/data          = 0 00000000
# Time: 3355000 | sb_drain_done             = 0
# Time: 3355000 | force_sb_drain            = 0
# Time: 3355000 | SB count/SBentry    = 0 100
# Time: 3355000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 334
# Time: 3355000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3355000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3355000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3355000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3355000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3355000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3365000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3365000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3365000 | CPU_RES          = '{data:13, ready:0}
# Time: 3365000 | (store_hit_done) = 0
# Time: 3365000 | finalValue       = 0
# Time: 3365000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3365000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3365000 | sb_load_hit/data          = 0 00000000
# Time: 3365000 | sb_drain_done             = 0
# Time: 3365000 | force_sb_drain            = 0
# Time: 3365000 | SB count/SBentry    = 0 100
# Time: 3365000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 335
# Time: 3365000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3365000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3365000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3365000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3365000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3365000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3375000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3375000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3375000 | CPU_RES          = '{data:13, ready:0}
# Time: 3375000 | (store_hit_done) = 0
# Time: 3375000 | finalValue       = 0
# Time: 3375000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3375000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3375000 | sb_load_hit/data          = 0 00000000
# Time: 3375000 | sb_drain_done             = 0
# Time: 3375000 | force_sb_drain            = 0
# Time: 3375000 | SB count/SBentry    = 0 100
# Time: 3375000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 336
# Time: 3375000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3375000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3375000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3375000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3375000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3375000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3385000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3385000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3385000 | CPU_RES          = '{data:13, ready:0}
# Time: 3385000 | (store_hit_done) = 0
# Time: 3385000 | finalValue       = 0
# Time: 3385000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3385000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3385000 | sb_load_hit/data          = 0 00000000
# Time: 3385000 | sb_drain_done             = 0
# Time: 3385000 | force_sb_drain            = 0
# Time: 3385000 | SB count/SBentry    = 0 100
# Time: 3385000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 337
# Time: 3385000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3385000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3385000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3385000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3385000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3385000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3395000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3395000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3395000 | CPU_RES          = '{data:13, ready:0}
# Time: 3395000 | (store_hit_done) = 0
# Time: 3395000 | finalValue       = 0
# Time: 3395000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3395000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3395000 | sb_load_hit/data          = 0 00000000
# Time: 3395000 | sb_drain_done             = 0
# Time: 3395000 | force_sb_drain            = 0
# Time: 3395000 | SB count/SBentry    = 0 100
# Time: 3395000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 338
# Time: 3395000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3395000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3395000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3395000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3395000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3395000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3405000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3405000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3405000 | CPU_RES          = '{data:13, ready:0}
# Time: 3405000 | (store_hit_done) = 0
# Time: 3405000 | finalValue       = 0
# Time: 3405000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3405000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3405000 | sb_load_hit/data          = 0 00000000
# Time: 3405000 | sb_drain_done             = 0
# Time: 3405000 | force_sb_drain            = 0
# Time: 3405000 | SB count/SBentry    = 0 100
# Time: 3405000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 339
# Time: 3405000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3405000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3405000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3405000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3405000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3405000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3415000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3415000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3415000 | CPU_RES          = '{data:13, ready:0}
# Time: 3415000 | (store_hit_done) = 0
# Time: 3415000 | finalValue       = 0
# Time: 3415000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3415000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3415000 | sb_load_hit/data          = 0 00000000
# Time: 3415000 | sb_drain_done             = 0
# Time: 3415000 | force_sb_drain            = 0
# Time: 3415000 | SB count/SBentry    = 0 100
# Time: 3415000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 340
# Time: 3415000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3415000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3415000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3415000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3415000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3415000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3425000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3425000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3425000 | CPU_RES          = '{data:13, ready:0}
# Time: 3425000 | (store_hit_done) = 0
# Time: 3425000 | finalValue       = 0
# Time: 3425000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3425000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3425000 | sb_load_hit/data          = 0 00000000
# Time: 3425000 | sb_drain_done             = 0
# Time: 3425000 | force_sb_drain            = 0
# Time: 3425000 | SB count/SBentry    = 0 100
# Time: 3425000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 341
# Time: 3425000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3425000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3425000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3425000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3425000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3425000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3435000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3435000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3435000 | CPU_RES          = '{data:13, ready:0}
# Time: 3435000 | (store_hit_done) = 0
# Time: 3435000 | finalValue       = 0
# Time: 3435000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3435000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3435000 | sb_load_hit/data          = 0 00000000
# Time: 3435000 | sb_drain_done             = 0
# Time: 3435000 | force_sb_drain            = 0
# Time: 3435000 | SB count/SBentry    = 0 100
# Time: 3435000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 342
# Time: 3435000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3435000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3435000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3435000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3435000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3435000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3445000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3445000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3445000 | CPU_RES          = '{data:13, ready:0}
# Time: 3445000 | (store_hit_done) = 0
# Time: 3445000 | finalValue       = 0
# Time: 3445000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3445000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3445000 | sb_load_hit/data          = 0 00000000
# Time: 3445000 | sb_drain_done             = 0
# Time: 3445000 | force_sb_drain            = 0
# Time: 3445000 | SB count/SBentry    = 0 100
# Time: 3445000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 343
# Time: 3445000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3445000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3445000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3445000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3445000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3445000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3455000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3455000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3455000 | CPU_RES          = '{data:13, ready:0}
# Time: 3455000 | (store_hit_done) = 0
# Time: 3455000 | finalValue       = 0
# Time: 3455000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3455000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3455000 | sb_load_hit/data          = 0 00000000
# Time: 3455000 | sb_drain_done             = 0
# Time: 3455000 | force_sb_drain            = 0
# Time: 3455000 | SB count/SBentry    = 0 100
# Time: 3455000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 344
# Time: 3455000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3455000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3455000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3455000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3455000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3455000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3465000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3465000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3465000 | CPU_RES          = '{data:13, ready:0}
# Time: 3465000 | (store_hit_done) = 0
# Time: 3465000 | finalValue       = 0
# Time: 3465000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3465000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3465000 | sb_load_hit/data          = 0 00000000
# Time: 3465000 | sb_drain_done             = 0
# Time: 3465000 | force_sb_drain            = 0
# Time: 3465000 | SB count/SBentry    = 0 100
# Time: 3465000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 345
# Time: 3465000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3465000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3465000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3465000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3465000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3465000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3475000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3475000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3475000 | CPU_RES          = '{data:13, ready:0}
# Time: 3475000 | (store_hit_done) = 0
# Time: 3475000 | finalValue       = 0
# Time: 3475000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3475000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3475000 | sb_load_hit/data          = 0 00000000
# Time: 3475000 | sb_drain_done             = 0
# Time: 3475000 | force_sb_drain            = 0
# Time: 3475000 | SB count/SBentry    = 0 100
# Time: 3475000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 346
# Time: 3475000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3475000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3475000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3475000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3475000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3475000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3485000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3485000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3485000 | CPU_RES          = '{data:13, ready:0}
# Time: 3485000 | (store_hit_done) = 0
# Time: 3485000 | finalValue       = 0
# Time: 3485000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3485000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3485000 | sb_load_hit/data          = 0 00000000
# Time: 3485000 | sb_drain_done             = 0
# Time: 3485000 | force_sb_drain            = 0
# Time: 3485000 | SB count/SBentry    = 0 100
# Time: 3485000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 347
# Time: 3485000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3485000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3485000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3485000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3485000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3485000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3495000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3495000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3495000 | CPU_RES          = '{data:13, ready:0}
# Time: 3495000 | (store_hit_done) = 0
# Time: 3495000 | finalValue       = 0
# Time: 3495000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3495000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3495000 | sb_load_hit/data          = 0 00000000
# Time: 3495000 | sb_drain_done             = 0
# Time: 3495000 | force_sb_drain            = 0
# Time: 3495000 | SB count/SBentry    = 0 100
# Time: 3495000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 348
# Time: 3495000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3495000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3495000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3495000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3495000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3495000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3505000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3505000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3505000 | CPU_RES          = '{data:13, ready:0}
# Time: 3505000 | (store_hit_done) = 0
# Time: 3505000 | finalValue       = 0
# Time: 3505000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3505000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3505000 | sb_load_hit/data          = 0 00000000
# Time: 3505000 | sb_drain_done             = 0
# Time: 3505000 | force_sb_drain            = 0
# Time: 3505000 | SB count/SBentry    = 0 100
# Time: 3505000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 349
# Time: 3505000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3505000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3505000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3505000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3505000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3505000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3515000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3515000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3515000 | CPU_RES          = '{data:13, ready:0}
# Time: 3515000 | (store_hit_done) = 0
# Time: 3515000 | finalValue       = 0
# Time: 3515000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3515000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3515000 | sb_load_hit/data          = 0 00000000
# Time: 3515000 | sb_drain_done             = 0
# Time: 3515000 | force_sb_drain            = 0
# Time: 3515000 | SB count/SBentry    = 0 100
# Time: 3515000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 350
# Time: 3515000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3515000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3515000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3515000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3515000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3515000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3525000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3525000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3525000 | CPU_RES          = '{data:13, ready:0}
# Time: 3525000 | (store_hit_done) = 0
# Time: 3525000 | finalValue       = 0
# Time: 3525000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3525000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3525000 | sb_load_hit/data          = 0 00000000
# Time: 3525000 | sb_drain_done             = 0
# Time: 3525000 | force_sb_drain            = 0
# Time: 3525000 | SB count/SBentry    = 0 100
# Time: 3525000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 351
# Time: 3525000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3525000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3525000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3525000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3525000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3525000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3535000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3535000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3535000 | CPU_RES          = '{data:13, ready:0}
# Time: 3535000 | (store_hit_done) = 0
# Time: 3535000 | finalValue       = 0
# Time: 3535000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3535000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3535000 | sb_load_hit/data          = 0 00000000
# Time: 3535000 | sb_drain_done             = 0
# Time: 3535000 | force_sb_drain            = 0
# Time: 3535000 | SB count/SBentry    = 0 100
# Time: 3535000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 352
# Time: 3535000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3535000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3535000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3535000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3535000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3535000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3545000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3545000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3545000 | CPU_RES          = '{data:13, ready:0}
# Time: 3545000 | (store_hit_done) = 0
# Time: 3545000 | finalValue       = 0
# Time: 3545000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3545000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3545000 | sb_load_hit/data          = 0 00000000
# Time: 3545000 | sb_drain_done             = 0
# Time: 3545000 | force_sb_drain            = 0
# Time: 3545000 | SB count/SBentry    = 0 100
# Time: 3545000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 353
# Time: 3545000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3545000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3545000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3545000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3545000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3545000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3555000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3555000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3555000 | CPU_RES          = '{data:13, ready:0}
# Time: 3555000 | (store_hit_done) = 0
# Time: 3555000 | finalValue       = 0
# Time: 3555000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3555000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3555000 | sb_load_hit/data          = 0 00000000
# Time: 3555000 | sb_drain_done             = 0
# Time: 3555000 | force_sb_drain            = 0
# Time: 3555000 | SB count/SBentry    = 0 100
# Time: 3555000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 354
# Time: 3555000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3555000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3555000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3555000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3555000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3555000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3565000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3565000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3565000 | CPU_RES          = '{data:13, ready:0}
# Time: 3565000 | (store_hit_done) = 0
# Time: 3565000 | finalValue       = 0
# Time: 3565000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3565000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3565000 | sb_load_hit/data          = 0 00000000
# Time: 3565000 | sb_drain_done             = 0
# Time: 3565000 | force_sb_drain            = 0
# Time: 3565000 | SB count/SBentry    = 0 100
# Time: 3565000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 355
# Time: 3565000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3565000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3565000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3565000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3565000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3565000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3575000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3575000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3575000 | CPU_RES          = '{data:13, ready:0}
# Time: 3575000 | (store_hit_done) = 0
# Time: 3575000 | finalValue       = 0
# Time: 3575000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3575000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3575000 | sb_load_hit/data          = 0 00000000
# Time: 3575000 | sb_drain_done             = 0
# Time: 3575000 | force_sb_drain            = 0
# Time: 3575000 | SB count/SBentry    = 0 100
# Time: 3575000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 356
# Time: 3575000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3575000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3575000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3575000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3575000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3575000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3585000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3585000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3585000 | CPU_RES          = '{data:13, ready:0}
# Time: 3585000 | (store_hit_done) = 0
# Time: 3585000 | finalValue       = 0
# Time: 3585000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3585000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3585000 | sb_load_hit/data          = 0 00000000
# Time: 3585000 | sb_drain_done             = 0
# Time: 3585000 | force_sb_drain            = 0
# Time: 3585000 | SB count/SBentry    = 0 100
# Time: 3585000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 357
# Time: 3585000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3585000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3585000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3585000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3585000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3585000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3595000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3595000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3595000 | CPU_RES          = '{data:13, ready:0}
# Time: 3595000 | (store_hit_done) = 0
# Time: 3595000 | finalValue       = 0
# Time: 3595000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3595000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3595000 | sb_load_hit/data          = 0 00000000
# Time: 3595000 | sb_drain_done             = 0
# Time: 3595000 | force_sb_drain            = 0
# Time: 3595000 | SB count/SBentry    = 0 100
# Time: 3595000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 358
# Time: 3595000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3595000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3595000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3595000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3595000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3595000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3605000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3605000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3605000 | CPU_RES          = '{data:13, ready:0}
# Time: 3605000 | (store_hit_done) = 0
# Time: 3605000 | finalValue       = 0
# Time: 3605000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3605000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3605000 | sb_load_hit/data          = 0 00000000
# Time: 3605000 | sb_drain_done             = 0
# Time: 3605000 | force_sb_drain            = 0
# Time: 3605000 | SB count/SBentry    = 0 100
# Time: 3605000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 359
# Time: 3605000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3605000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3605000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3605000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3605000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3605000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3615000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3615000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3615000 | CPU_RES          = '{data:13, ready:0}
# Time: 3615000 | (store_hit_done) = 0
# Time: 3615000 | finalValue       = 0
# Time: 3615000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3615000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3615000 | sb_load_hit/data          = 0 00000000
# Time: 3615000 | sb_drain_done             = 0
# Time: 3615000 | force_sb_drain            = 0
# Time: 3615000 | SB count/SBentry    = 0 100
# Time: 3615000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 360
# Time: 3615000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3615000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3615000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3615000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3615000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3615000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3625000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3625000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3625000 | CPU_RES          = '{data:13, ready:0}
# Time: 3625000 | (store_hit_done) = 0
# Time: 3625000 | finalValue       = 0
# Time: 3625000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3625000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3625000 | sb_load_hit/data          = 0 00000000
# Time: 3625000 | sb_drain_done             = 0
# Time: 3625000 | force_sb_drain            = 0
# Time: 3625000 | SB count/SBentry    = 0 100
# Time: 3625000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 361
# Time: 3625000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3625000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3625000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3625000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3625000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3625000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3635000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3635000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3635000 | CPU_RES          = '{data:13, ready:0}
# Time: 3635000 | (store_hit_done) = 0
# Time: 3635000 | finalValue       = 0
# Time: 3635000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3635000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3635000 | sb_load_hit/data          = 0 00000000
# Time: 3635000 | sb_drain_done             = 0
# Time: 3635000 | force_sb_drain            = 0
# Time: 3635000 | SB count/SBentry    = 0 100
# Time: 3635000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 362
# Time: 3635000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3635000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3635000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3635000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3635000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3635000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3645000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3645000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3645000 | CPU_RES          = '{data:13, ready:0}
# Time: 3645000 | (store_hit_done) = 0
# Time: 3645000 | finalValue       = 0
# Time: 3645000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3645000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3645000 | sb_load_hit/data          = 0 00000000
# Time: 3645000 | sb_drain_done             = 0
# Time: 3645000 | force_sb_drain            = 0
# Time: 3645000 | SB count/SBentry    = 0 100
# Time: 3645000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 363
# Time: 3645000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3645000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3645000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3645000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3645000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3645000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3655000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3655000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3655000 | CPU_RES          = '{data:13, ready:0}
# Time: 3655000 | (store_hit_done) = 0
# Time: 3655000 | finalValue       = 0
# Time: 3655000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3655000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3655000 | sb_load_hit/data          = 0 00000000
# Time: 3655000 | sb_drain_done             = 0
# Time: 3655000 | force_sb_drain            = 0
# Time: 3655000 | SB count/SBentry    = 0 100
# Time: 3655000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 364
# Time: 3655000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3655000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3655000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3655000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3655000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3655000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3665000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3665000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3665000 | CPU_RES          = '{data:13, ready:0}
# Time: 3665000 | (store_hit_done) = 0
# Time: 3665000 | finalValue       = 0
# Time: 3665000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3665000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3665000 | sb_load_hit/data          = 0 00000000
# Time: 3665000 | sb_drain_done             = 0
# Time: 3665000 | force_sb_drain            = 0
# Time: 3665000 | SB count/SBentry    = 0 100
# Time: 3665000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 365
# Time: 3665000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3665000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3665000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3665000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3665000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3665000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3675000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3675000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3675000 | CPU_RES          = '{data:13, ready:0}
# Time: 3675000 | (store_hit_done) = 0
# Time: 3675000 | finalValue       = 0
# Time: 3675000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3675000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3675000 | sb_load_hit/data          = 0 00000000
# Time: 3675000 | sb_drain_done             = 0
# Time: 3675000 | force_sb_drain            = 0
# Time: 3675000 | SB count/SBentry    = 0 100
# Time: 3675000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 366
# Time: 3675000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3675000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3675000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3675000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3675000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3675000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3685000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3685000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3685000 | CPU_RES          = '{data:13, ready:0}
# Time: 3685000 | (store_hit_done) = 0
# Time: 3685000 | finalValue       = 0
# Time: 3685000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3685000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3685000 | sb_load_hit/data          = 0 00000000
# Time: 3685000 | sb_drain_done             = 0
# Time: 3685000 | force_sb_drain            = 0
# Time: 3685000 | SB count/SBentry    = 0 100
# Time: 3685000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 367
# Time: 3685000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3685000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3685000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3685000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3685000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3685000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3695000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3695000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3695000 | CPU_RES          = '{data:13, ready:0}
# Time: 3695000 | (store_hit_done) = 0
# Time: 3695000 | finalValue       = 0
# Time: 3695000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3695000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3695000 | sb_load_hit/data          = 0 00000000
# Time: 3695000 | sb_drain_done             = 0
# Time: 3695000 | force_sb_drain            = 0
# Time: 3695000 | SB count/SBentry    = 0 100
# Time: 3695000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 368
# Time: 3695000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3695000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3695000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3695000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3695000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3695000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3705000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3705000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3705000 | CPU_RES          = '{data:13, ready:0}
# Time: 3705000 | (store_hit_done) = 0
# Time: 3705000 | finalValue       = 0
# Time: 3705000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3705000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3705000 | sb_load_hit/data          = 0 00000000
# Time: 3705000 | sb_drain_done             = 0
# Time: 3705000 | force_sb_drain            = 0
# Time: 3705000 | SB count/SBentry    = 0 100
# Time: 3705000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 369
# Time: 3705000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3705000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3705000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3705000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3705000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3705000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3715000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3715000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3715000 | CPU_RES          = '{data:13, ready:0}
# Time: 3715000 | (store_hit_done) = 0
# Time: 3715000 | finalValue       = 0
# Time: 3715000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3715000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3715000 | sb_load_hit/data          = 0 00000000
# Time: 3715000 | sb_drain_done             = 0
# Time: 3715000 | force_sb_drain            = 0
# Time: 3715000 | SB count/SBentry    = 0 100
# Time: 3715000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 370
# Time: 3715000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3715000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3715000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3715000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3715000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3715000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3725000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3725000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3725000 | CPU_RES          = '{data:13, ready:0}
# Time: 3725000 | (store_hit_done) = 0
# Time: 3725000 | finalValue       = 0
# Time: 3725000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3725000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3725000 | sb_load_hit/data          = 0 00000000
# Time: 3725000 | sb_drain_done             = 0
# Time: 3725000 | force_sb_drain            = 0
# Time: 3725000 | SB count/SBentry    = 0 100
# Time: 3725000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 371
# Time: 3725000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3725000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3725000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3725000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3725000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3725000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3735000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3735000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3735000 | CPU_RES          = '{data:13, ready:0}
# Time: 3735000 | (store_hit_done) = 0
# Time: 3735000 | finalValue       = 0
# Time: 3735000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3735000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3735000 | sb_load_hit/data          = 0 00000000
# Time: 3735000 | sb_drain_done             = 0
# Time: 3735000 | force_sb_drain            = 0
# Time: 3735000 | SB count/SBentry    = 0 100
# Time: 3735000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 372
# Time: 3735000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3735000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3735000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3735000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3735000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3735000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3745000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3745000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3745000 | CPU_RES          = '{data:13, ready:0}
# Time: 3745000 | (store_hit_done) = 0
# Time: 3745000 | finalValue       = 0
# Time: 3745000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3745000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3745000 | sb_load_hit/data          = 0 00000000
# Time: 3745000 | sb_drain_done             = 0
# Time: 3745000 | force_sb_drain            = 0
# Time: 3745000 | SB count/SBentry    = 0 100
# Time: 3745000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 373
# Time: 3745000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3745000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3745000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3745000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3745000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3745000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3755000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3755000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3755000 | CPU_RES          = '{data:13, ready:0}
# Time: 3755000 | (store_hit_done) = 0
# Time: 3755000 | finalValue       = 0
# Time: 3755000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3755000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3755000 | sb_load_hit/data          = 0 00000000
# Time: 3755000 | sb_drain_done             = 0
# Time: 3755000 | force_sb_drain            = 0
# Time: 3755000 | SB count/SBentry    = 0 100
# Time: 3755000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 374
# Time: 3755000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3755000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3755000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3755000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3755000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3755000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3765000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3765000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3765000 | CPU_RES          = '{data:13, ready:0}
# Time: 3765000 | (store_hit_done) = 0
# Time: 3765000 | finalValue       = 0
# Time: 3765000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3765000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3765000 | sb_load_hit/data          = 0 00000000
# Time: 3765000 | sb_drain_done             = 0
# Time: 3765000 | force_sb_drain            = 0
# Time: 3765000 | SB count/SBentry    = 0 100
# Time: 3765000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 375
# Time: 3765000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3765000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3765000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3765000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3765000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3765000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3775000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3775000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3775000 | CPU_RES          = '{data:13, ready:0}
# Time: 3775000 | (store_hit_done) = 0
# Time: 3775000 | finalValue       = 0
# Time: 3775000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3775000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3775000 | sb_load_hit/data          = 0 00000000
# Time: 3775000 | sb_drain_done             = 0
# Time: 3775000 | force_sb_drain            = 0
# Time: 3775000 | SB count/SBentry    = 0 100
# Time: 3775000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 376
# Time: 3775000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3775000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3775000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3775000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3775000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3775000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3785000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3785000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3785000 | CPU_RES          = '{data:13, ready:0}
# Time: 3785000 | (store_hit_done) = 0
# Time: 3785000 | finalValue       = 0
# Time: 3785000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3785000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3785000 | sb_load_hit/data          = 0 00000000
# Time: 3785000 | sb_drain_done             = 0
# Time: 3785000 | force_sb_drain            = 0
# Time: 3785000 | SB count/SBentry    = 0 100
# Time: 3785000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 377
# Time: 3785000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3785000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3785000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3785000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3785000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3785000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3795000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3795000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3795000 | CPU_RES          = '{data:13, ready:0}
# Time: 3795000 | (store_hit_done) = 0
# Time: 3795000 | finalValue       = 0
# Time: 3795000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3795000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3795000 | sb_load_hit/data          = 0 00000000
# Time: 3795000 | sb_drain_done             = 0
# Time: 3795000 | force_sb_drain            = 0
# Time: 3795000 | SB count/SBentry    = 0 100
# Time: 3795000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 378
# Time: 3795000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3795000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3795000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3795000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3795000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3795000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3805000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3805000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3805000 | CPU_RES          = '{data:13, ready:0}
# Time: 3805000 | (store_hit_done) = 0
# Time: 3805000 | finalValue       = 0
# Time: 3805000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3805000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3805000 | sb_load_hit/data          = 0 00000000
# Time: 3805000 | sb_drain_done             = 0
# Time: 3805000 | force_sb_drain            = 0
# Time: 3805000 | SB count/SBentry    = 0 100
# Time: 3805000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 379
# Time: 3805000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3805000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3805000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3805000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3805000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3805000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3815000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3815000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3815000 | CPU_RES          = '{data:13, ready:0}
# Time: 3815000 | (store_hit_done) = 0
# Time: 3815000 | finalValue       = 0
# Time: 3815000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3815000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3815000 | sb_load_hit/data          = 0 00000000
# Time: 3815000 | sb_drain_done             = 0
# Time: 3815000 | force_sb_drain            = 0
# Time: 3815000 | SB count/SBentry    = 0 100
# Time: 3815000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 380
# Time: 3815000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3815000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3815000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3815000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3815000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3815000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3825000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3825000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3825000 | CPU_RES          = '{data:13, ready:0}
# Time: 3825000 | (store_hit_done) = 0
# Time: 3825000 | finalValue       = 0
# Time: 3825000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3825000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3825000 | sb_load_hit/data          = 0 00000000
# Time: 3825000 | sb_drain_done             = 0
# Time: 3825000 | force_sb_drain            = 0
# Time: 3825000 | SB count/SBentry    = 0 100
# Time: 3825000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 381
# Time: 3825000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3825000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3825000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3825000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3825000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3825000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3835000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3835000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3835000 | CPU_RES          = '{data:13, ready:0}
# Time: 3835000 | (store_hit_done) = 0
# Time: 3835000 | finalValue       = 0
# Time: 3835000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3835000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3835000 | sb_load_hit/data          = 0 00000000
# Time: 3835000 | sb_drain_done             = 0
# Time: 3835000 | force_sb_drain            = 0
# Time: 3835000 | SB count/SBentry    = 0 100
# Time: 3835000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 382
# Time: 3835000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3835000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3835000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3835000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3835000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3835000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3845000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3845000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3845000 | CPU_RES          = '{data:13, ready:0}
# Time: 3845000 | (store_hit_done) = 0
# Time: 3845000 | finalValue       = 0
# Time: 3845000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3845000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3845000 | sb_load_hit/data          = 0 00000000
# Time: 3845000 | sb_drain_done             = 0
# Time: 3845000 | force_sb_drain            = 0
# Time: 3845000 | SB count/SBentry    = 0 100
# Time: 3845000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 383
# Time: 3845000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3845000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3845000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3845000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3845000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3845000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3855000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3855000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3855000 | CPU_RES          = '{data:13, ready:0}
# Time: 3855000 | (store_hit_done) = 0
# Time: 3855000 | finalValue       = 0
# Time: 3855000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3855000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3855000 | sb_load_hit/data          = 0 00000000
# Time: 3855000 | sb_drain_done             = 0
# Time: 3855000 | force_sb_drain            = 0
# Time: 3855000 | SB count/SBentry    = 0 100
# Time: 3855000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 384
# Time: 3855000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3855000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3855000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3855000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3855000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3855000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3865000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3865000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3865000 | CPU_RES          = '{data:13, ready:0}
# Time: 3865000 | (store_hit_done) = 0
# Time: 3865000 | finalValue       = 0
# Time: 3865000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3865000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3865000 | sb_load_hit/data          = 0 00000000
# Time: 3865000 | sb_drain_done             = 0
# Time: 3865000 | force_sb_drain            = 0
# Time: 3865000 | SB count/SBentry    = 0 100
# Time: 3865000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 385
# Time: 3865000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3865000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3865000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3865000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3865000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3865000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3875000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3875000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3875000 | CPU_RES          = '{data:13, ready:0}
# Time: 3875000 | (store_hit_done) = 0
# Time: 3875000 | finalValue       = 0
# Time: 3875000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3875000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3875000 | sb_load_hit/data          = 0 00000000
# Time: 3875000 | sb_drain_done             = 0
# Time: 3875000 | force_sb_drain            = 0
# Time: 3875000 | SB count/SBentry    = 0 100
# Time: 3875000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 386
# Time: 3875000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3875000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3875000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3875000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3875000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3875000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3885000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3885000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3885000 | CPU_RES          = '{data:13, ready:0}
# Time: 3885000 | (store_hit_done) = 0
# Time: 3885000 | finalValue       = 0
# Time: 3885000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3885000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3885000 | sb_load_hit/data          = 0 00000000
# Time: 3885000 | sb_drain_done             = 0
# Time: 3885000 | force_sb_drain            = 0
# Time: 3885000 | SB count/SBentry    = 0 100
# Time: 3885000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 387
# Time: 3885000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3885000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3885000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3885000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3885000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3885000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3895000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3895000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3895000 | CPU_RES          = '{data:13, ready:0}
# Time: 3895000 | (store_hit_done) = 0
# Time: 3895000 | finalValue       = 0
# Time: 3895000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3895000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3895000 | sb_load_hit/data          = 0 00000000
# Time: 3895000 | sb_drain_done             = 0
# Time: 3895000 | force_sb_drain            = 0
# Time: 3895000 | SB count/SBentry    = 0 100
# Time: 3895000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 388
# Time: 3895000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3895000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3895000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3895000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3895000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3895000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3905000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3905000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3905000 | CPU_RES          = '{data:13, ready:0}
# Time: 3905000 | (store_hit_done) = 0
# Time: 3905000 | finalValue       = 0
# Time: 3905000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3905000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3905000 | sb_load_hit/data          = 0 00000000
# Time: 3905000 | sb_drain_done             = 0
# Time: 3905000 | force_sb_drain            = 0
# Time: 3905000 | SB count/SBentry    = 0 100
# Time: 3905000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 389
# Time: 3905000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3905000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3905000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3905000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3905000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3905000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3915000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3915000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3915000 | CPU_RES          = '{data:13, ready:0}
# Time: 3915000 | (store_hit_done) = 0
# Time: 3915000 | finalValue       = 0
# Time: 3915000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3915000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3915000 | sb_load_hit/data          = 0 00000000
# Time: 3915000 | sb_drain_done             = 0
# Time: 3915000 | force_sb_drain            = 0
# Time: 3915000 | SB count/SBentry    = 0 100
# Time: 3915000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 390
# Time: 3915000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3915000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3915000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3915000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3915000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3915000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3925000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3925000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3925000 | CPU_RES          = '{data:13, ready:0}
# Time: 3925000 | (store_hit_done) = 0
# Time: 3925000 | finalValue       = 0
# Time: 3925000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3925000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3925000 | sb_load_hit/data          = 0 00000000
# Time: 3925000 | sb_drain_done             = 0
# Time: 3925000 | force_sb_drain            = 0
# Time: 3925000 | SB count/SBentry    = 0 100
# Time: 3925000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 391
# Time: 3925000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3925000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3925000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3925000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3925000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3925000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3935000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3935000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3935000 | CPU_RES          = '{data:13, ready:0}
# Time: 3935000 | (store_hit_done) = 0
# Time: 3935000 | finalValue       = 0
# Time: 3935000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3935000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3935000 | sb_load_hit/data          = 0 00000000
# Time: 3935000 | sb_drain_done             = 0
# Time: 3935000 | force_sb_drain            = 0
# Time: 3935000 | SB count/SBentry    = 0 100
# Time: 3935000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 392
# Time: 3935000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3935000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3935000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3935000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3935000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3935000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3945000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3945000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3945000 | CPU_RES          = '{data:13, ready:0}
# Time: 3945000 | (store_hit_done) = 0
# Time: 3945000 | finalValue       = 0
# Time: 3945000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3945000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3945000 | sb_load_hit/data          = 0 00000000
# Time: 3945000 | sb_drain_done             = 0
# Time: 3945000 | force_sb_drain            = 0
# Time: 3945000 | SB count/SBentry    = 0 100
# Time: 3945000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 393
# Time: 3945000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3945000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3945000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3945000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3945000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3945000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3955000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3955000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3955000 | CPU_RES          = '{data:13, ready:0}
# Time: 3955000 | (store_hit_done) = 0
# Time: 3955000 | finalValue       = 0
# Time: 3955000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3955000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3955000 | sb_load_hit/data          = 0 00000000
# Time: 3955000 | sb_drain_done             = 0
# Time: 3955000 | force_sb_drain            = 0
# Time: 3955000 | SB count/SBentry    = 0 100
# Time: 3955000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 394
# Time: 3955000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3955000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3955000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3955000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3955000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3955000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3965000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3965000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3965000 | CPU_RES          = '{data:13, ready:0}
# Time: 3965000 | (store_hit_done) = 0
# Time: 3965000 | finalValue       = 0
# Time: 3965000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3965000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3965000 | sb_load_hit/data          = 0 00000000
# Time: 3965000 | sb_drain_done             = 0
# Time: 3965000 | force_sb_drain            = 0
# Time: 3965000 | SB count/SBentry    = 0 100
# Time: 3965000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 395
# Time: 3965000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3965000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3965000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3965000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3965000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3965000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3975000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3975000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3975000 | CPU_RES          = '{data:13, ready:0}
# Time: 3975000 | (store_hit_done) = 0
# Time: 3975000 | finalValue       = 0
# Time: 3975000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3975000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3975000 | sb_load_hit/data          = 0 00000000
# Time: 3975000 | sb_drain_done             = 0
# Time: 3975000 | force_sb_drain            = 0
# Time: 3975000 | SB count/SBentry    = 0 100
# Time: 3975000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 396
# Time: 3975000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3975000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3975000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3975000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3975000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3975000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3985000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3985000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3985000 | CPU_RES          = '{data:13, ready:0}
# Time: 3985000 | (store_hit_done) = 0
# Time: 3985000 | finalValue       = 0
# Time: 3985000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3985000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3985000 | sb_load_hit/data          = 0 00000000
# Time: 3985000 | sb_drain_done             = 0
# Time: 3985000 | force_sb_drain            = 0
# Time: 3985000 | SB count/SBentry    = 0 100
# Time: 3985000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 397
# Time: 3985000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3985000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3985000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3985000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3985000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3985000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 3995000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3995000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 3995000 | CPU_RES          = '{data:13, ready:0}
# Time: 3995000 | (store_hit_done) = 0
# Time: 3995000 | finalValue       = 0
# Time: 3995000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 3995000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 3995000 | sb_load_hit/data          = 0 00000000
# Time: 3995000 | sb_drain_done             = 0
# Time: 3995000 | force_sb_drain            = 0
# Time: 3995000 | SB count/SBentry    = 0 100
# Time: 3995000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 398
# Time: 3995000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 3995000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 3995000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 3995000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3995000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 3995000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4005000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4005000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4005000 | CPU_RES          = '{data:13, ready:0}
# Time: 4005000 | (store_hit_done) = 0
# Time: 4005000 | finalValue       = 0
# Time: 4005000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4005000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4005000 | sb_load_hit/data          = 0 00000000
# Time: 4005000 | sb_drain_done             = 0
# Time: 4005000 | force_sb_drain            = 0
# Time: 4005000 | SB count/SBentry    = 0 100
# Time: 4005000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 399
# Time: 4005000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4005000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4005000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4005000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4005000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4005000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4015000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4015000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4015000 | CPU_RES          = '{data:13, ready:0}
# Time: 4015000 | (store_hit_done) = 0
# Time: 4015000 | finalValue       = 0
# Time: 4015000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4015000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4015000 | sb_load_hit/data          = 0 00000000
# Time: 4015000 | sb_drain_done             = 0
# Time: 4015000 | force_sb_drain            = 0
# Time: 4015000 | SB count/SBentry    = 0 100
# Time: 4015000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 400
# Time: 4015000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4015000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4015000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4015000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4015000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4015000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4025000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4025000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4025000 | CPU_RES          = '{data:13, ready:0}
# Time: 4025000 | (store_hit_done) = 0
# Time: 4025000 | finalValue       = 0
# Time: 4025000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4025000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4025000 | sb_load_hit/data          = 0 00000000
# Time: 4025000 | sb_drain_done             = 0
# Time: 4025000 | force_sb_drain            = 0
# Time: 4025000 | SB count/SBentry    = 0 100
# Time: 4025000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 401
# Time: 4025000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4025000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4025000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4025000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4025000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4025000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4035000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4035000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4035000 | CPU_RES          = '{data:13, ready:0}
# Time: 4035000 | (store_hit_done) = 0
# Time: 4035000 | finalValue       = 0
# Time: 4035000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4035000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4035000 | sb_load_hit/data          = 0 00000000
# Time: 4035000 | sb_drain_done             = 0
# Time: 4035000 | force_sb_drain            = 0
# Time: 4035000 | SB count/SBentry    = 0 100
# Time: 4035000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 402
# Time: 4035000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4035000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4035000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4035000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4035000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4035000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4045000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4045000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4045000 | CPU_RES          = '{data:13, ready:0}
# Time: 4045000 | (store_hit_done) = 0
# Time: 4045000 | finalValue       = 0
# Time: 4045000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4045000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4045000 | sb_load_hit/data          = 0 00000000
# Time: 4045000 | sb_drain_done             = 0
# Time: 4045000 | force_sb_drain            = 0
# Time: 4045000 | SB count/SBentry    = 0 100
# Time: 4045000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 403
# Time: 4045000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4045000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4045000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4045000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4045000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4045000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4055000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4055000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4055000 | CPU_RES          = '{data:13, ready:0}
# Time: 4055000 | (store_hit_done) = 0
# Time: 4055000 | finalValue       = 0
# Time: 4055000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4055000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4055000 | sb_load_hit/data          = 0 00000000
# Time: 4055000 | sb_drain_done             = 0
# Time: 4055000 | force_sb_drain            = 0
# Time: 4055000 | SB count/SBentry    = 0 100
# Time: 4055000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 404
# Time: 4055000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4055000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4055000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4055000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4055000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4055000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4065000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4065000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4065000 | CPU_RES          = '{data:13, ready:0}
# Time: 4065000 | (store_hit_done) = 0
# Time: 4065000 | finalValue       = 0
# Time: 4065000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4065000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4065000 | sb_load_hit/data          = 0 00000000
# Time: 4065000 | sb_drain_done             = 0
# Time: 4065000 | force_sb_drain            = 0
# Time: 4065000 | SB count/SBentry    = 0 100
# Time: 4065000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 405
# Time: 4065000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4065000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4065000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4065000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4065000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4065000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4075000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4075000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4075000 | CPU_RES          = '{data:13, ready:0}
# Time: 4075000 | (store_hit_done) = 0
# Time: 4075000 | finalValue       = 0
# Time: 4075000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4075000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4075000 | sb_load_hit/data          = 0 00000000
# Time: 4075000 | sb_drain_done             = 0
# Time: 4075000 | force_sb_drain            = 0
# Time: 4075000 | SB count/SBentry    = 0 100
# Time: 4075000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 406
# Time: 4075000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4075000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4075000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4075000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4075000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4075000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4085000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4085000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4085000 | CPU_RES          = '{data:13, ready:0}
# Time: 4085000 | (store_hit_done) = 0
# Time: 4085000 | finalValue       = 0
# Time: 4085000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4085000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4085000 | sb_load_hit/data          = 0 00000000
# Time: 4085000 | sb_drain_done             = 0
# Time: 4085000 | force_sb_drain            = 0
# Time: 4085000 | SB count/SBentry    = 0 100
# Time: 4085000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 407
# Time: 4085000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4085000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4085000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4085000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4085000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4085000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4095000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4095000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4095000 | CPU_RES          = '{data:13, ready:0}
# Time: 4095000 | (store_hit_done) = 0
# Time: 4095000 | finalValue       = 0
# Time: 4095000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4095000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4095000 | sb_load_hit/data          = 0 00000000
# Time: 4095000 | sb_drain_done             = 0
# Time: 4095000 | force_sb_drain            = 0
# Time: 4095000 | SB count/SBentry    = 0 100
# Time: 4095000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 408
# Time: 4095000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4095000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4095000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4095000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4095000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4095000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4105000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4105000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4105000 | CPU_RES          = '{data:13, ready:0}
# Time: 4105000 | (store_hit_done) = 0
# Time: 4105000 | finalValue       = 0
# Time: 4105000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4105000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4105000 | sb_load_hit/data          = 0 00000000
# Time: 4105000 | sb_drain_done             = 0
# Time: 4105000 | force_sb_drain            = 0
# Time: 4105000 | SB count/SBentry    = 0 100
# Time: 4105000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 409
# Time: 4105000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4105000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4105000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4105000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4105000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4105000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4115000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4115000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4115000 | CPU_RES          = '{data:13, ready:0}
# Time: 4115000 | (store_hit_done) = 0
# Time: 4115000 | finalValue       = 0
# Time: 4115000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4115000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4115000 | sb_load_hit/data          = 0 00000000
# Time: 4115000 | sb_drain_done             = 0
# Time: 4115000 | force_sb_drain            = 0
# Time: 4115000 | SB count/SBentry    = 0 100
# Time: 4115000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 410
# Time: 4115000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4115000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4115000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4115000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4115000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4115000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4125000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4125000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4125000 | CPU_RES          = '{data:13, ready:0}
# Time: 4125000 | (store_hit_done) = 0
# Time: 4125000 | finalValue       = 0
# Time: 4125000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4125000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4125000 | sb_load_hit/data          = 0 00000000
# Time: 4125000 | sb_drain_done             = 0
# Time: 4125000 | force_sb_drain            = 0
# Time: 4125000 | SB count/SBentry    = 0 100
# Time: 4125000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 411
# Time: 4125000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4125000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4125000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4125000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4125000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4125000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4135000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4135000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4135000 | CPU_RES          = '{data:13, ready:0}
# Time: 4135000 | (store_hit_done) = 0
# Time: 4135000 | finalValue       = 0
# Time: 4135000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4135000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4135000 | sb_load_hit/data          = 0 00000000
# Time: 4135000 | sb_drain_done             = 0
# Time: 4135000 | force_sb_drain            = 0
# Time: 4135000 | SB count/SBentry    = 0 100
# Time: 4135000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 412
# Time: 4135000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4135000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4135000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4135000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4135000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4135000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4145000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4145000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4145000 | CPU_RES          = '{data:13, ready:0}
# Time: 4145000 | (store_hit_done) = 0
# Time: 4145000 | finalValue       = 0
# Time: 4145000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4145000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4145000 | sb_load_hit/data          = 0 00000000
# Time: 4145000 | sb_drain_done             = 0
# Time: 4145000 | force_sb_drain            = 0
# Time: 4145000 | SB count/SBentry    = 0 100
# Time: 4145000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 413
# Time: 4145000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4145000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4145000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4145000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4145000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4145000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4155000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4155000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4155000 | CPU_RES          = '{data:13, ready:0}
# Time: 4155000 | (store_hit_done) = 0
# Time: 4155000 | finalValue       = 0
# Time: 4155000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4155000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4155000 | sb_load_hit/data          = 0 00000000
# Time: 4155000 | sb_drain_done             = 0
# Time: 4155000 | force_sb_drain            = 0
# Time: 4155000 | SB count/SBentry    = 0 100
# Time: 4155000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 414
# Time: 4155000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4155000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4155000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4155000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4155000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4155000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4165000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4165000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4165000 | CPU_RES          = '{data:13, ready:0}
# Time: 4165000 | (store_hit_done) = 0
# Time: 4165000 | finalValue       = 0
# Time: 4165000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4165000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4165000 | sb_load_hit/data          = 0 00000000
# Time: 4165000 | sb_drain_done             = 0
# Time: 4165000 | force_sb_drain            = 0
# Time: 4165000 | SB count/SBentry    = 0 100
# Time: 4165000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 415
# Time: 4165000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4165000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4165000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4165000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4165000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4165000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4175000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4175000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4175000 | CPU_RES          = '{data:13, ready:0}
# Time: 4175000 | (store_hit_done) = 0
# Time: 4175000 | finalValue       = 0
# Time: 4175000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4175000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4175000 | sb_load_hit/data          = 0 00000000
# Time: 4175000 | sb_drain_done             = 0
# Time: 4175000 | force_sb_drain            = 0
# Time: 4175000 | SB count/SBentry    = 0 100
# Time: 4175000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 416
# Time: 4175000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4175000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4175000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4175000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4175000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4175000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4185000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4185000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4185000 | CPU_RES          = '{data:13, ready:0}
# Time: 4185000 | (store_hit_done) = 0
# Time: 4185000 | finalValue       = 0
# Time: 4185000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4185000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4185000 | sb_load_hit/data          = 0 00000000
# Time: 4185000 | sb_drain_done             = 0
# Time: 4185000 | force_sb_drain            = 0
# Time: 4185000 | SB count/SBentry    = 0 100
# Time: 4185000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 417
# Time: 4185000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4185000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4185000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4185000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4185000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4185000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4195000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4195000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4195000 | CPU_RES          = '{data:13, ready:0}
# Time: 4195000 | (store_hit_done) = 0
# Time: 4195000 | finalValue       = 0
# Time: 4195000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4195000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4195000 | sb_load_hit/data          = 0 00000000
# Time: 4195000 | sb_drain_done             = 0
# Time: 4195000 | force_sb_drain            = 0
# Time: 4195000 | SB count/SBentry    = 0 100
# Time: 4195000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 418
# Time: 4195000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4195000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4195000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4195000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4195000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4195000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4205000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4205000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4205000 | CPU_RES          = '{data:13, ready:0}
# Time: 4205000 | (store_hit_done) = 0
# Time: 4205000 | finalValue       = 0
# Time: 4205000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4205000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4205000 | sb_load_hit/data          = 0 00000000
# Time: 4205000 | sb_drain_done             = 0
# Time: 4205000 | force_sb_drain            = 0
# Time: 4205000 | SB count/SBentry    = 0 100
# Time: 4205000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 419
# Time: 4205000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4205000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4205000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4205000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4205000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4205000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4215000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4215000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4215000 | CPU_RES          = '{data:13, ready:0}
# Time: 4215000 | (store_hit_done) = 0
# Time: 4215000 | finalValue       = 0
# Time: 4215000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4215000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4215000 | sb_load_hit/data          = 0 00000000
# Time: 4215000 | sb_drain_done             = 0
# Time: 4215000 | force_sb_drain            = 0
# Time: 4215000 | SB count/SBentry    = 0 100
# Time: 4215000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 420
# Time: 4215000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4215000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4215000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4215000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4215000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4215000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4225000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4225000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4225000 | CPU_RES          = '{data:13, ready:0}
# Time: 4225000 | (store_hit_done) = 0
# Time: 4225000 | finalValue       = 0
# Time: 4225000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4225000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4225000 | sb_load_hit/data          = 0 00000000
# Time: 4225000 | sb_drain_done             = 0
# Time: 4225000 | force_sb_drain            = 0
# Time: 4225000 | SB count/SBentry    = 0 100
# Time: 4225000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 421
# Time: 4225000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4225000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4225000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4225000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4225000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4225000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4235000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4235000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4235000 | CPU_RES          = '{data:13, ready:0}
# Time: 4235000 | (store_hit_done) = 0
# Time: 4235000 | finalValue       = 0
# Time: 4235000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4235000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4235000 | sb_load_hit/data          = 0 00000000
# Time: 4235000 | sb_drain_done             = 0
# Time: 4235000 | force_sb_drain            = 0
# Time: 4235000 | SB count/SBentry    = 0 100
# Time: 4235000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 422
# Time: 4235000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4235000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4235000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4235000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4235000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4235000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4245000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4245000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4245000 | CPU_RES          = '{data:13, ready:0}
# Time: 4245000 | (store_hit_done) = 0
# Time: 4245000 | finalValue       = 0
# Time: 4245000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4245000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4245000 | sb_load_hit/data          = 0 00000000
# Time: 4245000 | sb_drain_done             = 0
# Time: 4245000 | force_sb_drain            = 0
# Time: 4245000 | SB count/SBentry    = 0 100
# Time: 4245000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 423
# Time: 4245000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4245000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4245000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4245000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4245000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4245000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4255000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4255000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4255000 | CPU_RES          = '{data:13, ready:0}
# Time: 4255000 | (store_hit_done) = 0
# Time: 4255000 | finalValue       = 0
# Time: 4255000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4255000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4255000 | sb_load_hit/data          = 0 00000000
# Time: 4255000 | sb_drain_done             = 0
# Time: 4255000 | force_sb_drain            = 0
# Time: 4255000 | SB count/SBentry    = 0 100
# Time: 4255000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 424
# Time: 4255000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4255000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4255000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4255000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4255000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4255000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4265000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4265000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4265000 | CPU_RES          = '{data:13, ready:0}
# Time: 4265000 | (store_hit_done) = 0
# Time: 4265000 | finalValue       = 0
# Time: 4265000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4265000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4265000 | sb_load_hit/data          = 0 00000000
# Time: 4265000 | sb_drain_done             = 0
# Time: 4265000 | force_sb_drain            = 0
# Time: 4265000 | SB count/SBentry    = 0 100
# Time: 4265000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 425
# Time: 4265000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4265000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4265000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4265000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4265000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4265000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4275000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4275000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4275000 | CPU_RES          = '{data:13, ready:0}
# Time: 4275000 | (store_hit_done) = 0
# Time: 4275000 | finalValue       = 0
# Time: 4275000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4275000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4275000 | sb_load_hit/data          = 0 00000000
# Time: 4275000 | sb_drain_done             = 0
# Time: 4275000 | force_sb_drain            = 0
# Time: 4275000 | SB count/SBentry    = 0 100
# Time: 4275000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 426
# Time: 4275000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4275000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4275000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4275000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4275000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4275000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4285000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4285000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4285000 | CPU_RES          = '{data:13, ready:0}
# Time: 4285000 | (store_hit_done) = 0
# Time: 4285000 | finalValue       = 0
# Time: 4285000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4285000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4285000 | sb_load_hit/data          = 0 00000000
# Time: 4285000 | sb_drain_done             = 0
# Time: 4285000 | force_sb_drain            = 0
# Time: 4285000 | SB count/SBentry    = 0 100
# Time: 4285000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 427
# Time: 4285000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4285000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4285000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4285000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4285000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4285000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4295000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4295000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4295000 | CPU_RES          = '{data:13, ready:0}
# Time: 4295000 | (store_hit_done) = 0
# Time: 4295000 | finalValue       = 0
# Time: 4295000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4295000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4295000 | sb_load_hit/data          = 0 00000000
# Time: 4295000 | sb_drain_done             = 0
# Time: 4295000 | force_sb_drain            = 0
# Time: 4295000 | SB count/SBentry    = 0 100
# Time: 4295000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 428
# Time: 4295000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4295000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4295000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4295000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4295000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4295000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4305000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4305000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4305000 | CPU_RES          = '{data:13, ready:0}
# Time: 4305000 | (store_hit_done) = 0
# Time: 4305000 | finalValue       = 0
# Time: 4305000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4305000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4305000 | sb_load_hit/data          = 0 00000000
# Time: 4305000 | sb_drain_done             = 0
# Time: 4305000 | force_sb_drain            = 0
# Time: 4305000 | SB count/SBentry    = 0 100
# Time: 4305000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 429
# Time: 4305000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4305000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4305000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4305000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4305000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4305000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4315000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4315000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4315000 | CPU_RES          = '{data:13, ready:0}
# Time: 4315000 | (store_hit_done) = 0
# Time: 4315000 | finalValue       = 0
# Time: 4315000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4315000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4315000 | sb_load_hit/data          = 0 00000000
# Time: 4315000 | sb_drain_done             = 0
# Time: 4315000 | force_sb_drain            = 0
# Time: 4315000 | SB count/SBentry    = 0 100
# Time: 4315000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 430
# Time: 4315000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4315000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4315000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4315000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4315000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4315000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4325000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4325000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4325000 | CPU_RES          = '{data:13, ready:0}
# Time: 4325000 | (store_hit_done) = 0
# Time: 4325000 | finalValue       = 0
# Time: 4325000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4325000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4325000 | sb_load_hit/data          = 0 00000000
# Time: 4325000 | sb_drain_done             = 0
# Time: 4325000 | force_sb_drain            = 0
# Time: 4325000 | SB count/SBentry    = 0 100
# Time: 4325000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 431
# Time: 4325000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4325000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4325000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4325000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4325000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4325000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4335000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4335000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4335000 | CPU_RES          = '{data:13, ready:0}
# Time: 4335000 | (store_hit_done) = 0
# Time: 4335000 | finalValue       = 0
# Time: 4335000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4335000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4335000 | sb_load_hit/data          = 0 00000000
# Time: 4335000 | sb_drain_done             = 0
# Time: 4335000 | force_sb_drain            = 0
# Time: 4335000 | SB count/SBentry    = 0 100
# Time: 4335000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 432
# Time: 4335000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4335000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4335000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4335000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4335000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4335000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4345000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4345000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4345000 | CPU_RES          = '{data:13, ready:0}
# Time: 4345000 | (store_hit_done) = 0
# Time: 4345000 | finalValue       = 0
# Time: 4345000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4345000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4345000 | sb_load_hit/data          = 0 00000000
# Time: 4345000 | sb_drain_done             = 0
# Time: 4345000 | force_sb_drain            = 0
# Time: 4345000 | SB count/SBentry    = 0 100
# Time: 4345000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 433
# Time: 4345000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4345000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4345000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4345000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4345000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4345000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4355000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4355000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4355000 | CPU_RES          = '{data:13, ready:0}
# Time: 4355000 | (store_hit_done) = 0
# Time: 4355000 | finalValue       = 0
# Time: 4355000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4355000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4355000 | sb_load_hit/data          = 0 00000000
# Time: 4355000 | sb_drain_done             = 0
# Time: 4355000 | force_sb_drain            = 0
# Time: 4355000 | SB count/SBentry    = 0 100
# Time: 4355000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 434
# Time: 4355000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4355000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4355000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4355000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4355000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4355000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4365000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4365000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4365000 | CPU_RES          = '{data:13, ready:0}
# Time: 4365000 | (store_hit_done) = 0
# Time: 4365000 | finalValue       = 0
# Time: 4365000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4365000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4365000 | sb_load_hit/data          = 0 00000000
# Time: 4365000 | sb_drain_done             = 0
# Time: 4365000 | force_sb_drain            = 0
# Time: 4365000 | SB count/SBentry    = 0 100
# Time: 4365000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 435
# Time: 4365000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4365000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4365000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4365000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4365000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4365000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4375000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4375000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4375000 | CPU_RES          = '{data:13, ready:0}
# Time: 4375000 | (store_hit_done) = 0
# Time: 4375000 | finalValue       = 0
# Time: 4375000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4375000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4375000 | sb_load_hit/data          = 0 00000000
# Time: 4375000 | sb_drain_done             = 0
# Time: 4375000 | force_sb_drain            = 0
# Time: 4375000 | SB count/SBentry    = 0 100
# Time: 4375000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 436
# Time: 4375000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4375000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4375000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4375000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4375000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4375000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4385000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4385000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4385000 | CPU_RES          = '{data:13, ready:0}
# Time: 4385000 | (store_hit_done) = 0
# Time: 4385000 | finalValue       = 0
# Time: 4385000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4385000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4385000 | sb_load_hit/data          = 0 00000000
# Time: 4385000 | sb_drain_done             = 0
# Time: 4385000 | force_sb_drain            = 0
# Time: 4385000 | SB count/SBentry    = 0 100
# Time: 4385000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 437
# Time: 4385000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4385000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4385000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4385000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4385000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4385000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4395000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4395000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4395000 | CPU_RES          = '{data:13, ready:0}
# Time: 4395000 | (store_hit_done) = 0
# Time: 4395000 | finalValue       = 0
# Time: 4395000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4395000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4395000 | sb_load_hit/data          = 0 00000000
# Time: 4395000 | sb_drain_done             = 0
# Time: 4395000 | force_sb_drain            = 0
# Time: 4395000 | SB count/SBentry    = 0 100
# Time: 4395000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 438
# Time: 4395000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4395000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4395000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4395000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4395000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4395000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4405000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4405000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4405000 | CPU_RES          = '{data:13, ready:0}
# Time: 4405000 | (store_hit_done) = 0
# Time: 4405000 | finalValue       = 0
# Time: 4405000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4405000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4405000 | sb_load_hit/data          = 0 00000000
# Time: 4405000 | sb_drain_done             = 0
# Time: 4405000 | force_sb_drain            = 0
# Time: 4405000 | SB count/SBentry    = 0 100
# Time: 4405000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 439
# Time: 4405000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4405000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4405000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4405000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4405000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4405000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4415000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4415000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4415000 | CPU_RES          = '{data:13, ready:0}
# Time: 4415000 | (store_hit_done) = 0
# Time: 4415000 | finalValue       = 0
# Time: 4415000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4415000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4415000 | sb_load_hit/data          = 0 00000000
# Time: 4415000 | sb_drain_done             = 0
# Time: 4415000 | force_sb_drain            = 0
# Time: 4415000 | SB count/SBentry    = 0 100
# Time: 4415000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 440
# Time: 4415000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4415000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4415000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4415000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4415000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4415000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4425000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4425000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4425000 | CPU_RES          = '{data:13, ready:0}
# Time: 4425000 | (store_hit_done) = 0
# Time: 4425000 | finalValue       = 0
# Time: 4425000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4425000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4425000 | sb_load_hit/data          = 0 00000000
# Time: 4425000 | sb_drain_done             = 0
# Time: 4425000 | force_sb_drain            = 0
# Time: 4425000 | SB count/SBentry    = 0 100
# Time: 4425000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 441
# Time: 4425000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4425000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4425000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4425000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4425000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4425000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4435000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4435000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4435000 | CPU_RES          = '{data:13, ready:0}
# Time: 4435000 | (store_hit_done) = 0
# Time: 4435000 | finalValue       = 0
# Time: 4435000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4435000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4435000 | sb_load_hit/data          = 0 00000000
# Time: 4435000 | sb_drain_done             = 0
# Time: 4435000 | force_sb_drain            = 0
# Time: 4435000 | SB count/SBentry    = 0 100
# Time: 4435000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 442
# Time: 4435000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4435000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4435000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4435000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4435000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4435000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4445000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4445000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4445000 | CPU_RES          = '{data:13, ready:0}
# Time: 4445000 | (store_hit_done) = 0
# Time: 4445000 | finalValue       = 0
# Time: 4445000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4445000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4445000 | sb_load_hit/data          = 0 00000000
# Time: 4445000 | sb_drain_done             = 0
# Time: 4445000 | force_sb_drain            = 0
# Time: 4445000 | SB count/SBentry    = 0 100
# Time: 4445000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 443
# Time: 4445000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4445000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4445000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4445000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4445000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4445000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4455000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4455000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4455000 | CPU_RES          = '{data:13, ready:0}
# Time: 4455000 | (store_hit_done) = 0
# Time: 4455000 | finalValue       = 0
# Time: 4455000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4455000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4455000 | sb_load_hit/data          = 0 00000000
# Time: 4455000 | sb_drain_done             = 0
# Time: 4455000 | force_sb_drain            = 0
# Time: 4455000 | SB count/SBentry    = 0 100
# Time: 4455000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 444
# Time: 4455000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4455000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4455000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4455000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4455000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4455000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4465000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4465000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4465000 | CPU_RES          = '{data:13, ready:0}
# Time: 4465000 | (store_hit_done) = 0
# Time: 4465000 | finalValue       = 0
# Time: 4465000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4465000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4465000 | sb_load_hit/data          = 0 00000000
# Time: 4465000 | sb_drain_done             = 0
# Time: 4465000 | force_sb_drain            = 0
# Time: 4465000 | SB count/SBentry    = 0 100
# Time: 4465000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 445
# Time: 4465000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4465000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4465000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4465000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4465000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4465000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4475000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4475000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4475000 | CPU_RES          = '{data:13, ready:0}
# Time: 4475000 | (store_hit_done) = 0
# Time: 4475000 | finalValue       = 0
# Time: 4475000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4475000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4475000 | sb_load_hit/data          = 0 00000000
# Time: 4475000 | sb_drain_done             = 0
# Time: 4475000 | force_sb_drain            = 0
# Time: 4475000 | SB count/SBentry    = 0 100
# Time: 4475000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 446
# Time: 4475000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4475000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4475000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4475000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4475000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4475000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4485000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4485000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4485000 | CPU_RES          = '{data:13, ready:0}
# Time: 4485000 | (store_hit_done) = 0
# Time: 4485000 | finalValue       = 0
# Time: 4485000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4485000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4485000 | sb_load_hit/data          = 0 00000000
# Time: 4485000 | sb_drain_done             = 0
# Time: 4485000 | force_sb_drain            = 0
# Time: 4485000 | SB count/SBentry    = 0 100
# Time: 4485000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 447
# Time: 4485000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4485000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4485000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4485000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4485000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4485000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4495000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4495000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4495000 | CPU_RES          = '{data:13, ready:0}
# Time: 4495000 | (store_hit_done) = 0
# Time: 4495000 | finalValue       = 0
# Time: 4495000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4495000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4495000 | sb_load_hit/data          = 0 00000000
# Time: 4495000 | sb_drain_done             = 0
# Time: 4495000 | force_sb_drain            = 0
# Time: 4495000 | SB count/SBentry    = 0 100
# Time: 4495000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 448
# Time: 4495000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4495000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4495000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4495000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4495000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4495000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4505000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4505000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4505000 | CPU_RES          = '{data:13, ready:0}
# Time: 4505000 | (store_hit_done) = 0
# Time: 4505000 | finalValue       = 0
# Time: 4505000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4505000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4505000 | sb_load_hit/data          = 0 00000000
# Time: 4505000 | sb_drain_done             = 0
# Time: 4505000 | force_sb_drain            = 0
# Time: 4505000 | SB count/SBentry    = 0 100
# Time: 4505000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 449
# Time: 4505000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4505000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4505000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4505000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4505000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4505000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4515000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4515000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4515000 | CPU_RES          = '{data:13, ready:0}
# Time: 4515000 | (store_hit_done) = 0
# Time: 4515000 | finalValue       = 0
# Time: 4515000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4515000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4515000 | sb_load_hit/data          = 0 00000000
# Time: 4515000 | sb_drain_done             = 0
# Time: 4515000 | force_sb_drain            = 0
# Time: 4515000 | SB count/SBentry    = 0 100
# Time: 4515000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 450
# Time: 4515000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4515000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4515000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4515000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4515000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4515000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4525000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4525000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4525000 | CPU_RES          = '{data:13, ready:0}
# Time: 4525000 | (store_hit_done) = 0
# Time: 4525000 | finalValue       = 0
# Time: 4525000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4525000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4525000 | sb_load_hit/data          = 0 00000000
# Time: 4525000 | sb_drain_done             = 0
# Time: 4525000 | force_sb_drain            = 0
# Time: 4525000 | SB count/SBentry    = 0 100
# Time: 4525000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 451
# Time: 4525000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4525000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4525000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4525000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4525000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4525000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4535000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4535000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4535000 | CPU_RES          = '{data:13, ready:0}
# Time: 4535000 | (store_hit_done) = 0
# Time: 4535000 | finalValue       = 0
# Time: 4535000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4535000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4535000 | sb_load_hit/data          = 0 00000000
# Time: 4535000 | sb_drain_done             = 0
# Time: 4535000 | force_sb_drain            = 0
# Time: 4535000 | SB count/SBentry    = 0 100
# Time: 4535000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 452
# Time: 4535000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4535000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4535000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4535000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4535000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4535000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4545000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4545000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4545000 | CPU_RES          = '{data:13, ready:0}
# Time: 4545000 | (store_hit_done) = 0
# Time: 4545000 | finalValue       = 0
# Time: 4545000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4545000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4545000 | sb_load_hit/data          = 0 00000000
# Time: 4545000 | sb_drain_done             = 0
# Time: 4545000 | force_sb_drain            = 0
# Time: 4545000 | SB count/SBentry    = 0 100
# Time: 4545000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 453
# Time: 4545000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4545000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4545000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4545000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4545000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4545000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4555000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4555000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4555000 | CPU_RES          = '{data:13, ready:0}
# Time: 4555000 | (store_hit_done) = 0
# Time: 4555000 | finalValue       = 0
# Time: 4555000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4555000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4555000 | sb_load_hit/data          = 0 00000000
# Time: 4555000 | sb_drain_done             = 0
# Time: 4555000 | force_sb_drain            = 0
# Time: 4555000 | SB count/SBentry    = 0 100
# Time: 4555000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 454
# Time: 4555000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4555000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4555000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4555000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4555000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4555000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4565000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4565000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4565000 | CPU_RES          = '{data:13, ready:0}
# Time: 4565000 | (store_hit_done) = 0
# Time: 4565000 | finalValue       = 0
# Time: 4565000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4565000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4565000 | sb_load_hit/data          = 0 00000000
# Time: 4565000 | sb_drain_done             = 0
# Time: 4565000 | force_sb_drain            = 0
# Time: 4565000 | SB count/SBentry    = 0 100
# Time: 4565000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 455
# Time: 4565000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4565000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4565000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4565000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4565000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4565000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4575000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4575000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4575000 | CPU_RES          = '{data:13, ready:0}
# Time: 4575000 | (store_hit_done) = 0
# Time: 4575000 | finalValue       = 0
# Time: 4575000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4575000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4575000 | sb_load_hit/data          = 0 00000000
# Time: 4575000 | sb_drain_done             = 0
# Time: 4575000 | force_sb_drain            = 0
# Time: 4575000 | SB count/SBentry    = 0 100
# Time: 4575000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 456
# Time: 4575000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4575000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4575000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4575000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4575000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4575000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4585000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4585000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4585000 | CPU_RES          = '{data:13, ready:0}
# Time: 4585000 | (store_hit_done) = 0
# Time: 4585000 | finalValue       = 0
# Time: 4585000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4585000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4585000 | sb_load_hit/data          = 0 00000000
# Time: 4585000 | sb_drain_done             = 0
# Time: 4585000 | force_sb_drain            = 0
# Time: 4585000 | SB count/SBentry    = 0 100
# Time: 4585000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 457
# Time: 4585000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4585000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4585000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4585000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4585000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4585000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4595000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4595000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4595000 | CPU_RES          = '{data:13, ready:0}
# Time: 4595000 | (store_hit_done) = 0
# Time: 4595000 | finalValue       = 0
# Time: 4595000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4595000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4595000 | sb_load_hit/data          = 0 00000000
# Time: 4595000 | sb_drain_done             = 0
# Time: 4595000 | force_sb_drain            = 0
# Time: 4595000 | SB count/SBentry    = 0 100
# Time: 4595000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 458
# Time: 4595000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4595000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4595000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4595000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4595000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4595000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4605000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4605000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4605000 | CPU_RES          = '{data:13, ready:0}
# Time: 4605000 | (store_hit_done) = 0
# Time: 4605000 | finalValue       = 0
# Time: 4605000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4605000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4605000 | sb_load_hit/data          = 0 00000000
# Time: 4605000 | sb_drain_done             = 0
# Time: 4605000 | force_sb_drain            = 0
# Time: 4605000 | SB count/SBentry    = 0 100
# Time: 4605000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 459
# Time: 4605000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4605000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4605000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4605000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4605000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4605000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4615000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4615000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4615000 | CPU_RES          = '{data:13, ready:0}
# Time: 4615000 | (store_hit_done) = 0
# Time: 4615000 | finalValue       = 0
# Time: 4615000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4615000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4615000 | sb_load_hit/data          = 0 00000000
# Time: 4615000 | sb_drain_done             = 0
# Time: 4615000 | force_sb_drain            = 0
# Time: 4615000 | SB count/SBentry    = 0 100
# Time: 4615000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 460
# Time: 4615000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4615000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4615000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4615000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4615000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4615000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4625000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4625000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4625000 | CPU_RES          = '{data:13, ready:0}
# Time: 4625000 | (store_hit_done) = 0
# Time: 4625000 | finalValue       = 0
# Time: 4625000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4625000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4625000 | sb_load_hit/data          = 0 00000000
# Time: 4625000 | sb_drain_done             = 0
# Time: 4625000 | force_sb_drain            = 0
# Time: 4625000 | SB count/SBentry    = 0 100
# Time: 4625000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 461
# Time: 4625000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4625000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4625000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4625000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4625000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4625000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4635000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4635000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4635000 | CPU_RES          = '{data:13, ready:0}
# Time: 4635000 | (store_hit_done) = 0
# Time: 4635000 | finalValue       = 0
# Time: 4635000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4635000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4635000 | sb_load_hit/data          = 0 00000000
# Time: 4635000 | sb_drain_done             = 0
# Time: 4635000 | force_sb_drain            = 0
# Time: 4635000 | SB count/SBentry    = 0 100
# Time: 4635000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 462
# Time: 4635000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4635000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4635000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4635000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4635000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4635000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4645000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4645000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4645000 | CPU_RES          = '{data:13, ready:0}
# Time: 4645000 | (store_hit_done) = 0
# Time: 4645000 | finalValue       = 0
# Time: 4645000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4645000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4645000 | sb_load_hit/data          = 0 00000000
# Time: 4645000 | sb_drain_done             = 0
# Time: 4645000 | force_sb_drain            = 0
# Time: 4645000 | SB count/SBentry    = 0 100
# Time: 4645000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 463
# Time: 4645000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4645000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4645000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4645000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4645000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4645000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4655000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4655000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4655000 | CPU_RES          = '{data:13, ready:0}
# Time: 4655000 | (store_hit_done) = 0
# Time: 4655000 | finalValue       = 0
# Time: 4655000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4655000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4655000 | sb_load_hit/data          = 0 00000000
# Time: 4655000 | sb_drain_done             = 0
# Time: 4655000 | force_sb_drain            = 0
# Time: 4655000 | SB count/SBentry    = 0 100
# Time: 4655000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 464
# Time: 4655000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4655000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4655000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4655000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4655000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4655000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4665000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4665000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4665000 | CPU_RES          = '{data:13, ready:0}
# Time: 4665000 | (store_hit_done) = 0
# Time: 4665000 | finalValue       = 0
# Time: 4665000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4665000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4665000 | sb_load_hit/data          = 0 00000000
# Time: 4665000 | sb_drain_done             = 0
# Time: 4665000 | force_sb_drain            = 0
# Time: 4665000 | SB count/SBentry    = 0 100
# Time: 4665000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 465
# Time: 4665000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4665000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4665000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4665000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4665000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4665000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4675000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4675000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4675000 | CPU_RES          = '{data:13, ready:0}
# Time: 4675000 | (store_hit_done) = 0
# Time: 4675000 | finalValue       = 0
# Time: 4675000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4675000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4675000 | sb_load_hit/data          = 0 00000000
# Time: 4675000 | sb_drain_done             = 0
# Time: 4675000 | force_sb_drain            = 0
# Time: 4675000 | SB count/SBentry    = 0 100
# Time: 4675000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 466
# Time: 4675000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4675000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4675000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4675000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4675000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4675000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4685000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4685000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4685000 | CPU_RES          = '{data:13, ready:0}
# Time: 4685000 | (store_hit_done) = 0
# Time: 4685000 | finalValue       = 0
# Time: 4685000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4685000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4685000 | sb_load_hit/data          = 0 00000000
# Time: 4685000 | sb_drain_done             = 0
# Time: 4685000 | force_sb_drain            = 0
# Time: 4685000 | SB count/SBentry    = 0 100
# Time: 4685000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 467
# Time: 4685000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4685000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4685000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4685000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4685000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4685000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4695000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4695000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4695000 | CPU_RES          = '{data:13, ready:0}
# Time: 4695000 | (store_hit_done) = 0
# Time: 4695000 | finalValue       = 0
# Time: 4695000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4695000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4695000 | sb_load_hit/data          = 0 00000000
# Time: 4695000 | sb_drain_done             = 0
# Time: 4695000 | force_sb_drain            = 0
# Time: 4695000 | SB count/SBentry    = 0 100
# Time: 4695000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 468
# Time: 4695000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4695000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4695000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4695000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4695000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4695000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4705000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4705000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4705000 | CPU_RES          = '{data:13, ready:0}
# Time: 4705000 | (store_hit_done) = 0
# Time: 4705000 | finalValue       = 0
# Time: 4705000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4705000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4705000 | sb_load_hit/data          = 0 00000000
# Time: 4705000 | sb_drain_done             = 0
# Time: 4705000 | force_sb_drain            = 0
# Time: 4705000 | SB count/SBentry    = 0 100
# Time: 4705000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 469
# Time: 4705000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4705000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4705000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4705000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4705000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4705000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4715000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4715000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4715000 | CPU_RES          = '{data:13, ready:0}
# Time: 4715000 | (store_hit_done) = 0
# Time: 4715000 | finalValue       = 0
# Time: 4715000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4715000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4715000 | sb_load_hit/data          = 0 00000000
# Time: 4715000 | sb_drain_done             = 0
# Time: 4715000 | force_sb_drain            = 0
# Time: 4715000 | SB count/SBentry    = 0 100
# Time: 4715000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 470
# Time: 4715000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4715000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4715000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4715000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4715000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4715000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4725000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4725000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4725000 | CPU_RES          = '{data:13, ready:0}
# Time: 4725000 | (store_hit_done) = 0
# Time: 4725000 | finalValue       = 0
# Time: 4725000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4725000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4725000 | sb_load_hit/data          = 0 00000000
# Time: 4725000 | sb_drain_done             = 0
# Time: 4725000 | force_sb_drain            = 0
# Time: 4725000 | SB count/SBentry    = 0 100
# Time: 4725000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 471
# Time: 4725000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4725000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4725000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4725000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4725000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4725000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4735000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4735000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4735000 | CPU_RES          = '{data:13, ready:0}
# Time: 4735000 | (store_hit_done) = 0
# Time: 4735000 | finalValue       = 0
# Time: 4735000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4735000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4735000 | sb_load_hit/data          = 0 00000000
# Time: 4735000 | sb_drain_done             = 0
# Time: 4735000 | force_sb_drain            = 0
# Time: 4735000 | SB count/SBentry    = 0 100
# Time: 4735000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 472
# Time: 4735000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4735000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4735000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4735000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4735000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4735000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4745000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4745000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4745000 | CPU_RES          = '{data:13, ready:0}
# Time: 4745000 | (store_hit_done) = 0
# Time: 4745000 | finalValue       = 0
# Time: 4745000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4745000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4745000 | sb_load_hit/data          = 0 00000000
# Time: 4745000 | sb_drain_done             = 0
# Time: 4745000 | force_sb_drain            = 0
# Time: 4745000 | SB count/SBentry    = 0 100
# Time: 4745000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 473
# Time: 4745000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4745000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4745000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4745000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4745000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4745000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4755000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4755000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4755000 | CPU_RES          = '{data:13, ready:0}
# Time: 4755000 | (store_hit_done) = 0
# Time: 4755000 | finalValue       = 0
# Time: 4755000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4755000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4755000 | sb_load_hit/data          = 0 00000000
# Time: 4755000 | sb_drain_done             = 0
# Time: 4755000 | force_sb_drain            = 0
# Time: 4755000 | SB count/SBentry    = 0 100
# Time: 4755000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 474
# Time: 4755000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4755000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4755000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4755000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4755000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4755000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4765000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4765000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4765000 | CPU_RES          = '{data:13, ready:0}
# Time: 4765000 | (store_hit_done) = 0
# Time: 4765000 | finalValue       = 0
# Time: 4765000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4765000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4765000 | sb_load_hit/data          = 0 00000000
# Time: 4765000 | sb_drain_done             = 0
# Time: 4765000 | force_sb_drain            = 0
# Time: 4765000 | SB count/SBentry    = 0 100
# Time: 4765000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 475
# Time: 4765000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4765000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4765000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4765000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4765000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4765000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4775000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4775000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4775000 | CPU_RES          = '{data:13, ready:0}
# Time: 4775000 | (store_hit_done) = 0
# Time: 4775000 | finalValue       = 0
# Time: 4775000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4775000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4775000 | sb_load_hit/data          = 0 00000000
# Time: 4775000 | sb_drain_done             = 0
# Time: 4775000 | force_sb_drain            = 0
# Time: 4775000 | SB count/SBentry    = 0 100
# Time: 4775000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 476
# Time: 4775000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4775000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4775000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4775000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4775000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4775000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4785000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4785000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4785000 | CPU_RES          = '{data:13, ready:0}
# Time: 4785000 | (store_hit_done) = 0
# Time: 4785000 | finalValue       = 0
# Time: 4785000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4785000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4785000 | sb_load_hit/data          = 0 00000000
# Time: 4785000 | sb_drain_done             = 0
# Time: 4785000 | force_sb_drain            = 0
# Time: 4785000 | SB count/SBentry    = 0 100
# Time: 4785000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 477
# Time: 4785000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4785000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4785000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4785000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4785000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4785000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4795000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4795000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4795000 | CPU_RES          = '{data:13, ready:0}
# Time: 4795000 | (store_hit_done) = 0
# Time: 4795000 | finalValue       = 0
# Time: 4795000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4795000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4795000 | sb_load_hit/data          = 0 00000000
# Time: 4795000 | sb_drain_done             = 0
# Time: 4795000 | force_sb_drain            = 0
# Time: 4795000 | SB count/SBentry    = 0 100
# Time: 4795000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 478
# Time: 4795000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4795000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4795000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4795000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4795000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4795000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4805000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4805000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4805000 | CPU_RES          = '{data:13, ready:0}
# Time: 4805000 | (store_hit_done) = 0
# Time: 4805000 | finalValue       = 0
# Time: 4805000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4805000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4805000 | sb_load_hit/data          = 0 00000000
# Time: 4805000 | sb_drain_done             = 0
# Time: 4805000 | force_sb_drain            = 0
# Time: 4805000 | SB count/SBentry    = 0 100
# Time: 4805000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 479
# Time: 4805000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4805000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4805000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4805000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4805000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4805000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4815000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4815000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4815000 | CPU_RES          = '{data:13, ready:0}
# Time: 4815000 | (store_hit_done) = 0
# Time: 4815000 | finalValue       = 0
# Time: 4815000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4815000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4815000 | sb_load_hit/data          = 0 00000000
# Time: 4815000 | sb_drain_done             = 0
# Time: 4815000 | force_sb_drain            = 0
# Time: 4815000 | SB count/SBentry    = 0 100
# Time: 4815000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 480
# Time: 4815000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4815000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4815000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4815000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4815000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4815000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4825000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4825000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4825000 | CPU_RES          = '{data:13, ready:0}
# Time: 4825000 | (store_hit_done) = 0
# Time: 4825000 | finalValue       = 0
# Time: 4825000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4825000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4825000 | sb_load_hit/data          = 0 00000000
# Time: 4825000 | sb_drain_done             = 0
# Time: 4825000 | force_sb_drain            = 0
# Time: 4825000 | SB count/SBentry    = 0 100
# Time: 4825000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 481
# Time: 4825000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4825000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4825000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4825000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4825000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4825000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4835000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4835000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4835000 | CPU_RES          = '{data:13, ready:0}
# Time: 4835000 | (store_hit_done) = 0
# Time: 4835000 | finalValue       = 0
# Time: 4835000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4835000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4835000 | sb_load_hit/data          = 0 00000000
# Time: 4835000 | sb_drain_done             = 0
# Time: 4835000 | force_sb_drain            = 0
# Time: 4835000 | SB count/SBentry    = 0 100
# Time: 4835000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 482
# Time: 4835000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4835000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4835000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4835000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4835000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4835000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4845000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4845000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4845000 | CPU_RES          = '{data:13, ready:0}
# Time: 4845000 | (store_hit_done) = 0
# Time: 4845000 | finalValue       = 0
# Time: 4845000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4845000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4845000 | sb_load_hit/data          = 0 00000000
# Time: 4845000 | sb_drain_done             = 0
# Time: 4845000 | force_sb_drain            = 0
# Time: 4845000 | SB count/SBentry    = 0 100
# Time: 4845000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 483
# Time: 4845000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4845000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4845000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4845000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4845000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4845000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4855000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4855000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4855000 | CPU_RES          = '{data:13, ready:0}
# Time: 4855000 | (store_hit_done) = 0
# Time: 4855000 | finalValue       = 0
# Time: 4855000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4855000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4855000 | sb_load_hit/data          = 0 00000000
# Time: 4855000 | sb_drain_done             = 0
# Time: 4855000 | force_sb_drain            = 0
# Time: 4855000 | SB count/SBentry    = 0 100
# Time: 4855000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 484
# Time: 4855000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4855000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4855000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4855000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4855000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4855000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4865000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4865000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4865000 | CPU_RES          = '{data:13, ready:0}
# Time: 4865000 | (store_hit_done) = 0
# Time: 4865000 | finalValue       = 0
# Time: 4865000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4865000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4865000 | sb_load_hit/data          = 0 00000000
# Time: 4865000 | sb_drain_done             = 0
# Time: 4865000 | force_sb_drain            = 0
# Time: 4865000 | SB count/SBentry    = 0 100
# Time: 4865000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 485
# Time: 4865000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4865000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4865000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4865000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4865000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4865000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4875000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4875000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4875000 | CPU_RES          = '{data:13, ready:0}
# Time: 4875000 | (store_hit_done) = 0
# Time: 4875000 | finalValue       = 0
# Time: 4875000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4875000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4875000 | sb_load_hit/data          = 0 00000000
# Time: 4875000 | sb_drain_done             = 0
# Time: 4875000 | force_sb_drain            = 0
# Time: 4875000 | SB count/SBentry    = 0 100
# Time: 4875000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 486
# Time: 4875000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4875000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4875000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4875000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4875000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4875000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4885000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4885000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4885000 | CPU_RES          = '{data:13, ready:0}
# Time: 4885000 | (store_hit_done) = 0
# Time: 4885000 | finalValue       = 0
# Time: 4885000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4885000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4885000 | sb_load_hit/data          = 0 00000000
# Time: 4885000 | sb_drain_done             = 0
# Time: 4885000 | force_sb_drain            = 0
# Time: 4885000 | SB count/SBentry    = 0 100
# Time: 4885000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 487
# Time: 4885000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4885000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4885000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4885000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4885000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4885000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4895000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4895000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4895000 | CPU_RES          = '{data:13, ready:0}
# Time: 4895000 | (store_hit_done) = 0
# Time: 4895000 | finalValue       = 0
# Time: 4895000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4895000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4895000 | sb_load_hit/data          = 0 00000000
# Time: 4895000 | sb_drain_done             = 0
# Time: 4895000 | force_sb_drain            = 0
# Time: 4895000 | SB count/SBentry    = 0 100
# Time: 4895000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 488
# Time: 4895000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4895000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4895000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4895000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4895000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4895000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4905000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4905000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4905000 | CPU_RES          = '{data:13, ready:0}
# Time: 4905000 | (store_hit_done) = 0
# Time: 4905000 | finalValue       = 0
# Time: 4905000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4905000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4905000 | sb_load_hit/data          = 0 00000000
# Time: 4905000 | sb_drain_done             = 0
# Time: 4905000 | force_sb_drain            = 0
# Time: 4905000 | SB count/SBentry    = 0 100
# Time: 4905000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 489
# Time: 4905000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4905000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4905000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4905000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4905000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4905000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4915000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4915000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4915000 | CPU_RES          = '{data:13, ready:0}
# Time: 4915000 | (store_hit_done) = 0
# Time: 4915000 | finalValue       = 0
# Time: 4915000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4915000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4915000 | sb_load_hit/data          = 0 00000000
# Time: 4915000 | sb_drain_done             = 0
# Time: 4915000 | force_sb_drain            = 0
# Time: 4915000 | SB count/SBentry    = 0 100
# Time: 4915000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 490
# Time: 4915000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4915000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4915000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4915000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4915000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4915000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4925000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4925000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4925000 | CPU_RES          = '{data:13, ready:0}
# Time: 4925000 | (store_hit_done) = 0
# Time: 4925000 | finalValue       = 0
# Time: 4925000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4925000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4925000 | sb_load_hit/data          = 0 00000000
# Time: 4925000 | sb_drain_done             = 0
# Time: 4925000 | force_sb_drain            = 0
# Time: 4925000 | SB count/SBentry    = 0 100
# Time: 4925000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 491
# Time: 4925000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4925000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4925000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4925000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4925000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4925000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4935000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4935000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4935000 | CPU_RES          = '{data:13, ready:0}
# Time: 4935000 | (store_hit_done) = 0
# Time: 4935000 | finalValue       = 0
# Time: 4935000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4935000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4935000 | sb_load_hit/data          = 0 00000000
# Time: 4935000 | sb_drain_done             = 0
# Time: 4935000 | force_sb_drain            = 0
# Time: 4935000 | SB count/SBentry    = 0 100
# Time: 4935000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 492
# Time: 4935000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4935000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4935000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4935000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4935000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4935000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4945000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4945000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4945000 | CPU_RES          = '{data:13, ready:0}
# Time: 4945000 | (store_hit_done) = 0
# Time: 4945000 | finalValue       = 0
# Time: 4945000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4945000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4945000 | sb_load_hit/data          = 0 00000000
# Time: 4945000 | sb_drain_done             = 0
# Time: 4945000 | force_sb_drain            = 0
# Time: 4945000 | SB count/SBentry    = 0 100
# Time: 4945000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 493
# Time: 4945000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4945000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4945000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4945000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4945000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4945000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4955000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4955000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4955000 | CPU_RES          = '{data:13, ready:0}
# Time: 4955000 | (store_hit_done) = 0
# Time: 4955000 | finalValue       = 0
# Time: 4955000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4955000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4955000 | sb_load_hit/data          = 0 00000000
# Time: 4955000 | sb_drain_done             = 0
# Time: 4955000 | force_sb_drain            = 0
# Time: 4955000 | SB count/SBentry    = 0 100
# Time: 4955000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 494
# Time: 4955000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4955000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4955000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4955000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4955000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4955000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4965000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4965000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4965000 | CPU_RES          = '{data:13, ready:0}
# Time: 4965000 | (store_hit_done) = 0
# Time: 4965000 | finalValue       = 0
# Time: 4965000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4965000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4965000 | sb_load_hit/data          = 0 00000000
# Time: 4965000 | sb_drain_done             = 0
# Time: 4965000 | force_sb_drain            = 0
# Time: 4965000 | SB count/SBentry    = 0 100
# Time: 4965000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 495
# Time: 4965000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4965000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4965000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4965000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4965000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4965000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4975000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4975000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4975000 | CPU_RES          = '{data:13, ready:0}
# Time: 4975000 | (store_hit_done) = 0
# Time: 4975000 | finalValue       = 0
# Time: 4975000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4975000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4975000 | sb_load_hit/data          = 0 00000000
# Time: 4975000 | sb_drain_done             = 0
# Time: 4975000 | force_sb_drain            = 0
# Time: 4975000 | SB count/SBentry    = 0 100
# Time: 4975000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 496
# Time: 4975000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4975000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4975000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4975000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4975000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4975000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4985000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4985000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4985000 | CPU_RES          = '{data:13, ready:0}
# Time: 4985000 | (store_hit_done) = 0
# Time: 4985000 | finalValue       = 0
# Time: 4985000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4985000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4985000 | sb_load_hit/data          = 0 00000000
# Time: 4985000 | sb_drain_done             = 0
# Time: 4985000 | force_sb_drain            = 0
# Time: 4985000 | SB count/SBentry    = 0 100
# Time: 4985000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 497
# Time: 4985000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4985000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4985000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4985000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4985000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4985000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 4995000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4995000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 4995000 | CPU_RES          = '{data:13, ready:0}
# Time: 4995000 | (store_hit_done) = 0
# Time: 4995000 | finalValue       = 0
# Time: 4995000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 4995000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 4995000 | sb_load_hit/data          = 0 00000000
# Time: 4995000 | sb_drain_done             = 0
# Time: 4995000 | force_sb_drain            = 0
# Time: 4995000 | SB count/SBentry    = 0 100
# Time: 4995000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 498
# Time: 4995000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 4995000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 4995000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 4995000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4995000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 4995000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 5005000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 5005000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 5005000 | CPU_RES          = '{data:13, ready:0}
# Time: 5005000 | (store_hit_done) = 0
# Time: 5005000 | finalValue       = 0
# Time: 5005000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 5005000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 5005000 | sb_load_hit/data          = 0 00000000
# Time: 5005000 | sb_drain_done             = 0
# Time: 5005000 | force_sb_drain            = 0
# Time: 5005000 | SB count/SBentry    = 0 100
# Time: 5005000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 499
# Time: 5005000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 5005000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 5005000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 5005000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 5005000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 5005000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ---Cache State---
# Cache State: 0
# SB Drain Valid: 0
# SB Drain Addr: 8
# SB Drain Data: f
# CPU Req Valid: 0
# CPU Force Drain: 0
# CPU Req Addr: 0
# Mem req '{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data '{data:0, ready:0}
# ---Cache State---
# ==== Final Store Buffer ====
# Head: 1, Tail: 1, Count: 0, full: 0, entry_count: 100
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# ==== Final Store Buffer ====
# Mem req='{addr:0, data:950737950447873212271120351245, rw:0, valid:0}
# Mem data='{data:0, ready:0}
# Mem state=0
# MEM----------------------------
# Time: 5015000 | ex_mem_bus_in     = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 5015000 | CPU_REQ          = '{addr:0, data:0, rw:0, valid:0}
# Time: 5015000 | CPU_RES          = '{data:13, ready:0}
# Time: 5015000 | (store_hit_done) = 0
# Time: 5015000 | finalValue       = 0
# Time: 5015000 | SB EnqValid/Addr/Data/Ready = 0 00000000 00000000 1
# Time: 5015000 | SB DeqReq/Valid/Addr/Data  = 0 0 00000008 0000000f
# Time: 5015000 | sb_load_hit/data          = 0 00000000
# Time: 5015000 | sb_drain_done             = 0
# Time: 5015000 | force_sb_drain            = 0
# Time: 5015000 | SB count/SBentry    = 0 100
# Time: 5015000 | STALL                    = 0
# MEM----------------------------
# 
# Cycle: 500
# Time: 5015000 | PC = 1032, IR(IF-ID stage) = xxxxxxxx
# Time: 5015000 | PC = 1032, IR(ID-EX stage) = '{instruction:x, decodeA:x, decodeB:x, branch_offset:X, opcode:x, rs1:x, rs2:x, rd:x, funct3:x, funct7:x, imm_i:x}
# Time: 5015000 | PC = 1032, IR(EX-MEM stage) = '{instruction:x, alu_result:0, b_val:x, opcode:x, rd:x, funct3:x}
# Time: 5015000 | PC = 1032, IR(MEM-WB stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 5015000 | PC = 1032, IR(MEM OUT stage) = '{instruction:x, wb_value:0, opcode:x, rd:x}
# Time: 5015000 | PC = 1032, Control Signal = '{stall:x, takebranch:x, icache_stall:0, dcache_stall:0, load_use_stall:x}
# ***************************************************END OF CYCLE***************************************************
# ==== Final Register File ====
# After execution, x          0 =          0
# After execution, x          1 =          5
# After execution, x          2 =         10
# After execution, x          3 =         10
# After execution, x          4 =         15
# After execution, x          5 =         12
# After execution, x          6 =         16
# After execution, x          7 =         16
# After execution, x          8 =         64
# After execution, x          9 =         13
# After execution, x         10 =         10
# After execution, x         11 =         11
# After execution, x         12 =         12
# ==== Final Memory ====
# memArray[0] word0 [31:0] = 5
# memArray[4] word1 [63:32] = 10
# memArray[8] word2 [95:64] = 15
# memArray[12] word3 [127:96] = 12
# memArray[16] word0 [31:0] = 10
# memArray[20] word1 [63:32] = 12
# memArray[24] word2 [95:64] = 14
# memArray[28] word3 [127:96] = 16
# memArray[32] word0 [31:0] = 18
# memArray[36] word1 [63:32] = 20
# memArray[40] word2 [95:64] = 22
# memArray[44] word3 [127:96] = 24
# memArray[48] word0 [31:0] = 1
# memArray[52] word1 [63:32] = 1
# memArray[56] word2 [95:64] = 1
# memArray[60] word3 [127:96] = 1
# memArray[64] word0 [31:0] = 1
# memArray[68] word1 [63:32] = 1
# memArray[72] word2 [95:64] = 1
# memArray[76] word3 [127:96] = 1
# ==== Final Cache Memory ====
# CacheArray[0] word0 [31:0] = 13
# CacheArray[4] word1 [63:32] = 10
# CacheArray[8] word2 [95:64] = 15
# CacheArray[12] word3 [127:96] = 12
# CacheArray[16] word0 [31:0] = 16
# CacheArray[20] word1 [63:32] = 12
# CacheArray[24] word2 [95:64] = 14
# CacheArray[28] word3 [127:96] = 16
# CacheArray[32] word0 [31:0] = 0
# CacheArray[36] word1 [63:32] = 0
# CacheArray[40] word2 [95:64] = 0
# CacheArray[44] word3 [127:96] = 0
# CacheArray[48] word0 [31:0] = 0
# CacheArray[52] word1 [63:32] = 0
# CacheArray[56] word2 [95:64] = 0
# CacheArray[60] word3 [127:96] = 0
# ==== Final Store Buffer ====
# StoreBuffer[0] = 0 64 13
# StoreBuffer[1] = 0 8 15
# StoreBuffer[2] = 0 12 12
# StoreBuffer[3] = 0 16 16
# x1 PASS: got 5, expected 5
# x2 PASS: got 10, expected 10
# x3 PASS: got 10, expected 10
# x4 PASS: got 15, expected 15
# x5 PASS: got 12, expected 12
# x6 PASS: got 16, expected 16
# x7 PASS: got 16, expected 16
# x8 PASS: got 64, expected 64
# x9 PASS: got 13, expected 13
# DMEM[0] PASS: got 5, expected 5
# DMEM[4] PASS: got 10, expected 10
# DMEM[8] PASS: got 15, expected 15
# DMEM[12] PASS: got 12, expected 12
# Cache[0] PASS: got 13, expected 13
# Cache[16] PASS: got 16, expected 16
# [TEST PASS] All checks passed!
# ** Note: $finish    : testbench/RISCVCPU_tb_dcache_store_buf.sv(108)
#    Time: 5015 ns  Iteration: 1  Instance: /RISCVCPU_tb_dcache_store_buf
# End time: 17:51:08 on Jan 07,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
