# vsim -debugDB -l run_bus_access_read.log -voptargs="+access" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 04:08:09 on Nov 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.test_bench(fast)
# Loading work.Uart(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# 
# ================ [TC] BUS.AccessRead ==================
# [55000] [PASS] FR stable r1==r2 = 0x0090
# [115000] [INFO] FR after CR write = 0x0090
# ================ DONE BUS.AccessRead ==================
# 
# 
# ==================== SUMMARY ====================
# PASS = 2, FAIL = 0
# =================================================
# 
# ** Note: $finish    : ../tb/test_bench.v(172)
#    Time: 115 ns  Iteration: 1  Instance: /test_bench
# End time: 04:08:10 on Nov 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
