 
set ::env(PROJECT_NAME) present
set ::env(DESIGN_TOP) PresentEnc
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/present/trunk/Pure/rtl/vhdl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/present/trunk/Pure/rtl/vhdl/PresentEnc.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design



