##Data Import Section

read_file -type verilog ../rtl/ct_iu_alu.v
read_file -type verilog ../rtl/ct_iu_bju.v
read_file -type verilog ../rtl/ct_iu_bju_pcfifo.v
read_file -type verilog ../rtl/ct_iu_bju_pcfifo_entry.v
read_file -type verilog ../rtl/ct_iu_bju_pcfifo_read_entry.v
read_file -type verilog ../rtl/ct_iu_cbus.v
read_file -type verilog ../rtl/ct_iu_div.v
read_file -type verilog ../rtl/ct_iu_div_entry.v
read_file -type verilog ../rtl/ct_iu_div_srt_radix16.v
read_file -type verilog ../rtl/ct_iu_mult.v
read_file -type verilog ../rtl/ct_iu_rbus.v
read_file -type verilog ../rtl/ct_iu_special.v
read_file -type verilog ../rtl/ct_iu_top.v

##Common Options Section

set_option projectwdir .
set_option language_mode mixed
set_option designread_enable_synthesis no
set_option designread_disable_flatten no
set_option top ct_iu_top


##Goal Setup Section

current_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff

