# Non-trivial-State-Machine
Created a physical free state machine through circuitry and programmed functionality using SystemVerilog
