{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 22:59:58 2023 " "Info: Processing started: Fri Apr 28 22:59:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mul_A_vs_B -c mul_A_vs_B --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mul_A_vs_B -c mul_A_vs_B --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 568 144 312 584 "CLK" "" } { 216 464 512 232 "CLK" "" } { 392 464 520 408 "CLK" "" } { 352 168 208 368 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register REG:inst2\|Q\[0\] SHIFT_REG:inst3\|rg_sh\[4\] 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"REG:inst2\|Q\[0\]\" and destination register \"SHIFT_REG:inst3\|rg_sh\[4\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.115 ns + Longest register register " "Info: + Longest register to register delay is 1.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG:inst2\|Q\[0\] 1 REG LCFF_X3_Y2_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y2_N3; Fanout = 4; REG Node = 'REG:inst2\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG:inst2|Q[0] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/REG.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.418 ns) 0.645 ns ADDER:inst\|Add0~1 2 COMB LCCOMB_X3_Y2_N0 1 " "Info: 2: + IC(0.227 ns) + CELL(0.418 ns) = 0.645 ns; Loc. = LCCOMB_X3_Y2_N0; Fanout = 1; COMB Node = 'ADDER:inst\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { REG:inst2|Q[0] ADDER:inst|Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.053 ns) 0.960 ns SHIFT_REG:inst3\|rg_sh~0 3 COMB LCCOMB_X3_Y2_N18 1 " "Info: 3: + IC(0.262 ns) + CELL(0.053 ns) = 0.960 ns; Loc. = LCCOMB_X3_Y2_N18; Fanout = 1; COMB Node = 'SHIFT_REG:inst3\|rg_sh~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.315 ns" { ADDER:inst|Add0~1 SHIFT_REG:inst3|rg_sh~0 } "NODE_NAME" } } { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/SHIFT_REG.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.115 ns SHIFT_REG:inst3\|rg_sh\[4\] 4 REG LCFF_X3_Y2_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.115 ns; Loc. = LCFF_X3_Y2_N19; Fanout = 2; REG Node = 'SHIFT_REG:inst3\|rg_sh\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { SHIFT_REG:inst3|rg_sh~0 SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/SHIFT_REG.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.626 ns ( 56.14 % ) " "Info: Total cell delay = 0.626 ns ( 56.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.489 ns ( 43.86 % ) " "Info: Total interconnect delay = 0.489 ns ( 43.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { REG:inst2|Q[0] ADDER:inst|Add0~1 SHIFT_REG:inst3|rg_sh~0 SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.115 ns" { REG:inst2|Q[0] {} ADDER:inst|Add0~1 {} SHIFT_REG:inst3|rg_sh~0 {} SHIFT_REG:inst3|rg_sh[4] {} } { 0.000ns 0.227ns 0.262ns 0.000ns } { 0.000ns 0.418ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 568 144 312 584 "CLK" "" } { 216 464 512 232 "CLK" "" } { 392 464 520 408 "CLK" "" } { 352 168 208 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 568 144 312 584 "CLK" "" } { 216 464 512 232 "CLK" "" } { 392 464 520 408 "CLK" "" } { 352 168 208 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns SHIFT_REG:inst3\|rg_sh\[4\] 3 REG LCFF_X3_Y2_N19 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X3_Y2_N19; Fanout = 2; REG Node = 'SHIFT_REG:inst3\|rg_sh\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/SHIFT_REG.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT_REG:inst3|rg_sh[4] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.482 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 568 144 312 584 "CLK" "" } { 216 464 512 232 "CLK" "" } { 392 464 520 408 "CLK" "" } { 352 168 208 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 568 144 312 584 "CLK" "" } { 216 464 512 232 "CLK" "" } { 392 464 520 408 "CLK" "" } { 352 168 208 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns REG:inst2\|Q\[0\] 3 REG LCFF_X3_Y2_N3 4 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X3_Y2_N3; Fanout = 4; REG Node = 'REG:inst2\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl REG:inst2|Q[0] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/REG.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl REG:inst2|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT_REG:inst3|rg_sh[4] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl REG:inst2|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/REG.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/SHIFT_REG.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { REG:inst2|Q[0] ADDER:inst|Add0~1 SHIFT_REG:inst3|rg_sh~0 SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.115 ns" { REG:inst2|Q[0] {} ADDER:inst|Add0~1 {} SHIFT_REG:inst3|rg_sh~0 {} SHIFT_REG:inst3|rg_sh[4] {} } { 0.000ns 0.227ns 0.262ns 0.000ns } { 0.000ns 0.418ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT_REG:inst3|rg_sh[4] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl REG:inst2|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { SHIFT_REG:inst3|rg_sh[4] {} } {  } {  } "" } } { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/SHIFT_REG.vhd" 22 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "REG:inst2\|Q\[7\] D\[6\] CLK 3.950 ns register " "Info: tsu for register \"REG:inst2\|Q\[7\]\" (data pin = \"D\[6\]\", clock pin = \"CLK\") is 3.950 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.342 ns + Longest pin register " "Info: + Longest pin to register delay is 6.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns D\[6\] 1 PIN PIN_F17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F17; Fanout = 2; PIN Node = 'D\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 520 144 312 536 "D\[7..0\]" "" } { 184 120 216 200 "D\[7..0\]" "" } { 328 440 520 344 "D\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.761 ns) + CELL(0.436 ns) 6.024 ns ADDER:inst\|Add0~26 2 COMB LCCOMB_X3_Y2_N12 2 " "Info: 2: + IC(4.761 ns) + CELL(0.436 ns) = 6.024 ns; Loc. = LCCOMB_X3_Y2_N12; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { D[6] ADDER:inst|Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.120 ns ADDER:inst\|Add0~30 3 COMB LCCOMB_X3_Y2_N14 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.120 ns; Loc. = LCCOMB_X3_Y2_N14; Fanout = 1; COMB Node = 'ADDER:inst\|Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ADDER:inst|Add0~26 ADDER:inst|Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.245 ns ADDER:inst\|Add0~33 4 COMB LCCOMB_X3_Y2_N16 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 6.245 ns; Loc. = LCCOMB_X3_Y2_N16; Fanout = 1; COMB Node = 'ADDER:inst\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADDER:inst|Add0~30 ADDER:inst|Add0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 6.342 ns REG:inst2\|Q\[7\] 5 REG LCFF_X3_Y2_N17 4 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 6.342 ns; Loc. = LCFF_X3_Y2_N17; Fanout = 4; REG Node = 'REG:inst2\|Q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ADDER:inst|Add0~33 REG:inst2|Q[7] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/REG.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.581 ns ( 24.93 % ) " "Info: Total cell delay = 1.581 ns ( 24.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 75.07 % ) " "Info: Total interconnect delay = 4.761 ns ( 75.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.342 ns" { D[6] ADDER:inst|Add0~26 ADDER:inst|Add0~30 ADDER:inst|Add0~33 REG:inst2|Q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.342 ns" { D[6] {} D[6]~combout {} ADDER:inst|Add0~26 {} ADDER:inst|Add0~30 {} ADDER:inst|Add0~33 {} REG:inst2|Q[7] {} } { 0.000ns 0.000ns 4.761ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.827ns 0.436ns 0.096ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/REG.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 568 144 312 584 "CLK" "" } { 216 464 512 232 "CLK" "" } { 392 464 520 408 "CLK" "" } { 352 168 208 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 568 144 312 584 "CLK" "" } { 216 464 512 232 "CLK" "" } { 392 464 520 408 "CLK" "" } { 352 168 208 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns REG:inst2\|Q\[7\] 3 REG LCFF_X3_Y2_N17 4 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X3_Y2_N17; Fanout = 4; REG Node = 'REG:inst2\|Q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl REG:inst2|Q[7] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/REG.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl REG:inst2|Q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[7] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.342 ns" { D[6] ADDER:inst|Add0~26 ADDER:inst|Add0~30 ADDER:inst|Add0~33 REG:inst2|Q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.342 ns" { D[6] {} D[6]~combout {} ADDER:inst|Add0~26 {} ADDER:inst|Add0~30 {} ADDER:inst|Add0~33 {} REG:inst2|Q[7] {} } { 0.000ns 0.000ns 4.761ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.827ns 0.436ns 0.096ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl REG:inst2|Q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[7] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Result\[6\] REG:inst2\|Q\[1\] 7.005 ns register " "Info: tco from clock \"CLK\" to destination pin \"Result\[6\]\" through register \"REG:inst2\|Q\[1\]\" is 7.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.482 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 568 144 312 584 "CLK" "" } { 216 464 512 232 "CLK" "" } { 392 464 520 408 "CLK" "" } { 352 168 208 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 568 144 312 584 "CLK" "" } { 216 464 512 232 "CLK" "" } { 392 464 520 408 "CLK" "" } { 352 168 208 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns REG:inst2\|Q\[1\] 3 REG LCFF_X3_Y2_N5 4 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X3_Y2_N5; Fanout = 4; REG Node = 'REG:inst2\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl REG:inst2|Q[1] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/REG.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl REG:inst2|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/REG.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.429 ns + Longest register pin " "Info: + Longest register to pin delay is 4.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG:inst2\|Q\[1\] 1 REG LCFF_X3_Y2_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y2_N5; Fanout = 4; REG Node = 'REG:inst2\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG:inst2|Q[1] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/REG.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.275 ns) + CELL(2.154 ns) 4.429 ns Result\[6\] 2 PIN PIN_W1 0 " "Info: 2: + IC(2.275 ns) + CELL(2.154 ns) = 4.429 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'Result\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.429 ns" { REG:inst2|Q[1] Result[6] } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 520 488 664 536 "Result\[12..0\]" "" } { 200 168 220 216 "Result\[0\]" "" } { 328 640 720 344 "Result\[4..0\]" "" } { 168 656 728 184 "Result\[12..5\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 48.63 % ) " "Info: Total cell delay = 2.154 ns ( 48.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.275 ns ( 51.37 % ) " "Info: Total interconnect delay = 2.275 ns ( 51.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.429 ns" { REG:inst2|Q[1] Result[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.429 ns" { REG:inst2|Q[1] {} Result[6] {} } { 0.000ns 2.275ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl REG:inst2|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[1] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.429 ns" { REG:inst2|Q[1] Result[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.429 ns" { REG:inst2|Q[1] {} Result[6] {} } { 0.000ns 2.275ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SHIFT_REG:inst3\|rg_sh\[2\] D\[2\] CLK -2.334 ns register " "Info: th for register \"SHIFT_REG:inst3\|rg_sh\[2\]\" (data pin = \"D\[2\]\", clock pin = \"CLK\") is -2.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.482 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 568 144 312 584 "CLK" "" } { 216 464 512 232 "CLK" "" } { 392 464 520 408 "CLK" "" } { 352 168 208 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 568 144 312 584 "CLK" "" } { 216 464 512 232 "CLK" "" } { 392 464 520 408 "CLK" "" } { 352 168 208 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns SHIFT_REG:inst3\|rg_sh\[2\] 3 REG LCFF_X3_Y2_N21 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X3_Y2_N21; Fanout = 2; REG Node = 'SHIFT_REG:inst3\|rg_sh\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl SHIFT_REG:inst3|rg_sh[2] } "NODE_NAME" } } { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/SHIFT_REG.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl SHIFT_REG:inst3|rg_sh[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT_REG:inst3|rg_sh[2] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/SHIFT_REG.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.965 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns D\[2\] 1 PIN PIN_U14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U14; Fanout = 3; PIN Node = 'D\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "mul_A_vs_B.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B/mul_A_vs_B.bdf" { { 520 144 312 536 "D\[7..0\]" "" } { 184 120 216 200 "D\[7..0\]" "" } { 328 440 520 344 "D\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.940 ns) + CELL(0.053 ns) 4.810 ns SHIFT_REG:inst3\|rg_sh~2 2 COMB LCCOMB_X3_Y2_N20 1 " "Info: 2: + IC(3.940 ns) + CELL(0.053 ns) = 4.810 ns; Loc. = LCCOMB_X3_Y2_N20; Fanout = 1; COMB Node = 'SHIFT_REG:inst3\|rg_sh~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { D[2] SHIFT_REG:inst3|rg_sh~2 } "NODE_NAME" } } { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/SHIFT_REG.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.965 ns SHIFT_REG:inst3\|rg_sh\[2\] 3 REG LCFF_X3_Y2_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.965 ns; Loc. = LCFF_X3_Y2_N21; Fanout = 2; REG Node = 'SHIFT_REG:inst3\|rg_sh\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { SHIFT_REG:inst3|rg_sh~2 SHIFT_REG:inst3|rg_sh[2] } "NODE_NAME" } } { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B/SHIFT_REG.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.025 ns ( 20.64 % ) " "Info: Total cell delay = 1.025 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.940 ns ( 79.36 % ) " "Info: Total interconnect delay = 3.940 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.965 ns" { D[2] SHIFT_REG:inst3|rg_sh~2 SHIFT_REG:inst3|rg_sh[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.965 ns" { D[2] {} D[2]~combout {} SHIFT_REG:inst3|rg_sh~2 {} SHIFT_REG:inst3|rg_sh[2] {} } { 0.000ns 0.000ns 3.940ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl SHIFT_REG:inst3|rg_sh[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT_REG:inst3|rg_sh[2] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.965 ns" { D[2] SHIFT_REG:inst3|rg_sh~2 SHIFT_REG:inst3|rg_sh[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.965 ns" { D[2] {} D[2]~combout {} SHIFT_REG:inst3|rg_sh~2 {} SHIFT_REG:inst3|rg_sh[2] {} } { 0.000ns 0.000ns 3.940ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 22:59:58 2023 " "Info: Processing ended: Fri Apr 28 22:59:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
