
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=utf-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Simulation/signal.rst:2
msgid "Accessing signals of the simulation"
msgstr "访问模拟信号"
#: ../../source/SpinalHDL/Simulation/signal.rst:5
msgid "Read and write signals"
msgstr "读写信号"
#: ../../source/SpinalHDL/Simulation/signal.rst:7
msgid ""
"Each interface signal of the toplevel can be read and written from Scala:"
msgstr "顶层的每个接口信号都可以从 Scala 中读写："
#: ../../source/SpinalHDL/Simulation/signal.rst:13
msgid "Syntax"
msgstr "句法"
#: ../../source/SpinalHDL/Simulation/signal.rst:14
msgid "Description"
msgstr "描述"
#: ../../source/SpinalHDL/Simulation/signal.rst:15
msgid "``Bool.toBoolean``"
msgstr "``Bool.toBoolean``"
#: ../../source/SpinalHDL/Simulation/signal.rst:16
msgid "Read a hardware ``Bool`` as a Scala ``Boolean`` value"
msgstr "将硬件“Bool”读取为 Scala“Boolean”值"
#: ../../source/SpinalHDL/Simulation/signal.rst:17
msgid "``Bits``/``UInt``/``SInt.toInt``"
msgstr "``位``/``UInt``/``SInt.toInt``"
#: ../../source/SpinalHDL/Simulation/signal.rst:18
msgid "Read a hardware ``BitVector`` as a Scala ``Int`` value"
msgstr "将硬件“BitVector”读取为 Scala“Int”值"
#: ../../source/SpinalHDL/Simulation/signal.rst:19
msgid "``Bits``/``UInt``/``SInt.toLong``"
msgstr "``位``/``UInt``/``SInt.toLong``"
#: ../../source/SpinalHDL/Simulation/signal.rst:20
msgid "Read a hardware ``BitVector`` as a Scala ``Long`` value"
msgstr "将硬件“BitVector”读取为 Scala“Long”值"
#: ../../source/SpinalHDL/Simulation/signal.rst:21
msgid "``Bits``/``UInt``/``SInt.toBigInt``"
msgstr "``位``/``UInt``/``SInt.toBigInt``"
#: ../../source/SpinalHDL/Simulation/signal.rst:22
msgid "Read a hardware ``BitVector`` as a Scala ``BigInt`` value"
msgstr "将硬件“BitVector”读取为 Scala“BigInt”值"
#: ../../source/SpinalHDL/Simulation/signal.rst:23
msgid "``SpinalEnumCraft.toEnum``"
msgstr "``SpinalEnumCraft.toEnum``"
#: ../../source/SpinalHDL/Simulation/signal.rst:24
msgid ""
"Read a hardware ``SpinalEnumCraft`` as a Scala ``SpinalEnumElement`` value"
msgstr "将硬件“SpinalEnumCraft”读取为 Scala“SpinalEnumElement”值"
#: ../../source/SpinalHDL/Simulation/signal.rst:25
msgid "``Bool #= Boolean``"
msgstr "``布尔#=布尔值``"
#: ../../source/SpinalHDL/Simulation/signal.rst:26
msgid "Assign a hardware ``Bool`` from an Scala ``Boolean``"
msgstr "从 Scala“Boolean” 分配硬件“Bool”"
#: ../../source/SpinalHDL/Simulation/signal.rst:27
msgid "``Bits``/``UInt``/``SInt #= Int``"
msgstr "``位``/``UInt``/``SInt #= Int``"
#: ../../source/SpinalHDL/Simulation/signal.rst:28
msgid "Assign a hardware ``BitVector`` from a Scala ``Int``"
msgstr "从 Scala“Int” 分配硬件“BitVector”"
#: ../../source/SpinalHDL/Simulation/signal.rst:29
msgid "``Bits``/``UInt``/``SInt #= Long``"
msgstr "``位``/``UInt``/``SInt #= Long``"
#: ../../source/SpinalHDL/Simulation/signal.rst:30
msgid "Assign a hardware ``BitVector`` from a Scala ``Long``"
msgstr "从 Scala“Long” 分配硬件“BitVector”"
#: ../../source/SpinalHDL/Simulation/signal.rst:31
msgid "``Bits``/``UInt``/``SInt #= BigInt``"
msgstr "``位``/``UInt``/``SInt #= BigInt``"
#: ../../source/SpinalHDL/Simulation/signal.rst:32
msgid "Assign a hardware ``BitVector`` from a Scala ``BigInt``"
msgstr "从 Scala“BigInt” 分配硬件“BitVector”"
#: ../../source/SpinalHDL/Simulation/signal.rst:33
msgid "``SpinalEnumCraft #= SpinalEnumElement``"
msgstr "``SpinalEnumCraft #= SpinalEnumElement``"
#: ../../source/SpinalHDL/Simulation/signal.rst:34
msgid ""
"Assign a hardware ``SpinalEnumCraft`` from a Scala ``SpinalEnumElement``"
msgstr "从 Scala“SpinalEnumElement”分配硬件“SpinalEnumCraft”"
#: ../../source/SpinalHDL/Simulation/signal.rst:35
msgid "``Data.randomize()``"
msgstr "``Data.randomize()``"
#: ../../source/SpinalHDL/Simulation/signal.rst:36
msgid "Assign a random value to a SpinalHDL value."
msgstr "将随机值分配给 SpinalHDL 值。"
#: ../../source/SpinalHDL/Simulation/signal.rst:48
msgid "Accessing signals inside the component's hierarchy"
msgstr "访问组件层次结构内的信号"
#: ../../source/SpinalHDL/Simulation/signal.rst:50
msgid ""
"To access signals which are inside the component's hierarchy, you have first"
" to set the given signal as ``simPublic``."
msgstr "要访问组件层次结构内部的信号，您必须首先将给定信号设置为“simPublic”。"
#: ../../source/SpinalHDL/Simulation/signal.rst:52
msgid ""
"You can add this ``simPublic`` tag directly in the hardware description:"
msgstr "您可以直接在硬件描述中添加此``simPublic``标签："
#: ../../source/SpinalHDL/Simulation/signal.rst:76
msgid ""
"Or you can add it later, after having instantiated your toplevel for the "
"simulation:"
msgstr "或者您可以稍后在实例化模拟的顶层后添加它："
