
final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a394  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b0  0800a550  0800a550  0000b550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a800  0800a800  0000c068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a800  0800a800  0000b800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a808  0800a808  0000c068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a808  0800a808  0000b808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a80c  0800a80c  0000b80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20040000  0800a810  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cc4  20040068  0800a878  0000c068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20040d2c  0800a878  0000cd2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002323f  00000000  00000000  0000c098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004bb5  00000000  00000000  0002f2d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ef0  00000000  00000000  00033e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001806  00000000  00000000  00035d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00031e55  00000000  00000000  00037586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028c6e  00000000  00000000  000693db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012a4d7  00000000  00000000  00092049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001bc520  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000088f8  00000000  00000000  001bc564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001c4e5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040068 	.word	0x20040068
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800a538 	.word	0x0800a538

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	2004006c 	.word	0x2004006c
 80001f8:	0800a538 	.word	0x0800a538

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b086      	sub	sp, #24
 800052c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800052e:	463b      	mov	r3, r7
 8000530:	2200      	movs	r2, #0
 8000532:	601a      	str	r2, [r3, #0]
 8000534:	605a      	str	r2, [r3, #4]
 8000536:	609a      	str	r2, [r3, #8]
 8000538:	60da      	str	r2, [r3, #12]
 800053a:	611a      	str	r2, [r3, #16]
 800053c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800053e:	4b29      	ldr	r3, [pc, #164]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 8000540:	4a29      	ldr	r2, [pc, #164]	@ (80005e8 <MX_ADC1_Init+0xc0>)
 8000542:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000544:	4b27      	ldr	r3, [pc, #156]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 8000546:	2200      	movs	r2, #0
 8000548:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800054a:	4b26      	ldr	r3, [pc, #152]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 800054c:	2200      	movs	r2, #0
 800054e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000550:	4b24      	ldr	r3, [pc, #144]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 8000552:	2200      	movs	r2, #0
 8000554:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000556:	4b23      	ldr	r3, [pc, #140]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 8000558:	2200      	movs	r2, #0
 800055a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800055c:	4b21      	ldr	r3, [pc, #132]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 800055e:	2204      	movs	r2, #4
 8000560:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000562:	4b20      	ldr	r3, [pc, #128]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 8000564:	2200      	movs	r2, #0
 8000566:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000568:	4b1e      	ldr	r3, [pc, #120]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 800056a:	2200      	movs	r2, #0
 800056c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800056e:	4b1d      	ldr	r3, [pc, #116]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 8000570:	2201      	movs	r2, #1
 8000572:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000574:	4b1b      	ldr	r3, [pc, #108]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 8000576:	2200      	movs	r2, #0
 8000578:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800057c:	4b19      	ldr	r3, [pc, #100]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 800057e:	2200      	movs	r2, #0
 8000580:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000582:	4b18      	ldr	r3, [pc, #96]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 8000584:	2200      	movs	r2, #0
 8000586:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000588:	4b16      	ldr	r3, [pc, #88]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 800058a:	2200      	movs	r2, #0
 800058c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000590:	4b14      	ldr	r3, [pc, #80]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 8000592:	2200      	movs	r2, #0
 8000594:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000596:	4b13      	ldr	r3, [pc, #76]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 8000598:	2200      	movs	r2, #0
 800059a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800059e:	4811      	ldr	r0, [pc, #68]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 80005a0:	f002 fc4e 	bl	8002e40 <HAL_ADC_Init>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80005aa:	f000 fceb 	bl	8000f84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005ae:	4b0f      	ldr	r3, [pc, #60]	@ (80005ec <MX_ADC1_Init+0xc4>)
 80005b0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005b2:	2306      	movs	r3, #6
 80005b4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005b6:	2300      	movs	r3, #0
 80005b8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005ba:	237f      	movs	r3, #127	@ 0x7f
 80005bc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005be:	2304      	movs	r3, #4
 80005c0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80005c2:	2300      	movs	r3, #0
 80005c4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005c6:	463b      	mov	r3, r7
 80005c8:	4619      	mov	r1, r3
 80005ca:	4806      	ldr	r0, [pc, #24]	@ (80005e4 <MX_ADC1_Init+0xbc>)
 80005cc:	f002 fd7e 	bl	80030cc <HAL_ADC_ConfigChannel>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80005d6:	f000 fcd5 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005da:	bf00      	nop
 80005dc:	3718      	adds	r7, #24
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20040084 	.word	0x20040084
 80005e8:	50040000 	.word	0x50040000
 80005ec:	04300002 	.word	0x04300002

080005f0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b08c      	sub	sp, #48	@ 0x30
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f8:	f107 031c 	add.w	r3, r7, #28
 80005fc:	2200      	movs	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	605a      	str	r2, [r3, #4]
 8000602:	609a      	str	r2, [r3, #8]
 8000604:	60da      	str	r2, [r3, #12]
 8000606:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a2d      	ldr	r2, [pc, #180]	@ (80006c4 <HAL_ADC_MspInit+0xd4>)
 800060e:	4293      	cmp	r3, r2
 8000610:	d154      	bne.n	80006bc <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000612:	4b2d      	ldr	r3, [pc, #180]	@ (80006c8 <HAL_ADC_MspInit+0xd8>)
 8000614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000616:	4a2c      	ldr	r2, [pc, #176]	@ (80006c8 <HAL_ADC_MspInit+0xd8>)
 8000618:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800061c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800061e:	4b2a      	ldr	r3, [pc, #168]	@ (80006c8 <HAL_ADC_MspInit+0xd8>)
 8000620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000622:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000626:	61bb      	str	r3, [r7, #24]
 8000628:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800062a:	4b27      	ldr	r3, [pc, #156]	@ (80006c8 <HAL_ADC_MspInit+0xd8>)
 800062c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800062e:	4a26      	ldr	r2, [pc, #152]	@ (80006c8 <HAL_ADC_MspInit+0xd8>)
 8000630:	f043 0304 	orr.w	r3, r3, #4
 8000634:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000636:	4b24      	ldr	r3, [pc, #144]	@ (80006c8 <HAL_ADC_MspInit+0xd8>)
 8000638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800063a:	f003 0304 	and.w	r3, r3, #4
 800063e:	617b      	str	r3, [r7, #20]
 8000640:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000642:	4b21      	ldr	r3, [pc, #132]	@ (80006c8 <HAL_ADC_MspInit+0xd8>)
 8000644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000646:	4a20      	ldr	r2, [pc, #128]	@ (80006c8 <HAL_ADC_MspInit+0xd8>)
 8000648:	f043 0301 	orr.w	r3, r3, #1
 800064c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064e:	4b1e      	ldr	r3, [pc, #120]	@ (80006c8 <HAL_ADC_MspInit+0xd8>)
 8000650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000652:	f003 0301 	and.w	r3, r3, #1
 8000656:	613b      	str	r3, [r7, #16]
 8000658:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800065a:	4b1b      	ldr	r3, [pc, #108]	@ (80006c8 <HAL_ADC_MspInit+0xd8>)
 800065c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065e:	4a1a      	ldr	r2, [pc, #104]	@ (80006c8 <HAL_ADC_MspInit+0xd8>)
 8000660:	f043 0302 	orr.w	r3, r3, #2
 8000664:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000666:	4b18      	ldr	r3, [pc, #96]	@ (80006c8 <HAL_ADC_MspInit+0xd8>)
 8000668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066a:	f003 0302 	and.w	r3, r3, #2
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000672:	233f      	movs	r3, #63	@ 0x3f
 8000674:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000676:	230b      	movs	r3, #11
 8000678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067a:	2300      	movs	r3, #0
 800067c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800067e:	f107 031c 	add.w	r3, r7, #28
 8000682:	4619      	mov	r1, r3
 8000684:	4811      	ldr	r0, [pc, #68]	@ (80006cc <HAL_ADC_MspInit+0xdc>)
 8000686:	f003 fc99 	bl	8003fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 800068a:	230a      	movs	r3, #10
 800068c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800068e:	230b      	movs	r3, #11
 8000690:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000696:	f107 031c 	add.w	r3, r7, #28
 800069a:	4619      	mov	r1, r3
 800069c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a0:	f003 fc8c 	bl	8003fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80006a4:	2302      	movs	r3, #2
 80006a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80006a8:	230b      	movs	r3, #11
 80006aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ac:	2300      	movs	r3, #0
 80006ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006b0:	f107 031c 	add.w	r3, r7, #28
 80006b4:	4619      	mov	r1, r3
 80006b6:	4806      	ldr	r0, [pc, #24]	@ (80006d0 <HAL_ADC_MspInit+0xe0>)
 80006b8:	f003 fc80 	bl	8003fbc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006bc:	bf00      	nop
 80006be:	3730      	adds	r7, #48	@ 0x30
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	50040000 	.word	0x50040000
 80006c8:	40021000 	.word	0x40021000
 80006cc:	48000800 	.word	0x48000800
 80006d0:	48000400 	.word	0x48000400

080006d4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80006d8:	4b16      	ldr	r3, [pc, #88]	@ (8000734 <MX_CAN1_Init+0x60>)
 80006da:	4a17      	ldr	r2, [pc, #92]	@ (8000738 <MX_CAN1_Init+0x64>)
 80006dc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80006de:	4b15      	ldr	r3, [pc, #84]	@ (8000734 <MX_CAN1_Init+0x60>)
 80006e0:	2210      	movs	r2, #16
 80006e2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80006e4:	4b13      	ldr	r3, [pc, #76]	@ (8000734 <MX_CAN1_Init+0x60>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80006ea:	4b12      	ldr	r3, [pc, #72]	@ (8000734 <MX_CAN1_Init+0x60>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80006f0:	4b10      	ldr	r3, [pc, #64]	@ (8000734 <MX_CAN1_Init+0x60>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80006f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000734 <MX_CAN1_Init+0x60>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80006fc:	4b0d      	ldr	r3, [pc, #52]	@ (8000734 <MX_CAN1_Init+0x60>)
 80006fe:	2200      	movs	r2, #0
 8000700:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000702:	4b0c      	ldr	r3, [pc, #48]	@ (8000734 <MX_CAN1_Init+0x60>)
 8000704:	2200      	movs	r2, #0
 8000706:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000708:	4b0a      	ldr	r3, [pc, #40]	@ (8000734 <MX_CAN1_Init+0x60>)
 800070a:	2200      	movs	r2, #0
 800070c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800070e:	4b09      	ldr	r3, [pc, #36]	@ (8000734 <MX_CAN1_Init+0x60>)
 8000710:	2200      	movs	r2, #0
 8000712:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000714:	4b07      	ldr	r3, [pc, #28]	@ (8000734 <MX_CAN1_Init+0x60>)
 8000716:	2200      	movs	r2, #0
 8000718:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800071a:	4b06      	ldr	r3, [pc, #24]	@ (8000734 <MX_CAN1_Init+0x60>)
 800071c:	2200      	movs	r2, #0
 800071e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000720:	4804      	ldr	r0, [pc, #16]	@ (8000734 <MX_CAN1_Init+0x60>)
 8000722:	f003 f8cf 	bl	80038c4 <HAL_CAN_Init>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 800072c:	f000 fc2a 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000730:	bf00      	nop
 8000732:	bd80      	pop	{r7, pc}
 8000734:	200400ec 	.word	0x200400ec
 8000738:	40006400 	.word	0x40006400

0800073c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b08a      	sub	sp, #40	@ 0x28
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000744:	f107 0314 	add.w	r3, r7, #20
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]
 800074e:	609a      	str	r2, [r3, #8]
 8000750:	60da      	str	r2, [r3, #12]
 8000752:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a17      	ldr	r2, [pc, #92]	@ (80007b8 <HAL_CAN_MspInit+0x7c>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d127      	bne.n	80007ae <HAL_CAN_MspInit+0x72>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800075e:	4b17      	ldr	r3, [pc, #92]	@ (80007bc <HAL_CAN_MspInit+0x80>)
 8000760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000762:	4a16      	ldr	r2, [pc, #88]	@ (80007bc <HAL_CAN_MspInit+0x80>)
 8000764:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000768:	6593      	str	r3, [r2, #88]	@ 0x58
 800076a:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <HAL_CAN_MspInit+0x80>)
 800076c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800076e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000772:	613b      	str	r3, [r7, #16]
 8000774:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000776:	4b11      	ldr	r3, [pc, #68]	@ (80007bc <HAL_CAN_MspInit+0x80>)
 8000778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077a:	4a10      	ldr	r2, [pc, #64]	@ (80007bc <HAL_CAN_MspInit+0x80>)
 800077c:	f043 0308 	orr.w	r3, r3, #8
 8000780:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000782:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <HAL_CAN_MspInit+0x80>)
 8000784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000786:	f003 0308 	and.w	r3, r3, #8
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800078e:	2303      	movs	r3, #3
 8000790:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000792:	2302      	movs	r3, #2
 8000794:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000796:	2300      	movs	r3, #0
 8000798:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800079a:	2303      	movs	r3, #3
 800079c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800079e:	2309      	movs	r3, #9
 80007a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007a2:	f107 0314 	add.w	r3, r7, #20
 80007a6:	4619      	mov	r1, r3
 80007a8:	4805      	ldr	r0, [pc, #20]	@ (80007c0 <HAL_CAN_MspInit+0x84>)
 80007aa:	f003 fc07 	bl	8003fbc <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80007ae:	bf00      	nop
 80007b0:	3728      	adds	r7, #40	@ 0x28
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40006400 	.word	0x40006400
 80007bc:	40021000 	.word	0x40021000
 80007c0:	48000c00 	.word	0x48000c00

080007c4 <MX_COMP1_Init>:
COMP_HandleTypeDef hcomp1;
COMP_HandleTypeDef hcomp2;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 80007c8:	4b12      	ldr	r3, [pc, #72]	@ (8000814 <MX_COMP1_Init+0x50>)
 80007ca:	4a13      	ldr	r2, [pc, #76]	@ (8000818 <MX_COMP1_Init+0x54>)
 80007cc:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_VREFINT;
 80007ce:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <MX_COMP1_Init+0x50>)
 80007d0:	4a12      	ldr	r2, [pc, #72]	@ (800081c <MX_COMP1_Init+0x58>)
 80007d2:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 80007d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000814 <MX_COMP1_Init+0x50>)
 80007d6:	2280      	movs	r2, #128	@ 0x80
 80007d8:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80007da:	4b0e      	ldr	r3, [pc, #56]	@ (8000814 <MX_COMP1_Init+0x50>)
 80007dc:	2200      	movs	r2, #0
 80007de:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80007e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000814 <MX_COMP1_Init+0x50>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80007e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000814 <MX_COMP1_Init+0x50>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80007ec:	4b09      	ldr	r3, [pc, #36]	@ (8000814 <MX_COMP1_Init+0x50>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80007f2:	4b08      	ldr	r3, [pc, #32]	@ (8000814 <MX_COMP1_Init+0x50>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80007f8:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <MX_COMP1_Init+0x50>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80007fe:	4805      	ldr	r0, [pc, #20]	@ (8000814 <MX_COMP1_Init+0x50>)
 8000800:	f003 fa04 	bl	8003c0c <HAL_COMP_Init>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_COMP1_Init+0x4a>
  {
    Error_Handler();
 800080a:	f000 fbbb 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	20040114 	.word	0x20040114
 8000818:	40010200 	.word	0x40010200
 800081c:	00800030 	.word	0x00800030

08000820 <MX_COMP2_Init>:
/* COMP2 init function */
void MX_COMP2_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000824:	4b12      	ldr	r3, [pc, #72]	@ (8000870 <MX_COMP2_Init+0x50>)
 8000826:	4a13      	ldr	r2, [pc, #76]	@ (8000874 <MX_COMP2_Init+0x54>)
 8000828:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO2;
 800082a:	4b11      	ldr	r3, [pc, #68]	@ (8000870 <MX_COMP2_Init+0x50>)
 800082c:	2270      	movs	r2, #112	@ 0x70
 800082e:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8000830:	4b0f      	ldr	r3, [pc, #60]	@ (8000870 <MX_COMP2_Init+0x50>)
 8000832:	2280      	movs	r2, #128	@ 0x80
 8000834:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000836:	4b0e      	ldr	r3, [pc, #56]	@ (8000870 <MX_COMP2_Init+0x50>)
 8000838:	2200      	movs	r2, #0
 800083a:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800083c:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <MX_COMP2_Init+0x50>)
 800083e:	2200      	movs	r2, #0
 8000840:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000842:	4b0b      	ldr	r3, [pc, #44]	@ (8000870 <MX_COMP2_Init+0x50>)
 8000844:	2200      	movs	r2, #0
 8000846:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8000848:	4b09      	ldr	r3, [pc, #36]	@ (8000870 <MX_COMP2_Init+0x50>)
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 800084e:	4b08      	ldr	r3, [pc, #32]	@ (8000870 <MX_COMP2_Init+0x50>)
 8000850:	2200      	movs	r2, #0
 8000852:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000854:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <MX_COMP2_Init+0x50>)
 8000856:	2200      	movs	r2, #0
 8000858:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 800085a:	4805      	ldr	r0, [pc, #20]	@ (8000870 <MX_COMP2_Init+0x50>)
 800085c:	f003 f9d6 	bl	8003c0c <HAL_COMP_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_COMP2_Init+0x4a>
  {
    Error_Handler();
 8000866:	f000 fb8d 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20040140 	.word	0x20040140
 8000874:	40010204 	.word	0x40010204

08000878 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	@ 0x28
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000880:	f107 0314 	add.w	r3, r7, #20
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
 8000888:	605a      	str	r2, [r3, #4]
 800088a:	609a      	str	r2, [r3, #8]
 800088c:	60da      	str	r2, [r3, #12]
 800088e:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a1e      	ldr	r2, [pc, #120]	@ (8000910 <HAL_COMP_MspInit+0x98>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d118      	bne.n	80008cc <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800089a:	4b1e      	ldr	r3, [pc, #120]	@ (8000914 <HAL_COMP_MspInit+0x9c>)
 800089c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089e:	4a1d      	ldr	r2, [pc, #116]	@ (8000914 <HAL_COMP_MspInit+0x9c>)
 80008a0:	f043 0302 	orr.w	r3, r3, #2
 80008a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000914 <HAL_COMP_MspInit+0x9c>)
 80008a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	613b      	str	r3, [r7, #16]
 80008b0:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008b2:	2304      	movs	r3, #4
 80008b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008b6:	2303      	movs	r3, #3
 80008b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008be:	f107 0314 	add.w	r3, r7, #20
 80008c2:	4619      	mov	r1, r3
 80008c4:	4814      	ldr	r0, [pc, #80]	@ (8000918 <HAL_COMP_MspInit+0xa0>)
 80008c6:	f003 fb79 	bl	8003fbc <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }
}
 80008ca:	e01c      	b.n	8000906 <HAL_COMP_MspInit+0x8e>
  else if(compHandle->Instance==COMP2)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a12      	ldr	r2, [pc, #72]	@ (800091c <HAL_COMP_MspInit+0xa4>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d117      	bne.n	8000906 <HAL_COMP_MspInit+0x8e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <HAL_COMP_MspInit+0x9c>)
 80008d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008da:	4a0e      	ldr	r2, [pc, #56]	@ (8000914 <HAL_COMP_MspInit+0x9c>)
 80008dc:	f043 0302 	orr.w	r3, r3, #2
 80008e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <HAL_COMP_MspInit+0x9c>)
 80008e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e6:	f003 0302 	and.w	r3, r3, #2
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008ee:	23c0      	movs	r3, #192	@ 0xc0
 80008f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008f2:	2303      	movs	r3, #3
 80008f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008fa:	f107 0314 	add.w	r3, r7, #20
 80008fe:	4619      	mov	r1, r3
 8000900:	4805      	ldr	r0, [pc, #20]	@ (8000918 <HAL_COMP_MspInit+0xa0>)
 8000902:	f003 fb5b 	bl	8003fbc <HAL_GPIO_Init>
}
 8000906:	bf00      	nop
 8000908:	3728      	adds	r7, #40	@ 0x28
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40010200 	.word	0x40010200
 8000914:	40021000 	.word	0x40021000
 8000918:	48000400 	.word	0x48000400
 800091c:	40010204 	.word	0x40010204

08000920 <MX_GPIO_Init>:
     PC11   ------> SDMMC1_D3
     PC12   ------> SDMMC1_CK
     PD2   ------> SDMMC1_CMD
*/
void MX_GPIO_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b08e      	sub	sp, #56	@ 0x38
 8000924:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000926:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	605a      	str	r2, [r3, #4]
 8000930:	609a      	str	r2, [r3, #8]
 8000932:	60da      	str	r2, [r3, #12]
 8000934:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000936:	4b53      	ldr	r3, [pc, #332]	@ (8000a84 <MX_GPIO_Init+0x164>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	4a52      	ldr	r2, [pc, #328]	@ (8000a84 <MX_GPIO_Init+0x164>)
 800093c:	f043 0310 	orr.w	r3, r3, #16
 8000940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000942:	4b50      	ldr	r3, [pc, #320]	@ (8000a84 <MX_GPIO_Init+0x164>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	f003 0310 	and.w	r3, r3, #16
 800094a:	623b      	str	r3, [r7, #32]
 800094c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800094e:	4b4d      	ldr	r3, [pc, #308]	@ (8000a84 <MX_GPIO_Init+0x164>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000952:	4a4c      	ldr	r2, [pc, #304]	@ (8000a84 <MX_GPIO_Init+0x164>)
 8000954:	f043 0304 	orr.w	r3, r3, #4
 8000958:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800095a:	4b4a      	ldr	r3, [pc, #296]	@ (8000a84 <MX_GPIO_Init+0x164>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095e:	f003 0304 	and.w	r3, r3, #4
 8000962:	61fb      	str	r3, [r7, #28]
 8000964:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000966:	4b47      	ldr	r3, [pc, #284]	@ (8000a84 <MX_GPIO_Init+0x164>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800096a:	4a46      	ldr	r2, [pc, #280]	@ (8000a84 <MX_GPIO_Init+0x164>)
 800096c:	f043 0320 	orr.w	r3, r3, #32
 8000970:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000972:	4b44      	ldr	r3, [pc, #272]	@ (8000a84 <MX_GPIO_Init+0x164>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000976:	f003 0320 	and.w	r3, r3, #32
 800097a:	61bb      	str	r3, [r7, #24]
 800097c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800097e:	4b41      	ldr	r3, [pc, #260]	@ (8000a84 <MX_GPIO_Init+0x164>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000982:	4a40      	ldr	r2, [pc, #256]	@ (8000a84 <MX_GPIO_Init+0x164>)
 8000984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000988:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800098a:	4b3e      	ldr	r3, [pc, #248]	@ (8000a84 <MX_GPIO_Init+0x164>)
 800098c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000992:	617b      	str	r3, [r7, #20]
 8000994:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000996:	4b3b      	ldr	r3, [pc, #236]	@ (8000a84 <MX_GPIO_Init+0x164>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099a:	4a3a      	ldr	r2, [pc, #232]	@ (8000a84 <MX_GPIO_Init+0x164>)
 800099c:	f043 0301 	orr.w	r3, r3, #1
 80009a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009a2:	4b38      	ldr	r3, [pc, #224]	@ (8000a84 <MX_GPIO_Init+0x164>)
 80009a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a6:	f003 0301 	and.w	r3, r3, #1
 80009aa:	613b      	str	r3, [r7, #16]
 80009ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ae:	4b35      	ldr	r3, [pc, #212]	@ (8000a84 <MX_GPIO_Init+0x164>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b2:	4a34      	ldr	r2, [pc, #208]	@ (8000a84 <MX_GPIO_Init+0x164>)
 80009b4:	f043 0302 	orr.w	r3, r3, #2
 80009b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ba:	4b32      	ldr	r3, [pc, #200]	@ (8000a84 <MX_GPIO_Init+0x164>)
 80009bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009be:	f003 0302 	and.w	r3, r3, #2
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009c6:	4b2f      	ldr	r3, [pc, #188]	@ (8000a84 <MX_GPIO_Init+0x164>)
 80009c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ca:	4a2e      	ldr	r2, [pc, #184]	@ (8000a84 <MX_GPIO_Init+0x164>)
 80009cc:	f043 0308 	orr.w	r3, r3, #8
 80009d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009d2:	4b2c      	ldr	r3, [pc, #176]	@ (8000a84 <MX_GPIO_Init+0x164>)
 80009d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d6:	f003 0308 	and.w	r3, r3, #8
 80009da:	60bb      	str	r3, [r7, #8]
 80009dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009de:	4b29      	ldr	r3, [pc, #164]	@ (8000a84 <MX_GPIO_Init+0x164>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e2:	4a28      	ldr	r2, [pc, #160]	@ (8000a84 <MX_GPIO_Init+0x164>)
 80009e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ea:	4b26      	ldr	r3, [pc, #152]	@ (8000a84 <MX_GPIO_Init+0x164>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009f2:	607b      	str	r3, [r7, #4]
 80009f4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80009f6:	f004 f9c5 	bl	8004d84 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80009fa:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80009fe:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a00:	2302      	movs	r3, #2
 8000a02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a04:	2300      	movs	r3, #0
 8000a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a08:	2303      	movs	r3, #3
 8000a0a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000a0c:	230c      	movs	r3, #12
 8000a0e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a14:	4619      	mov	r1, r3
 8000a16:	481c      	ldr	r0, [pc, #112]	@ (8000a88 <MX_GPIO_Init+0x168>)
 8000a18:	f003 fad0 	bl	8003fbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000a1c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000a20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a22:	2302      	movs	r3, #2
 8000a24:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	2300      	movs	r3, #0
 8000a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a2a:	2303      	movs	r3, #3
 8000a2c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a2e:	230a      	movs	r3, #10
 8000a30:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a36:	4619      	mov	r1, r3
 8000a38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a3c:	f003 fabe 	bl	8003fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a46:	2300      	movs	r3, #0
 8000a48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a52:	4619      	mov	r1, r3
 8000a54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a58:	f003 fab0 	bl	8003fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a5c:	2304      	movs	r3, #4
 8000a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a60:	2302      	movs	r3, #2
 8000a62:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a68:	2303      	movs	r3, #3
 8000a6a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000a6c:	230c      	movs	r3, #12
 8000a6e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a74:	4619      	mov	r1, r3
 8000a76:	4805      	ldr	r0, [pc, #20]	@ (8000a8c <MX_GPIO_Init+0x16c>)
 8000a78:	f003 faa0 	bl	8003fbc <HAL_GPIO_Init>

}
 8000a7c:	bf00      	nop
 8000a7e:	3738      	adds	r7, #56	@ 0x38
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	40021000 	.word	0x40021000
 8000a88:	48000800 	.word	0x48000800
 8000a8c:	48000c00 	.word	0x48000c00

08000a90 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
SMBUS_HandleTypeDef hsmbus2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a94:	4b1b      	ldr	r3, [pc, #108]	@ (8000b04 <MX_I2C1_Init+0x74>)
 8000a96:	4a1c      	ldr	r2, [pc, #112]	@ (8000b08 <MX_I2C1_Init+0x78>)
 8000a98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8000a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b04 <MX_I2C1_Init+0x74>)
 8000a9c:	4a1b      	ldr	r2, [pc, #108]	@ (8000b0c <MX_I2C1_Init+0x7c>)
 8000a9e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000aa0:	4b18      	ldr	r3, [pc, #96]	@ (8000b04 <MX_I2C1_Init+0x74>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aa6:	4b17      	ldr	r3, [pc, #92]	@ (8000b04 <MX_I2C1_Init+0x74>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000aac:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <MX_I2C1_Init+0x74>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ab2:	4b14      	ldr	r3, [pc, #80]	@ (8000b04 <MX_I2C1_Init+0x74>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ab8:	4b12      	ldr	r3, [pc, #72]	@ (8000b04 <MX_I2C1_Init+0x74>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000abe:	4b11      	ldr	r3, [pc, #68]	@ (8000b04 <MX_I2C1_Init+0x74>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b04 <MX_I2C1_Init+0x74>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000aca:	480e      	ldr	r0, [pc, #56]	@ (8000b04 <MX_I2C1_Init+0x74>)
 8000acc:	f003 fc20 	bl	8004310 <HAL_I2C_Init>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000ad6:	f000 fa55 	bl	8000f84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ada:	2100      	movs	r1, #0
 8000adc:	4809      	ldr	r0, [pc, #36]	@ (8000b04 <MX_I2C1_Init+0x74>)
 8000ade:	f003 ffe5 	bl	8004aac <HAL_I2CEx_ConfigAnalogFilter>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ae8:	f000 fa4c 	bl	8000f84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000aec:	2100      	movs	r1, #0
 8000aee:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <MX_I2C1_Init+0x74>)
 8000af0:	f004 f827 	bl	8004b42 <HAL_I2CEx_ConfigDigitalFilter>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000afa:	f000 fa43 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	2004016c 	.word	0x2004016c
 8000b08:	40005400 	.word	0x40005400
 8000b0c:	00b07cb4 	.word	0x00b07cb4

08000b10 <MX_I2C2_SMBUS_Init>:
/* I2C2 init function */

void MX_I2C2_SMBUS_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hsmbus2.Instance = I2C2;
 8000b14:	4b1c      	ldr	r3, [pc, #112]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b16:	4a1d      	ldr	r2, [pc, #116]	@ (8000b8c <MX_I2C2_SMBUS_Init+0x7c>)
 8000b18:	601a      	str	r2, [r3, #0]
  hsmbus2.Init.Timing = 0x00707CBB;
 8000b1a:	4b1b      	ldr	r3, [pc, #108]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b1c:	4a1c      	ldr	r2, [pc, #112]	@ (8000b90 <MX_I2C2_SMBUS_Init+0x80>)
 8000b1e:	605a      	str	r2, [r3, #4]
  hsmbus2.Init.AnalogFilter = SMBUS_ANALOGFILTER_ENABLE;
 8000b20:	4b19      	ldr	r3, [pc, #100]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  hsmbus2.Init.OwnAddress1 = 2;
 8000b26:	4b18      	ldr	r3, [pc, #96]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b28:	2202      	movs	r2, #2
 8000b2a:	60da      	str	r2, [r3, #12]
  hsmbus2.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8000b2c:	4b16      	ldr	r3, [pc, #88]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	611a      	str	r2, [r3, #16]
  hsmbus2.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8000b32:	4b15      	ldr	r3, [pc, #84]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	615a      	str	r2, [r3, #20]
  hsmbus2.Init.OwnAddress2 = 0;
 8000b38:	4b13      	ldr	r3, [pc, #76]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	619a      	str	r2, [r3, #24]
  hsmbus2.Init.OwnAddress2Masks = SMBUS_OA2_NOMASK;
 8000b3e:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	61da      	str	r2, [r3, #28]
  hsmbus2.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 8000b44:	4b10      	ldr	r3, [pc, #64]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	621a      	str	r2, [r3, #32]
  hsmbus2.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsmbus2.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8000b50:	4b0d      	ldr	r3, [pc, #52]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	629a      	str	r2, [r3, #40]	@ 0x28
  hsmbus2.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8000b56:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsmbus2.Init.SMBusTimeout = 0x00008186;
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b5e:	f248 1286 	movw	r2, #33158	@ 0x8186
 8000b62:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_SMBUS_Init(&hsmbus2) != HAL_OK)
 8000b64:	4808      	ldr	r0, [pc, #32]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b66:	f007 f8cf 	bl	8007d08 <HAL_SMBUS_Init>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <MX_I2C2_SMBUS_Init+0x64>
  {
    Error_Handler();
 8000b70:	f000 fa08 	bl	8000f84 <Error_Handler>
  }

  /** configuration Alert Mode
  */
  if (HAL_SMBUS_EnableAlert_IT(&hsmbus2) != HAL_OK)
 8000b74:	4804      	ldr	r0, [pc, #16]	@ (8000b88 <MX_I2C2_SMBUS_Init+0x78>)
 8000b76:	f007 f97f 	bl	8007e78 <HAL_SMBUS_EnableAlert_IT>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_I2C2_SMBUS_Init+0x74>
  {
    Error_Handler();
 8000b80:	f000 fa00 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	200401c0 	.word	0x200401c0
 8000b8c:	40005800 	.word	0x40005800
 8000b90:	00707cbb 	.word	0x00707cbb

08000b94 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b0ae      	sub	sp, #184	@ 0xb8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bac:	f107 0310 	add.w	r3, r7, #16
 8000bb0:	2294      	movs	r2, #148	@ 0x94
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f009 f925 	bl	8009e04 <memset>
  if(i2cHandle->Instance==I2C1)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a21      	ldr	r2, [pc, #132]	@ (8000c44 <HAL_I2C_MspInit+0xb0>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d13b      	bne.n	8000c3c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bc4:	2340      	movs	r3, #64	@ 0x40
 8000bc6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bcc:	f107 0310 	add.w	r3, r7, #16
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f004 ffbf 	bl	8005b54 <HAL_RCCEx_PeriphCLKConfig>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000bdc:	f000 f9d2 	bl	8000f84 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be0:	4b19      	ldr	r3, [pc, #100]	@ (8000c48 <HAL_I2C_MspInit+0xb4>)
 8000be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be4:	4a18      	ldr	r2, [pc, #96]	@ (8000c48 <HAL_I2C_MspInit+0xb4>)
 8000be6:	f043 0302 	orr.w	r3, r3, #2
 8000bea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bec:	4b16      	ldr	r3, [pc, #88]	@ (8000c48 <HAL_I2C_MspInit+0xb4>)
 8000bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf0:	f003 0302 	and.w	r3, r3, #2
 8000bf4:	60fb      	str	r3, [r7, #12]
 8000bf6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000bf8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000bfc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c00:	2312      	movs	r3, #18
 8000c02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c06:	2301      	movs	r3, #1
 8000c08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c0c:	2303      	movs	r3, #3
 8000c0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c12:	2304      	movs	r3, #4
 8000c14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c18:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	480b      	ldr	r0, [pc, #44]	@ (8000c4c <HAL_I2C_MspInit+0xb8>)
 8000c20:	f003 f9cc 	bl	8003fbc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c24:	4b08      	ldr	r3, [pc, #32]	@ (8000c48 <HAL_I2C_MspInit+0xb4>)
 8000c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c28:	4a07      	ldr	r2, [pc, #28]	@ (8000c48 <HAL_I2C_MspInit+0xb4>)
 8000c2a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c30:	4b05      	ldr	r3, [pc, #20]	@ (8000c48 <HAL_I2C_MspInit+0xb4>)
 8000c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c38:	60bb      	str	r3, [r7, #8]
 8000c3a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c3c:	bf00      	nop
 8000c3e:	37b8      	adds	r7, #184	@ 0xb8
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40005400 	.word	0x40005400
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	48000400 	.word	0x48000400

08000c50 <HAL_SMBUS_MspInit>:

void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* smbusHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b0ae      	sub	sp, #184	@ 0xb8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c68:	f107 0310 	add.w	r3, r7, #16
 8000c6c:	2294      	movs	r2, #148	@ 0x94
 8000c6e:	2100      	movs	r1, #0
 8000c70:	4618      	mov	r0, r3
 8000c72:	f009 f8c7 	bl	8009e04 <memset>
  if(smbusHandle->Instance==I2C2)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a21      	ldr	r2, [pc, #132]	@ (8000d00 <HAL_SMBUS_MspInit+0xb0>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d13a      	bne.n	8000cf6 <HAL_SMBUS_MspInit+0xa6>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000c80:	2380      	movs	r3, #128	@ 0x80
 8000c82:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000c84:	2300      	movs	r3, #0
 8000c86:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c88:	f107 0310 	add.w	r3, r7, #16
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f004 ff61 	bl	8005b54 <HAL_RCCEx_PeriphCLKConfig>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <HAL_SMBUS_MspInit+0x4c>
    {
      Error_Handler();
 8000c98:	f000 f974 	bl	8000f84 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c9c:	4b19      	ldr	r3, [pc, #100]	@ (8000d04 <HAL_SMBUS_MspInit+0xb4>)
 8000c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ca0:	4a18      	ldr	r2, [pc, #96]	@ (8000d04 <HAL_SMBUS_MspInit+0xb4>)
 8000ca2:	f043 0320 	orr.w	r3, r3, #32
 8000ca6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ca8:	4b16      	ldr	r3, [pc, #88]	@ (8000d04 <HAL_SMBUS_MspInit+0xb4>)
 8000caa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cac:	f003 0320 	and.w	r3, r3, #32
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    PF2     ------> I2C2_SMBA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000cb4:	2307      	movs	r3, #7
 8000cb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cba:	2312      	movs	r3, #18
 8000cbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ccc:	2304      	movs	r3, #4
 8000cce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000cd2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	480b      	ldr	r0, [pc, #44]	@ (8000d08 <HAL_SMBUS_MspInit+0xb8>)
 8000cda:	f003 f96f 	bl	8003fbc <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000cde:	4b09      	ldr	r3, [pc, #36]	@ (8000d04 <HAL_SMBUS_MspInit+0xb4>)
 8000ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce2:	4a08      	ldr	r2, [pc, #32]	@ (8000d04 <HAL_SMBUS_MspInit+0xb4>)
 8000ce4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ce8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cea:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <HAL_SMBUS_MspInit+0xb4>)
 8000cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000cf2:	60bb      	str	r3, [r7, #8]
 8000cf4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000cf6:	bf00      	nop
 8000cf8:	37b8      	adds	r7, #184	@ 0xb8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40005800 	.word	0x40005800
 8000d04:	40021000 	.word	0x40021000
 8000d08:	48001400 	.word	0x48001400

08000d0c <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*) &ch, 1, 10);
 8000d14:	1d39      	adds	r1, r7, #4
 8000d16:	230a      	movs	r3, #10
 8000d18:	2201      	movs	r2, #1
 8000d1a:	4804      	ldr	r0, [pc, #16]	@ (8000d2c <__io_putchar+0x20>)
 8000d1c:	f008 f8a6 	bl	8008e6c <HAL_UART_Transmit>
	return ch;
 8000d20:	687b      	ldr	r3, [r7, #4]
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	20040a20 	.word	0x20040a20

08000d30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d36:	f001 fe4a 	bl	80029ce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d3a:	f000 f88d 	bl	8000e58 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000d3e:	f000 f8ed 	bl	8000f1c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d42:	f7ff fded 	bl	8000920 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000d46:	f7ff fbef 	bl	8000528 <MX_ADC1_Init>
  MX_CAN1_Init();
 8000d4a:	f7ff fcc3 	bl	80006d4 <MX_CAN1_Init>
  MX_COMP1_Init();
 8000d4e:	f7ff fd39 	bl	80007c4 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000d52:	f7ff fd65 	bl	8000820 <MX_COMP2_Init>
  MX_I2C1_Init();
 8000d56:	f7ff fe9b 	bl	8000a90 <MX_I2C1_Init>
  MX_I2C2_SMBUS_Init();
 8000d5a:	f7ff fed9 	bl	8000b10 <MX_I2C2_SMBUS_Init>
  MX_LPUART1_UART_Init();
 8000d5e:	f001 fc35 	bl	80025cc <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8000d62:	f001 fc7f 	bl	8002664 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000d66:	f001 fccb 	bl	8002700 <MX_USART3_UART_Init>
  MX_SAI1_Init();
 8000d6a:	f000 f911 	bl	8000f90 <MX_SAI1_Init>
  MX_SAI2_Init();
 8000d6e:	f000 f9a7 	bl	80010c0 <MX_SAI2_Init>
  MX_SPI1_Init();
 8000d72:	f000 fac9 	bl	8001308 <MX_SPI1_Init>
  MX_SPI3_Init();
 8000d76:	f000 fb05 	bl	8001384 <MX_SPI3_Init>
  MX_TIM1_Init();
 8000d7a:	f000 ffdd 	bl	8001d38 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000d7e:	f001 f8ab 	bl	8001ed8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000d82:	f001 f90d 	bl	8001fa0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000d86:	f001 f971 	bl	800206c <MX_TIM4_Init>
  MX_TIM15_Init();
 8000d8a:	f001 f9d5 	bl	8002138 <MX_TIM15_Init>
  MX_USB_OTG_FS_USB_Init();
 8000d8e:	f001 fded 	bl	800296c <MX_USB_OTG_FS_USB_Init>
  /* USER CODE BEGIN 2 */
  printf("Hello from Nucleo-L4R5ZI-P!\r\n");
 8000d92:	482c      	ldr	r0, [pc, #176]	@ (8000e44 <main+0x114>)
 8000d94:	f009 f82e 	bl	8009df4 <puts>

  // If your SA0/DC is tied LOW and your OLED address is 0x3D, adjust the define in ssd1306.h
  if (ssd1306_init(&oled, &hi2c1) != HAL_OK) {
 8000d98:	492b      	ldr	r1, [pc, #172]	@ (8000e48 <main+0x118>)
 8000d9a:	482c      	ldr	r0, [pc, #176]	@ (8000e4c <main+0x11c>)
 8000d9c:	f000 fc4a 	bl	8001634 <ssd1306_init>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d002      	beq.n	8000dac <main+0x7c>
      printf("SSD1306 init failed\r\n");
 8000da6:	482a      	ldr	r0, [pc, #168]	@ (8000e50 <main+0x120>)
 8000da8:	f009 f824 	bl	8009df4 <puts>
  }

  // Draw a simple pattern
  ssd1306_fill(&oled, 0);
 8000dac:	2100      	movs	r1, #0
 8000dae:	4827      	ldr	r0, [pc, #156]	@ (8000e4c <main+0x11c>)
 8000db0:	f000 fca4 	bl	80016fc <ssd1306_fill>
  for (uint8_t x = 0; x < SSD1306_WIDTH; ++x) {
 8000db4:	2300      	movs	r3, #0
 8000db6:	71fb      	strb	r3, [r7, #7]
 8000db8:	e015      	b.n	8000de6 <main+0xb6>
      ssd1306_pixel(&oled, x, x/2, 1);                           // diagonal
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	085b      	lsrs	r3, r3, #1
 8000dbe:	b2da      	uxtb	r2, r3
 8000dc0:	79f9      	ldrb	r1, [r7, #7]
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	4821      	ldr	r0, [pc, #132]	@ (8000e4c <main+0x11c>)
 8000dc6:	f000 fcb0 	bl	800172a <ssd1306_pixel>
      ssd1306_pixel(&oled, SSD1306_WIDTH-1-x, x/2, 1);           // other diagonal
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000dd0:	b2d9      	uxtb	r1, r3
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	085b      	lsrs	r3, r3, #1
 8000dd6:	b2da      	uxtb	r2, r3
 8000dd8:	2301      	movs	r3, #1
 8000dda:	481c      	ldr	r0, [pc, #112]	@ (8000e4c <main+0x11c>)
 8000ddc:	f000 fca5 	bl	800172a <ssd1306_pixel>
  for (uint8_t x = 0; x < SSD1306_WIDTH; ++x) {
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	3301      	adds	r3, #1
 8000de4:	71fb      	strb	r3, [r7, #7]
 8000de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	dae5      	bge.n	8000dba <main+0x8a>
  }
  ssd1306_update(&oled);
 8000dee:	4817      	ldr	r0, [pc, #92]	@ (8000e4c <main+0x11c>)
 8000df0:	f000 fc64 	bl	80016bc <ssd1306_update>

  // Clear screen
  ssd1306_fill(&oled, 0);
 8000df4:	2100      	movs	r1, #0
 8000df6:	4815      	ldr	r0, [pc, #84]	@ (8000e4c <main+0x11c>)
 8000df8:	f000 fc80 	bl	80016fc <ssd1306_fill>

  // Text config
  txt_cfg_t txt;
  txt_init(&txt);                      // x=y=0, scale=1, wrap=1
 8000dfc:	463b      	mov	r3, r7
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f000 fde4 	bl	80019cc <txt_init>
  txt_set_scale(&txt, 1);              // 1=normal 5x7, 2=10x14, etc.
 8000e04:	463b      	mov	r3, r7
 8000e06:	2101      	movs	r1, #1
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f000 fe0c 	bl	8001a26 <txt_set_scale>
  txt_set_color(&txt, TXT_ON);
 8000e0e:	463b      	mov	r3, r7
 8000e10:	2101      	movs	r1, #1
 8000e12:	4618      	mov	r0, r3
 8000e14:	f000 fe1b 	bl	8001a4e <txt_set_color>

  // Say hello
//  ssd1306_printf(&oled, &txt, "Hello, 0x%02X!\n", SSD1306_I2C_ADDR);

  // Move cursor and draw bigger text
  txt_set_cursor(&txt, 0, 1);
 8000e18:	463b      	mov	r3, r7
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f000 fded 	bl	80019fe <txt_set_cursor>
  txt_set_scale(&txt, 2);
 8000e24:	463b      	mov	r3, r7
 8000e26:	2102      	movs	r1, #2
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f000 fdfc 	bl	8001a26 <txt_set_scale>
  ssd1306_drawText(&oled, &txt, "Hi Nancy ! :)");
 8000e2e:	463b      	mov	r3, r7
 8000e30:	4a08      	ldr	r2, [pc, #32]	@ (8000e54 <main+0x124>)
 8000e32:	4619      	mov	r1, r3
 8000e34:	4805      	ldr	r0, [pc, #20]	@ (8000e4c <main+0x11c>)
 8000e36:	f000 ff5f 	bl	8001cf8 <ssd1306_drawText>

  // Push to panel
  ssd1306_update(&oled);
 8000e3a:	4804      	ldr	r0, [pc, #16]	@ (8000e4c <main+0x11c>)
 8000e3c:	f000 fc3e 	bl	80016bc <ssd1306_update>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <main+0x110>
 8000e44:	0800a550 	.word	0x0800a550
 8000e48:	2004016c 	.word	0x2004016c
 8000e4c:	20040210 	.word	0x20040210
 8000e50:	0800a570 	.word	0x0800a570
 8000e54:	0800a588 	.word	0x0800a588

08000e58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b096      	sub	sp, #88	@ 0x58
 8000e5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e5e:	f107 0314 	add.w	r3, r7, #20
 8000e62:	2244      	movs	r2, #68	@ 0x44
 8000e64:	2100      	movs	r1, #0
 8000e66:	4618      	mov	r0, r3
 8000e68:	f008 ffcc 	bl	8009e04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e6c:	463b      	mov	r3, r7
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
 8000e72:	605a      	str	r2, [r3, #4]
 8000e74:	609a      	str	r2, [r3, #8]
 8000e76:	60da      	str	r2, [r3, #12]
 8000e78:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e7a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e7e:	f003 fedd 	bl	8004c3c <HAL_PWREx_ControlVoltageScaling>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000e88:	f000 f87c 	bl	8000f84 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000e8c:	f003 fea6 	bl	8004bdc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000e90:	4b21      	ldr	r3, [pc, #132]	@ (8000f18 <SystemClock_Config+0xc0>)
 8000e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e96:	4a20      	ldr	r2, [pc, #128]	@ (8000f18 <SystemClock_Config+0xc0>)
 8000e98:	f023 0318 	bic.w	r3, r3, #24
 8000e9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000ea0:	2314      	movs	r3, #20
 8000ea2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000eac:	2300      	movs	r3, #0
 8000eae:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000eb0:	2360      	movs	r3, #96	@ 0x60
 8000eb2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000ec0:	2310      	movs	r3, #16
 8000ec2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f003 ff65 	bl	8004da4 <HAL_RCC_OscConfig>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000ee0:	f000 f850 	bl	8000f84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ee4:	230f      	movs	r3, #15
 8000ee6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eec:	2300      	movs	r3, #0
 8000eee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ef8:	463b      	mov	r3, r7
 8000efa:	2101      	movs	r1, #1
 8000efc:	4618      	mov	r0, r3
 8000efe:	f004 fb6b 	bl	80055d8 <HAL_RCC_ClockConfig>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000f08:	f000 f83c 	bl	8000f84 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000f0c:	f006 f874 	bl	8006ff8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000f10:	bf00      	nop
 8000f12:	3758      	adds	r7, #88	@ 0x58
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40021000 	.word	0x40021000

08000f1c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b0a6      	sub	sp, #152	@ 0x98
 8000f20:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	2294      	movs	r2, #148	@ 0x94
 8000f26:	2100      	movs	r1, #0
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f008 ff6b 	bl	8009e04 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2
 8000f2e:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8000f32:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8000f34:	2300      	movs	r3, #0
 8000f36:	673b      	str	r3, [r7, #112]	@ 0x70
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	677b      	str	r3, [r7, #116]	@ 0x74
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000f3c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000f44:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000f48:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000f52:	2318      	movs	r3, #24
 8000f54:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000f56:	2302      	movs	r3, #2
 8000f58:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000f5e:	2302      	movs	r3, #2
 8000f60:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8000f62:	4b07      	ldr	r3, [pc, #28]	@ (8000f80 <PeriphCommonClock_Config+0x64>)
 8000f64:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f004 fdf3 	bl	8005b54 <HAL_RCCEx_PeriphCLKConfig>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8000f74:	f000 f806 	bl	8000f84 <Error_Handler>
  }
}
 8000f78:	bf00      	nop
 8000f7a:	3798      	adds	r7, #152	@ 0x98
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	01110000 	.word	0x01110000

08000f84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f88:	b672      	cpsid	i
}
 8000f8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <Error_Handler+0x8>

08000f90 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
SAI_HandleTypeDef hsai_BlockA2;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockB1.Instance = SAI1_Block_B;
 8000f94:	4b45      	ldr	r3, [pc, #276]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000f96:	4a46      	ldr	r2, [pc, #280]	@ (80010b0 <MX_SAI1_Init+0x120>)
 8000f98:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000f9a:	4b44      	ldr	r3, [pc, #272]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000fa0:	4b42      	ldr	r3, [pc, #264]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8000fa6:	4b41      	ldr	r3, [pc, #260]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fa8:	2240      	movs	r2, #64	@ 0x40
 8000faa:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000fac:	4b3f      	ldr	r3, [pc, #252]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000fb2:	4b3e      	ldr	r3, [pc, #248]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000fb8:	4b3c      	ldr	r3, [pc, #240]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000fbe:	4b3b      	ldr	r3, [pc, #236]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000fc4:	4b39      	ldr	r3, [pc, #228]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8000fca:	4b38      	ldr	r3, [pc, #224]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000fd0:	4b36      	ldr	r3, [pc, #216]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000fd6:	4b35      	ldr	r3, [pc, #212]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fd8:	4a36      	ldr	r2, [pc, #216]	@ (80010b4 <MX_SAI1_Init+0x124>)
 8000fda:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000fdc:	4b33      	ldr	r3, [pc, #204]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000fe2:	4b32      	ldr	r3, [pc, #200]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000fe8:	4b30      	ldr	r3, [pc, #192]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000fee:	4b2f      	ldr	r3, [pc, #188]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8000ff4:	4b2d      	ldr	r3, [pc, #180]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 0;
 8000ffc:	4b2b      	ldr	r3, [pc, #172]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8001002:	4b2a      	ldr	r3, [pc, #168]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8001004:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001008:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 800100a:	4b28      	ldr	r3, [pc, #160]	@ (80010ac <MX_SAI1_Init+0x11c>)
 800100c:	2208      	movs	r2, #8
 800100e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001010:	4b26      	ldr	r3, [pc, #152]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8001012:	2201      	movs	r2, #1
 8001014:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001016:	4b25      	ldr	r3, [pc, #148]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8001018:	2200      	movs	r2, #0
 800101a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800101c:	4b23      	ldr	r3, [pc, #140]	@ (80010ac <MX_SAI1_Init+0x11c>)
 800101e:	2200      	movs	r2, #0
 8001020:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001022:	4b22      	ldr	r3, [pc, #136]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8001024:	2200      	movs	r2, #0
 8001026:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8001028:	4b20      	ldr	r3, [pc, #128]	@ (80010ac <MX_SAI1_Init+0x11c>)
 800102a:	2200      	movs	r2, #0
 800102c:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800102e:	4b1f      	ldr	r3, [pc, #124]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8001030:	2200      	movs	r2, #0
 8001032:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8001034:	4b1d      	ldr	r3, [pc, #116]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8001036:	2201      	movs	r2, #1
 8001038:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 800103a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ac <MX_SAI1_Init+0x11c>)
 800103c:	2200      	movs	r2, #0
 800103e:	671a      	str	r2, [r3, #112]	@ 0x70
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8001040:	481a      	ldr	r0, [pc, #104]	@ (80010ac <MX_SAI1_Init+0x11c>)
 8001042:	f006 fb15 	bl	8007670 <HAL_SAI_Init>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 800104c:	f7ff ff9a 	bl	8000f84 <Error_Handler>
  }
  hsai_BlockA1.Instance = SAI1_Block_A;
 8001050:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <MX_SAI1_Init+0x128>)
 8001052:	4a1a      	ldr	r2, [pc, #104]	@ (80010bc <MX_SAI1_Init+0x12c>)
 8001054:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8001056:	4b18      	ldr	r3, [pc, #96]	@ (80010b8 <MX_SAI1_Init+0x128>)
 8001058:	2200      	movs	r2, #0
 800105a:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800105c:	4b16      	ldr	r3, [pc, #88]	@ (80010b8 <MX_SAI1_Init+0x128>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001062:	4b15      	ldr	r3, [pc, #84]	@ (80010b8 <MX_SAI1_Init+0x128>)
 8001064:	2200      	movs	r2, #0
 8001066:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001068:	4b13      	ldr	r3, [pc, #76]	@ (80010b8 <MX_SAI1_Init+0x128>)
 800106a:	2200      	movs	r2, #0
 800106c:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800106e:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <MX_SAI1_Init+0x128>)
 8001070:	2200      	movs	r2, #0
 8001072:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001074:	4b10      	ldr	r3, [pc, #64]	@ (80010b8 <MX_SAI1_Init+0x128>)
 8001076:	4a0f      	ldr	r2, [pc, #60]	@ (80010b4 <MX_SAI1_Init+0x124>)
 8001078:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800107a:	4b0f      	ldr	r3, [pc, #60]	@ (80010b8 <MX_SAI1_Init+0x128>)
 800107c:	2200      	movs	r2, #0
 800107e:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001080:	4b0d      	ldr	r3, [pc, #52]	@ (80010b8 <MX_SAI1_Init+0x128>)
 8001082:	2200      	movs	r2, #0
 8001084:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001086:	4b0c      	ldr	r3, [pc, #48]	@ (80010b8 <MX_SAI1_Init+0x128>)
 8001088:	2200      	movs	r2, #0
 800108a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800108c:	4b0a      	ldr	r3, [pc, #40]	@ (80010b8 <MX_SAI1_Init+0x128>)
 800108e:	2200      	movs	r2, #0
 8001090:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001092:	2302      	movs	r3, #2
 8001094:	2200      	movs	r2, #0
 8001096:	2100      	movs	r1, #0
 8001098:	4807      	ldr	r0, [pc, #28]	@ (80010b8 <MX_SAI1_Init+0x128>)
 800109a:	f006 fab7 	bl	800760c <HAL_SAI_InitProtocol>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_SAI1_Init+0x118>
  {
    Error_Handler();
 80010a4:	f7ff ff6e 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80010a8:	bf00      	nop
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20040614 	.word	0x20040614
 80010b0:	40015424 	.word	0x40015424
 80010b4:	0002ee00 	.word	0x0002ee00
 80010b8:	200406a8 	.word	0x200406a8
 80010bc:	40015404 	.word	0x40015404

080010c0 <MX_SAI2_Init>:
/* SAI2 init function */
void MX_SAI2_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 80010c4:	4b2f      	ldr	r3, [pc, #188]	@ (8001184 <MX_SAI2_Init+0xc4>)
 80010c6:	4a30      	ldr	r2, [pc, #192]	@ (8001188 <MX_SAI2_Init+0xc8>)
 80010c8:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 80010ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001184 <MX_SAI2_Init+0xc4>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80010d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001184 <MX_SAI2_Init+0xc4>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 80010d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001184 <MX_SAI2_Init+0xc4>)
 80010d8:	2240      	movs	r2, #64	@ 0x40
 80010da:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80010dc:	4b29      	ldr	r3, [pc, #164]	@ (8001184 <MX_SAI2_Init+0xc4>)
 80010de:	2200      	movs	r2, #0
 80010e0:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80010e2:	4b28      	ldr	r3, [pc, #160]	@ (8001184 <MX_SAI2_Init+0xc4>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 80010e8:	4b26      	ldr	r3, [pc, #152]	@ (8001184 <MX_SAI2_Init+0xc4>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80010ee:	4b25      	ldr	r3, [pc, #148]	@ (8001184 <MX_SAI2_Init+0xc4>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80010f4:	4b23      	ldr	r3, [pc, #140]	@ (8001184 <MX_SAI2_Init+0xc4>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 80010fa:	4b22      	ldr	r3, [pc, #136]	@ (8001184 <MX_SAI2_Init+0xc4>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001100:	4b20      	ldr	r3, [pc, #128]	@ (8001184 <MX_SAI2_Init+0xc4>)
 8001102:	2200      	movs	r2, #0
 8001104:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001106:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <MX_SAI2_Init+0xc4>)
 8001108:	4a20      	ldr	r2, [pc, #128]	@ (800118c <MX_SAI2_Init+0xcc>)
 800110a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800110c:	4b1d      	ldr	r3, [pc, #116]	@ (8001184 <MX_SAI2_Init+0xc4>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001112:	4b1c      	ldr	r3, [pc, #112]	@ (8001184 <MX_SAI2_Init+0xc4>)
 8001114:	2200      	movs	r2, #0
 8001116:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001118:	4b1a      	ldr	r3, [pc, #104]	@ (8001184 <MX_SAI2_Init+0xc4>)
 800111a:	2200      	movs	r2, #0
 800111c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800111e:	4b19      	ldr	r3, [pc, #100]	@ (8001184 <MX_SAI2_Init+0xc4>)
 8001120:	2200      	movs	r2, #0
 8001122:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 8001124:	4b17      	ldr	r3, [pc, #92]	@ (8001184 <MX_SAI2_Init+0xc4>)
 8001126:	2200      	movs	r2, #0
 8001128:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 0;
 800112c:	4b15      	ldr	r3, [pc, #84]	@ (8001184 <MX_SAI2_Init+0xc4>)
 800112e:	2200      	movs	r2, #0
 8001130:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8001132:	4b14      	ldr	r3, [pc, #80]	@ (8001184 <MX_SAI2_Init+0xc4>)
 8001134:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001138:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 800113a:	4b12      	ldr	r3, [pc, #72]	@ (8001184 <MX_SAI2_Init+0xc4>)
 800113c:	2208      	movs	r2, #8
 800113e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8001140:	4b10      	ldr	r3, [pc, #64]	@ (8001184 <MX_SAI2_Init+0xc4>)
 8001142:	2201      	movs	r2, #1
 8001144:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001146:	4b0f      	ldr	r3, [pc, #60]	@ (8001184 <MX_SAI2_Init+0xc4>)
 8001148:	2200      	movs	r2, #0
 800114a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800114c:	4b0d      	ldr	r3, [pc, #52]	@ (8001184 <MX_SAI2_Init+0xc4>)
 800114e:	2200      	movs	r2, #0
 8001150:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001152:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <MX_SAI2_Init+0xc4>)
 8001154:	2200      	movs	r2, #0
 8001156:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8001158:	4b0a      	ldr	r3, [pc, #40]	@ (8001184 <MX_SAI2_Init+0xc4>)
 800115a:	2200      	movs	r2, #0
 800115c:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800115e:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <MX_SAI2_Init+0xc4>)
 8001160:	2200      	movs	r2, #0
 8001162:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8001164:	4b07      	ldr	r3, [pc, #28]	@ (8001184 <MX_SAI2_Init+0xc4>)
 8001166:	2201      	movs	r2, #1
 8001168:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 800116a:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <MX_SAI2_Init+0xc4>)
 800116c:	2200      	movs	r2, #0
 800116e:	671a      	str	r2, [r3, #112]	@ 0x70
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8001170:	4804      	ldr	r0, [pc, #16]	@ (8001184 <MX_SAI2_Init+0xc4>)
 8001172:	f006 fa7d 	bl	8007670 <HAL_SAI_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_SAI2_Init+0xc0>
  {
    Error_Handler();
 800117c:	f7ff ff02 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	2004073c 	.word	0x2004073c
 8001188:	40015804 	.word	0x40015804
 800118c:	0002ee00 	.word	0x0002ee00

08001190 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08a      	sub	sp, #40	@ 0x28
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a50      	ldr	r2, [pc, #320]	@ (80012e0 <HAL_SAI_MspInit+0x150>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d124      	bne.n	80011ec <HAL_SAI_MspInit+0x5c>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80011a2:	4b50      	ldr	r3, [pc, #320]	@ (80012e4 <HAL_SAI_MspInit+0x154>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d10b      	bne.n	80011c2 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80011aa:	4b4f      	ldr	r3, [pc, #316]	@ (80012e8 <HAL_SAI_MspInit+0x158>)
 80011ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ae:	4a4e      	ldr	r2, [pc, #312]	@ (80012e8 <HAL_SAI_MspInit+0x158>)
 80011b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80011b6:	4b4c      	ldr	r3, [pc, #304]	@ (80012e8 <HAL_SAI_MspInit+0x158>)
 80011b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011be:	613b      	str	r3, [r7, #16]
 80011c0:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80011c2:	4b48      	ldr	r3, [pc, #288]	@ (80012e4 <HAL_SAI_MspInit+0x154>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	3301      	adds	r3, #1
 80011c8:	4a46      	ldr	r2, [pc, #280]	@ (80012e4 <HAL_SAI_MspInit+0x154>)
 80011ca:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80011cc:	2374      	movs	r3, #116	@ 0x74
 80011ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d0:	2302      	movs	r3, #2
 80011d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d8:	2300      	movs	r3, #0
 80011da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80011dc:	230d      	movs	r3, #13
 80011de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	4619      	mov	r1, r3
 80011e6:	4841      	ldr	r0, [pc, #260]	@ (80012ec <HAL_SAI_MspInit+0x15c>)
 80011e8:	f002 fee8 	bl	8003fbc <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI1_Block_B)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a3f      	ldr	r2, [pc, #252]	@ (80012f0 <HAL_SAI_MspInit+0x160>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d135      	bne.n	8001262 <HAL_SAI_MspInit+0xd2>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 80011f6:	4b3b      	ldr	r3, [pc, #236]	@ (80012e4 <HAL_SAI_MspInit+0x154>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d10b      	bne.n	8001216 <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80011fe:	4b3a      	ldr	r3, [pc, #232]	@ (80012e8 <HAL_SAI_MspInit+0x158>)
 8001200:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001202:	4a39      	ldr	r2, [pc, #228]	@ (80012e8 <HAL_SAI_MspInit+0x158>)
 8001204:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001208:	6613      	str	r3, [r2, #96]	@ 0x60
 800120a:	4b37      	ldr	r3, [pc, #220]	@ (80012e8 <HAL_SAI_MspInit+0x158>)
 800120c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800120e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8001216:	4b33      	ldr	r3, [pc, #204]	@ (80012e4 <HAL_SAI_MspInit+0x154>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	3301      	adds	r3, #1
 800121c:	4a31      	ldr	r2, [pc, #196]	@ (80012e4 <HAL_SAI_MspInit+0x154>)
 800121e:	6013      	str	r3, [r2, #0]
    PE3     ------> SAI1_SD_B
    PF7     ------> SAI1_MCLK_B
    PF8     ------> SAI1_SCK_B
    PF9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001220:	2308      	movs	r3, #8
 8001222:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001224:	2302      	movs	r3, #2
 8001226:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122c:	2300      	movs	r3, #0
 800122e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001230:	230d      	movs	r3, #13
 8001232:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	4619      	mov	r1, r3
 800123a:	482c      	ldr	r0, [pc, #176]	@ (80012ec <HAL_SAI_MspInit+0x15c>)
 800123c:	f002 febe 	bl	8003fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001240:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001246:	2302      	movs	r3, #2
 8001248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124e:	2300      	movs	r3, #0
 8001250:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001252:	230d      	movs	r3, #13
 8001254:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	4619      	mov	r1, r3
 800125c:	4825      	ldr	r0, [pc, #148]	@ (80012f4 <HAL_SAI_MspInit+0x164>)
 800125e:	f002 fead 	bl	8003fbc <HAL_GPIO_Init>

    }
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a24      	ldr	r2, [pc, #144]	@ (80012f8 <HAL_SAI_MspInit+0x168>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d135      	bne.n	80012d8 <HAL_SAI_MspInit+0x148>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 800126c:	4b23      	ldr	r3, [pc, #140]	@ (80012fc <HAL_SAI_MspInit+0x16c>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d10b      	bne.n	800128c <HAL_SAI_MspInit+0xfc>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001274:	4b1c      	ldr	r3, [pc, #112]	@ (80012e8 <HAL_SAI_MspInit+0x158>)
 8001276:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001278:	4a1b      	ldr	r2, [pc, #108]	@ (80012e8 <HAL_SAI_MspInit+0x158>)
 800127a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800127e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001280:	4b19      	ldr	r3, [pc, #100]	@ (80012e8 <HAL_SAI_MspInit+0x158>)
 8001282:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001284:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001288:	60bb      	str	r3, [r7, #8]
 800128a:	68bb      	ldr	r3, [r7, #8]
    }
    SAI2_client ++;
 800128c:	4b1b      	ldr	r3, [pc, #108]	@ (80012fc <HAL_SAI_MspInit+0x16c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	3301      	adds	r3, #1
 8001292:	4a1a      	ldr	r2, [pc, #104]	@ (80012fc <HAL_SAI_MspInit+0x16c>)
 8001294:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB15     ------> SAI2_SD_A
    PC6     ------> SAI2_MCLK_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001296:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 800129a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800129c:	2302      	movs	r3, #2
 800129e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a4:	2300      	movs	r3, #0
 80012a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80012a8:	230d      	movs	r3, #13
 80012aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	4619      	mov	r1, r3
 80012b2:	4813      	ldr	r0, [pc, #76]	@ (8001300 <HAL_SAI_MspInit+0x170>)
 80012b4:	f002 fe82 	bl	8003fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80012b8:	2340      	movs	r3, #64	@ 0x40
 80012ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012bc:	2302      	movs	r3, #2
 80012be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c0:	2300      	movs	r3, #0
 80012c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c4:	2300      	movs	r3, #0
 80012c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80012c8:	230d      	movs	r3, #13
 80012ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	4619      	mov	r1, r3
 80012d2:	480c      	ldr	r0, [pc, #48]	@ (8001304 <HAL_SAI_MspInit+0x174>)
 80012d4:	f002 fe72 	bl	8003fbc <HAL_GPIO_Init>

    }
}
 80012d8:	bf00      	nop
 80012da:	3728      	adds	r7, #40	@ 0x28
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	40015404 	.word	0x40015404
 80012e4:	200407d0 	.word	0x200407d0
 80012e8:	40021000 	.word	0x40021000
 80012ec:	48001000 	.word	0x48001000
 80012f0:	40015424 	.word	0x40015424
 80012f4:	48001400 	.word	0x48001400
 80012f8:	40015804 	.word	0x40015804
 80012fc:	200407d4 	.word	0x200407d4
 8001300:	48000400 	.word	0x48000400
 8001304:	48000800 	.word	0x48000800

08001308 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800130c:	4b1b      	ldr	r3, [pc, #108]	@ (800137c <MX_SPI1_Init+0x74>)
 800130e:	4a1c      	ldr	r2, [pc, #112]	@ (8001380 <MX_SPI1_Init+0x78>)
 8001310:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001312:	4b1a      	ldr	r3, [pc, #104]	@ (800137c <MX_SPI1_Init+0x74>)
 8001314:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001318:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800131a:	4b18      	ldr	r3, [pc, #96]	@ (800137c <MX_SPI1_Init+0x74>)
 800131c:	2200      	movs	r2, #0
 800131e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001320:	4b16      	ldr	r3, [pc, #88]	@ (800137c <MX_SPI1_Init+0x74>)
 8001322:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001326:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001328:	4b14      	ldr	r3, [pc, #80]	@ (800137c <MX_SPI1_Init+0x74>)
 800132a:	2200      	movs	r2, #0
 800132c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800132e:	4b13      	ldr	r3, [pc, #76]	@ (800137c <MX_SPI1_Init+0x74>)
 8001330:	2200      	movs	r2, #0
 8001332:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001334:	4b11      	ldr	r3, [pc, #68]	@ (800137c <MX_SPI1_Init+0x74>)
 8001336:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800133a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800133c:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <MX_SPI1_Init+0x74>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001342:	4b0e      	ldr	r3, [pc, #56]	@ (800137c <MX_SPI1_Init+0x74>)
 8001344:	2200      	movs	r2, #0
 8001346:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001348:	4b0c      	ldr	r3, [pc, #48]	@ (800137c <MX_SPI1_Init+0x74>)
 800134a:	2200      	movs	r2, #0
 800134c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800134e:	4b0b      	ldr	r3, [pc, #44]	@ (800137c <MX_SPI1_Init+0x74>)
 8001350:	2200      	movs	r2, #0
 8001352:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001354:	4b09      	ldr	r3, [pc, #36]	@ (800137c <MX_SPI1_Init+0x74>)
 8001356:	2207      	movs	r2, #7
 8001358:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800135a:	4b08      	ldr	r3, [pc, #32]	@ (800137c <MX_SPI1_Init+0x74>)
 800135c:	2200      	movs	r2, #0
 800135e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001360:	4b06      	ldr	r3, [pc, #24]	@ (800137c <MX_SPI1_Init+0x74>)
 8001362:	2208      	movs	r2, #8
 8001364:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001366:	4805      	ldr	r0, [pc, #20]	@ (800137c <MX_SPI1_Init+0x74>)
 8001368:	f006 fdd9 	bl	8007f1e <HAL_SPI_Init>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001372:	f7ff fe07 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	200407d8 	.word	0x200407d8
 8001380:	40013000 	.word	0x40013000

08001384 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001388:	4b1b      	ldr	r3, [pc, #108]	@ (80013f8 <MX_SPI3_Init+0x74>)
 800138a:	4a1c      	ldr	r2, [pc, #112]	@ (80013fc <MX_SPI3_Init+0x78>)
 800138c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800138e:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <MX_SPI3_Init+0x74>)
 8001390:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001394:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001396:	4b18      	ldr	r3, [pc, #96]	@ (80013f8 <MX_SPI3_Init+0x74>)
 8001398:	2200      	movs	r2, #0
 800139a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800139c:	4b16      	ldr	r3, [pc, #88]	@ (80013f8 <MX_SPI3_Init+0x74>)
 800139e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80013a2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013a4:	4b14      	ldr	r3, [pc, #80]	@ (80013f8 <MX_SPI3_Init+0x74>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013aa:	4b13      	ldr	r3, [pc, #76]	@ (80013f8 <MX_SPI3_Init+0x74>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80013b0:	4b11      	ldr	r3, [pc, #68]	@ (80013f8 <MX_SPI3_Init+0x74>)
 80013b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013b6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <MX_SPI3_Init+0x74>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013be:	4b0e      	ldr	r3, [pc, #56]	@ (80013f8 <MX_SPI3_Init+0x74>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80013c4:	4b0c      	ldr	r3, [pc, #48]	@ (80013f8 <MX_SPI3_Init+0x74>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ca:	4b0b      	ldr	r3, [pc, #44]	@ (80013f8 <MX_SPI3_Init+0x74>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80013d0:	4b09      	ldr	r3, [pc, #36]	@ (80013f8 <MX_SPI3_Init+0x74>)
 80013d2:	2207      	movs	r2, #7
 80013d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013d6:	4b08      	ldr	r3, [pc, #32]	@ (80013f8 <MX_SPI3_Init+0x74>)
 80013d8:	2200      	movs	r2, #0
 80013da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <MX_SPI3_Init+0x74>)
 80013de:	2208      	movs	r2, #8
 80013e0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80013e2:	4805      	ldr	r0, [pc, #20]	@ (80013f8 <MX_SPI3_Init+0x74>)
 80013e4:	f006 fd9b 	bl	8007f1e <HAL_SPI_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80013ee:	f7ff fdc9 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	2004083c 	.word	0x2004083c
 80013fc:	40003c00 	.word	0x40003c00

08001400 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08c      	sub	sp, #48	@ 0x30
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001408:	f107 031c 	add.w	r3, r7, #28
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a2e      	ldr	r2, [pc, #184]	@ (80014d8 <HAL_SPI_MspInit+0xd8>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d129      	bne.n	8001476 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001422:	4b2e      	ldr	r3, [pc, #184]	@ (80014dc <HAL_SPI_MspInit+0xdc>)
 8001424:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001426:	4a2d      	ldr	r2, [pc, #180]	@ (80014dc <HAL_SPI_MspInit+0xdc>)
 8001428:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800142c:	6613      	str	r3, [r2, #96]	@ 0x60
 800142e:	4b2b      	ldr	r3, [pc, #172]	@ (80014dc <HAL_SPI_MspInit+0xdc>)
 8001430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001432:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001436:	61bb      	str	r3, [r7, #24]
 8001438:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800143a:	4b28      	ldr	r3, [pc, #160]	@ (80014dc <HAL_SPI_MspInit+0xdc>)
 800143c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143e:	4a27      	ldr	r2, [pc, #156]	@ (80014dc <HAL_SPI_MspInit+0xdc>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001446:	4b25      	ldr	r3, [pc, #148]	@ (80014dc <HAL_SPI_MspInit+0xdc>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	697b      	ldr	r3, [r7, #20]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001452:	23f0      	movs	r3, #240	@ 0xf0
 8001454:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001456:	2302      	movs	r3, #2
 8001458:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145e:	2303      	movs	r3, #3
 8001460:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001462:	2305      	movs	r3, #5
 8001464:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001466:	f107 031c 	add.w	r3, r7, #28
 800146a:	4619      	mov	r1, r3
 800146c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001470:	f002 fda4 	bl	8003fbc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001474:	e02c      	b.n	80014d0 <HAL_SPI_MspInit+0xd0>
  else if(spiHandle->Instance==SPI3)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a19      	ldr	r2, [pc, #100]	@ (80014e0 <HAL_SPI_MspInit+0xe0>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d127      	bne.n	80014d0 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001480:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <HAL_SPI_MspInit+0xdc>)
 8001482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001484:	4a15      	ldr	r2, [pc, #84]	@ (80014dc <HAL_SPI_MspInit+0xdc>)
 8001486:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800148a:	6593      	str	r3, [r2, #88]	@ 0x58
 800148c:	4b13      	ldr	r3, [pc, #76]	@ (80014dc <HAL_SPI_MspInit+0xdc>)
 800148e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001490:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001494:	613b      	str	r3, [r7, #16]
 8001496:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001498:	4b10      	ldr	r3, [pc, #64]	@ (80014dc <HAL_SPI_MspInit+0xdc>)
 800149a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149c:	4a0f      	ldr	r2, [pc, #60]	@ (80014dc <HAL_SPI_MspInit+0xdc>)
 800149e:	f043 0302 	orr.w	r3, r3, #2
 80014a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014a4:	4b0d      	ldr	r3, [pc, #52]	@ (80014dc <HAL_SPI_MspInit+0xdc>)
 80014a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	60fb      	str	r3, [r7, #12]
 80014ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80014b0:	2338      	movs	r3, #56	@ 0x38
 80014b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b4:	2302      	movs	r3, #2
 80014b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014bc:	2303      	movs	r3, #3
 80014be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014c0:	2306      	movs	r3, #6
 80014c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c4:	f107 031c 	add.w	r3, r7, #28
 80014c8:	4619      	mov	r1, r3
 80014ca:	4806      	ldr	r0, [pc, #24]	@ (80014e4 <HAL_SPI_MspInit+0xe4>)
 80014cc:	f002 fd76 	bl	8003fbc <HAL_GPIO_Init>
}
 80014d0:	bf00      	nop
 80014d2:	3730      	adds	r7, #48	@ 0x30
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40013000 	.word	0x40013000
 80014dc:	40021000 	.word	0x40021000
 80014e0:	40003c00 	.word	0x40003c00
 80014e4:	48000400 	.word	0x48000400

080014e8 <write_cmds>:
static HAL_StatusTypeDef write_cmd(ssd1306_t *dev, uint8_t cmd) {
    uint8_t buf[2] = { SSD1306_CTRL_CMD, cmd };
    return HAL_I2C_Master_Transmit(dev->i2c, (SSD1306_I2C_ADDR << 1), buf, sizeof(buf), HAL_MAX_DELAY);
}

static HAL_StatusTypeDef write_cmds(ssd1306_t *dev, const uint8_t *cmds, size_t n) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b08c      	sub	sp, #48	@ 0x30
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
    // Send control byte + N commands as one I2C transaction to avoid NACK between bytes
    uint8_t tmp[1 + 16];
    while (n) {
 80014f4:	e02e      	b.n	8001554 <write_cmds+0x6c>
        size_t chunk = (n > 16) ? 16 : n;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2b10      	cmp	r3, #16
 80014fa:	bf28      	it	cs
 80014fc:	2310      	movcs	r3, #16
 80014fe:	627b      	str	r3, [r7, #36]	@ 0x24
        tmp[0] = SSD1306_CTRL_CMD;
 8001500:	2300      	movs	r3, #0
 8001502:	743b      	strb	r3, [r7, #16]
        memcpy(&tmp[1], cmds, chunk);
 8001504:	f107 0310 	add.w	r3, r7, #16
 8001508:	3301      	adds	r3, #1
 800150a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800150c:	68b9      	ldr	r1, [r7, #8]
 800150e:	4618      	mov	r0, r3
 8001510:	f008 fcad 	bl	8009e6e <memcpy>
        HAL_StatusTypeDef st = HAL_I2C_Master_Transmit(dev->i2c, (SSD1306_I2C_ADDR << 1), tmp, 1 + chunk, HAL_MAX_DELAY);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	6818      	ldr	r0, [r3, #0]
 8001518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800151a:	b29b      	uxth	r3, r3
 800151c:	3301      	adds	r3, #1
 800151e:	b29b      	uxth	r3, r3
 8001520:	f107 0210 	add.w	r2, r7, #16
 8001524:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001528:	9100      	str	r1, [sp, #0]
 800152a:	217a      	movs	r1, #122	@ 0x7a
 800152c:	f002 ff8c 	bl	8004448 <HAL_I2C_Master_Transmit>
 8001530:	4603      	mov	r3, r0
 8001532:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (st != HAL_OK) return st;
 8001536:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800153a:	2b00      	cmp	r3, #0
 800153c:	d002      	beq.n	8001544 <write_cmds+0x5c>
 800153e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001542:	e00b      	b.n	800155c <write_cmds+0x74>
        cmds += chunk; n -= chunk;
 8001544:	68ba      	ldr	r2, [r7, #8]
 8001546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001548:	4413      	add	r3, r2
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	607b      	str	r3, [r7, #4]
    while (n) {
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d1cd      	bne.n	80014f6 <write_cmds+0xe>
    }
    return HAL_OK;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3728      	adds	r7, #40	@ 0x28
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <write_data>:

static HAL_StatusTypeDef write_data(ssd1306_t *dev, const uint8_t *data, size_t n) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b08c      	sub	sp, #48	@ 0x30
 8001568:	af02      	add	r7, sp, #8
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
    // Stream data with a 0x40 control byte prefix; chunk to keep stack/use light
    uint8_t tmp[1 + 16];
    tmp[0] = SSD1306_CTRL_DATA;
 8001570:	2340      	movs	r3, #64	@ 0x40
 8001572:	743b      	strb	r3, [r7, #16]
    while (n) {
 8001574:	e02c      	b.n	80015d0 <write_data+0x6c>
        size_t chunk = (n > 16) ? 16 : n;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b10      	cmp	r3, #16
 800157a:	bf28      	it	cs
 800157c:	2310      	movcs	r3, #16
 800157e:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy(&tmp[1], data, chunk);
 8001580:	f107 0310 	add.w	r3, r7, #16
 8001584:	3301      	adds	r3, #1
 8001586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001588:	68b9      	ldr	r1, [r7, #8]
 800158a:	4618      	mov	r0, r3
 800158c:	f008 fc6f 	bl	8009e6e <memcpy>
        HAL_StatusTypeDef st = HAL_I2C_Master_Transmit(dev->i2c, (SSD1306_I2C_ADDR << 1), tmp, 1 + chunk, HAL_MAX_DELAY);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	6818      	ldr	r0, [r3, #0]
 8001594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001596:	b29b      	uxth	r3, r3
 8001598:	3301      	adds	r3, #1
 800159a:	b29b      	uxth	r3, r3
 800159c:	f107 0210 	add.w	r2, r7, #16
 80015a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80015a4:	9100      	str	r1, [sp, #0]
 80015a6:	217a      	movs	r1, #122	@ 0x7a
 80015a8:	f002 ff4e 	bl	8004448 <HAL_I2C_Master_Transmit>
 80015ac:	4603      	mov	r3, r0
 80015ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (st != HAL_OK) return st;
 80015b2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d002      	beq.n	80015c0 <write_data+0x5c>
 80015ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80015be:	e00b      	b.n	80015d8 <write_data+0x74>
        data += chunk; n -= chunk;
 80015c0:	68ba      	ldr	r2, [r7, #8]
 80015c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c4:	4413      	add	r3, r2
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	607b      	str	r3, [r7, #4]
    while (n) {
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d1cf      	bne.n	8001576 <write_data+0x12>
    }
    return HAL_OK;
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3728      	adds	r7, #40	@ 0x28
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <set_addressing_window>:

static HAL_StatusTypeDef set_addressing_window(ssd1306_t *dev, uint8_t x0, uint8_t x1, uint8_t page0, uint8_t page1) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	4608      	mov	r0, r1
 80015ea:	4611      	mov	r1, r2
 80015ec:	461a      	mov	r2, r3
 80015ee:	4603      	mov	r3, r0
 80015f0:	70fb      	strb	r3, [r7, #3]
 80015f2:	460b      	mov	r3, r1
 80015f4:	70bb      	strb	r3, [r7, #2]
 80015f6:	4613      	mov	r3, r2
 80015f8:	707b      	strb	r3, [r7, #1]
    uint8_t cmds[] = {
 80015fa:	2320      	movs	r3, #32
 80015fc:	723b      	strb	r3, [r7, #8]
 80015fe:	2300      	movs	r3, #0
 8001600:	727b      	strb	r3, [r7, #9]
 8001602:	2321      	movs	r3, #33	@ 0x21
 8001604:	72bb      	strb	r3, [r7, #10]
 8001606:	78fb      	ldrb	r3, [r7, #3]
 8001608:	72fb      	strb	r3, [r7, #11]
 800160a:	78bb      	ldrb	r3, [r7, #2]
 800160c:	733b      	strb	r3, [r7, #12]
 800160e:	2322      	movs	r3, #34	@ 0x22
 8001610:	737b      	strb	r3, [r7, #13]
 8001612:	787b      	ldrb	r3, [r7, #1]
 8001614:	73bb      	strb	r3, [r7, #14]
 8001616:	7e3b      	ldrb	r3, [r7, #24]
 8001618:	73fb      	strb	r3, [r7, #15]
        0x20, 0x00,             // Memory mode: horizontal addressing
        0x21, x0, x1,           // Column addr: start, end
        0x22, page0, page1      // Page addr: start, end
    };
    return write_cmds(dev, cmds, sizeof(cmds));
 800161a:	f107 0308 	add.w	r3, r7, #8
 800161e:	2208      	movs	r2, #8
 8001620:	4619      	mov	r1, r3
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f7ff ff60 	bl	80014e8 <write_cmds>
 8001628:	4603      	mov	r3, r0
}
 800162a:	4618      	mov	r0, r3
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
	...

08001634 <ssd1306_init>:

HAL_StatusTypeDef ssd1306_init(ssd1306_t *dev, I2C_HandleTypeDef *hi2c) {
 8001634:	b5b0      	push	{r4, r5, r7, lr}
 8001636:	b08a      	sub	sp, #40	@ 0x28
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	6039      	str	r1, [r7, #0]
    dev->i2c = hi2c;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	601a      	str	r2, [r3, #0]

#ifdef USE_SSD1306_RESET
    // If you wired RES#, give a proper reset pulse after VDD is stable
    HAL_GPIO_WritePin(SSD1306_RESET_GPIO_Port, SSD1306_RESET_Pin, GPIO_PIN_RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	2180      	movs	r1, #128	@ 0x80
 8001648:	481a      	ldr	r0, [pc, #104]	@ (80016b4 <ssd1306_init+0x80>)
 800164a:	f002 fe49 	bl	80042e0 <HAL_GPIO_WritePin>
    HAL_Delay(5);   // >3us
 800164e:	2005      	movs	r0, #5
 8001650:	f001 fa32 	bl	8002ab8 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_RESET_GPIO_Port, SSD1306_RESET_Pin, GPIO_PIN_SET);
 8001654:	2201      	movs	r2, #1
 8001656:	2180      	movs	r1, #128	@ 0x80
 8001658:	4816      	ldr	r0, [pc, #88]	@ (80016b4 <ssd1306_init+0x80>)
 800165a:	f002 fe41 	bl	80042e0 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800165e:	2005      	movs	r0, #5
 8001660:	f001 fa2a 	bl	8002ab8 <HAL_Delay>
#endif

    // Recommended init sequence for 128x64 panel using internal charge pump:
    // (values per SSD1306 app note/datasheet)
    uint8_t init_seq[] = {
 8001664:	4b14      	ldr	r3, [pc, #80]	@ (80016b8 <ssd1306_init+0x84>)
 8001666:	f107 040c 	add.w	r4, r7, #12
 800166a:	461d      	mov	r5, r3
 800166c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800166e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001670:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001674:	c403      	stmia	r4!, {r0, r1}
 8001676:	8022      	strh	r2, [r4, #0]
        0xA4,             // Entire display ON (resume from RAM)
        0xA6,             // Normal display (not inverted)
        0x2E,             // Deactivate scroll
        0xAF              // Display ON
    };
    HAL_StatusTypeDef st = write_cmds(dev, init_seq, sizeof(init_seq));
 8001678:	f107 030c 	add.w	r3, r7, #12
 800167c:	221a      	movs	r2, #26
 800167e:	4619      	mov	r1, r3
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f7ff ff31 	bl	80014e8 <write_cmds>
 8001686:	4603      	mov	r3, r0
 8001688:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (st != HAL_OK) return st;
 800168c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001690:	2b00      	cmp	r3, #0
 8001692:	d002      	beq.n	800169a <ssd1306_init+0x66>
 8001694:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001698:	e007      	b.n	80016aa <ssd1306_init+0x76>

    ssd1306_fill(dev, 0);
 800169a:	2100      	movs	r1, #0
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f000 f82d 	bl	80016fc <ssd1306_fill>
    return ssd1306_update(dev);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f000 f80a 	bl	80016bc <ssd1306_update>
 80016a8:	4603      	mov	r3, r0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3728      	adds	r7, #40	@ 0x28
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bdb0      	pop	{r4, r5, r7, pc}
 80016b2:	bf00      	nop
 80016b4:	48000800 	.word	0x48000800
 80016b8:	0800a598 	.word	0x0800a598

080016bc <ssd1306_update>:

HAL_StatusTypeDef ssd1306_update(ssd1306_t *dev) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af02      	add	r7, sp, #8
 80016c2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef st = set_addressing_window(dev, 0, SSD1306_WIDTH - 1, 0, (SSD1306_HEIGHT/8) - 1);
 80016c4:	2307      	movs	r3, #7
 80016c6:	9300      	str	r3, [sp, #0]
 80016c8:	2300      	movs	r3, #0
 80016ca:	227f      	movs	r2, #127	@ 0x7f
 80016cc:	2100      	movs	r1, #0
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f7ff ff86 	bl	80015e0 <set_addressing_window>
 80016d4:	4603      	mov	r3, r0
 80016d6:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <ssd1306_update+0x26>
 80016de:	7bfb      	ldrb	r3, [r7, #15]
 80016e0:	e008      	b.n	80016f4 <ssd1306_update+0x38>
    return write_data(dev, dev->buffer, sizeof(dev->buffer));
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	3304      	adds	r3, #4
 80016e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016ea:	4619      	mov	r1, r3
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f7ff ff39 	bl	8001564 <write_data>
 80016f2:	4603      	mov	r3, r0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3710      	adds	r7, #16
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <ssd1306_fill>:

void ssd1306_fill(ssd1306_t *dev, uint8_t color) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	460b      	mov	r3, r1
 8001706:	70fb      	strb	r3, [r7, #3]
    memset(dev->buffer, color ? 0xFF : 0x00, sizeof(dev->buffer));
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	1d18      	adds	r0, r3, #4
 800170c:	78fb      	ldrb	r3, [r7, #3]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <ssd1306_fill+0x1a>
 8001712:	23ff      	movs	r3, #255	@ 0xff
 8001714:	e000      	b.n	8001718 <ssd1306_fill+0x1c>
 8001716:	2300      	movs	r3, #0
 8001718:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800171c:	4619      	mov	r1, r3
 800171e:	f008 fb71 	bl	8009e04 <memset>
}
 8001722:	bf00      	nop
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}

0800172a <ssd1306_pixel>:

void ssd1306_pixel(ssd1306_t *dev, uint8_t x, uint8_t y, uint8_t color) {
 800172a:	b480      	push	{r7}
 800172c:	b085      	sub	sp, #20
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
 8001732:	4608      	mov	r0, r1
 8001734:	4611      	mov	r1, r2
 8001736:	461a      	mov	r2, r3
 8001738:	4603      	mov	r3, r0
 800173a:	70fb      	strb	r3, [r7, #3]
 800173c:	460b      	mov	r3, r1
 800173e:	70bb      	strb	r3, [r7, #2]
 8001740:	4613      	mov	r3, r2
 8001742:	707b      	strb	r3, [r7, #1]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) return;
 8001744:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001748:	2b00      	cmp	r3, #0
 800174a:	db31      	blt.n	80017b0 <ssd1306_pixel+0x86>
 800174c:	78bb      	ldrb	r3, [r7, #2]
 800174e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001750:	d82e      	bhi.n	80017b0 <ssd1306_pixel+0x86>
    uint16_t index = x + (y / 8) * SSD1306_WIDTH;
 8001752:	78fb      	ldrb	r3, [r7, #3]
 8001754:	b29a      	uxth	r2, r3
 8001756:	78bb      	ldrb	r3, [r7, #2]
 8001758:	08db      	lsrs	r3, r3, #3
 800175a:	b2db      	uxtb	r3, r3
 800175c:	01db      	lsls	r3, r3, #7
 800175e:	b29b      	uxth	r3, r3
 8001760:	4413      	add	r3, r2
 8001762:	81fb      	strh	r3, [r7, #14]
    uint8_t  mask  = 1U << (y & 7);
 8001764:	78bb      	ldrb	r3, [r7, #2]
 8001766:	f003 0307 	and.w	r3, r3, #7
 800176a:	2201      	movs	r2, #1
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	737b      	strb	r3, [r7, #13]
    if (color) dev->buffer[index] |= mask;
 8001772:	787b      	ldrb	r3, [r7, #1]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d00c      	beq.n	8001792 <ssd1306_pixel+0x68>
 8001778:	89fb      	ldrh	r3, [r7, #14]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	4413      	add	r3, r2
 800177e:	7919      	ldrb	r1, [r3, #4]
 8001780:	89fb      	ldrh	r3, [r7, #14]
 8001782:	7b7a      	ldrb	r2, [r7, #13]
 8001784:	430a      	orrs	r2, r1
 8001786:	b2d1      	uxtb	r1, r2
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	4413      	add	r3, r2
 800178c:	460a      	mov	r2, r1
 800178e:	711a      	strb	r2, [r3, #4]
 8001790:	e00f      	b.n	80017b2 <ssd1306_pixel+0x88>
    else       dev->buffer[index] &= (uint8_t)~mask;
 8001792:	89fb      	ldrh	r3, [r7, #14]
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	4413      	add	r3, r2
 8001798:	7919      	ldrb	r1, [r3, #4]
 800179a:	7b7b      	ldrb	r3, [r7, #13]
 800179c:	43db      	mvns	r3, r3
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	89fb      	ldrh	r3, [r7, #14]
 80017a2:	400a      	ands	r2, r1
 80017a4:	b2d1      	uxtb	r1, r2
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	4413      	add	r3, r2
 80017aa:	460a      	mov	r2, r1
 80017ac:	711a      	strb	r2, [r3, #4]
 80017ae:	e000      	b.n	80017b2 <ssd1306_pixel+0x88>
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) return;
 80017b0:	bf00      	nop
}
 80017b2:	3714      	adds	r7, #20
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001800 <HAL_MspInit+0x44>)
 80017c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001800 <HAL_MspInit+0x44>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80017ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001800 <HAL_MspInit+0x44>)
 80017d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	607b      	str	r3, [r7, #4]
 80017d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017da:	4b09      	ldr	r3, [pc, #36]	@ (8001800 <HAL_MspInit+0x44>)
 80017dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017de:	4a08      	ldr	r2, [pc, #32]	@ (8001800 <HAL_MspInit+0x44>)
 80017e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80017e6:	4b06      	ldr	r3, [pc, #24]	@ (8001800 <HAL_MspInit+0x44>)
 80017e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ee:	603b      	str	r3, [r7, #0]
 80017f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	40021000 	.word	0x40021000

08001804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <NMI_Handler+0x4>

0800180c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <HardFault_Handler+0x4>

08001814 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <MemManage_Handler+0x4>

0800181c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <BusFault_Handler+0x4>

08001824 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <UsageFault_Handler+0x4>

0800182c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800185a:	f001 f90d 	bl	8002a78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}

08001862 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b086      	sub	sp, #24
 8001866:	af00      	add	r7, sp, #0
 8001868:	60f8      	str	r0, [r7, #12]
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
 8001872:	e00a      	b.n	800188a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001874:	f3af 8000 	nop.w
 8001878:	4601      	mov	r1, r0
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	1c5a      	adds	r2, r3, #1
 800187e:	60ba      	str	r2, [r7, #8]
 8001880:	b2ca      	uxtb	r2, r1
 8001882:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	3301      	adds	r3, #1
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	697a      	ldr	r2, [r7, #20]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	429a      	cmp	r2, r3
 8001890:	dbf0      	blt.n	8001874 <_read+0x12>
  }

  return len;
 8001892:	687b      	ldr	r3, [r7, #4]
}
 8001894:	4618      	mov	r0, r3
 8001896:	3718      	adds	r7, #24
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a8:	2300      	movs	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]
 80018ac:	e009      	b.n	80018c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	1c5a      	adds	r2, r3, #1
 80018b2:	60ba      	str	r2, [r7, #8]
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7ff fa28 	bl	8000d0c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	3301      	adds	r3, #1
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	dbf1      	blt.n	80018ae <_write+0x12>
  }
  return len;
 80018ca:	687b      	ldr	r3, [r7, #4]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <_close>:

int _close(int file)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018fc:	605a      	str	r2, [r3, #4]
  return 0;
 80018fe:	2300      	movs	r3, #0
}
 8001900:	4618      	mov	r0, r3
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <_isatty>:

int _isatty(int file)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001914:	2301      	movs	r3, #1
}
 8001916:	4618      	mov	r0, r3
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001922:	b480      	push	{r7}
 8001924:	b085      	sub	sp, #20
 8001926:	af00      	add	r7, sp, #0
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	60b9      	str	r1, [r7, #8]
 800192c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800192e:	2300      	movs	r3, #0
}
 8001930:	4618      	mov	r0, r3
 8001932:	3714      	adds	r7, #20
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001944:	4a14      	ldr	r2, [pc, #80]	@ (8001998 <_sbrk+0x5c>)
 8001946:	4b15      	ldr	r3, [pc, #84]	@ (800199c <_sbrk+0x60>)
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001950:	4b13      	ldr	r3, [pc, #76]	@ (80019a0 <_sbrk+0x64>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d102      	bne.n	800195e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001958:	4b11      	ldr	r3, [pc, #68]	@ (80019a0 <_sbrk+0x64>)
 800195a:	4a12      	ldr	r2, [pc, #72]	@ (80019a4 <_sbrk+0x68>)
 800195c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800195e:	4b10      	ldr	r3, [pc, #64]	@ (80019a0 <_sbrk+0x64>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	429a      	cmp	r2, r3
 800196a:	d207      	bcs.n	800197c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800196c:	f008 fa52 	bl	8009e14 <__errno>
 8001970:	4603      	mov	r3, r0
 8001972:	220c      	movs	r2, #12
 8001974:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001976:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800197a:	e009      	b.n	8001990 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800197c:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <_sbrk+0x64>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001982:	4b07      	ldr	r3, [pc, #28]	@ (80019a0 <_sbrk+0x64>)
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4413      	add	r3, r2
 800198a:	4a05      	ldr	r2, [pc, #20]	@ (80019a0 <_sbrk+0x64>)
 800198c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800198e:	68fb      	ldr	r3, [r7, #12]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3718      	adds	r7, #24
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	200a0000 	.word	0x200a0000
 800199c:	00000400 	.word	0x00000400
 80019a0:	200408a0 	.word	0x200408a0
 80019a4:	20040d30 	.word	0x20040d30

080019a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019ac:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <SystemInit+0x20>)
 80019ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019b2:	4a05      	ldr	r2, [pc, #20]	@ (80019c8 <SystemInit+0x20>)
 80019b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <txt_init>:
  {0x3C,0x40,0x30,0x40,0x3C}, {0x44,0x28,0x10,0x28,0x44}, {0x0C,0x50,0x50,0x50,0x3C},
  {0x44,0x64,0x54,0x4C,0x44}, {0x00,0x08,0x36,0x41,0x00}, {0x00,0x00,0x7F,0x00,0x00},
  {0x00,0x41,0x36,0x08,0x00}, {0x10,0x08,0x08,0x10,0x08},
};

void txt_init(txt_cfg_t *t){
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
    t->x = 0; t->y = 0; t->scale = 1; t->wrap = 1; t->color = TXT_ON;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	701a      	strb	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	705a      	strb	r2, [r3, #1]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2201      	movs	r2, #1
 80019e4:	709a      	strb	r2, [r3, #2]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2201      	movs	r2, #1
 80019ea:	70da      	strb	r2, [r3, #3]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2201      	movs	r2, #1
 80019f0:	711a      	strb	r2, [r3, #4]
}
 80019f2:	bf00      	nop
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <txt_set_cursor>:
void txt_set_cursor(txt_cfg_t *t, uint8_t x, uint8_t y){ t->x = x; t->y = y; }
 80019fe:	b480      	push	{r7}
 8001a00:	b083      	sub	sp, #12
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
 8001a06:	460b      	mov	r3, r1
 8001a08:	70fb      	strb	r3, [r7, #3]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	70bb      	strb	r3, [r7, #2]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	78fa      	ldrb	r2, [r7, #3]
 8001a12:	701a      	strb	r2, [r3, #0]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	78ba      	ldrb	r2, [r7, #2]
 8001a18:	705a      	strb	r2, [r3, #1]
 8001a1a:	bf00      	nop
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr

08001a26 <txt_set_scale>:
void txt_set_scale (txt_cfg_t *t, uint8_t s){ if (s==0) s=1; t->scale = s; }
 8001a26:	b480      	push	{r7}
 8001a28:	b083      	sub	sp, #12
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
 8001a2e:	460b      	mov	r3, r1
 8001a30:	70fb      	strb	r3, [r7, #3]
 8001a32:	78fb      	ldrb	r3, [r7, #3]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d101      	bne.n	8001a3c <txt_set_scale+0x16>
 8001a38:	2301      	movs	r3, #1
 8001a3a:	70fb      	strb	r3, [r7, #3]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	78fa      	ldrb	r2, [r7, #3]
 8001a40:	709a      	strb	r2, [r3, #2]
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <txt_set_color>:
void txt_set_wrap  (txt_cfg_t *t, uint8_t w){ t->wrap = w ? 1 : 0; }
void txt_set_color (txt_cfg_t *t, txt_color_t c){ t->color = c; }
 8001a4e:	b480      	push	{r7}
 8001a50:	b083      	sub	sp, #12
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
 8001a56:	460b      	mov	r3, r1
 8001a58:	70fb      	strb	r3, [r7, #3]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	78fa      	ldrb	r2, [r7, #3]
 8001a5e:	711a      	strb	r2, [r3, #4]
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <draw_pixel_scaled>:

static void draw_pixel_scaled(ssd1306_t *dev, uint8_t x, uint8_t y, uint8_t s, txt_color_t c){
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	4608      	mov	r0, r1
 8001a76:	4611      	mov	r1, r2
 8001a78:	461a      	mov	r2, r3
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	70fb      	strb	r3, [r7, #3]
 8001a7e:	460b      	mov	r3, r1
 8001a80:	70bb      	strb	r3, [r7, #2]
 8001a82:	4613      	mov	r3, r2
 8001a84:	707b      	strb	r3, [r7, #1]
    for (uint8_t dy=0; dy<s; ++dy){
 8001a86:	2300      	movs	r3, #0
 8001a88:	73fb      	strb	r3, [r7, #15]
 8001a8a:	e03c      	b.n	8001b06 <draw_pixel_scaled+0x9a>
        for (uint8_t dx=0; dx<s; ++dx){
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	73bb      	strb	r3, [r7, #14]
 8001a90:	e032      	b.n	8001af8 <draw_pixel_scaled+0x8c>
            switch (c){
 8001a92:	7e3b      	ldrb	r3, [r7, #24]
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d01f      	beq.n	8001ad8 <draw_pixel_scaled+0x6c>
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	dc2a      	bgt.n	8001af2 <draw_pixel_scaled+0x86>
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d00e      	beq.n	8001abe <draw_pixel_scaled+0x52>
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d126      	bne.n	8001af2 <draw_pixel_scaled+0x86>
                case TXT_ON:  ssd1306_pixel(dev, x+dx, y+dy, 1); break;
 8001aa4:	78fa      	ldrb	r2, [r7, #3]
 8001aa6:	7bbb      	ldrb	r3, [r7, #14]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	b2d9      	uxtb	r1, r3
 8001aac:	78ba      	ldrb	r2, [r7, #2]
 8001aae:	7bfb      	ldrb	r3, [r7, #15]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f7ff fe37 	bl	800172a <ssd1306_pixel>
 8001abc:	e019      	b.n	8001af2 <draw_pixel_scaled+0x86>
                case TXT_OFF: ssd1306_pixel(dev, x+dx, y+dy, 0); break;
 8001abe:	78fa      	ldrb	r2, [r7, #3]
 8001ac0:	7bbb      	ldrb	r3, [r7, #14]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	b2d9      	uxtb	r1, r3
 8001ac6:	78ba      	ldrb	r2, [r7, #2]
 8001ac8:	7bfb      	ldrb	r3, [r7, #15]
 8001aca:	4413      	add	r3, r2
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	2300      	movs	r3, #0
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7ff fe2a 	bl	800172a <ssd1306_pixel>
 8001ad6:	e00c      	b.n	8001af2 <draw_pixel_scaled+0x86>
                case TXT_INV: {
                    // read-modify: toggle; here we approximate by XOR: read is not available, so we flip by writing both ways
                    // Instead, implement INV by drawing ON if currently OFF and OFF if currently ON would require a getter.
                    // Simple approach: draw a 1 then 0 quickly won't help. We'll emulate INV by ON for foreground and later
                    // caller can fill background if needed. To truly invert, pre-fill a box then draw with TXT_OFF for background.
                    ssd1306_pixel(dev, x+dx, y+dy, 1);
 8001ad8:	78fa      	ldrb	r2, [r7, #3]
 8001ada:	7bbb      	ldrb	r3, [r7, #14]
 8001adc:	4413      	add	r3, r2
 8001ade:	b2d9      	uxtb	r1, r3
 8001ae0:	78ba      	ldrb	r2, [r7, #2]
 8001ae2:	7bfb      	ldrb	r3, [r7, #15]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	b2da      	uxtb	r2, r3
 8001ae8:	2301      	movs	r3, #1
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff fe1d 	bl	800172a <ssd1306_pixel>
                } break;
 8001af0:	bf00      	nop
        for (uint8_t dx=0; dx<s; ++dx){
 8001af2:	7bbb      	ldrb	r3, [r7, #14]
 8001af4:	3301      	adds	r3, #1
 8001af6:	73bb      	strb	r3, [r7, #14]
 8001af8:	7bba      	ldrb	r2, [r7, #14]
 8001afa:	787b      	ldrb	r3, [r7, #1]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d3c8      	bcc.n	8001a92 <draw_pixel_scaled+0x26>
    for (uint8_t dy=0; dy<s; ++dy){
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
 8001b02:	3301      	adds	r3, #1
 8001b04:	73fb      	strb	r3, [r7, #15]
 8001b06:	7bfa      	ldrb	r2, [r7, #15]
 8001b08:	787b      	ldrb	r3, [r7, #1]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d3be      	bcc.n	8001a8c <draw_pixel_scaled+0x20>
            }
        }
    }
}
 8001b0e:	bf00      	nop
 8001b10:	bf00      	nop
 8001b12:	3710      	adds	r7, #16
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <ssd1306_drawChar>:

uint8_t ssd1306_drawChar(ssd1306_t *dev, txt_cfg_t *t, char c){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08a      	sub	sp, #40	@ 0x28
 8001b1c:	af02      	add	r7, sp, #8
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	4613      	mov	r3, r2
 8001b24:	71fb      	strb	r3, [r7, #7]
    if (c == '\r') return 0;
 8001b26:	79fb      	ldrb	r3, [r7, #7]
 8001b28:	2b0d      	cmp	r3, #13
 8001b2a:	d101      	bne.n	8001b30 <ssd1306_drawChar+0x18>
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	e0dc      	b.n	8001cea <ssd1306_drawChar+0x1d2>
    if (c == '\n'){
 8001b30:	79fb      	ldrb	r3, [r7, #7]
 8001b32:	2b0a      	cmp	r3, #10
 8001b34:	d10e      	bne.n	8001b54 <ssd1306_drawChar+0x3c>
        t->x = 0;
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	701a      	strb	r2, [r3, #0]
        t->y = (uint8_t)(t->y + (8 * t->scale));  // 7px font + 1px spacing
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	785a      	ldrb	r2, [r3, #1]
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	789b      	ldrb	r3, [r3, #2]
 8001b44:	00db      	lsls	r3, r3, #3
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	4413      	add	r3, r2
 8001b4a:	b2da      	uxtb	r2, r3
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	705a      	strb	r2, [r3, #1]
        return 0;
 8001b50:	2300      	movs	r3, #0
 8001b52:	e0ca      	b.n	8001cea <ssd1306_drawChar+0x1d2>
    }
    if (c < 32 || c > 126) c = '?';
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	2b1f      	cmp	r3, #31
 8001b58:	d902      	bls.n	8001b60 <ssd1306_drawChar+0x48>
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	2b7e      	cmp	r3, #126	@ 0x7e
 8001b5e:	d901      	bls.n	8001b64 <ssd1306_drawChar+0x4c>
 8001b60:	233f      	movs	r3, #63	@ 0x3f
 8001b62:	71fb      	strb	r3, [r7, #7]
    const uint8_t *glyph = font5x7[c - 32];
 8001b64:	79fb      	ldrb	r3, [r7, #7]
 8001b66:	f1a3 0220 	sub.w	r2, r3, #32
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	4413      	add	r3, r2
 8001b70:	4a60      	ldr	r2, [pc, #384]	@ (8001cf4 <ssd1306_drawChar+0x1dc>)
 8001b72:	4413      	add	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]

    uint8_t char_w = (uint8_t)(6 * t->scale); // 5 columns + 1 spacing
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	789b      	ldrb	r3, [r3, #2]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	0052      	lsls	r2, r2, #1
 8001b7e:	4413      	add	r3, r2
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	75fb      	strb	r3, [r7, #23]
    uint8_t char_h = (uint8_t)(8 * t->scale); // 7 rows + 1 spacing
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	789b      	ldrb	r3, [r3, #2]
 8001b88:	00db      	lsls	r3, r3, #3
 8001b8a:	75bb      	strb	r3, [r7, #22]

    // Wrap if requested
    if (t->wrap && (t->x + char_w) > SSD1306_WIDTH){
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	78db      	ldrb	r3, [r3, #3]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d010      	beq.n	8001bb6 <ssd1306_drawChar+0x9e>
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	461a      	mov	r2, r3
 8001b9a:	7dfb      	ldrb	r3, [r7, #23]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	2b80      	cmp	r3, #128	@ 0x80
 8001ba0:	dd09      	ble.n	8001bb6 <ssd1306_drawChar+0x9e>
        t->x = 0;
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]
        t->y = (uint8_t)(t->y + char_h);
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	785a      	ldrb	r2, [r3, #1]
 8001bac:	7dbb      	ldrb	r3, [r7, #22]
 8001bae:	4413      	add	r3, r2
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	705a      	strb	r2, [r3, #1]
    }
    if (t->x >= SSD1306_WIDTH || t->y >= SSD1306_HEIGHT) return 0;
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	b25b      	sxtb	r3, r3
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	db03      	blt.n	8001bc8 <ssd1306_drawChar+0xb0>
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	785b      	ldrb	r3, [r3, #1]
 8001bc4:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bc6:	d901      	bls.n	8001bcc <ssd1306_drawChar+0xb4>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	e08e      	b.n	8001cea <ssd1306_drawChar+0x1d2>

    // Draw 5 columns
    for (uint8_t col=0; col<5; ++col){
 8001bcc:	2300      	movs	r3, #0
 8001bce:	77fb      	strb	r3, [r7, #31]
 8001bd0:	e057      	b.n	8001c82 <ssd1306_drawChar+0x16a>
        uint8_t bits = glyph[col];
 8001bd2:	7ffb      	ldrb	r3, [r7, #31]
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	757b      	strb	r3, [r7, #21]
        for (uint8_t row=0; row<7; ++row){
 8001bdc:	2300      	movs	r3, #0
 8001bde:	77bb      	strb	r3, [r7, #30]
 8001be0:	e049      	b.n	8001c76 <ssd1306_drawChar+0x15e>
            if (bits & (1U<<row)){
 8001be2:	7d7a      	ldrb	r2, [r7, #21]
 8001be4:	7fbb      	ldrb	r3, [r7, #30]
 8001be6:	fa22 f303 	lsr.w	r3, r2, r3
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d01e      	beq.n	8001c30 <ssd1306_drawChar+0x118>
                draw_pixel_scaled(dev, (uint8_t)(t->x + col * t->scale),
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	781a      	ldrb	r2, [r3, #0]
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	789b      	ldrb	r3, [r3, #2]
 8001bfa:	7ff9      	ldrb	r1, [r7, #31]
 8001bfc:	fb11 f303 	smulbb	r3, r1, r3
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	4413      	add	r3, r2
 8001c04:	b2d8      	uxtb	r0, r3
                                       (uint8_t)(t->y + row * t->scale),
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	785a      	ldrb	r2, [r3, #1]
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	789b      	ldrb	r3, [r3, #2]
 8001c0e:	7fb9      	ldrb	r1, [r7, #30]
 8001c10:	fb11 f303 	smulbb	r3, r1, r3
 8001c14:	b2db      	uxtb	r3, r3
                draw_pixel_scaled(dev, (uint8_t)(t->x + col * t->scale),
 8001c16:	4413      	add	r3, r2
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	7899      	ldrb	r1, [r3, #2]
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	791b      	ldrb	r3, [r3, #4]
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	460b      	mov	r3, r1
 8001c26:	4601      	mov	r1, r0
 8001c28:	68f8      	ldr	r0, [r7, #12]
 8001c2a:	f7ff ff1f 	bl	8001a6c <draw_pixel_scaled>
 8001c2e:	e01f      	b.n	8001c70 <ssd1306_drawChar+0x158>
                                       t->scale, t->color);
            } else if (t->color == TXT_OFF){
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	791b      	ldrb	r3, [r3, #4]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d11b      	bne.n	8001c70 <ssd1306_drawChar+0x158>
                // If drawing "background", clear off pixels
                draw_pixel_scaled(dev, (uint8_t)(t->x + col * t->scale),
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	781a      	ldrb	r2, [r3, #0]
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	789b      	ldrb	r3, [r3, #2]
 8001c40:	7ff9      	ldrb	r1, [r7, #31]
 8001c42:	fb11 f303 	smulbb	r3, r1, r3
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	4413      	add	r3, r2
 8001c4a:	b2d8      	uxtb	r0, r3
                                       (uint8_t)(t->y + row * t->scale),
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	785a      	ldrb	r2, [r3, #1]
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	789b      	ldrb	r3, [r3, #2]
 8001c54:	7fb9      	ldrb	r1, [r7, #30]
 8001c56:	fb11 f303 	smulbb	r3, r1, r3
 8001c5a:	b2db      	uxtb	r3, r3
                draw_pixel_scaled(dev, (uint8_t)(t->x + col * t->scale),
 8001c5c:	4413      	add	r3, r2
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	789b      	ldrb	r3, [r3, #2]
 8001c64:	2100      	movs	r1, #0
 8001c66:	9100      	str	r1, [sp, #0]
 8001c68:	4601      	mov	r1, r0
 8001c6a:	68f8      	ldr	r0, [r7, #12]
 8001c6c:	f7ff fefe 	bl	8001a6c <draw_pixel_scaled>
        for (uint8_t row=0; row<7; ++row){
 8001c70:	7fbb      	ldrb	r3, [r7, #30]
 8001c72:	3301      	adds	r3, #1
 8001c74:	77bb      	strb	r3, [r7, #30]
 8001c76:	7fbb      	ldrb	r3, [r7, #30]
 8001c78:	2b06      	cmp	r3, #6
 8001c7a:	d9b2      	bls.n	8001be2 <ssd1306_drawChar+0xca>
    for (uint8_t col=0; col<5; ++col){
 8001c7c:	7ffb      	ldrb	r3, [r7, #31]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	77fb      	strb	r3, [r7, #31]
 8001c82:	7ffb      	ldrb	r3, [r7, #31]
 8001c84:	2b04      	cmp	r3, #4
 8001c86:	d9a4      	bls.n	8001bd2 <ssd1306_drawChar+0xba>
                                       t->scale, TXT_OFF);
            }
        }
    }
    // 1 column spacing
    if (t->color == TXT_OFF){
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	791b      	ldrb	r3, [r3, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d124      	bne.n	8001cda <ssd1306_drawChar+0x1c2>
        for (uint8_t row=0; row<7; ++row){
 8001c90:	2300      	movs	r3, #0
 8001c92:	777b      	strb	r3, [r7, #29]
 8001c94:	e01e      	b.n	8001cd4 <ssd1306_drawChar+0x1bc>
            draw_pixel_scaled(dev, (uint8_t)(t->x + 5 * t->scale),
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	781a      	ldrb	r2, [r3, #0]
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	789b      	ldrb	r3, [r3, #2]
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	0089      	lsls	r1, r1, #2
 8001ca2:	440b      	add	r3, r1
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	4413      	add	r3, r2
 8001ca8:	b2d8      	uxtb	r0, r3
                                   (uint8_t)(t->y + row * t->scale),
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	785a      	ldrb	r2, [r3, #1]
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	789b      	ldrb	r3, [r3, #2]
 8001cb2:	7f79      	ldrb	r1, [r7, #29]
 8001cb4:	fb11 f303 	smulbb	r3, r1, r3
 8001cb8:	b2db      	uxtb	r3, r3
            draw_pixel_scaled(dev, (uint8_t)(t->x + 5 * t->scale),
 8001cba:	4413      	add	r3, r2
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	789b      	ldrb	r3, [r3, #2]
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	9100      	str	r1, [sp, #0]
 8001cc6:	4601      	mov	r1, r0
 8001cc8:	68f8      	ldr	r0, [r7, #12]
 8001cca:	f7ff fecf 	bl	8001a6c <draw_pixel_scaled>
        for (uint8_t row=0; row<7; ++row){
 8001cce:	7f7b      	ldrb	r3, [r7, #29]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	777b      	strb	r3, [r7, #29]
 8001cd4:	7f7b      	ldrb	r3, [r7, #29]
 8001cd6:	2b06      	cmp	r3, #6
 8001cd8:	d9dd      	bls.n	8001c96 <ssd1306_drawChar+0x17e>
                                   t->scale, TXT_OFF);
        }
    }

    t->x = (uint8_t)(t->x + char_w);
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	781a      	ldrb	r2, [r3, #0]
 8001cde:	7dfb      	ldrb	r3, [r7, #23]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	b2da      	uxtb	r2, r3
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	701a      	strb	r2, [r3, #0]
    return char_w;
 8001ce8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3720      	adds	r7, #32
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	0800a5fc 	.word	0x0800a5fc

08001cf8 <ssd1306_drawText>:

uint16_t ssd1306_drawText(ssd1306_t *dev, txt_cfg_t *t, const char *s){
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
    uint16_t px = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	82fb      	strh	r3, [r7, #22]
    while (*s){
 8001d08:	e00d      	b.n	8001d26 <ssd1306_drawText+0x2e>
        px += ssd1306_drawChar(dev, t, *s++);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	1c5a      	adds	r2, r3, #1
 8001d0e:	607a      	str	r2, [r7, #4]
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	461a      	mov	r2, r3
 8001d14:	68b9      	ldr	r1, [r7, #8]
 8001d16:	68f8      	ldr	r0, [r7, #12]
 8001d18:	f7ff fefe 	bl	8001b18 <ssd1306_drawChar>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	461a      	mov	r2, r3
 8001d20:	8afb      	ldrh	r3, [r7, #22]
 8001d22:	4413      	add	r3, r2
 8001d24:	82fb      	strh	r3, [r7, #22]
    while (*s){
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d1ed      	bne.n	8001d0a <ssd1306_drawText+0x12>
    }
    return px;
 8001d2e:	8afb      	ldrh	r3, [r7, #22]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3718      	adds	r7, #24
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b098      	sub	sp, #96	@ 0x60
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d3e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001d4a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	605a      	str	r2, [r3, #4]
 8001d54:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d56:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	605a      	str	r2, [r3, #4]
 8001d60:	609a      	str	r2, [r3, #8]
 8001d62:	60da      	str	r2, [r3, #12]
 8001d64:	611a      	str	r2, [r3, #16]
 8001d66:	615a      	str	r2, [r3, #20]
 8001d68:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d6a:	463b      	mov	r3, r7
 8001d6c:	222c      	movs	r2, #44	@ 0x2c
 8001d6e:	2100      	movs	r1, #0
 8001d70:	4618      	mov	r0, r3
 8001d72:	f008 f847 	bl	8009e04 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d76:	4b56      	ldr	r3, [pc, #344]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001d78:	4a56      	ldr	r2, [pc, #344]	@ (8001ed4 <MX_TIM1_Init+0x19c>)
 8001d7a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001d7c:	4b54      	ldr	r3, [pc, #336]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d82:	4b53      	ldr	r3, [pc, #332]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d88:	4b51      	ldr	r3, [pc, #324]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001d8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d8e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d90:	4b4f      	ldr	r3, [pc, #316]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d96:	4b4e      	ldr	r3, [pc, #312]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d9c:	4b4c      	ldr	r3, [pc, #304]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001da2:	484b      	ldr	r0, [pc, #300]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001da4:	f006 f95e 	bl	8008064 <HAL_TIM_PWM_Init>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001dae:	f7ff f8e9 	bl	8000f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001db2:	2300      	movs	r3, #0
 8001db4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001db6:	2300      	movs	r3, #0
 8001db8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001dbe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4842      	ldr	r0, [pc, #264]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001dc6:	f006 fe35 	bl	8008a34 <HAL_TIMEx_MasterConfigSynchronization>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001dd0:	f7ff f8d8 	bl	8000f84 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001de0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001de4:	461a      	mov	r2, r3
 8001de6:	2101      	movs	r1, #1
 8001de8:	4839      	ldr	r0, [pc, #228]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001dea:	f006 ff29 	bl	8008c40 <HAL_TIMEx_ConfigBreakInput>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8001df4:	f7ff f8c6 	bl	8000f84 <Error_Handler>
  }
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001df8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	2102      	movs	r1, #2
 8001e00:	4833      	ldr	r0, [pc, #204]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001e02:	f006 ff1d 	bl	8008c40 <HAL_TIMEx_ConfigBreakInput>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 8001e0c:	f7ff f8ba 	bl	8000f84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e10:	2360      	movs	r3, #96	@ 0x60
 8001e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 8001e14:	2300      	movs	r3, #0
 8001e16:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e20:	2300      	movs	r3, #0
 8001e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e24:	2300      	movs	r3, #0
 8001e26:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e2c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e30:	2200      	movs	r2, #0
 8001e32:	4619      	mov	r1, r3
 8001e34:	4826      	ldr	r0, [pc, #152]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001e36:	f006 f96d 	bl	8008114 <HAL_TIM_PWM_ConfigChannel>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8001e40:	f7ff f8a0 	bl	8000f84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e48:	2204      	movs	r2, #4
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4820      	ldr	r0, [pc, #128]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001e4e:	f006 f961 	bl	8008114 <HAL_TIM_PWM_ConfigChannel>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM1_Init+0x124>
  {
    Error_Handler();
 8001e58:	f7ff f894 	bl	8000f84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e5c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e60:	2208      	movs	r2, #8
 8001e62:	4619      	mov	r1, r3
 8001e64:	481a      	ldr	r0, [pc, #104]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001e66:	f006 f955 	bl	8008114 <HAL_TIM_PWM_ConfigChannel>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 8001e70:	f7ff f888 	bl	8000f84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001e74:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e78:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8001e7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e7e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e80:	2300      	movs	r3, #0
 8001e82:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8001e88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e8c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e8e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e92:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8001e98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e9c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001e9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ea2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001eac:	463b      	mov	r3, r7
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4807      	ldr	r0, [pc, #28]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001eb2:	f006 fe47 	bl	8008b44 <HAL_TIMEx_ConfigBreakDeadTime>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <MX_TIM1_Init+0x188>
  {
    Error_Handler();
 8001ebc:	f7ff f862 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ec0:	4803      	ldr	r0, [pc, #12]	@ (8001ed0 <MX_TIM1_Init+0x198>)
 8001ec2:	f000 fa7b 	bl	80023bc <HAL_TIM_MspPostInit>

}
 8001ec6:	bf00      	nop
 8001ec8:	3760      	adds	r7, #96	@ 0x60
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	200408a4 	.word	0x200408a4
 8001ed4:	40012c00 	.word	0x40012c00

08001ed8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08a      	sub	sp, #40	@ 0x28
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ede:	f107 031c 	add.w	r3, r7, #28
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
 8001ee8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eea:	463b      	mov	r3, r7
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]
 8001ef8:	615a      	str	r2, [r3, #20]
 8001efa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001efc:	4b27      	ldr	r3, [pc, #156]	@ (8001f9c <MX_TIM2_Init+0xc4>)
 8001efe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f02:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f04:	4b25      	ldr	r3, [pc, #148]	@ (8001f9c <MX_TIM2_Init+0xc4>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f0a:	4b24      	ldr	r3, [pc, #144]	@ (8001f9c <MX_TIM2_Init+0xc4>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001f10:	4b22      	ldr	r3, [pc, #136]	@ (8001f9c <MX_TIM2_Init+0xc4>)
 8001f12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f16:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f18:	4b20      	ldr	r3, [pc, #128]	@ (8001f9c <MX_TIM2_Init+0xc4>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f1e:	4b1f      	ldr	r3, [pc, #124]	@ (8001f9c <MX_TIM2_Init+0xc4>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f24:	481d      	ldr	r0, [pc, #116]	@ (8001f9c <MX_TIM2_Init+0xc4>)
 8001f26:	f006 f89d 	bl	8008064 <HAL_TIM_PWM_Init>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001f30:	f7ff f828 	bl	8000f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f34:	2300      	movs	r3, #0
 8001f36:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f3c:	f107 031c 	add.w	r3, r7, #28
 8001f40:	4619      	mov	r1, r3
 8001f42:	4816      	ldr	r0, [pc, #88]	@ (8001f9c <MX_TIM2_Init+0xc4>)
 8001f44:	f006 fd76 	bl	8008a34 <HAL_TIMEx_MasterConfigSynchronization>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001f4e:	f7ff f819 	bl	8000f84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f52:	2360      	movs	r3, #96	@ 0x60
 8001f54:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f62:	463b      	mov	r3, r7
 8001f64:	2200      	movs	r2, #0
 8001f66:	4619      	mov	r1, r3
 8001f68:	480c      	ldr	r0, [pc, #48]	@ (8001f9c <MX_TIM2_Init+0xc4>)
 8001f6a:	f006 f8d3 	bl	8008114 <HAL_TIM_PWM_ConfigChannel>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001f74:	f7ff f806 	bl	8000f84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f78:	463b      	mov	r3, r7
 8001f7a:	2208      	movs	r2, #8
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4807      	ldr	r0, [pc, #28]	@ (8001f9c <MX_TIM2_Init+0xc4>)
 8001f80:	f006 f8c8 	bl	8008114 <HAL_TIM_PWM_ConfigChannel>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001f8a:	f7fe fffb 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f8e:	4803      	ldr	r0, [pc, #12]	@ (8001f9c <MX_TIM2_Init+0xc4>)
 8001f90:	f000 fa14 	bl	80023bc <HAL_TIM_MspPostInit>

}
 8001f94:	bf00      	nop
 8001f96:	3728      	adds	r7, #40	@ 0x28
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	200408f0 	.word	0x200408f0

08001fa0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b08a      	sub	sp, #40	@ 0x28
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa6:	f107 031c 	add.w	r3, r7, #28
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	605a      	str	r2, [r3, #4]
 8001fb0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fb2:	463b      	mov	r3, r7
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
 8001fc0:	615a      	str	r2, [r3, #20]
 8001fc2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fc4:	4b27      	ldr	r3, [pc, #156]	@ (8002064 <MX_TIM3_Init+0xc4>)
 8001fc6:	4a28      	ldr	r2, [pc, #160]	@ (8002068 <MX_TIM3_Init+0xc8>)
 8001fc8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001fca:	4b26      	ldr	r3, [pc, #152]	@ (8002064 <MX_TIM3_Init+0xc4>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fd0:	4b24      	ldr	r3, [pc, #144]	@ (8002064 <MX_TIM3_Init+0xc4>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001fd6:	4b23      	ldr	r3, [pc, #140]	@ (8002064 <MX_TIM3_Init+0xc4>)
 8001fd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fdc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fde:	4b21      	ldr	r3, [pc, #132]	@ (8002064 <MX_TIM3_Init+0xc4>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8002064 <MX_TIM3_Init+0xc4>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001fea:	481e      	ldr	r0, [pc, #120]	@ (8002064 <MX_TIM3_Init+0xc4>)
 8001fec:	f006 f83a 	bl	8008064 <HAL_TIM_PWM_Init>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001ff6:	f7fe ffc5 	bl	8000f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ffe:	2300      	movs	r3, #0
 8002000:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002002:	f107 031c 	add.w	r3, r7, #28
 8002006:	4619      	mov	r1, r3
 8002008:	4816      	ldr	r0, [pc, #88]	@ (8002064 <MX_TIM3_Init+0xc4>)
 800200a:	f006 fd13 	bl	8008a34 <HAL_TIMEx_MasterConfigSynchronization>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002014:	f7fe ffb6 	bl	8000f84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002018:	2360      	movs	r3, #96	@ 0x60
 800201a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800201c:	2300      	movs	r3, #0
 800201e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002020:	2300      	movs	r3, #0
 8002022:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002024:	2300      	movs	r3, #0
 8002026:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002028:	463b      	mov	r3, r7
 800202a:	2204      	movs	r2, #4
 800202c:	4619      	mov	r1, r3
 800202e:	480d      	ldr	r0, [pc, #52]	@ (8002064 <MX_TIM3_Init+0xc4>)
 8002030:	f006 f870 	bl	8008114 <HAL_TIM_PWM_ConfigChannel>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800203a:	f7fe ffa3 	bl	8000f84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800203e:	463b      	mov	r3, r7
 8002040:	2208      	movs	r2, #8
 8002042:	4619      	mov	r1, r3
 8002044:	4807      	ldr	r0, [pc, #28]	@ (8002064 <MX_TIM3_Init+0xc4>)
 8002046:	f006 f865 	bl	8008114 <HAL_TIM_PWM_ConfigChannel>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002050:	f7fe ff98 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002054:	4803      	ldr	r0, [pc, #12]	@ (8002064 <MX_TIM3_Init+0xc4>)
 8002056:	f000 f9b1 	bl	80023bc <HAL_TIM_MspPostInit>

}
 800205a:	bf00      	nop
 800205c:	3728      	adds	r7, #40	@ 0x28
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	2004093c 	.word	0x2004093c
 8002068:	40000400 	.word	0x40000400

0800206c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b08a      	sub	sp, #40	@ 0x28
 8002070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002072:	f107 031c 	add.w	r3, r7, #28
 8002076:	2200      	movs	r2, #0
 8002078:	601a      	str	r2, [r3, #0]
 800207a:	605a      	str	r2, [r3, #4]
 800207c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800207e:	463b      	mov	r3, r7
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]
 800208a:	611a      	str	r2, [r3, #16]
 800208c:	615a      	str	r2, [r3, #20]
 800208e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002090:	4b27      	ldr	r3, [pc, #156]	@ (8002130 <MX_TIM4_Init+0xc4>)
 8002092:	4a28      	ldr	r2, [pc, #160]	@ (8002134 <MX_TIM4_Init+0xc8>)
 8002094:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002096:	4b26      	ldr	r3, [pc, #152]	@ (8002130 <MX_TIM4_Init+0xc4>)
 8002098:	2200      	movs	r2, #0
 800209a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800209c:	4b24      	ldr	r3, [pc, #144]	@ (8002130 <MX_TIM4_Init+0xc4>)
 800209e:	2200      	movs	r2, #0
 80020a0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80020a2:	4b23      	ldr	r3, [pc, #140]	@ (8002130 <MX_TIM4_Init+0xc4>)
 80020a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020a8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020aa:	4b21      	ldr	r3, [pc, #132]	@ (8002130 <MX_TIM4_Init+0xc4>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002130 <MX_TIM4_Init+0xc4>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80020b6:	481e      	ldr	r0, [pc, #120]	@ (8002130 <MX_TIM4_Init+0xc4>)
 80020b8:	f005 ffd4 	bl	8008064 <HAL_TIM_PWM_Init>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80020c2:	f7fe ff5f 	bl	8000f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ca:	2300      	movs	r3, #0
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80020ce:	f107 031c 	add.w	r3, r7, #28
 80020d2:	4619      	mov	r1, r3
 80020d4:	4816      	ldr	r0, [pc, #88]	@ (8002130 <MX_TIM4_Init+0xc4>)
 80020d6:	f006 fcad 	bl	8008a34 <HAL_TIMEx_MasterConfigSynchronization>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80020e0:	f7fe ff50 	bl	8000f84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020e4:	2360      	movs	r3, #96	@ 0x60
 80020e6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80020e8:	2300      	movs	r3, #0
 80020ea:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020ec:	2300      	movs	r3, #0
 80020ee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020f0:	2300      	movs	r3, #0
 80020f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80020f4:	463b      	mov	r3, r7
 80020f6:	2208      	movs	r2, #8
 80020f8:	4619      	mov	r1, r3
 80020fa:	480d      	ldr	r0, [pc, #52]	@ (8002130 <MX_TIM4_Init+0xc4>)
 80020fc:	f006 f80a 	bl	8008114 <HAL_TIM_PWM_ConfigChannel>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8002106:	f7fe ff3d 	bl	8000f84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800210a:	463b      	mov	r3, r7
 800210c:	220c      	movs	r2, #12
 800210e:	4619      	mov	r1, r3
 8002110:	4807      	ldr	r0, [pc, #28]	@ (8002130 <MX_TIM4_Init+0xc4>)
 8002112:	f005 ffff 	bl	8008114 <HAL_TIM_PWM_ConfigChannel>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 800211c:	f7fe ff32 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002120:	4803      	ldr	r0, [pc, #12]	@ (8002130 <MX_TIM4_Init+0xc4>)
 8002122:	f000 f94b 	bl	80023bc <HAL_TIM_MspPostInit>

}
 8002126:	bf00      	nop
 8002128:	3728      	adds	r7, #40	@ 0x28
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20040988 	.word	0x20040988
 8002134:	40000800 	.word	0x40000800

08002138 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b096      	sub	sp, #88	@ 0x58
 800213c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800213e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002142:	2200      	movs	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
 8002146:	605a      	str	r2, [r3, #4]
 8002148:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800214a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800214e:	2200      	movs	r2, #0
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	605a      	str	r2, [r3, #4]
 8002154:	609a      	str	r2, [r3, #8]
 8002156:	60da      	str	r2, [r3, #12]
 8002158:	611a      	str	r2, [r3, #16]
 800215a:	615a      	str	r2, [r3, #20]
 800215c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800215e:	1d3b      	adds	r3, r7, #4
 8002160:	222c      	movs	r2, #44	@ 0x2c
 8002162:	2100      	movs	r1, #0
 8002164:	4618      	mov	r0, r3
 8002166:	f007 fe4d 	bl	8009e04 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800216a:	4b33      	ldr	r3, [pc, #204]	@ (8002238 <MX_TIM15_Init+0x100>)
 800216c:	4a33      	ldr	r2, [pc, #204]	@ (800223c <MX_TIM15_Init+0x104>)
 800216e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8002170:	4b31      	ldr	r3, [pc, #196]	@ (8002238 <MX_TIM15_Init+0x100>)
 8002172:	2200      	movs	r2, #0
 8002174:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002176:	4b30      	ldr	r3, [pc, #192]	@ (8002238 <MX_TIM15_Init+0x100>)
 8002178:	2200      	movs	r2, #0
 800217a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 800217c:	4b2e      	ldr	r3, [pc, #184]	@ (8002238 <MX_TIM15_Init+0x100>)
 800217e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002182:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002184:	4b2c      	ldr	r3, [pc, #176]	@ (8002238 <MX_TIM15_Init+0x100>)
 8002186:	2200      	movs	r2, #0
 8002188:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800218a:	4b2b      	ldr	r3, [pc, #172]	@ (8002238 <MX_TIM15_Init+0x100>)
 800218c:	2200      	movs	r2, #0
 800218e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002190:	4b29      	ldr	r3, [pc, #164]	@ (8002238 <MX_TIM15_Init+0x100>)
 8002192:	2200      	movs	r2, #0
 8002194:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002196:	4828      	ldr	r0, [pc, #160]	@ (8002238 <MX_TIM15_Init+0x100>)
 8002198:	f005 ff64 	bl	8008064 <HAL_TIM_PWM_Init>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 80021a2:	f7fe feef 	bl	8000f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a6:	2300      	movs	r3, #0
 80021a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021aa:	2300      	movs	r3, #0
 80021ac:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80021ae:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80021b2:	4619      	mov	r1, r3
 80021b4:	4820      	ldr	r0, [pc, #128]	@ (8002238 <MX_TIM15_Init+0x100>)
 80021b6:	f006 fc3d 	bl	8008a34 <HAL_TIMEx_MasterConfigSynchronization>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 80021c0:	f7fe fee0 	bl	8000f84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021c4:	2360      	movs	r3, #96	@ 0x60
 80021c6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80021c8:	2300      	movs	r3, #0
 80021ca:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021cc:	2300      	movs	r3, #0
 80021ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80021d0:	2300      	movs	r3, #0
 80021d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021d4:	2300      	movs	r3, #0
 80021d6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80021d8:	2300      	movs	r3, #0
 80021da:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80021dc:	2300      	movs	r3, #0
 80021de:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021e0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80021e4:	2200      	movs	r2, #0
 80021e6:	4619      	mov	r1, r3
 80021e8:	4813      	ldr	r0, [pc, #76]	@ (8002238 <MX_TIM15_Init+0x100>)
 80021ea:	f005 ff93 	bl	8008114 <HAL_TIM_PWM_ConfigChannel>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 80021f4:	f7fe fec6 	bl	8000f84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80021f8:	2300      	movs	r3, #0
 80021fa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80021fc:	2300      	movs	r3, #0
 80021fe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002200:	2300      	movs	r3, #0
 8002202:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002204:	2300      	movs	r3, #0
 8002206:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002208:	2300      	movs	r3, #0
 800220a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800220c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002210:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002212:	2300      	movs	r3, #0
 8002214:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002216:	1d3b      	adds	r3, r7, #4
 8002218:	4619      	mov	r1, r3
 800221a:	4807      	ldr	r0, [pc, #28]	@ (8002238 <MX_TIM15_Init+0x100>)
 800221c:	f006 fc92 	bl	8008b44 <HAL_TIMEx_ConfigBreakDeadTime>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 8002226:	f7fe fead 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800222a:	4803      	ldr	r0, [pc, #12]	@ (8002238 <MX_TIM15_Init+0x100>)
 800222c:	f000 f8c6 	bl	80023bc <HAL_TIM_MspPostInit>

}
 8002230:	bf00      	nop
 8002232:	3758      	adds	r7, #88	@ 0x58
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	200409d4 	.word	0x200409d4
 800223c:	40014000 	.word	0x40014000

08002240 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b08e      	sub	sp, #56	@ 0x38
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002248:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	60da      	str	r2, [r3, #12]
 8002256:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a51      	ldr	r2, [pc, #324]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x164>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d139      	bne.n	80022d6 <HAL_TIM_PWM_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002262:	4b51      	ldr	r3, [pc, #324]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 8002264:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002266:	4a50      	ldr	r2, [pc, #320]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 8002268:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800226c:	6613      	str	r3, [r2, #96]	@ 0x60
 800226e:	4b4e      	ldr	r3, [pc, #312]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 8002270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002272:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002276:	623b      	str	r3, [r7, #32]
 8002278:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800227a:	4b4b      	ldr	r3, [pc, #300]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 800227c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800227e:	4a4a      	ldr	r2, [pc, #296]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 8002280:	f043 0310 	orr.w	r3, r3, #16
 8002284:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002286:	4b48      	ldr	r3, [pc, #288]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 8002288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800228a:	f003 0310 	and.w	r3, r3, #16
 800228e:	61fb      	str	r3, [r7, #28]
 8002290:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE7     ------> TIM1_ETR
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002292:	2380      	movs	r3, #128	@ 0x80
 8002294:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002296:	2302      	movs	r3, #2
 8002298:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229a:	2300      	movs	r3, #0
 800229c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800229e:	2300      	movs	r3, #0
 80022a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80022a2:	2301      	movs	r3, #1
 80022a4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022aa:	4619      	mov	r1, r3
 80022ac:	483f      	ldr	r0, [pc, #252]	@ (80023ac <HAL_TIM_PWM_MspInit+0x16c>)
 80022ae:	f001 fe85 	bl	8003fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80022b2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80022b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b8:	2302      	movs	r3, #2
 80022ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022bc:	2300      	movs	r3, #0
 80022be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c0:	2300      	movs	r3, #0
 80022c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80022c4:	2303      	movs	r3, #3
 80022c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022cc:	4619      	mov	r1, r3
 80022ce:	4837      	ldr	r0, [pc, #220]	@ (80023ac <HAL_TIM_PWM_MspInit+0x16c>)
 80022d0:	f001 fe74 	bl	8003fbc <HAL_GPIO_Init>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80022d4:	e062      	b.n	800239c <HAL_TIM_PWM_MspInit+0x15c>
  else if(tim_pwmHandle->Instance==TIM2)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022de:	d10c      	bne.n	80022fa <HAL_TIM_PWM_MspInit+0xba>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022e0:	4b31      	ldr	r3, [pc, #196]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 80022e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e4:	4a30      	ldr	r2, [pc, #192]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 80022e6:	f043 0301 	orr.w	r3, r3, #1
 80022ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80022ec:	4b2e      	ldr	r3, [pc, #184]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 80022ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f0:	f003 0301 	and.w	r3, r3, #1
 80022f4:	61bb      	str	r3, [r7, #24]
 80022f6:	69bb      	ldr	r3, [r7, #24]
}
 80022f8:	e050      	b.n	800239c <HAL_TIM_PWM_MspInit+0x15c>
  else if(tim_pwmHandle->Instance==TIM3)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a2c      	ldr	r2, [pc, #176]	@ (80023b0 <HAL_TIM_PWM_MspInit+0x170>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d10c      	bne.n	800231e <HAL_TIM_PWM_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002304:	4b28      	ldr	r3, [pc, #160]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 8002306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002308:	4a27      	ldr	r2, [pc, #156]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 800230a:	f043 0302 	orr.w	r3, r3, #2
 800230e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002310:	4b25      	ldr	r3, [pc, #148]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 8002312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002314:	f003 0302 	and.w	r3, r3, #2
 8002318:	617b      	str	r3, [r7, #20]
 800231a:	697b      	ldr	r3, [r7, #20]
}
 800231c:	e03e      	b.n	800239c <HAL_TIM_PWM_MspInit+0x15c>
  else if(tim_pwmHandle->Instance==TIM4)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a24      	ldr	r2, [pc, #144]	@ (80023b4 <HAL_TIM_PWM_MspInit+0x174>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d128      	bne.n	800237a <HAL_TIM_PWM_MspInit+0x13a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002328:	4b1f      	ldr	r3, [pc, #124]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 800232a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800232c:	4a1e      	ldr	r2, [pc, #120]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 800232e:	f043 0304 	orr.w	r3, r3, #4
 8002332:	6593      	str	r3, [r2, #88]	@ 0x58
 8002334:	4b1c      	ldr	r3, [pc, #112]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 8002336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002338:	f003 0304 	and.w	r3, r3, #4
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002340:	4b19      	ldr	r3, [pc, #100]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 8002342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002344:	4a18      	ldr	r2, [pc, #96]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 8002346:	f043 0310 	orr.w	r3, r3, #16
 800234a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800234c:	4b16      	ldr	r3, [pc, #88]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 800234e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002350:	f003 0310 	and.w	r3, r3, #16
 8002354:	60fb      	str	r3, [r7, #12]
 8002356:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002358:	2301      	movs	r3, #1
 800235a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235c:	2302      	movs	r3, #2
 800235e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002360:	2300      	movs	r3, #0
 8002362:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002364:	2300      	movs	r3, #0
 8002366:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002368:	2302      	movs	r3, #2
 800236a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800236c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002370:	4619      	mov	r1, r3
 8002372:	480e      	ldr	r0, [pc, #56]	@ (80023ac <HAL_TIM_PWM_MspInit+0x16c>)
 8002374:	f001 fe22 	bl	8003fbc <HAL_GPIO_Init>
}
 8002378:	e010      	b.n	800239c <HAL_TIM_PWM_MspInit+0x15c>
  else if(tim_pwmHandle->Instance==TIM15)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a0e      	ldr	r2, [pc, #56]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x178>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d10b      	bne.n	800239c <HAL_TIM_PWM_MspInit+0x15c>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002384:	4b08      	ldr	r3, [pc, #32]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 8002386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002388:	4a07      	ldr	r2, [pc, #28]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 800238a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800238e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002390:	4b05      	ldr	r3, [pc, #20]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x168>)
 8002392:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002394:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002398:	60bb      	str	r3, [r7, #8]
 800239a:	68bb      	ldr	r3, [r7, #8]
}
 800239c:	bf00      	nop
 800239e:	3738      	adds	r7, #56	@ 0x38
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40012c00 	.word	0x40012c00
 80023a8:	40021000 	.word	0x40021000
 80023ac:	48001000 	.word	0x48001000
 80023b0:	40000400 	.word	0x40000400
 80023b4:	40000800 	.word	0x40000800
 80023b8:	40014000 	.word	0x40014000

080023bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b08e      	sub	sp, #56	@ 0x38
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
 80023cc:	605a      	str	r2, [r3, #4]
 80023ce:	609a      	str	r2, [r3, #8]
 80023d0:	60da      	str	r2, [r3, #12]
 80023d2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a73      	ldr	r2, [pc, #460]	@ (80025a8 <HAL_TIM_MspPostInit+0x1ec>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d11d      	bne.n	800241a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023de:	4b73      	ldr	r3, [pc, #460]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 80023e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e2:	4a72      	ldr	r2, [pc, #456]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 80023e4:	f043 0310 	orr.w	r3, r3, #16
 80023e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023ea:	4b70      	ldr	r3, [pc, #448]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 80023ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ee:	f003 0310 	and.w	r3, r3, #16
 80023f2:	623b      	str	r3, [r7, #32]
 80023f4:	6a3b      	ldr	r3, [r7, #32]
    PE10     ------> TIM1_CH2N
    PE11     ------> TIM1_CH2
    PE12     ------> TIM1_CH3N
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80023f6:	f44f 537c 	mov.w	r3, #16128	@ 0x3f00
 80023fa:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fc:	2302      	movs	r3, #2
 80023fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002404:	2300      	movs	r3, #0
 8002406:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002408:	2301      	movs	r3, #1
 800240a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800240c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002410:	4619      	mov	r1, r3
 8002412:	4867      	ldr	r0, [pc, #412]	@ (80025b0 <HAL_TIM_MspPostInit+0x1f4>)
 8002414:	f001 fdd2 	bl	8003fbc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002418:	e0c2      	b.n	80025a0 <HAL_TIM_MspPostInit+0x1e4>
  else if(timHandle->Instance==TIM2)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002422:	d13a      	bne.n	800249a <HAL_TIM_MspPostInit+0xde>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002424:	4b61      	ldr	r3, [pc, #388]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 8002426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002428:	4a60      	ldr	r2, [pc, #384]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002430:	4b5e      	ldr	r3, [pc, #376]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 8002432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	61fb      	str	r3, [r7, #28]
 800243a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800243c:	4b5b      	ldr	r3, [pc, #364]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 800243e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002440:	4a5a      	ldr	r2, [pc, #360]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 8002442:	f043 0302 	orr.w	r3, r3, #2
 8002446:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002448:	4b58      	ldr	r3, [pc, #352]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 800244a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800244c:	f003 0302 	and.w	r3, r3, #2
 8002450:	61bb      	str	r3, [r7, #24]
 8002452:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002454:	2301      	movs	r3, #1
 8002456:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002458:	2302      	movs	r3, #2
 800245a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245c:	2300      	movs	r3, #0
 800245e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002460:	2300      	movs	r3, #0
 8002462:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002464:	2301      	movs	r3, #1
 8002466:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002468:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800246c:	4619      	mov	r1, r3
 800246e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002472:	f001 fda3 	bl	8003fbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002476:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800247a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247c:	2302      	movs	r3, #2
 800247e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002480:	2300      	movs	r3, #0
 8002482:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002484:	2300      	movs	r3, #0
 8002486:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002488:	2301      	movs	r3, #1
 800248a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800248c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002490:	4619      	mov	r1, r3
 8002492:	4848      	ldr	r0, [pc, #288]	@ (80025b4 <HAL_TIM_MspPostInit+0x1f8>)
 8002494:	f001 fd92 	bl	8003fbc <HAL_GPIO_Init>
}
 8002498:	e082      	b.n	80025a0 <HAL_TIM_MspPostInit+0x1e4>
  else if(timHandle->Instance==TIM3)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a46      	ldr	r2, [pc, #280]	@ (80025b8 <HAL_TIM_MspPostInit+0x1fc>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d138      	bne.n	8002516 <HAL_TIM_MspPostInit+0x15a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a4:	4b41      	ldr	r3, [pc, #260]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 80024a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024a8:	4a40      	ldr	r2, [pc, #256]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 80024aa:	f043 0302 	orr.w	r3, r3, #2
 80024ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024b0:	4b3e      	ldr	r3, [pc, #248]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 80024b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	617b      	str	r3, [r7, #20]
 80024ba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024bc:	4b3b      	ldr	r3, [pc, #236]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 80024be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c0:	4a3a      	ldr	r2, [pc, #232]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 80024c2:	f043 0304 	orr.w	r3, r3, #4
 80024c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024c8:	4b38      	ldr	r3, [pc, #224]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 80024ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024cc:	f003 0304 	and.w	r3, r3, #4
 80024d0:	613b      	str	r3, [r7, #16]
 80024d2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024d4:	2301      	movs	r3, #1
 80024d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d8:	2302      	movs	r3, #2
 80024da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e0:	2300      	movs	r3, #0
 80024e2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024e4:	2302      	movs	r3, #2
 80024e6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024ec:	4619      	mov	r1, r3
 80024ee:	4831      	ldr	r0, [pc, #196]	@ (80025b4 <HAL_TIM_MspPostInit+0x1f8>)
 80024f0:	f001 fd64 	bl	8003fbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80024f4:	2380      	movs	r3, #128	@ 0x80
 80024f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f8:	2302      	movs	r3, #2
 80024fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fc:	2300      	movs	r3, #0
 80024fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002500:	2300      	movs	r3, #0
 8002502:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002504:	2302      	movs	r3, #2
 8002506:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002508:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800250c:	4619      	mov	r1, r3
 800250e:	482b      	ldr	r0, [pc, #172]	@ (80025bc <HAL_TIM_MspPostInit+0x200>)
 8002510:	f001 fd54 	bl	8003fbc <HAL_GPIO_Init>
}
 8002514:	e044      	b.n	80025a0 <HAL_TIM_MspPostInit+0x1e4>
  else if(timHandle->Instance==TIM4)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a29      	ldr	r2, [pc, #164]	@ (80025c0 <HAL_TIM_MspPostInit+0x204>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d11d      	bne.n	800255c <HAL_TIM_MspPostInit+0x1a0>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002520:	4b22      	ldr	r3, [pc, #136]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 8002522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002524:	4a21      	ldr	r2, [pc, #132]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 8002526:	f043 0308 	orr.w	r3, r3, #8
 800252a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800252c:	4b1f      	ldr	r3, [pc, #124]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 800252e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002530:	f003 0308 	and.w	r3, r3, #8
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002538:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800253c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800253e:	2302      	movs	r3, #2
 8002540:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002542:	2300      	movs	r3, #0
 8002544:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002546:	2300      	movs	r3, #0
 8002548:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800254a:	2302      	movs	r3, #2
 800254c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800254e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002552:	4619      	mov	r1, r3
 8002554:	481b      	ldr	r0, [pc, #108]	@ (80025c4 <HAL_TIM_MspPostInit+0x208>)
 8002556:	f001 fd31 	bl	8003fbc <HAL_GPIO_Init>
}
 800255a:	e021      	b.n	80025a0 <HAL_TIM_MspPostInit+0x1e4>
  else if(timHandle->Instance==TIM15)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a19      	ldr	r2, [pc, #100]	@ (80025c8 <HAL_TIM_MspPostInit+0x20c>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d11c      	bne.n	80025a0 <HAL_TIM_MspPostInit+0x1e4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002566:	4b11      	ldr	r3, [pc, #68]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 8002568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800256a:	4a10      	ldr	r2, [pc, #64]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 800256c:	f043 0302 	orr.w	r3, r3, #2
 8002570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002572:	4b0e      	ldr	r3, [pc, #56]	@ (80025ac <HAL_TIM_MspPostInit+0x1f0>)
 8002574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	60bb      	str	r3, [r7, #8]
 800257c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800257e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002582:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002584:	2302      	movs	r3, #2
 8002586:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002588:	2300      	movs	r3, #0
 800258a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800258c:	2300      	movs	r3, #0
 800258e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002590:	230e      	movs	r3, #14
 8002592:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002594:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002598:	4619      	mov	r1, r3
 800259a:	4806      	ldr	r0, [pc, #24]	@ (80025b4 <HAL_TIM_MspPostInit+0x1f8>)
 800259c:	f001 fd0e 	bl	8003fbc <HAL_GPIO_Init>
}
 80025a0:	bf00      	nop
 80025a2:	3738      	adds	r7, #56	@ 0x38
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	40012c00 	.word	0x40012c00
 80025ac:	40021000 	.word	0x40021000
 80025b0:	48001000 	.word	0x48001000
 80025b4:	48000400 	.word	0x48000400
 80025b8:	40000400 	.word	0x40000400
 80025bc:	48000800 	.word	0x48000800
 80025c0:	40000800 	.word	0x40000800
 80025c4:	48000c00 	.word	0x48000c00
 80025c8:	40014000 	.word	0x40014000

080025cc <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart3;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80025d0:	4b22      	ldr	r3, [pc, #136]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 80025d2:	4a23      	ldr	r2, [pc, #140]	@ (8002660 <MX_LPUART1_UART_Init+0x94>)
 80025d4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80025d6:	4b21      	ldr	r3, [pc, #132]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 80025d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025dc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025de:	4b1f      	ldr	r3, [pc, #124]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80025e4:	4b1d      	ldr	r3, [pc, #116]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80025ea:	4b1c      	ldr	r3, [pc, #112]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80025f0:	4b1a      	ldr	r3, [pc, #104]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 80025f2:	220c      	movs	r2, #12
 80025f4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025f6:	4b19      	ldr	r3, [pc, #100]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025fc:	4b17      	ldr	r3, [pc, #92]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 80025fe:	2200      	movs	r2, #0
 8002600:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002602:	4b16      	ldr	r3, [pc, #88]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 8002604:	2200      	movs	r2, #0
 8002606:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002608:	4b14      	ldr	r3, [pc, #80]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 800260a:	2200      	movs	r2, #0
 800260c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800260e:	4b13      	ldr	r3, [pc, #76]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 8002610:	2200      	movs	r2, #0
 8002612:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002614:	4811      	ldr	r0, [pc, #68]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 8002616:	f006 fbd9 	bl	8008dcc <HAL_UART_Init>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002620:	f7fe fcb0 	bl	8000f84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002624:	2100      	movs	r1, #0
 8002626:	480d      	ldr	r0, [pc, #52]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 8002628:	f007 fa02 	bl	8009a30 <HAL_UARTEx_SetTxFifoThreshold>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002632:	f7fe fca7 	bl	8000f84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002636:	2100      	movs	r1, #0
 8002638:	4808      	ldr	r0, [pc, #32]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 800263a:	f007 fa37 	bl	8009aac <HAL_UARTEx_SetRxFifoThreshold>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002644:	f7fe fc9e 	bl	8000f84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002648:	4804      	ldr	r0, [pc, #16]	@ (800265c <MX_LPUART1_UART_Init+0x90>)
 800264a:	f007 f9b8 	bl	80099be <HAL_UARTEx_DisableFifoMode>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002654:	f7fe fc96 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002658:	bf00      	nop
 800265a:	bd80      	pop	{r7, pc}
 800265c:	20040a20 	.word	0x20040a20
 8002660:	40008000 	.word	0x40008000

08002664 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002668:	4b23      	ldr	r3, [pc, #140]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 800266a:	4a24      	ldr	r2, [pc, #144]	@ (80026fc <MX_USART2_UART_Init+0x98>)
 800266c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800266e:	4b22      	ldr	r3, [pc, #136]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 8002670:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002674:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002676:	4b20      	ldr	r3, [pc, #128]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 8002678:	2200      	movs	r2, #0
 800267a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800267c:	4b1e      	ldr	r3, [pc, #120]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 800267e:	2200      	movs	r2, #0
 8002680:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002682:	4b1d      	ldr	r3, [pc, #116]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 8002684:	2200      	movs	r2, #0
 8002686:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002688:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 800268a:	220c      	movs	r2, #12
 800268c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800268e:	4b1a      	ldr	r3, [pc, #104]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 8002690:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002694:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002696:	4b18      	ldr	r3, [pc, #96]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 8002698:	2200      	movs	r2, #0
 800269a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800269c:	4b16      	ldr	r3, [pc, #88]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 800269e:	2200      	movs	r2, #0
 80026a0:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80026a2:	4b15      	ldr	r3, [pc, #84]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026a8:	4b13      	ldr	r3, [pc, #76]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026ae:	4812      	ldr	r0, [pc, #72]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 80026b0:	f006 fb8c 	bl	8008dcc <HAL_UART_Init>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80026ba:	f7fe fc63 	bl	8000f84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026be:	2100      	movs	r1, #0
 80026c0:	480d      	ldr	r0, [pc, #52]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 80026c2:	f007 f9b5 	bl	8009a30 <HAL_UARTEx_SetTxFifoThreshold>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 80026cc:	f7fe fc5a 	bl	8000f84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026d0:	2100      	movs	r1, #0
 80026d2:	4809      	ldr	r0, [pc, #36]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 80026d4:	f007 f9ea 	bl	8009aac <HAL_UARTEx_SetRxFifoThreshold>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 80026de:	f7fe fc51 	bl	8000f84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80026e2:	4805      	ldr	r0, [pc, #20]	@ (80026f8 <MX_USART2_UART_Init+0x94>)
 80026e4:	f007 f96b 	bl	80099be <HAL_UARTEx_DisableFifoMode>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 80026ee:	f7fe fc49 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	20040ab4 	.word	0x20040ab4
 80026fc:	40004400 	.word	0x40004400

08002700 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002704:	4b22      	ldr	r3, [pc, #136]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 8002706:	4a23      	ldr	r2, [pc, #140]	@ (8002794 <MX_USART3_UART_Init+0x94>)
 8002708:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800270a:	4b21      	ldr	r3, [pc, #132]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 800270c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002710:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002712:	4b1f      	ldr	r3, [pc, #124]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 8002714:	2200      	movs	r2, #0
 8002716:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002718:	4b1d      	ldr	r3, [pc, #116]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 800271a:	2200      	movs	r2, #0
 800271c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800271e:	4b1c      	ldr	r3, [pc, #112]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 8002720:	2200      	movs	r2, #0
 8002722:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002724:	4b1a      	ldr	r3, [pc, #104]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 8002726:	220c      	movs	r2, #12
 8002728:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800272a:	4b19      	ldr	r3, [pc, #100]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 800272c:	2200      	movs	r2, #0
 800272e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002730:	4b17      	ldr	r3, [pc, #92]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 8002732:	2200      	movs	r2, #0
 8002734:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002736:	4b16      	ldr	r3, [pc, #88]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 8002738:	2200      	movs	r2, #0
 800273a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800273c:	4b14      	ldr	r3, [pc, #80]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 800273e:	2200      	movs	r2, #0
 8002740:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002742:	4b13      	ldr	r3, [pc, #76]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 8002744:	2200      	movs	r2, #0
 8002746:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002748:	4811      	ldr	r0, [pc, #68]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 800274a:	f006 fb3f 	bl	8008dcc <HAL_UART_Init>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002754:	f7fe fc16 	bl	8000f84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002758:	2100      	movs	r1, #0
 800275a:	480d      	ldr	r0, [pc, #52]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 800275c:	f007 f968 	bl	8009a30 <HAL_UARTEx_SetTxFifoThreshold>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002766:	f7fe fc0d 	bl	8000f84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800276a:	2100      	movs	r1, #0
 800276c:	4808      	ldr	r0, [pc, #32]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 800276e:	f007 f99d 	bl	8009aac <HAL_UARTEx_SetRxFifoThreshold>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002778:	f7fe fc04 	bl	8000f84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800277c:	4804      	ldr	r0, [pc, #16]	@ (8002790 <MX_USART3_UART_Init+0x90>)
 800277e:	f007 f91e 	bl	80099be <HAL_UARTEx_DisableFifoMode>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d001      	beq.n	800278c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002788:	f7fe fbfc 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800278c:	bf00      	nop
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20040b48 	.word	0x20040b48
 8002794:	40004800 	.word	0x40004800

08002798 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b0b2      	sub	sp, #200	@ 0xc8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a0:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80027a4:	2200      	movs	r2, #0
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	605a      	str	r2, [r3, #4]
 80027aa:	609a      	str	r2, [r3, #8]
 80027ac:	60da      	str	r2, [r3, #12]
 80027ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027b0:	f107 0320 	add.w	r3, r7, #32
 80027b4:	2294      	movs	r2, #148	@ 0x94
 80027b6:	2100      	movs	r1, #0
 80027b8:	4618      	mov	r0, r3
 80027ba:	f007 fb23 	bl	8009e04 <memset>
  if(uartHandle->Instance==LPUART1)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a64      	ldr	r2, [pc, #400]	@ (8002954 <HAL_UART_MspInit+0x1bc>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d13e      	bne.n	8002846 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80027c8:	2320      	movs	r3, #32
 80027ca:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80027cc:	2300      	movs	r3, #0
 80027ce:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027d0:	f107 0320 	add.w	r3, r7, #32
 80027d4:	4618      	mov	r0, r3
 80027d6:	f003 f9bd 	bl	8005b54 <HAL_RCCEx_PeriphCLKConfig>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80027e0:	f7fe fbd0 	bl	8000f84 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80027e4:	4b5c      	ldr	r3, [pc, #368]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 80027e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e8:	4a5b      	ldr	r2, [pc, #364]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 80027ea:	f043 0301 	orr.w	r3, r3, #1
 80027ee:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80027f0:	4b59      	ldr	r3, [pc, #356]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 80027f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f4:	f003 0301 	and.w	r3, r3, #1
 80027f8:	61fb      	str	r3, [r7, #28]
 80027fa:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80027fc:	4b56      	ldr	r3, [pc, #344]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 80027fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002800:	4a55      	ldr	r2, [pc, #340]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 8002802:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002806:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002808:	4b53      	ldr	r3, [pc, #332]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 800280a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800280c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002810:	61bb      	str	r3, [r7, #24]
 8002812:	69bb      	ldr	r3, [r7, #24]
    HAL_PWREx_EnableVddIO2();
 8002814:	f002 fab6 	bl	8004d84 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002818:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800281c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002820:	2302      	movs	r3, #2
 8002822:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	2300      	movs	r3, #0
 8002828:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800282c:	2303      	movs	r3, #3
 800282e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002832:	2308      	movs	r3, #8
 8002834:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002838:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800283c:	4619      	mov	r1, r3
 800283e:	4847      	ldr	r0, [pc, #284]	@ (800295c <HAL_UART_MspInit+0x1c4>)
 8002840:	f001 fbbc 	bl	8003fbc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002844:	e081      	b.n	800294a <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==USART2)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a45      	ldr	r2, [pc, #276]	@ (8002960 <HAL_UART_MspInit+0x1c8>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d13b      	bne.n	80028c8 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002850:	2302      	movs	r3, #2
 8002852:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002854:	2300      	movs	r3, #0
 8002856:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002858:	f107 0320 	add.w	r3, r7, #32
 800285c:	4618      	mov	r0, r3
 800285e:	f003 f979 	bl	8005b54 <HAL_RCCEx_PeriphCLKConfig>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8002868:	f7fe fb8c 	bl	8000f84 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800286c:	4b3a      	ldr	r3, [pc, #232]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 800286e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002870:	4a39      	ldr	r2, [pc, #228]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 8002872:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002876:	6593      	str	r3, [r2, #88]	@ 0x58
 8002878:	4b37      	ldr	r3, [pc, #220]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 800287a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800287c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002880:	617b      	str	r3, [r7, #20]
 8002882:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002884:	4b34      	ldr	r3, [pc, #208]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 8002886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002888:	4a33      	ldr	r2, [pc, #204]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 800288a:	f043 0308 	orr.w	r3, r3, #8
 800288e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002890:	4b31      	ldr	r3, [pc, #196]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 8002892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002894:	f003 0308 	and.w	r3, r3, #8
 8002898:	613b      	str	r3, [r7, #16]
 800289a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800289c:	2378      	movs	r3, #120	@ 0x78
 800289e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a2:	2302      	movs	r3, #2
 80028a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ae:	2303      	movs	r3, #3
 80028b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028b4:	2307      	movs	r3, #7
 80028b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028ba:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80028be:	4619      	mov	r1, r3
 80028c0:	4828      	ldr	r0, [pc, #160]	@ (8002964 <HAL_UART_MspInit+0x1cc>)
 80028c2:	f001 fb7b 	bl	8003fbc <HAL_GPIO_Init>
}
 80028c6:	e040      	b.n	800294a <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==USART3)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a26      	ldr	r2, [pc, #152]	@ (8002968 <HAL_UART_MspInit+0x1d0>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d13b      	bne.n	800294a <HAL_UART_MspInit+0x1b2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80028d2:	2304      	movs	r3, #4
 80028d4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80028d6:	2300      	movs	r3, #0
 80028d8:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028da:	f107 0320 	add.w	r3, r7, #32
 80028de:	4618      	mov	r0, r3
 80028e0:	f003 f938 	bl	8005b54 <HAL_RCCEx_PeriphCLKConfig>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <HAL_UART_MspInit+0x156>
      Error_Handler();
 80028ea:	f7fe fb4b 	bl	8000f84 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80028ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 80028f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f2:	4a19      	ldr	r2, [pc, #100]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 80028f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80028fa:	4b17      	ldr	r3, [pc, #92]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 80028fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002906:	4b14      	ldr	r3, [pc, #80]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 8002908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800290a:	4a13      	ldr	r2, [pc, #76]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 800290c:	f043 0308 	orr.w	r3, r3, #8
 8002910:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002912:	4b11      	ldr	r3, [pc, #68]	@ (8002958 <HAL_UART_MspInit+0x1c0>)
 8002914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002916:	f003 0308 	and.w	r3, r3, #8
 800291a:	60bb      	str	r3, [r7, #8]
 800291c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800291e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002922:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002926:	2302      	movs	r3, #2
 8002928:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292c:	2300      	movs	r3, #0
 800292e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002932:	2303      	movs	r3, #3
 8002934:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002938:	2307      	movs	r3, #7
 800293a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800293e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002942:	4619      	mov	r1, r3
 8002944:	4807      	ldr	r0, [pc, #28]	@ (8002964 <HAL_UART_MspInit+0x1cc>)
 8002946:	f001 fb39 	bl	8003fbc <HAL_GPIO_Init>
}
 800294a:	bf00      	nop
 800294c:	37c8      	adds	r7, #200	@ 0xc8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	40008000 	.word	0x40008000
 8002958:	40021000 	.word	0x40021000
 800295c:	48001800 	.word	0x48001800
 8002960:	40004400 	.word	0x40004400
 8002964:	48000c00 	.word	0x48000c00
 8002968:	40004800 	.word	0x40004800

0800296c <MX_USB_OTG_FS_USB_Init>:
/* USER CODE END 0 */

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_USB_Init(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002970:	bf00      	nop
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
	...

0800297c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800297c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80029b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002980:	f7ff f812 	bl	80019a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002984:	480c      	ldr	r0, [pc, #48]	@ (80029b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002986:	490d      	ldr	r1, [pc, #52]	@ (80029bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002988:	4a0d      	ldr	r2, [pc, #52]	@ (80029c0 <LoopForever+0xe>)
  movs r3, #0
 800298a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800298c:	e002      	b.n	8002994 <LoopCopyDataInit>

0800298e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800298e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002990:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002992:	3304      	adds	r3, #4

08002994 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002994:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002996:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002998:	d3f9      	bcc.n	800298e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800299a:	4a0a      	ldr	r2, [pc, #40]	@ (80029c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800299c:	4c0a      	ldr	r4, [pc, #40]	@ (80029c8 <LoopForever+0x16>)
  movs r3, #0
 800299e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029a0:	e001      	b.n	80029a6 <LoopFillZerobss>

080029a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029a4:	3204      	adds	r2, #4

080029a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029a8:	d3fb      	bcc.n	80029a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029aa:	f007 fa39 	bl	8009e20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80029ae:	f7fe f9bf 	bl	8000d30 <main>

080029b2 <LoopForever>:

LoopForever:
    b LoopForever
 80029b2:	e7fe      	b.n	80029b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80029b4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80029b8:	20040000 	.word	0x20040000
  ldr r1, =_edata
 80029bc:	20040068 	.word	0x20040068
  ldr r2, =_sidata
 80029c0:	0800a810 	.word	0x0800a810
  ldr r2, =_sbss
 80029c4:	20040068 	.word	0x20040068
  ldr r4, =_ebss
 80029c8:	20040d2c 	.word	0x20040d2c

080029cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80029cc:	e7fe      	b.n	80029cc <ADC1_IRQHandler>

080029ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029ce:	b580      	push	{r7, lr}
 80029d0:	b082      	sub	sp, #8
 80029d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80029d4:	2300      	movs	r3, #0
 80029d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029d8:	2003      	movs	r0, #3
 80029da:	f001 fabb 	bl	8003f54 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80029de:	2000      	movs	r0, #0
 80029e0:	f000 f80e 	bl	8002a00 <HAL_InitTick>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d002      	beq.n	80029f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	71fb      	strb	r3, [r7, #7]
 80029ee:	e001      	b.n	80029f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80029f0:	f7fe fee4 	bl	80017bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80029f4:	79fb      	ldrb	r3, [r7, #7]
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
	...

08002a00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002a0c:	4b17      	ldr	r3, [pc, #92]	@ (8002a6c <HAL_InitTick+0x6c>)
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d023      	beq.n	8002a5c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002a14:	4b16      	ldr	r3, [pc, #88]	@ (8002a70 <HAL_InitTick+0x70>)
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	4b14      	ldr	r3, [pc, #80]	@ (8002a6c <HAL_InitTick+0x6c>)
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a22:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f001 fab9 	bl	8003fa2 <HAL_SYSTICK_Config>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d10f      	bne.n	8002a56 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2b0f      	cmp	r3, #15
 8002a3a:	d809      	bhi.n	8002a50 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	6879      	ldr	r1, [r7, #4]
 8002a40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a44:	f001 fa91 	bl	8003f6a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a48:	4a0a      	ldr	r2, [pc, #40]	@ (8002a74 <HAL_InitTick+0x74>)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6013      	str	r3, [r2, #0]
 8002a4e:	e007      	b.n	8002a60 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	73fb      	strb	r3, [r7, #15]
 8002a54:	e004      	b.n	8002a60 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	73fb      	strb	r3, [r7, #15]
 8002a5a:	e001      	b.n	8002a60 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3710      	adds	r7, #16
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20040008 	.word	0x20040008
 8002a70:	20040000 	.word	0x20040000
 8002a74:	20040004 	.word	0x20040004

08002a78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002a7c:	4b06      	ldr	r3, [pc, #24]	@ (8002a98 <HAL_IncTick+0x20>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	461a      	mov	r2, r3
 8002a82:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <HAL_IncTick+0x24>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4413      	add	r3, r2
 8002a88:	4a04      	ldr	r2, [pc, #16]	@ (8002a9c <HAL_IncTick+0x24>)
 8002a8a:	6013      	str	r3, [r2, #0]
}
 8002a8c:	bf00      	nop
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	20040008 	.word	0x20040008
 8002a9c:	20040bdc 	.word	0x20040bdc

08002aa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  return uwTick;
 8002aa4:	4b03      	ldr	r3, [pc, #12]	@ (8002ab4 <HAL_GetTick+0x14>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	20040bdc 	.word	0x20040bdc

08002ab8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ac0:	f7ff ffee 	bl	8002aa0 <HAL_GetTick>
 8002ac4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ad0:	d005      	beq.n	8002ade <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8002afc <HAL_Delay+0x44>)
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	4413      	add	r3, r2
 8002adc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ade:	bf00      	nop
 8002ae0:	f7ff ffde 	bl	8002aa0 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d8f7      	bhi.n	8002ae0 <HAL_Delay+0x28>
  {
  }
}
 8002af0:	bf00      	nop
 8002af2:	bf00      	nop
 8002af4:	3710      	adds	r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	20040008 	.word	0x20040008

08002b00 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	431a      	orrs	r2, r3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	609a      	str	r2, [r3, #8]
}
 8002b1a:	bf00      	nop
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr

08002b26 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002b26:	b480      	push	{r7}
 8002b28:	b083      	sub	sp, #12
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
 8002b2e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	609a      	str	r2, [r3, #8]
}
 8002b40:	bf00      	nop
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b087      	sub	sp, #28
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
 8002b74:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	3360      	adds	r3, #96	@ 0x60
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	4413      	add	r3, r2
 8002b82:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	4b08      	ldr	r3, [pc, #32]	@ (8002bac <LL_ADC_SetOffset+0x44>)
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	430a      	orrs	r2, r1
 8002b96:	4313      	orrs	r3, r2
 8002b98:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002ba0:	bf00      	nop
 8002ba2:	371c      	adds	r7, #28
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr
 8002bac:	03fff000 	.word	0x03fff000

08002bb0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	3360      	adds	r3, #96	@ 0x60
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	4413      	add	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3714      	adds	r7, #20
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr

08002bdc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b087      	sub	sp, #28
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	3360      	adds	r3, #96	@ 0x60
 8002bec:	461a      	mov	r2, r3
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4413      	add	r3, r2
 8002bf4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	431a      	orrs	r2, r3
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002c06:	bf00      	nop
 8002c08:	371c      	adds	r7, #28
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr

08002c12 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002c12:	b480      	push	{r7}
 8002c14:	b083      	sub	sp, #12
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
 8002c1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	615a      	str	r2, [r3, #20]
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b087      	sub	sp, #28
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	3330      	adds	r3, #48	@ 0x30
 8002c48:	461a      	mov	r2, r3
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	0a1b      	lsrs	r3, r3, #8
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	f003 030c 	and.w	r3, r3, #12
 8002c54:	4413      	add	r3, r2
 8002c56:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	f003 031f 	and.w	r3, r3, #31
 8002c62:	211f      	movs	r1, #31
 8002c64:	fa01 f303 	lsl.w	r3, r1, r3
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	401a      	ands	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	0e9b      	lsrs	r3, r3, #26
 8002c70:	f003 011f 	and.w	r1, r3, #31
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	f003 031f 	and.w	r3, r3, #31
 8002c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002c84:	bf00      	nop
 8002c86:	371c      	adds	r7, #28
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b087      	sub	sp, #28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	3314      	adds	r3, #20
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	0e5b      	lsrs	r3, r3, #25
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	f003 0304 	and.w	r3, r3, #4
 8002cac:	4413      	add	r3, r2
 8002cae:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	0d1b      	lsrs	r3, r3, #20
 8002cb8:	f003 031f 	and.w	r3, r3, #31
 8002cbc:	2107      	movs	r1, #7
 8002cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc2:	43db      	mvns	r3, r3
 8002cc4:	401a      	ands	r2, r3
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	0d1b      	lsrs	r3, r3, #20
 8002cca:	f003 031f 	and.w	r3, r3, #31
 8002cce:	6879      	ldr	r1, [r7, #4]
 8002cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd4:	431a      	orrs	r2, r3
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002cda:	bf00      	nop
 8002cdc:	371c      	adds	r7, #28
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
	...

08002ce8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d00:	43db      	mvns	r3, r3
 8002d02:	401a      	ands	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f003 0318 	and.w	r3, r3, #24
 8002d0a:	4908      	ldr	r1, [pc, #32]	@ (8002d2c <LL_ADC_SetChannelSingleDiff+0x44>)
 8002d0c:	40d9      	lsrs	r1, r3
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	400b      	ands	r3, r1
 8002d12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d16:	431a      	orrs	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002d1e:	bf00      	nop
 8002d20:	3714      	adds	r7, #20
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	0007ffff 	.word	0x0007ffff

08002d30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002d40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6093      	str	r3, [r2, #8]
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d68:	d101      	bne.n	8002d6e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e000      	b.n	8002d70 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002d8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d90:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002db4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002db8:	d101      	bne.n	8002dbe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e000      	b.n	8002dc0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f003 0301 	and.w	r3, r3, #1
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d101      	bne.n	8002de4 <LL_ADC_IsEnabled+0x18>
 8002de0:	2301      	movs	r3, #1
 8002de2:	e000      	b.n	8002de6 <LL_ADC_IsEnabled+0x1a>
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr

08002df2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002df2:	b480      	push	{r7}
 8002df4:	b083      	sub	sp, #12
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 0304 	and.w	r3, r3, #4
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	d101      	bne.n	8002e0a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e06:	2301      	movs	r3, #1
 8002e08:	e000      	b.n	8002e0c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 0308 	and.w	r3, r3, #8
 8002e28:	2b08      	cmp	r3, #8
 8002e2a:	d101      	bne.n	8002e30 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e000      	b.n	8002e32 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
	...

08002e40 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b088      	sub	sp, #32
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e129      	b.n	80030ae <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d109      	bne.n	8002e7c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7fd fbc1 	bl	80005f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff ff67 	bl	8002d54 <LL_ADC_IsDeepPowerDownEnabled>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d004      	beq.n	8002e96 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff ff4d 	bl	8002d30 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7ff ff82 	bl	8002da4 <LL_ADC_IsInternalRegulatorEnabled>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d115      	bne.n	8002ed2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7ff ff66 	bl	8002d7c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002eb0:	4b81      	ldr	r3, [pc, #516]	@ (80030b8 <HAL_ADC_Init+0x278>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	099b      	lsrs	r3, r3, #6
 8002eb6:	4a81      	ldr	r2, [pc, #516]	@ (80030bc <HAL_ADC_Init+0x27c>)
 8002eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ebc:	099b      	lsrs	r3, r3, #6
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ec4:	e002      	b.n	8002ecc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	3b01      	subs	r3, #1
 8002eca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f9      	bne.n	8002ec6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff ff64 	bl	8002da4 <LL_ADC_IsInternalRegulatorEnabled>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10d      	bne.n	8002efe <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee6:	f043 0210 	orr.w	r2, r3, #16
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef2:	f043 0201 	orr.w	r2, r3, #1
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7ff ff75 	bl	8002df2 <LL_ADC_REG_IsConversionOngoing>
 8002f08:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0e:	f003 0310 	and.w	r3, r3, #16
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f040 80c2 	bne.w	800309c <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f040 80be 	bne.w	800309c <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f24:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002f28:	f043 0202 	orr.w	r2, r3, #2
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7ff ff49 	bl	8002dcc <LL_ADC_IsEnabled>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d10b      	bne.n	8002f58 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f40:	485f      	ldr	r0, [pc, #380]	@ (80030c0 <HAL_ADC_Init+0x280>)
 8002f42:	f7ff ff43 	bl	8002dcc <LL_ADC_IsEnabled>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d105      	bne.n	8002f58 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	4619      	mov	r1, r3
 8002f52:	485c      	ldr	r0, [pc, #368]	@ (80030c4 <HAL_ADC_Init+0x284>)
 8002f54:	f7ff fdd4 	bl	8002b00 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	7e5b      	ldrb	r3, [r3, #25]
 8002f5c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f62:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002f68:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002f6e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f76:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d106      	bne.n	8002f94 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	045b      	lsls	r3, r3, #17
 8002f8e:	69ba      	ldr	r2, [r7, #24]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d009      	beq.n	8002fb0 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	4313      	orrs	r3, r2
 8002fae:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68da      	ldr	r2, [r3, #12]
 8002fb6:	4b44      	ldr	r3, [pc, #272]	@ (80030c8 <HAL_ADC_Init+0x288>)
 8002fb8:	4013      	ands	r3, r2
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	6812      	ldr	r2, [r2, #0]
 8002fbe:	69b9      	ldr	r1, [r7, #24]
 8002fc0:	430b      	orrs	r3, r1
 8002fc2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff ff25 	bl	8002e18 <LL_ADC_INJ_IsConversionOngoing>
 8002fce:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d140      	bne.n	8003058 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d13d      	bne.n	8003058 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	7e1b      	ldrb	r3, [r3, #24]
 8002fe4:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fe6:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002fee:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002ffe:	f023 0306 	bic.w	r3, r3, #6
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	6812      	ldr	r2, [r2, #0]
 8003006:	69b9      	ldr	r1, [r7, #24]
 8003008:	430b      	orrs	r3, r1
 800300a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003012:	2b01      	cmp	r3, #1
 8003014:	d118      	bne.n	8003048 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003020:	f023 0304 	bic.w	r3, r3, #4
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800302c:	4311      	orrs	r1, r2
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003032:	4311      	orrs	r1, r2
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003038:	430a      	orrs	r2, r1
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f042 0201 	orr.w	r2, r2, #1
 8003044:	611a      	str	r2, [r3, #16]
 8003046:	e007      	b.n	8003058 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	691a      	ldr	r2, [r3, #16]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f022 0201 	bic.w	r2, r2, #1
 8003056:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d10c      	bne.n	800307a <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003066:	f023 010f 	bic.w	r1, r3, #15
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	69db      	ldr	r3, [r3, #28]
 800306e:	1e5a      	subs	r2, r3, #1
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	631a      	str	r2, [r3, #48]	@ 0x30
 8003078:	e007      	b.n	800308a <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f022 020f 	bic.w	r2, r2, #15
 8003088:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800308e:	f023 0303 	bic.w	r3, r3, #3
 8003092:	f043 0201 	orr.w	r2, r3, #1
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	659a      	str	r2, [r3, #88]	@ 0x58
 800309a:	e007      	b.n	80030ac <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a0:	f043 0210 	orr.w	r2, r3, #16
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80030ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3720      	adds	r7, #32
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	20040000 	.word	0x20040000
 80030bc:	053e2d63 	.word	0x053e2d63
 80030c0:	50040000 	.word	0x50040000
 80030c4:	50040300 	.word	0x50040300
 80030c8:	fff0c007 	.word	0xfff0c007

080030cc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b0b6      	sub	sp, #216	@ 0xd8
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030d6:	2300      	movs	r3, #0
 80030d8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80030dc:	2300      	movs	r3, #0
 80030de:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d101      	bne.n	80030ee <HAL_ADC_ConfigChannel+0x22>
 80030ea:	2302      	movs	r3, #2
 80030ec:	e3d5      	b.n	800389a <HAL_ADC_ConfigChannel+0x7ce>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7ff fe79 	bl	8002df2 <LL_ADC_REG_IsConversionOngoing>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	f040 83ba 	bne.w	800387c <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	2b05      	cmp	r3, #5
 8003116:	d824      	bhi.n	8003162 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	3b02      	subs	r3, #2
 800311e:	2b03      	cmp	r3, #3
 8003120:	d81b      	bhi.n	800315a <HAL_ADC_ConfigChannel+0x8e>
 8003122:	a201      	add	r2, pc, #4	@ (adr r2, 8003128 <HAL_ADC_ConfigChannel+0x5c>)
 8003124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003128:	08003139 	.word	0x08003139
 800312c:	08003141 	.word	0x08003141
 8003130:	08003149 	.word	0x08003149
 8003134:	08003151 	.word	0x08003151
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003138:	230c      	movs	r3, #12
 800313a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800313e:	e010      	b.n	8003162 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003140:	2312      	movs	r3, #18
 8003142:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003146:	e00c      	b.n	8003162 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003148:	2318      	movs	r3, #24
 800314a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800314e:	e008      	b.n	8003162 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003150:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003154:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003158:	e003      	b.n	8003162 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800315a:	2306      	movs	r3, #6
 800315c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003160:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6818      	ldr	r0, [r3, #0]
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	461a      	mov	r2, r3
 800316c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003170:	f7ff fd62 	bl	8002c38 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff fe3a 	bl	8002df2 <LL_ADC_REG_IsConversionOngoing>
 800317e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4618      	mov	r0, r3
 8003188:	f7ff fe46 	bl	8002e18 <LL_ADC_INJ_IsConversionOngoing>
 800318c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003190:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003194:	2b00      	cmp	r3, #0
 8003196:	f040 81bf 	bne.w	8003518 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800319a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800319e:	2b00      	cmp	r3, #0
 80031a0:	f040 81ba 	bne.w	8003518 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031ac:	d10f      	bne.n	80031ce <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6818      	ldr	r0, [r3, #0]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2200      	movs	r2, #0
 80031b8:	4619      	mov	r1, r3
 80031ba:	f7ff fd69 	bl	8002c90 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff fd23 	bl	8002c12 <LL_ADC_SetSamplingTimeCommonConfig>
 80031cc:	e00e      	b.n	80031ec <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6818      	ldr	r0, [r3, #0]
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	6819      	ldr	r1, [r3, #0]
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	461a      	mov	r2, r3
 80031dc:	f7ff fd58 	bl	8002c90 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2100      	movs	r1, #0
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7ff fd13 	bl	8002c12 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	695a      	ldr	r2, [r3, #20]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	08db      	lsrs	r3, r3, #3
 80031f8:	f003 0303 	and.w	r3, r3, #3
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	691b      	ldr	r3, [r3, #16]
 800320a:	2b04      	cmp	r3, #4
 800320c:	d00a      	beq.n	8003224 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6818      	ldr	r0, [r3, #0]
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	6919      	ldr	r1, [r3, #16]
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800321e:	f7ff fca3 	bl	8002b68 <LL_ADC_SetOffset>
 8003222:	e179      	b.n	8003518 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2100      	movs	r1, #0
 800322a:	4618      	mov	r0, r3
 800322c:	f7ff fcc0 	bl	8002bb0 <LL_ADC_GetOffsetChannel>
 8003230:	4603      	mov	r3, r0
 8003232:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10a      	bne.n	8003250 <HAL_ADC_ConfigChannel+0x184>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2100      	movs	r1, #0
 8003240:	4618      	mov	r0, r3
 8003242:	f7ff fcb5 	bl	8002bb0 <LL_ADC_GetOffsetChannel>
 8003246:	4603      	mov	r3, r0
 8003248:	0e9b      	lsrs	r3, r3, #26
 800324a:	f003 021f 	and.w	r2, r3, #31
 800324e:	e01e      	b.n	800328e <HAL_ADC_ConfigChannel+0x1c2>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2100      	movs	r1, #0
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff fcaa 	bl	8002bb0 <LL_ADC_GetOffsetChannel>
 800325c:	4603      	mov	r3, r0
 800325e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003262:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003266:	fa93 f3a3 	rbit	r3, r3
 800326a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800326e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003272:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003276:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800327e:	2320      	movs	r3, #32
 8003280:	e004      	b.n	800328c <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8003282:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003286:	fab3 f383 	clz	r3, r3
 800328a:	b2db      	uxtb	r3, r3
 800328c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003296:	2b00      	cmp	r3, #0
 8003298:	d105      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x1da>
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	0e9b      	lsrs	r3, r3, #26
 80032a0:	f003 031f 	and.w	r3, r3, #31
 80032a4:	e018      	b.n	80032d8 <HAL_ADC_ConfigChannel+0x20c>
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032b2:	fa93 f3a3 	rbit	r3, r3
 80032b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80032ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80032be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80032c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80032ca:	2320      	movs	r3, #32
 80032cc:	e004      	b.n	80032d8 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80032ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032d2:	fab3 f383 	clz	r3, r3
 80032d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80032d8:	429a      	cmp	r2, r3
 80032da:	d106      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2200      	movs	r2, #0
 80032e2:	2100      	movs	r1, #0
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7ff fc79 	bl	8002bdc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2101      	movs	r1, #1
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7ff fc5d 	bl	8002bb0 <LL_ADC_GetOffsetChannel>
 80032f6:	4603      	mov	r3, r0
 80032f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d10a      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x24a>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2101      	movs	r1, #1
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff fc52 	bl	8002bb0 <LL_ADC_GetOffsetChannel>
 800330c:	4603      	mov	r3, r0
 800330e:	0e9b      	lsrs	r3, r3, #26
 8003310:	f003 021f 	and.w	r2, r3, #31
 8003314:	e01e      	b.n	8003354 <HAL_ADC_ConfigChannel+0x288>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2101      	movs	r1, #1
 800331c:	4618      	mov	r0, r3
 800331e:	f7ff fc47 	bl	8002bb0 <LL_ADC_GetOffsetChannel>
 8003322:	4603      	mov	r3, r0
 8003324:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003328:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800332c:	fa93 f3a3 	rbit	r3, r3
 8003330:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003334:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003338:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800333c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8003344:	2320      	movs	r3, #32
 8003346:	e004      	b.n	8003352 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8003348:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800334c:	fab3 f383 	clz	r3, r3
 8003350:	b2db      	uxtb	r3, r3
 8003352:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800335c:	2b00      	cmp	r3, #0
 800335e:	d105      	bne.n	800336c <HAL_ADC_ConfigChannel+0x2a0>
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	0e9b      	lsrs	r3, r3, #26
 8003366:	f003 031f 	and.w	r3, r3, #31
 800336a:	e018      	b.n	800339e <HAL_ADC_ConfigChannel+0x2d2>
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003374:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003378:	fa93 f3a3 	rbit	r3, r3
 800337c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003380:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003384:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003388:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800338c:	2b00      	cmp	r3, #0
 800338e:	d101      	bne.n	8003394 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8003390:	2320      	movs	r3, #32
 8003392:	e004      	b.n	800339e <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8003394:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003398:	fab3 f383 	clz	r3, r3
 800339c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800339e:	429a      	cmp	r2, r3
 80033a0:	d106      	bne.n	80033b0 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2200      	movs	r2, #0
 80033a8:	2101      	movs	r1, #1
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7ff fc16 	bl	8002bdc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2102      	movs	r1, #2
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff fbfa 	bl	8002bb0 <LL_ADC_GetOffsetChannel>
 80033bc:	4603      	mov	r3, r0
 80033be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10a      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x310>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2102      	movs	r1, #2
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7ff fbef 	bl	8002bb0 <LL_ADC_GetOffsetChannel>
 80033d2:	4603      	mov	r3, r0
 80033d4:	0e9b      	lsrs	r3, r3, #26
 80033d6:	f003 021f 	and.w	r2, r3, #31
 80033da:	e01e      	b.n	800341a <HAL_ADC_ConfigChannel+0x34e>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2102      	movs	r1, #2
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7ff fbe4 	bl	8002bb0 <LL_ADC_GetOffsetChannel>
 80033e8:	4603      	mov	r3, r0
 80033ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033f2:	fa93 f3a3 	rbit	r3, r3
 80033f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80033fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003402:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800340a:	2320      	movs	r3, #32
 800340c:	e004      	b.n	8003418 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800340e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003412:	fab3 f383 	clz	r3, r3
 8003416:	b2db      	uxtb	r3, r3
 8003418:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003422:	2b00      	cmp	r3, #0
 8003424:	d105      	bne.n	8003432 <HAL_ADC_ConfigChannel+0x366>
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	0e9b      	lsrs	r3, r3, #26
 800342c:	f003 031f 	and.w	r3, r3, #31
 8003430:	e014      	b.n	800345c <HAL_ADC_ConfigChannel+0x390>
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003438:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800343a:	fa93 f3a3 	rbit	r3, r3
 800343e:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003440:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003442:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003446:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800344a:	2b00      	cmp	r3, #0
 800344c:	d101      	bne.n	8003452 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800344e:	2320      	movs	r3, #32
 8003450:	e004      	b.n	800345c <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8003452:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003456:	fab3 f383 	clz	r3, r3
 800345a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800345c:	429a      	cmp	r2, r3
 800345e:	d106      	bne.n	800346e <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2200      	movs	r2, #0
 8003466:	2102      	movs	r1, #2
 8003468:	4618      	mov	r0, r3
 800346a:	f7ff fbb7 	bl	8002bdc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2103      	movs	r1, #3
 8003474:	4618      	mov	r0, r3
 8003476:	f7ff fb9b 	bl	8002bb0 <LL_ADC_GetOffsetChannel>
 800347a:	4603      	mov	r3, r0
 800347c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003480:	2b00      	cmp	r3, #0
 8003482:	d10a      	bne.n	800349a <HAL_ADC_ConfigChannel+0x3ce>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2103      	movs	r1, #3
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff fb90 	bl	8002bb0 <LL_ADC_GetOffsetChannel>
 8003490:	4603      	mov	r3, r0
 8003492:	0e9b      	lsrs	r3, r3, #26
 8003494:	f003 021f 	and.w	r2, r3, #31
 8003498:	e017      	b.n	80034ca <HAL_ADC_ConfigChannel+0x3fe>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2103      	movs	r1, #3
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff fb85 	bl	8002bb0 <LL_ADC_GetOffsetChannel>
 80034a6:	4603      	mov	r3, r0
 80034a8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034ac:	fa93 f3a3 	rbit	r3, r3
 80034b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80034b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034b4:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80034b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d101      	bne.n	80034c0 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80034bc:	2320      	movs	r3, #32
 80034be:	e003      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80034c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034c2:	fab3 f383 	clz	r3, r3
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d105      	bne.n	80034e2 <HAL_ADC_ConfigChannel+0x416>
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	0e9b      	lsrs	r3, r3, #26
 80034dc:	f003 031f 	and.w	r3, r3, #31
 80034e0:	e011      	b.n	8003506 <HAL_ADC_ConfigChannel+0x43a>
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034ea:	fa93 f3a3 	rbit	r3, r3
 80034ee:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80034f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034f2:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80034f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d101      	bne.n	80034fe <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80034fa:	2320      	movs	r3, #32
 80034fc:	e003      	b.n	8003506 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80034fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003500:	fab3 f383 	clz	r3, r3
 8003504:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003506:	429a      	cmp	r2, r3
 8003508:	d106      	bne.n	8003518 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2200      	movs	r2, #0
 8003510:	2103      	movs	r1, #3
 8003512:	4618      	mov	r0, r3
 8003514:	f7ff fb62 	bl	8002bdc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4618      	mov	r0, r3
 800351e:	f7ff fc55 	bl	8002dcc <LL_ADC_IsEnabled>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	f040 813f 	bne.w	80037a8 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6818      	ldr	r0, [r3, #0]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	6819      	ldr	r1, [r3, #0]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	461a      	mov	r2, r3
 8003538:	f7ff fbd6 	bl	8002ce8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	4a8e      	ldr	r2, [pc, #568]	@ (800377c <HAL_ADC_ConfigChannel+0x6b0>)
 8003542:	4293      	cmp	r3, r2
 8003544:	f040 8130 	bne.w	80037a8 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003554:	2b00      	cmp	r3, #0
 8003556:	d10b      	bne.n	8003570 <HAL_ADC_ConfigChannel+0x4a4>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	0e9b      	lsrs	r3, r3, #26
 800355e:	3301      	adds	r3, #1
 8003560:	f003 031f 	and.w	r3, r3, #31
 8003564:	2b09      	cmp	r3, #9
 8003566:	bf94      	ite	ls
 8003568:	2301      	movls	r3, #1
 800356a:	2300      	movhi	r3, #0
 800356c:	b2db      	uxtb	r3, r3
 800356e:	e019      	b.n	80035a4 <HAL_ADC_ConfigChannel+0x4d8>
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003576:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003578:	fa93 f3a3 	rbit	r3, r3
 800357c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800357e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003580:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003582:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003584:	2b00      	cmp	r3, #0
 8003586:	d101      	bne.n	800358c <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8003588:	2320      	movs	r3, #32
 800358a:	e003      	b.n	8003594 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 800358c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800358e:	fab3 f383 	clz	r3, r3
 8003592:	b2db      	uxtb	r3, r3
 8003594:	3301      	adds	r3, #1
 8003596:	f003 031f 	and.w	r3, r3, #31
 800359a:	2b09      	cmp	r3, #9
 800359c:	bf94      	ite	ls
 800359e:	2301      	movls	r3, #1
 80035a0:	2300      	movhi	r3, #0
 80035a2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d079      	beq.n	800369c <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d107      	bne.n	80035c4 <HAL_ADC_ConfigChannel+0x4f8>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	0e9b      	lsrs	r3, r3, #26
 80035ba:	3301      	adds	r3, #1
 80035bc:	069b      	lsls	r3, r3, #26
 80035be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035c2:	e015      	b.n	80035f0 <HAL_ADC_ConfigChannel+0x524>
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035cc:	fa93 f3a3 	rbit	r3, r3
 80035d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80035d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035d4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80035d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d101      	bne.n	80035e0 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80035dc:	2320      	movs	r3, #32
 80035de:	e003      	b.n	80035e8 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80035e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035e2:	fab3 f383 	clz	r3, r3
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	3301      	adds	r3, #1
 80035ea:	069b      	lsls	r3, r3, #26
 80035ec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d109      	bne.n	8003610 <HAL_ADC_ConfigChannel+0x544>
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	0e9b      	lsrs	r3, r3, #26
 8003602:	3301      	adds	r3, #1
 8003604:	f003 031f 	and.w	r3, r3, #31
 8003608:	2101      	movs	r1, #1
 800360a:	fa01 f303 	lsl.w	r3, r1, r3
 800360e:	e017      	b.n	8003640 <HAL_ADC_ConfigChannel+0x574>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003616:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003618:	fa93 f3a3 	rbit	r3, r3
 800361c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800361e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003620:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003622:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003628:	2320      	movs	r3, #32
 800362a:	e003      	b.n	8003634 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 800362c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800362e:	fab3 f383 	clz	r3, r3
 8003632:	b2db      	uxtb	r3, r3
 8003634:	3301      	adds	r3, #1
 8003636:	f003 031f 	and.w	r3, r3, #31
 800363a:	2101      	movs	r1, #1
 800363c:	fa01 f303 	lsl.w	r3, r1, r3
 8003640:	ea42 0103 	orr.w	r1, r2, r3
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10a      	bne.n	8003666 <HAL_ADC_ConfigChannel+0x59a>
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	0e9b      	lsrs	r3, r3, #26
 8003656:	3301      	adds	r3, #1
 8003658:	f003 021f 	and.w	r2, r3, #31
 800365c:	4613      	mov	r3, r2
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	4413      	add	r3, r2
 8003662:	051b      	lsls	r3, r3, #20
 8003664:	e018      	b.n	8003698 <HAL_ADC_ConfigChannel+0x5cc>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800366e:	fa93 f3a3 	rbit	r3, r3
 8003672:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003676:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800367e:	2320      	movs	r3, #32
 8003680:	e003      	b.n	800368a <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8003682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003684:	fab3 f383 	clz	r3, r3
 8003688:	b2db      	uxtb	r3, r3
 800368a:	3301      	adds	r3, #1
 800368c:	f003 021f 	and.w	r2, r3, #31
 8003690:	4613      	mov	r3, r2
 8003692:	005b      	lsls	r3, r3, #1
 8003694:	4413      	add	r3, r2
 8003696:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003698:	430b      	orrs	r3, r1
 800369a:	e080      	b.n	800379e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d107      	bne.n	80036b8 <HAL_ADC_ConfigChannel+0x5ec>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	0e9b      	lsrs	r3, r3, #26
 80036ae:	3301      	adds	r3, #1
 80036b0:	069b      	lsls	r3, r3, #26
 80036b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036b6:	e015      	b.n	80036e4 <HAL_ADC_ConfigChannel+0x618>
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c0:	fa93 f3a3 	rbit	r3, r3
 80036c4:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80036c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80036ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d101      	bne.n	80036d4 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80036d0:	2320      	movs	r3, #32
 80036d2:	e003      	b.n	80036dc <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80036d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036d6:	fab3 f383 	clz	r3, r3
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	3301      	adds	r3, #1
 80036de:	069b      	lsls	r3, r3, #26
 80036e0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d109      	bne.n	8003704 <HAL_ADC_ConfigChannel+0x638>
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	0e9b      	lsrs	r3, r3, #26
 80036f6:	3301      	adds	r3, #1
 80036f8:	f003 031f 	and.w	r3, r3, #31
 80036fc:	2101      	movs	r1, #1
 80036fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003702:	e017      	b.n	8003734 <HAL_ADC_ConfigChannel+0x668>
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	fa93 f3a3 	rbit	r3, r3
 8003710:	61bb      	str	r3, [r7, #24]
  return result;
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003716:	6a3b      	ldr	r3, [r7, #32]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d101      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 800371c:	2320      	movs	r3, #32
 800371e:	e003      	b.n	8003728 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003720:	6a3b      	ldr	r3, [r7, #32]
 8003722:	fab3 f383 	clz	r3, r3
 8003726:	b2db      	uxtb	r3, r3
 8003728:	3301      	adds	r3, #1
 800372a:	f003 031f 	and.w	r3, r3, #31
 800372e:	2101      	movs	r1, #1
 8003730:	fa01 f303 	lsl.w	r3, r1, r3
 8003734:	ea42 0103 	orr.w	r1, r2, r3
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10d      	bne.n	8003760 <HAL_ADC_ConfigChannel+0x694>
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	0e9b      	lsrs	r3, r3, #26
 800374a:	3301      	adds	r3, #1
 800374c:	f003 021f 	and.w	r2, r3, #31
 8003750:	4613      	mov	r3, r2
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	4413      	add	r3, r2
 8003756:	3b1e      	subs	r3, #30
 8003758:	051b      	lsls	r3, r3, #20
 800375a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800375e:	e01d      	b.n	800379c <HAL_ADC_ConfigChannel+0x6d0>
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	fa93 f3a3 	rbit	r3, r3
 800376c:	60fb      	str	r3, [r7, #12]
  return result;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d103      	bne.n	8003780 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003778:	2320      	movs	r3, #32
 800377a:	e005      	b.n	8003788 <HAL_ADC_ConfigChannel+0x6bc>
 800377c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	fab3 f383 	clz	r3, r3
 8003786:	b2db      	uxtb	r3, r3
 8003788:	3301      	adds	r3, #1
 800378a:	f003 021f 	and.w	r2, r3, #31
 800378e:	4613      	mov	r3, r2
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	4413      	add	r3, r2
 8003794:	3b1e      	subs	r3, #30
 8003796:	051b      	lsls	r3, r3, #20
 8003798:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800379c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800379e:	683a      	ldr	r2, [r7, #0]
 80037a0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037a2:	4619      	mov	r1, r3
 80037a4:	f7ff fa74 	bl	8002c90 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	4b3d      	ldr	r3, [pc, #244]	@ (80038a4 <HAL_ADC_ConfigChannel+0x7d8>)
 80037ae:	4013      	ands	r3, r2
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d06c      	beq.n	800388e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037b4:	483c      	ldr	r0, [pc, #240]	@ (80038a8 <HAL_ADC_ConfigChannel+0x7dc>)
 80037b6:	f7ff f9c9 	bl	8002b4c <LL_ADC_GetCommonPathInternalCh>
 80037ba:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a3a      	ldr	r2, [pc, #232]	@ (80038ac <HAL_ADC_ConfigChannel+0x7e0>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d127      	bne.n	8003818 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80037c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d121      	bne.n	8003818 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a35      	ldr	r2, [pc, #212]	@ (80038b0 <HAL_ADC_ConfigChannel+0x7e4>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d157      	bne.n	800388e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80037e6:	4619      	mov	r1, r3
 80037e8:	482f      	ldr	r0, [pc, #188]	@ (80038a8 <HAL_ADC_ConfigChannel+0x7dc>)
 80037ea:	f7ff f99c 	bl	8002b26 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037ee:	4b31      	ldr	r3, [pc, #196]	@ (80038b4 <HAL_ADC_ConfigChannel+0x7e8>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	099b      	lsrs	r3, r3, #6
 80037f4:	4a30      	ldr	r2, [pc, #192]	@ (80038b8 <HAL_ADC_ConfigChannel+0x7ec>)
 80037f6:	fba2 2303 	umull	r2, r3, r2, r3
 80037fa:	099b      	lsrs	r3, r3, #6
 80037fc:	1c5a      	adds	r2, r3, #1
 80037fe:	4613      	mov	r3, r2
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	4413      	add	r3, r2
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003808:	e002      	b.n	8003810 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	3b01      	subs	r3, #1
 800380e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1f9      	bne.n	800380a <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003816:	e03a      	b.n	800388e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a27      	ldr	r2, [pc, #156]	@ (80038bc <HAL_ADC_ConfigChannel+0x7f0>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d113      	bne.n	800384a <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003822:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003826:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10d      	bne.n	800384a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a1f      	ldr	r2, [pc, #124]	@ (80038b0 <HAL_ADC_ConfigChannel+0x7e4>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d12a      	bne.n	800388e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003838:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800383c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003840:	4619      	mov	r1, r3
 8003842:	4819      	ldr	r0, [pc, #100]	@ (80038a8 <HAL_ADC_ConfigChannel+0x7dc>)
 8003844:	f7ff f96f 	bl	8002b26 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003848:	e021      	b.n	800388e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a1c      	ldr	r2, [pc, #112]	@ (80038c0 <HAL_ADC_ConfigChannel+0x7f4>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d11c      	bne.n	800388e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003854:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003858:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d116      	bne.n	800388e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a12      	ldr	r2, [pc, #72]	@ (80038b0 <HAL_ADC_ConfigChannel+0x7e4>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d111      	bne.n	800388e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800386a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800386e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003872:	4619      	mov	r1, r3
 8003874:	480c      	ldr	r0, [pc, #48]	@ (80038a8 <HAL_ADC_ConfigChannel+0x7dc>)
 8003876:	f7ff f956 	bl	8002b26 <LL_ADC_SetCommonPathInternalCh>
 800387a:	e008      	b.n	800388e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003880:	f043 0220 	orr.w	r2, r3, #32
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003896:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800389a:	4618      	mov	r0, r3
 800389c:	37d8      	adds	r7, #216	@ 0xd8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	80080000 	.word	0x80080000
 80038a8:	50040300 	.word	0x50040300
 80038ac:	c7520000 	.word	0xc7520000
 80038b0:	50040000 	.word	0x50040000
 80038b4:	20040000 	.word	0x20040000
 80038b8:	053e2d63 	.word	0x053e2d63
 80038bc:	cb840000 	.word	0xcb840000
 80038c0:	80000001 	.word	0x80000001

080038c4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d101      	bne.n	80038d6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e0ed      	b.n	8003ab2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d102      	bne.n	80038e8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f7fc ff2a 	bl	800073c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f042 0201 	orr.w	r2, r2, #1
 80038f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038f8:	f7ff f8d2 	bl	8002aa0 <HAL_GetTick>
 80038fc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80038fe:	e012      	b.n	8003926 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003900:	f7ff f8ce 	bl	8002aa0 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b0a      	cmp	r3, #10
 800390c:	d90b      	bls.n	8003926 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003912:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2205      	movs	r2, #5
 800391e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e0c5      	b.n	8003ab2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f003 0301 	and.w	r3, r3, #1
 8003930:	2b00      	cmp	r3, #0
 8003932:	d0e5      	beq.n	8003900 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f022 0202 	bic.w	r2, r2, #2
 8003942:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003944:	f7ff f8ac 	bl	8002aa0 <HAL_GetTick>
 8003948:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800394a:	e012      	b.n	8003972 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800394c:	f7ff f8a8 	bl	8002aa0 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b0a      	cmp	r3, #10
 8003958:	d90b      	bls.n	8003972 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2205      	movs	r2, #5
 800396a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e09f      	b.n	8003ab2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f003 0302 	and.w	r3, r3, #2
 800397c:	2b00      	cmp	r3, #0
 800397e:	d1e5      	bne.n	800394c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	7e1b      	ldrb	r3, [r3, #24]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d108      	bne.n	800399a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003996:	601a      	str	r2, [r3, #0]
 8003998:	e007      	b.n	80039aa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	7e5b      	ldrb	r3, [r3, #25]
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d108      	bne.n	80039c4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	e007      	b.n	80039d4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	7e9b      	ldrb	r3, [r3, #26]
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d108      	bne.n	80039ee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f042 0220 	orr.w	r2, r2, #32
 80039ea:	601a      	str	r2, [r3, #0]
 80039ec:	e007      	b.n	80039fe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 0220 	bic.w	r2, r2, #32
 80039fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	7edb      	ldrb	r3, [r3, #27]
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d108      	bne.n	8003a18 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f022 0210 	bic.w	r2, r2, #16
 8003a14:	601a      	str	r2, [r3, #0]
 8003a16:	e007      	b.n	8003a28 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f042 0210 	orr.w	r2, r2, #16
 8003a26:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	7f1b      	ldrb	r3, [r3, #28]
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d108      	bne.n	8003a42 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f042 0208 	orr.w	r2, r2, #8
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	e007      	b.n	8003a52 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f022 0208 	bic.w	r2, r2, #8
 8003a50:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	7f5b      	ldrb	r3, [r3, #29]
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d108      	bne.n	8003a6c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f042 0204 	orr.w	r2, r2, #4
 8003a68:	601a      	str	r2, [r3, #0]
 8003a6a:	e007      	b.n	8003a7c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f022 0204 	bic.w	r2, r2, #4
 8003a7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689a      	ldr	r2, [r3, #8]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	431a      	orrs	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	431a      	orrs	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	695b      	ldr	r3, [r3, #20]
 8003a90:	ea42 0103 	orr.w	r1, r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	1e5a      	subs	r2, r3, #1
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
	...

08003abc <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003ac4:	4b05      	ldr	r3, [pc, #20]	@ (8003adc <LL_EXTI_EnableIT_0_31+0x20>)
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	4904      	ldr	r1, [pc, #16]	@ (8003adc <LL_EXTI_EnableIT_0_31+0x20>)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	600b      	str	r3, [r1, #0]
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	40010400 	.word	0x40010400

08003ae0 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003ae8:	4b06      	ldr	r3, [pc, #24]	@ (8003b04 <LL_EXTI_DisableIT_0_31+0x24>)
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	43db      	mvns	r3, r3
 8003af0:	4904      	ldr	r1, [pc, #16]	@ (8003b04 <LL_EXTI_DisableIT_0_31+0x24>)
 8003af2:	4013      	ands	r3, r2
 8003af4:	600b      	str	r3, [r1, #0]
}
 8003af6:	bf00      	nop
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	40010400 	.word	0x40010400

08003b08 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003b10:	4b05      	ldr	r3, [pc, #20]	@ (8003b28 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003b12:	685a      	ldr	r2, [r3, #4]
 8003b14:	4904      	ldr	r1, [pc, #16]	@ (8003b28 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	604b      	str	r3, [r1, #4]

}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	40010400 	.word	0x40010400

08003b2c <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003b34:	4b06      	ldr	r3, [pc, #24]	@ (8003b50 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003b36:	685a      	ldr	r2, [r3, #4]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	43db      	mvns	r3, r3
 8003b3c:	4904      	ldr	r1, [pc, #16]	@ (8003b50 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003b3e:	4013      	ands	r3, r2
 8003b40:	604b      	str	r3, [r1, #4]
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	40010400 	.word	0x40010400

08003b54 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003b5c:	4b05      	ldr	r3, [pc, #20]	@ (8003b74 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003b5e:	689a      	ldr	r2, [r3, #8]
 8003b60:	4904      	ldr	r1, [pc, #16]	@ (8003b74 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	608b      	str	r3, [r1, #8]

}
 8003b68:	bf00      	nop
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr
 8003b74:	40010400 	.word	0x40010400

08003b78 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003b80:	4b06      	ldr	r3, [pc, #24]	@ (8003b9c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	43db      	mvns	r3, r3
 8003b88:	4904      	ldr	r1, [pc, #16]	@ (8003b9c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	608b      	str	r3, [r1, #8]

}
 8003b8e:	bf00      	nop
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	40010400 	.word	0x40010400

08003ba0 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003ba8:	4b05      	ldr	r3, [pc, #20]	@ (8003bc0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003baa:	68da      	ldr	r2, [r3, #12]
 8003bac:	4904      	ldr	r1, [pc, #16]	@ (8003bc0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	60cb      	str	r3, [r1, #12]
}
 8003bb4:	bf00      	nop
 8003bb6:	370c      	adds	r7, #12
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr
 8003bc0:	40010400 	.word	0x40010400

08003bc4 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003bcc:	4b06      	ldr	r3, [pc, #24]	@ (8003be8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003bce:	68da      	ldr	r2, [r3, #12]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	43db      	mvns	r3, r3
 8003bd4:	4904      	ldr	r1, [pc, #16]	@ (8003be8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	60cb      	str	r3, [r1, #12]
}
 8003bda:	bf00      	nop
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	40010400 	.word	0x40010400

08003bec <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003bf4:	4a04      	ldr	r2, [pc, #16]	@ (8003c08 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6153      	str	r3, [r2, #20]
}
 8003bfa:	bf00      	nop
 8003bfc:	370c      	adds	r7, #12
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	40010400 	.word	0x40010400

08003c0c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b088      	sub	sp, #32
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003c14:	2300      	movs	r3, #0
 8003c16:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d102      	bne.n	8003c28 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	77fb      	strb	r3, [r7, #31]
 8003c26:	e0d1      	b.n	8003dcc <HAL_COMP_Init+0x1c0>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c32:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c36:	d102      	bne.n	8003c3e <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	77fb      	strb	r3, [r7, #31]
 8003c3c:	e0c6      	b.n	8003dcc <HAL_COMP_Init+0x1c0>
#if defined(COMP2)
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
#endif /* COMP2 */


    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d115      	bne.n	8003c76 <HAL_COMP_Init+0x6a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	629a      	str	r2, [r3, #40]	@ 0x28
      /*       COMP clock enable must be implemented by user                  */
      /*       in "HAL_COMP_MspInit()".                                       */
      /*       Therefore, for compatibility anticipation, it is recommended   */
      /*       to implement __HAL_RCC_SYSCFG_CLK_ENABLE()                     */
      /*       in "HAL_COMP_MspInit()".                                       */
      __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c58:	4b5f      	ldr	r3, [pc, #380]	@ (8003dd8 <HAL_COMP_Init+0x1cc>)
 8003c5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c5c:	4a5e      	ldr	r2, [pc, #376]	@ (8003dd8 <HAL_COMP_Init+0x1cc>)
 8003c5e:	f043 0301 	orr.w	r3, r3, #1
 8003c62:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c64:	4b5c      	ldr	r3, [pc, #368]	@ (8003dd8 <HAL_COMP_Init+0x1cc>)
 8003c66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	60bb      	str	r3, [r7, #8]
 8003c6e:	68bb      	ldr	r3, [r7, #8]

      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
      /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f7fc fe01 	bl	8000878 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c80:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.NonInvertingInput
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	68da      	ldr	r2, [r3, #12]
               | hcomp->Init.InvertingInput
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	691b      	ldr	r3, [r3, #16]
 8003c8a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	69db      	ldr	r3, [r3, #28]
 8003c90:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	695b      	ldr	r3, [r3, #20]
 8003c96:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.NonInvertingInput
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	617b      	str	r3, [r7, #20]
               COMP_CSR_BLANKING | COMP_CSR_BRGEN    | COMP_CSR_SCALEN  | COMP_CSR_INMESEL,
               tmp_csr
              );
#endif /* COMP_CSR_WINMODE */
#else
    MODIFY_REG(hcomp->Instance->CSR,
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	4b4b      	ldr	r3, [pc, #300]	@ (8003ddc <HAL_COMP_Init+0x1d0>)
 8003cae:	4013      	ands	r3, r2
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	6812      	ldr	r2, [r2, #0]
 8003cb4:	6979      	ldr	r1, [r7, #20]
 8003cb6:	430b      	orrs	r3, r1
 8003cb8:	6013      	str	r3, [r2, #0]
#if defined(COMP2)
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cc2:	d106      	bne.n	8003cd2 <HAL_COMP_Init+0xc6>
    {
      SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8003cc4:	4b46      	ldr	r3, [pc, #280]	@ (8003de0 <HAL_COMP_Init+0x1d4>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a45      	ldr	r2, [pc, #276]	@ (8003de0 <HAL_COMP_Init+0x1d4>)
 8003cca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003cce:	6013      	str	r3, [r2, #0]
 8003cd0:	e005      	b.n	8003cde <HAL_COMP_Init+0xd2>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8003cd2:	4b43      	ldr	r3, [pc, #268]	@ (8003de0 <HAL_COMP_Init+0x1d4>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a42      	ldr	r2, [pc, #264]	@ (8003de0 <HAL_COMP_Init+0x1d4>)
 8003cd8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003cdc:	6013      	str	r3, [r2, #0]
#endif /* COMP2 */


    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d016      	beq.n	8003d1a <HAL_COMP_Init+0x10e>
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d113      	bne.n	8003d1a <HAL_COMP_Init+0x10e>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cf2:	4b3c      	ldr	r3, [pc, #240]	@ (8003de4 <HAL_COMP_Init+0x1d8>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	099b      	lsrs	r3, r3, #6
 8003cf8:	4a3b      	ldr	r2, [pc, #236]	@ (8003de8 <HAL_COMP_Init+0x1dc>)
 8003cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfe:	099b      	lsrs	r3, r3, #6
 8003d00:	1c5a      	adds	r2, r3, #1
 8003d02:	4613      	mov	r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	4413      	add	r3, r2
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003d0c:	e002      	b.n	8003d14 <HAL_COMP_Init+0x108>
      {
        wait_loop_index--;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	3b01      	subs	r3, #1
 8003d12:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1f9      	bne.n	8003d0e <HAL_COMP_Init+0x102>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a33      	ldr	r2, [pc, #204]	@ (8003dec <HAL_COMP_Init+0x1e0>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d102      	bne.n	8003d2a <HAL_COMP_Init+0x11e>
 8003d24:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003d28:	e001      	b.n	8003d2e <HAL_COMP_Init+0x122>
 8003d2a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003d2e:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	f003 0303 	and.w	r3, r3, #3
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d037      	beq.n	8003dac <HAL_COMP_Init+0x1a0>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	f003 0310 	and.w	r3, r3, #16
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_COMP_Init+0x144>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003d48:	6938      	ldr	r0, [r7, #16]
 8003d4a:	f7ff ff03 	bl	8003b54 <LL_EXTI_EnableRisingTrig_0_31>
 8003d4e:	e002      	b.n	8003d56 <HAL_COMP_Init+0x14a>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003d50:	6938      	ldr	r0, [r7, #16]
 8003d52:	f7ff ff11 	bl	8003b78 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	f003 0320 	and.w	r3, r3, #32
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d003      	beq.n	8003d6a <HAL_COMP_Init+0x15e>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003d62:	6938      	ldr	r0, [r7, #16]
 8003d64:	f7ff ff1c 	bl	8003ba0 <LL_EXTI_EnableFallingTrig_0_31>
 8003d68:	e002      	b.n	8003d70 <HAL_COMP_Init+0x164>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003d6a:	6938      	ldr	r0, [r7, #16]
 8003d6c:	f7ff ff2a 	bl	8003bc4 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearFlag_0_31(exti_line);
 8003d70:	6938      	ldr	r0, [r7, #16]
 8003d72:	f7ff ff3b 	bl	8003bec <LL_EXTI_ClearFlag_0_31>

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d003      	beq.n	8003d8a <HAL_COMP_Init+0x17e>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8003d82:	6938      	ldr	r0, [r7, #16]
 8003d84:	f7ff fec0 	bl	8003b08 <LL_EXTI_EnableEvent_0_31>
 8003d88:	e002      	b.n	8003d90 <HAL_COMP_Init+0x184>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003d8a:	6938      	ldr	r0, [r7, #16]
 8003d8c:	f7ff fece 	bl	8003b2c <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a1b      	ldr	r3, [r3, #32]
 8003d94:	f003 0301 	and.w	r3, r3, #1
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d003      	beq.n	8003da4 <HAL_COMP_Init+0x198>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8003d9c:	6938      	ldr	r0, [r7, #16]
 8003d9e:	f7ff fe8d 	bl	8003abc <LL_EXTI_EnableIT_0_31>
 8003da2:	e009      	b.n	8003db8 <HAL_COMP_Init+0x1ac>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8003da4:	6938      	ldr	r0, [r7, #16]
 8003da6:	f7ff fe9b 	bl	8003ae0 <LL_EXTI_DisableIT_0_31>
 8003daa:	e005      	b.n	8003db8 <HAL_COMP_Init+0x1ac>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8003dac:	6938      	ldr	r0, [r7, #16]
 8003dae:	f7ff febd 	bl	8003b2c <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 8003db2:	6938      	ldr	r0, [r7, #16]
 8003db4:	f7ff fe94 	bl	8003ae0 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d103      	bne.n	8003dcc <HAL_COMP_Init+0x1c0>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 8003dcc:	7ffb      	ldrb	r3, [r7, #31]
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3720      	adds	r7, #32
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	40021000 	.word	0x40021000
 8003ddc:	ff207d03 	.word	0xff207d03
 8003de0:	40010204 	.word	0x40010204
 8003de4:	20040000 	.word	0x20040000
 8003de8:	053e2d63 	.word	0x053e2d63
 8003dec:	40010200 	.word	0x40010200

08003df0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b085      	sub	sp, #20
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f003 0307 	and.w	r3, r3, #7
 8003dfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e00:	4b0c      	ldr	r3, [pc, #48]	@ (8003e34 <__NVIC_SetPriorityGrouping+0x44>)
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e22:	4a04      	ldr	r2, [pc, #16]	@ (8003e34 <__NVIC_SetPriorityGrouping+0x44>)
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	60d3      	str	r3, [r2, #12]
}
 8003e28:	bf00      	nop
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr
 8003e34:	e000ed00 	.word	0xe000ed00

08003e38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e3c:	4b04      	ldr	r3, [pc, #16]	@ (8003e50 <__NVIC_GetPriorityGrouping+0x18>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	0a1b      	lsrs	r3, r3, #8
 8003e42:	f003 0307 	and.w	r3, r3, #7
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr
 8003e50:	e000ed00 	.word	0xe000ed00

08003e54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	6039      	str	r1, [r7, #0]
 8003e5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	db0a      	blt.n	8003e7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	b2da      	uxtb	r2, r3
 8003e6c:	490c      	ldr	r1, [pc, #48]	@ (8003ea0 <__NVIC_SetPriority+0x4c>)
 8003e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e72:	0112      	lsls	r2, r2, #4
 8003e74:	b2d2      	uxtb	r2, r2
 8003e76:	440b      	add	r3, r1
 8003e78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e7c:	e00a      	b.n	8003e94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	b2da      	uxtb	r2, r3
 8003e82:	4908      	ldr	r1, [pc, #32]	@ (8003ea4 <__NVIC_SetPriority+0x50>)
 8003e84:	79fb      	ldrb	r3, [r7, #7]
 8003e86:	f003 030f 	and.w	r3, r3, #15
 8003e8a:	3b04      	subs	r3, #4
 8003e8c:	0112      	lsls	r2, r2, #4
 8003e8e:	b2d2      	uxtb	r2, r2
 8003e90:	440b      	add	r3, r1
 8003e92:	761a      	strb	r2, [r3, #24]
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr
 8003ea0:	e000e100 	.word	0xe000e100
 8003ea4:	e000ed00 	.word	0xe000ed00

08003ea8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b089      	sub	sp, #36	@ 0x24
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f003 0307 	and.w	r3, r3, #7
 8003eba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	f1c3 0307 	rsb	r3, r3, #7
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	bf28      	it	cs
 8003ec6:	2304      	movcs	r3, #4
 8003ec8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	3304      	adds	r3, #4
 8003ece:	2b06      	cmp	r3, #6
 8003ed0:	d902      	bls.n	8003ed8 <NVIC_EncodePriority+0x30>
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	3b03      	subs	r3, #3
 8003ed6:	e000      	b.n	8003eda <NVIC_EncodePriority+0x32>
 8003ed8:	2300      	movs	r3, #0
 8003eda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003edc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee6:	43da      	mvns	r2, r3
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	401a      	ands	r2, r3
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ef0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8003efa:	43d9      	mvns	r1, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f00:	4313      	orrs	r3, r2
         );
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3724      	adds	r7, #36	@ 0x24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
	...

08003f10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f20:	d301      	bcc.n	8003f26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f22:	2301      	movs	r3, #1
 8003f24:	e00f      	b.n	8003f46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f26:	4a0a      	ldr	r2, [pc, #40]	@ (8003f50 <SysTick_Config+0x40>)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f2e:	210f      	movs	r1, #15
 8003f30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f34:	f7ff ff8e 	bl	8003e54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f38:	4b05      	ldr	r3, [pc, #20]	@ (8003f50 <SysTick_Config+0x40>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f3e:	4b04      	ldr	r3, [pc, #16]	@ (8003f50 <SysTick_Config+0x40>)
 8003f40:	2207      	movs	r2, #7
 8003f42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3708      	adds	r7, #8
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	e000e010 	.word	0xe000e010

08003f54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f7ff ff47 	bl	8003df0 <__NVIC_SetPriorityGrouping>
}
 8003f62:	bf00      	nop
 8003f64:	3708      	adds	r7, #8
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f6a:	b580      	push	{r7, lr}
 8003f6c:	b086      	sub	sp, #24
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	4603      	mov	r3, r0
 8003f72:	60b9      	str	r1, [r7, #8]
 8003f74:	607a      	str	r2, [r7, #4]
 8003f76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f7c:	f7ff ff5c 	bl	8003e38 <__NVIC_GetPriorityGrouping>
 8003f80:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	68b9      	ldr	r1, [r7, #8]
 8003f86:	6978      	ldr	r0, [r7, #20]
 8003f88:	f7ff ff8e 	bl	8003ea8 <NVIC_EncodePriority>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f92:	4611      	mov	r1, r2
 8003f94:	4618      	mov	r0, r3
 8003f96:	f7ff ff5d 	bl	8003e54 <__NVIC_SetPriority>
}
 8003f9a:	bf00      	nop
 8003f9c:	3718      	adds	r7, #24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}

08003fa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fa2:	b580      	push	{r7, lr}
 8003fa4:	b082      	sub	sp, #8
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f7ff ffb0 	bl	8003f10 <SysTick_Config>
 8003fb0:	4603      	mov	r3, r0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3708      	adds	r7, #8
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
	...

08003fbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b087      	sub	sp, #28
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fca:	e166      	b.n	800429a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	2101      	movs	r1, #1
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8003fd8:	4013      	ands	r3, r2
 8003fda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f000 8158 	beq.w	8004294 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f003 0303 	and.w	r3, r3, #3
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d005      	beq.n	8003ffc <HAL_GPIO_Init+0x40>
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f003 0303 	and.w	r3, r3, #3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d130      	bne.n	800405e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	2203      	movs	r2, #3
 8004008:	fa02 f303 	lsl.w	r3, r2, r3
 800400c:	43db      	mvns	r3, r3
 800400e:	693a      	ldr	r2, [r7, #16]
 8004010:	4013      	ands	r3, r2
 8004012:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	fa02 f303 	lsl.w	r3, r2, r3
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	4313      	orrs	r3, r2
 8004024:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004032:	2201      	movs	r2, #1
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	43db      	mvns	r3, r3
 800403c:	693a      	ldr	r2, [r7, #16]
 800403e:	4013      	ands	r3, r2
 8004040:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	091b      	lsrs	r3, r3, #4
 8004048:	f003 0201 	and.w	r2, r3, #1
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	fa02 f303 	lsl.w	r3, r2, r3
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	4313      	orrs	r3, r2
 8004056:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	2b03      	cmp	r3, #3
 8004068:	d017      	beq.n	800409a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	2203      	movs	r2, #3
 8004076:	fa02 f303 	lsl.w	r3, r2, r3
 800407a:	43db      	mvns	r3, r3
 800407c:	693a      	ldr	r2, [r7, #16]
 800407e:	4013      	ands	r3, r2
 8004080:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	689a      	ldr	r2, [r3, #8]
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	fa02 f303 	lsl.w	r3, r2, r3
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	4313      	orrs	r3, r2
 8004092:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f003 0303 	and.w	r3, r3, #3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d123      	bne.n	80040ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	08da      	lsrs	r2, r3, #3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	3208      	adds	r2, #8
 80040ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f003 0307 	and.w	r3, r3, #7
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	220f      	movs	r2, #15
 80040be:	fa02 f303 	lsl.w	r3, r2, r3
 80040c2:	43db      	mvns	r3, r3
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	4013      	ands	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	691a      	ldr	r2, [r3, #16]
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	f003 0307 	and.w	r3, r3, #7
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	fa02 f303 	lsl.w	r3, r2, r3
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	08da      	lsrs	r2, r3, #3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	3208      	adds	r2, #8
 80040e8:	6939      	ldr	r1, [r7, #16]
 80040ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	005b      	lsls	r3, r3, #1
 80040f8:	2203      	movs	r2, #3
 80040fa:	fa02 f303 	lsl.w	r3, r2, r3
 80040fe:	43db      	mvns	r3, r3
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	4013      	ands	r3, r2
 8004104:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f003 0203 	and.w	r2, r3, #3
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	005b      	lsls	r3, r3, #1
 8004112:	fa02 f303 	lsl.w	r3, r2, r3
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	4313      	orrs	r3, r2
 800411a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800412a:	2b00      	cmp	r3, #0
 800412c:	f000 80b2 	beq.w	8004294 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004130:	4b61      	ldr	r3, [pc, #388]	@ (80042b8 <HAL_GPIO_Init+0x2fc>)
 8004132:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004134:	4a60      	ldr	r2, [pc, #384]	@ (80042b8 <HAL_GPIO_Init+0x2fc>)
 8004136:	f043 0301 	orr.w	r3, r3, #1
 800413a:	6613      	str	r3, [r2, #96]	@ 0x60
 800413c:	4b5e      	ldr	r3, [pc, #376]	@ (80042b8 <HAL_GPIO_Init+0x2fc>)
 800413e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	60bb      	str	r3, [r7, #8]
 8004146:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004148:	4a5c      	ldr	r2, [pc, #368]	@ (80042bc <HAL_GPIO_Init+0x300>)
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	089b      	lsrs	r3, r3, #2
 800414e:	3302      	adds	r3, #2
 8004150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004154:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	f003 0303 	and.w	r3, r3, #3
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	220f      	movs	r2, #15
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	43db      	mvns	r3, r3
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	4013      	ands	r3, r2
 800416a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004172:	d02b      	beq.n	80041cc <HAL_GPIO_Init+0x210>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a52      	ldr	r2, [pc, #328]	@ (80042c0 <HAL_GPIO_Init+0x304>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d025      	beq.n	80041c8 <HAL_GPIO_Init+0x20c>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a51      	ldr	r2, [pc, #324]	@ (80042c4 <HAL_GPIO_Init+0x308>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d01f      	beq.n	80041c4 <HAL_GPIO_Init+0x208>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	4a50      	ldr	r2, [pc, #320]	@ (80042c8 <HAL_GPIO_Init+0x30c>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d019      	beq.n	80041c0 <HAL_GPIO_Init+0x204>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a4f      	ldr	r2, [pc, #316]	@ (80042cc <HAL_GPIO_Init+0x310>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d013      	beq.n	80041bc <HAL_GPIO_Init+0x200>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4a4e      	ldr	r2, [pc, #312]	@ (80042d0 <HAL_GPIO_Init+0x314>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d00d      	beq.n	80041b8 <HAL_GPIO_Init+0x1fc>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	4a4d      	ldr	r2, [pc, #308]	@ (80042d4 <HAL_GPIO_Init+0x318>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d007      	beq.n	80041b4 <HAL_GPIO_Init+0x1f8>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	4a4c      	ldr	r2, [pc, #304]	@ (80042d8 <HAL_GPIO_Init+0x31c>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d101      	bne.n	80041b0 <HAL_GPIO_Init+0x1f4>
 80041ac:	2307      	movs	r3, #7
 80041ae:	e00e      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041b0:	2308      	movs	r3, #8
 80041b2:	e00c      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041b4:	2306      	movs	r3, #6
 80041b6:	e00a      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041b8:	2305      	movs	r3, #5
 80041ba:	e008      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041bc:	2304      	movs	r3, #4
 80041be:	e006      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041c0:	2303      	movs	r3, #3
 80041c2:	e004      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041c4:	2302      	movs	r3, #2
 80041c6:	e002      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041c8:	2301      	movs	r3, #1
 80041ca:	e000      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041cc:	2300      	movs	r3, #0
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	f002 0203 	and.w	r2, r2, #3
 80041d4:	0092      	lsls	r2, r2, #2
 80041d6:	4093      	lsls	r3, r2
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	4313      	orrs	r3, r2
 80041dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80041de:	4937      	ldr	r1, [pc, #220]	@ (80042bc <HAL_GPIO_Init+0x300>)
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	089b      	lsrs	r3, r3, #2
 80041e4:	3302      	adds	r3, #2
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80041ec:	4b3b      	ldr	r3, [pc, #236]	@ (80042dc <HAL_GPIO_Init+0x320>)
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	43db      	mvns	r3, r3
 80041f6:	693a      	ldr	r2, [r7, #16]
 80041f8:	4013      	ands	r3, r2
 80041fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d003      	beq.n	8004210 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	4313      	orrs	r3, r2
 800420e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004210:	4a32      	ldr	r2, [pc, #200]	@ (80042dc <HAL_GPIO_Init+0x320>)
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004216:	4b31      	ldr	r3, [pc, #196]	@ (80042dc <HAL_GPIO_Init+0x320>)
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	43db      	mvns	r3, r3
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	4013      	ands	r3, r2
 8004224:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	4313      	orrs	r3, r2
 8004238:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800423a:	4a28      	ldr	r2, [pc, #160]	@ (80042dc <HAL_GPIO_Init+0x320>)
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004240:	4b26      	ldr	r3, [pc, #152]	@ (80042dc <HAL_GPIO_Init+0x320>)
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	43db      	mvns	r3, r3
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	4013      	ands	r3, r2
 800424e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d003      	beq.n	8004264 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	4313      	orrs	r3, r2
 8004262:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004264:	4a1d      	ldr	r2, [pc, #116]	@ (80042dc <HAL_GPIO_Init+0x320>)
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800426a:	4b1c      	ldr	r3, [pc, #112]	@ (80042dc <HAL_GPIO_Init+0x320>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	43db      	mvns	r3, r3
 8004274:	693a      	ldr	r2, [r7, #16]
 8004276:	4013      	ands	r3, r2
 8004278:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d003      	beq.n	800428e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004286:	693a      	ldr	r2, [r7, #16]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4313      	orrs	r3, r2
 800428c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800428e:	4a13      	ldr	r2, [pc, #76]	@ (80042dc <HAL_GPIO_Init+0x320>)
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	3301      	adds	r3, #1
 8004298:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	fa22 f303 	lsr.w	r3, r2, r3
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f47f ae91 	bne.w	8003fcc <HAL_GPIO_Init+0x10>
  }
}
 80042aa:	bf00      	nop
 80042ac:	bf00      	nop
 80042ae:	371c      	adds	r7, #28
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr
 80042b8:	40021000 	.word	0x40021000
 80042bc:	40010000 	.word	0x40010000
 80042c0:	48000400 	.word	0x48000400
 80042c4:	48000800 	.word	0x48000800
 80042c8:	48000c00 	.word	0x48000c00
 80042cc:	48001000 	.word	0x48001000
 80042d0:	48001400 	.word	0x48001400
 80042d4:	48001800 	.word	0x48001800
 80042d8:	48001c00 	.word	0x48001c00
 80042dc:	40010400 	.word	0x40010400

080042e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	460b      	mov	r3, r1
 80042ea:	807b      	strh	r3, [r7, #2]
 80042ec:	4613      	mov	r3, r2
 80042ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042f0:	787b      	ldrb	r3, [r7, #1]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d003      	beq.n	80042fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80042f6:	887a      	ldrh	r2, [r7, #2]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80042fc:	e002      	b.n	8004304 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80042fe:	887a      	ldrh	r2, [r7, #2]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e08d      	b.n	800443e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d106      	bne.n	800433c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7fc fc2c 	bl	8000b94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2224      	movs	r2, #36	@ 0x24
 8004340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0201 	bic.w	r2, r2, #1
 8004352:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004360:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	689a      	ldr	r2, [r3, #8]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004370:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	2b01      	cmp	r3, #1
 8004378:	d107      	bne.n	800438a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689a      	ldr	r2, [r3, #8]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004386:	609a      	str	r2, [r3, #8]
 8004388:	e006      	b.n	8004398 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	689a      	ldr	r2, [r3, #8]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004396:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	2b02      	cmp	r3, #2
 800439e:	d108      	bne.n	80043b2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	685a      	ldr	r2, [r3, #4]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043ae:	605a      	str	r2, [r3, #4]
 80043b0:	e007      	b.n	80043c2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	6812      	ldr	r2, [r2, #0]
 80043cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80043d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043d4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68da      	ldr	r2, [r3, #12]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80043e4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	691a      	ldr	r2, [r3, #16]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	695b      	ldr	r3, [r3, #20]
 80043ee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	69d9      	ldr	r1, [r3, #28]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a1a      	ldr	r2, [r3, #32]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	430a      	orrs	r2, r1
 800440e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f042 0201 	orr.w	r2, r2, #1
 800441e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2220      	movs	r2, #32
 800442a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	3708      	adds	r7, #8
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
	...

08004448 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b088      	sub	sp, #32
 800444c:	af02      	add	r7, sp, #8
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	607a      	str	r2, [r7, #4]
 8004452:	461a      	mov	r2, r3
 8004454:	460b      	mov	r3, r1
 8004456:	817b      	strh	r3, [r7, #10]
 8004458:	4613      	mov	r3, r2
 800445a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b20      	cmp	r3, #32
 8004466:	f040 80fd 	bne.w	8004664 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004470:	2b01      	cmp	r3, #1
 8004472:	d101      	bne.n	8004478 <HAL_I2C_Master_Transmit+0x30>
 8004474:	2302      	movs	r3, #2
 8004476:	e0f6      	b.n	8004666 <HAL_I2C_Master_Transmit+0x21e>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004480:	f7fe fb0e 	bl	8002aa0 <HAL_GetTick>
 8004484:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	2319      	movs	r3, #25
 800448c:	2201      	movs	r2, #1
 800448e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004492:	68f8      	ldr	r0, [r7, #12]
 8004494:	f000 f914 	bl	80046c0 <I2C_WaitOnFlagUntilTimeout>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e0e1      	b.n	8004666 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2221      	movs	r2, #33	@ 0x21
 80044a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2210      	movs	r2, #16
 80044ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2200      	movs	r2, #0
 80044b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	893a      	ldrh	r2, [r7, #8]
 80044c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	2bff      	cmp	r3, #255	@ 0xff
 80044d2:	d906      	bls.n	80044e2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	22ff      	movs	r2, #255	@ 0xff
 80044d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80044da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80044de:	617b      	str	r3, [r7, #20]
 80044e0:	e007      	b.n	80044f2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80044ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044f0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d024      	beq.n	8004544 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044fe:	781a      	ldrb	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450a:	1c5a      	adds	r2, r3, #1
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004514:	b29b      	uxth	r3, r3
 8004516:	3b01      	subs	r3, #1
 8004518:	b29a      	uxth	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004522:	3b01      	subs	r3, #1
 8004524:	b29a      	uxth	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800452e:	b2db      	uxtb	r3, r3
 8004530:	3301      	adds	r3, #1
 8004532:	b2da      	uxtb	r2, r3
 8004534:	8979      	ldrh	r1, [r7, #10]
 8004536:	4b4e      	ldr	r3, [pc, #312]	@ (8004670 <HAL_I2C_Master_Transmit+0x228>)
 8004538:	9300      	str	r3, [sp, #0]
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	68f8      	ldr	r0, [r7, #12]
 800453e:	f000 fa83 	bl	8004a48 <I2C_TransferConfig>
 8004542:	e066      	b.n	8004612 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004548:	b2da      	uxtb	r2, r3
 800454a:	8979      	ldrh	r1, [r7, #10]
 800454c:	4b48      	ldr	r3, [pc, #288]	@ (8004670 <HAL_I2C_Master_Transmit+0x228>)
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	68f8      	ldr	r0, [r7, #12]
 8004554:	f000 fa78 	bl	8004a48 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004558:	e05b      	b.n	8004612 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	6a39      	ldr	r1, [r7, #32]
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 f907 	bl	8004772 <I2C_WaitOnTXISFlagUntilTimeout>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e07b      	b.n	8004666 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004572:	781a      	ldrb	r2, [r3, #0]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457e:	1c5a      	adds	r2, r3, #1
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004588:	b29b      	uxth	r3, r3
 800458a:	3b01      	subs	r3, #1
 800458c:	b29a      	uxth	r2, r3
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004596:	3b01      	subs	r3, #1
 8004598:	b29a      	uxth	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d034      	beq.n	8004612 <HAL_I2C_Master_Transmit+0x1ca>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d130      	bne.n	8004612 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	9300      	str	r3, [sp, #0]
 80045b4:	6a3b      	ldr	r3, [r7, #32]
 80045b6:	2200      	movs	r2, #0
 80045b8:	2180      	movs	r1, #128	@ 0x80
 80045ba:	68f8      	ldr	r0, [r7, #12]
 80045bc:	f000 f880 	bl	80046c0 <I2C_WaitOnFlagUntilTimeout>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d001      	beq.n	80045ca <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e04d      	b.n	8004666 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	2bff      	cmp	r3, #255	@ 0xff
 80045d2:	d90e      	bls.n	80045f2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	22ff      	movs	r2, #255	@ 0xff
 80045d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045de:	b2da      	uxtb	r2, r3
 80045e0:	8979      	ldrh	r1, [r7, #10]
 80045e2:	2300      	movs	r3, #0
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f000 fa2c 	bl	8004a48 <I2C_TransferConfig>
 80045f0:	e00f      	b.n	8004612 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f6:	b29a      	uxth	r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004600:	b2da      	uxtb	r2, r3
 8004602:	8979      	ldrh	r1, [r7, #10]
 8004604:	2300      	movs	r3, #0
 8004606:	9300      	str	r3, [sp, #0]
 8004608:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f000 fa1b 	bl	8004a48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004616:	b29b      	uxth	r3, r3
 8004618:	2b00      	cmp	r3, #0
 800461a:	d19e      	bne.n	800455a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	6a39      	ldr	r1, [r7, #32]
 8004620:	68f8      	ldr	r0, [r7, #12]
 8004622:	f000 f8ed 	bl	8004800 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d001      	beq.n	8004630 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e01a      	b.n	8004666 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2220      	movs	r2, #32
 8004636:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	6859      	ldr	r1, [r3, #4]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	4b0c      	ldr	r3, [pc, #48]	@ (8004674 <HAL_I2C_Master_Transmit+0x22c>)
 8004644:	400b      	ands	r3, r1
 8004646:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2220      	movs	r2, #32
 800464c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004660:	2300      	movs	r3, #0
 8004662:	e000      	b.n	8004666 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004664:	2302      	movs	r3, #2
  }
}
 8004666:	4618      	mov	r0, r3
 8004668:	3718      	adds	r7, #24
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	80002000 	.word	0x80002000
 8004674:	fe00e800 	.word	0xfe00e800

08004678 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	699b      	ldr	r3, [r3, #24]
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b02      	cmp	r3, #2
 800468c:	d103      	bne.n	8004696 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2200      	movs	r2, #0
 8004694:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d007      	beq.n	80046b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	699a      	ldr	r2, [r3, #24]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f042 0201 	orr.w	r2, r2, #1
 80046b2:	619a      	str	r2, [r3, #24]
  }
}
 80046b4:	bf00      	nop
 80046b6:	370c      	adds	r7, #12
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr

080046c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	603b      	str	r3, [r7, #0]
 80046cc:	4613      	mov	r3, r2
 80046ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046d0:	e03b      	b.n	800474a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046d2:	69ba      	ldr	r2, [r7, #24]
 80046d4:	6839      	ldr	r1, [r7, #0]
 80046d6:	68f8      	ldr	r0, [r7, #12]
 80046d8:	f000 f8d6 	bl	8004888 <I2C_IsErrorOccurred>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e041      	b.n	800476a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046ec:	d02d      	beq.n	800474a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ee:	f7fe f9d7 	bl	8002aa0 <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d302      	bcc.n	8004704 <I2C_WaitOnFlagUntilTimeout+0x44>
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d122      	bne.n	800474a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	699a      	ldr	r2, [r3, #24]
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	4013      	ands	r3, r2
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	429a      	cmp	r2, r3
 8004712:	bf0c      	ite	eq
 8004714:	2301      	moveq	r3, #1
 8004716:	2300      	movne	r3, #0
 8004718:	b2db      	uxtb	r3, r3
 800471a:	461a      	mov	r2, r3
 800471c:	79fb      	ldrb	r3, [r7, #7]
 800471e:	429a      	cmp	r2, r3
 8004720:	d113      	bne.n	800474a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004726:	f043 0220 	orr.w	r2, r3, #32
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2220      	movs	r2, #32
 8004732:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e00f      	b.n	800476a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	699a      	ldr	r2, [r3, #24]
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	4013      	ands	r3, r2
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	429a      	cmp	r2, r3
 8004758:	bf0c      	ite	eq
 800475a:	2301      	moveq	r3, #1
 800475c:	2300      	movne	r3, #0
 800475e:	b2db      	uxtb	r3, r3
 8004760:	461a      	mov	r2, r3
 8004762:	79fb      	ldrb	r3, [r7, #7]
 8004764:	429a      	cmp	r2, r3
 8004766:	d0b4      	beq.n	80046d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3710      	adds	r7, #16
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}

08004772 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004772:	b580      	push	{r7, lr}
 8004774:	b084      	sub	sp, #16
 8004776:	af00      	add	r7, sp, #0
 8004778:	60f8      	str	r0, [r7, #12]
 800477a:	60b9      	str	r1, [r7, #8]
 800477c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800477e:	e033      	b.n	80047e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	68b9      	ldr	r1, [r7, #8]
 8004784:	68f8      	ldr	r0, [r7, #12]
 8004786:	f000 f87f 	bl	8004888 <I2C_IsErrorOccurred>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d001      	beq.n	8004794 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e031      	b.n	80047f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800479a:	d025      	beq.n	80047e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800479c:	f7fe f980 	bl	8002aa0 <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	68ba      	ldr	r2, [r7, #8]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d302      	bcc.n	80047b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d11a      	bne.n	80047e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d013      	beq.n	80047e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c4:	f043 0220 	orr.w	r2, r3, #32
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2220      	movs	r2, #32
 80047d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2200      	movs	r2, #0
 80047d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e007      	b.n	80047f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d1c4      	bne.n	8004780 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3710      	adds	r7, #16
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800480c:	e02f      	b.n	800486e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	68b9      	ldr	r1, [r7, #8]
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f000 f838 	bl	8004888 <I2C_IsErrorOccurred>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d001      	beq.n	8004822 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e02d      	b.n	800487e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004822:	f7fe f93d 	bl	8002aa0 <HAL_GetTick>
 8004826:	4602      	mov	r2, r0
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	429a      	cmp	r2, r3
 8004830:	d302      	bcc.n	8004838 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d11a      	bne.n	800486e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	f003 0320 	and.w	r3, r3, #32
 8004842:	2b20      	cmp	r3, #32
 8004844:	d013      	beq.n	800486e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800484a:	f043 0220 	orr.w	r2, r3, #32
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2220      	movs	r2, #32
 8004856:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e007      	b.n	800487e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	f003 0320 	and.w	r3, r3, #32
 8004878:	2b20      	cmp	r3, #32
 800487a:	d1c8      	bne.n	800480e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3710      	adds	r7, #16
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
	...

08004888 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b08a      	sub	sp, #40	@ 0x28
 800488c:	af00      	add	r7, sp, #0
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004894:	2300      	movs	r3, #0
 8004896:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80048a2:	2300      	movs	r3, #0
 80048a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	f003 0310 	and.w	r3, r3, #16
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d068      	beq.n	8004986 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2210      	movs	r2, #16
 80048ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80048bc:	e049      	b.n	8004952 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048c4:	d045      	beq.n	8004952 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80048c6:	f7fe f8eb 	bl	8002aa0 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	68ba      	ldr	r2, [r7, #8]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d302      	bcc.n	80048dc <I2C_IsErrorOccurred+0x54>
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d13a      	bne.n	8004952 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048fe:	d121      	bne.n	8004944 <I2C_IsErrorOccurred+0xbc>
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004906:	d01d      	beq.n	8004944 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004908:	7cfb      	ldrb	r3, [r7, #19]
 800490a:	2b20      	cmp	r3, #32
 800490c:	d01a      	beq.n	8004944 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	685a      	ldr	r2, [r3, #4]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800491c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800491e:	f7fe f8bf 	bl	8002aa0 <HAL_GetTick>
 8004922:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004924:	e00e      	b.n	8004944 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004926:	f7fe f8bb 	bl	8002aa0 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b19      	cmp	r3, #25
 8004932:	d907      	bls.n	8004944 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004934:	6a3b      	ldr	r3, [r7, #32]
 8004936:	f043 0320 	orr.w	r3, r3, #32
 800493a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004942:	e006      	b.n	8004952 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	f003 0320 	and.w	r3, r3, #32
 800494e:	2b20      	cmp	r3, #32
 8004950:	d1e9      	bne.n	8004926 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	f003 0320 	and.w	r3, r3, #32
 800495c:	2b20      	cmp	r3, #32
 800495e:	d003      	beq.n	8004968 <I2C_IsErrorOccurred+0xe0>
 8004960:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004964:	2b00      	cmp	r3, #0
 8004966:	d0aa      	beq.n	80048be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004968:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800496c:	2b00      	cmp	r3, #0
 800496e:	d103      	bne.n	8004978 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2220      	movs	r2, #32
 8004976:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004978:	6a3b      	ldr	r3, [r7, #32]
 800497a:	f043 0304 	orr.w	r3, r3, #4
 800497e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004994:	2b00      	cmp	r3, #0
 8004996:	d00b      	beq.n	80049b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004998:	6a3b      	ldr	r3, [r7, #32]
 800499a:	f043 0301 	orr.w	r3, r3, #1
 800499e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80049a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00b      	beq.n	80049d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80049ba:	6a3b      	ldr	r3, [r7, #32]
 80049bc:	f043 0308 	orr.w	r3, r3, #8
 80049c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80049ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00b      	beq.n	80049f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80049dc:	6a3b      	ldr	r3, [r7, #32]
 80049de:	f043 0302 	orr.w	r3, r3, #2
 80049e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80049f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d01c      	beq.n	8004a36 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80049fc:	68f8      	ldr	r0, [r7, #12]
 80049fe:	f7ff fe3b 	bl	8004678 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6859      	ldr	r1, [r3, #4]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8004a44 <I2C_IsErrorOccurred+0x1bc>)
 8004a0e:	400b      	ands	r3, r1
 8004a10:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a16:	6a3b      	ldr	r3, [r7, #32]
 8004a18:	431a      	orrs	r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2220      	movs	r2, #32
 8004a22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004a36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3728      	adds	r7, #40	@ 0x28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	fe00e800 	.word	0xfe00e800

08004a48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b087      	sub	sp, #28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	607b      	str	r3, [r7, #4]
 8004a52:	460b      	mov	r3, r1
 8004a54:	817b      	strh	r3, [r7, #10]
 8004a56:	4613      	mov	r3, r2
 8004a58:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a5a:	897b      	ldrh	r3, [r7, #10]
 8004a5c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a60:	7a7b      	ldrb	r3, [r7, #9]
 8004a62:	041b      	lsls	r3, r3, #16
 8004a64:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a68:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a6e:	6a3b      	ldr	r3, [r7, #32]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004a76:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685a      	ldr	r2, [r3, #4]
 8004a7e:	6a3b      	ldr	r3, [r7, #32]
 8004a80:	0d5b      	lsrs	r3, r3, #21
 8004a82:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004a86:	4b08      	ldr	r3, [pc, #32]	@ (8004aa8 <I2C_TransferConfig+0x60>)
 8004a88:	430b      	orrs	r3, r1
 8004a8a:	43db      	mvns	r3, r3
 8004a8c:	ea02 0103 	and.w	r1, r2, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	430a      	orrs	r2, r1
 8004a98:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004a9a:	bf00      	nop
 8004a9c:	371c      	adds	r7, #28
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	03ff63ff 	.word	0x03ff63ff

08004aac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b20      	cmp	r3, #32
 8004ac0:	d138      	bne.n	8004b34 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d101      	bne.n	8004ad0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004acc:	2302      	movs	r3, #2
 8004ace:	e032      	b.n	8004b36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2224      	movs	r2, #36	@ 0x24
 8004adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f022 0201 	bic.w	r2, r2, #1
 8004aee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004afe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6819      	ldr	r1, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	683a      	ldr	r2, [r7, #0]
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f042 0201 	orr.w	r2, r2, #1
 8004b1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2220      	movs	r2, #32
 8004b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b30:	2300      	movs	r3, #0
 8004b32:	e000      	b.n	8004b36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004b34:	2302      	movs	r3, #2
  }
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr

08004b42 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b085      	sub	sp, #20
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
 8004b4a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b20      	cmp	r3, #32
 8004b56:	d139      	bne.n	8004bcc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d101      	bne.n	8004b66 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004b62:	2302      	movs	r3, #2
 8004b64:	e033      	b.n	8004bce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2224      	movs	r2, #36	@ 0x24
 8004b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f022 0201 	bic.w	r2, r2, #1
 8004b84:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004b94:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	021b      	lsls	r3, r3, #8
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f042 0201 	orr.w	r2, r2, #1
 8004bb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2220      	movs	r2, #32
 8004bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	e000      	b.n	8004bce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004bcc:	2302      	movs	r3, #2
  }
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3714      	adds	r7, #20
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
	...

08004bdc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004be0:	4b05      	ldr	r3, [pc, #20]	@ (8004bf8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a04      	ldr	r2, [pc, #16]	@ (8004bf8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004be6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bea:	6013      	str	r3, [r2, #0]
}
 8004bec:	bf00      	nop
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	40007000 	.word	0x40007000

08004bfc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c00:	4b0d      	ldr	r3, [pc, #52]	@ (8004c38 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c0c:	d102      	bne.n	8004c14 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004c0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c12:	e00b      	b.n	8004c2c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004c14:	4b08      	ldr	r3, [pc, #32]	@ (8004c38 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c22:	d102      	bne.n	8004c2a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004c24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c28:	e000      	b.n	8004c2c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004c2a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	40007000 	.word	0x40007000

08004c3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d141      	bne.n	8004cce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c4a:	4b4b      	ldr	r3, [pc, #300]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c56:	d131      	bne.n	8004cbc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c58:	4b47      	ldr	r3, [pc, #284]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c5e:	4a46      	ldr	r2, [pc, #280]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c68:	4b43      	ldr	r3, [pc, #268]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004c70:	4a41      	ldr	r2, [pc, #260]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c76:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004c78:	4b40      	ldr	r3, [pc, #256]	@ (8004d7c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2232      	movs	r2, #50	@ 0x32
 8004c7e:	fb02 f303 	mul.w	r3, r2, r3
 8004c82:	4a3f      	ldr	r2, [pc, #252]	@ (8004d80 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004c84:	fba2 2303 	umull	r2, r3, r2, r3
 8004c88:	0c9b      	lsrs	r3, r3, #18
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c8e:	e002      	b.n	8004c96 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	3b01      	subs	r3, #1
 8004c94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c96:	4b38      	ldr	r3, [pc, #224]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ca2:	d102      	bne.n	8004caa <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d1f2      	bne.n	8004c90 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004caa:	4b33      	ldr	r3, [pc, #204]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cac:	695b      	ldr	r3, [r3, #20]
 8004cae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cb6:	d158      	bne.n	8004d6a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e057      	b.n	8004d6c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004cbc:	4b2e      	ldr	r3, [pc, #184]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cc2:	4a2d      	ldr	r2, [pc, #180]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cc8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004ccc:	e04d      	b.n	8004d6a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cd4:	d141      	bne.n	8004d5a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004cd6:	4b28      	ldr	r3, [pc, #160]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004cde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ce2:	d131      	bne.n	8004d48 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ce4:	4b24      	ldr	r3, [pc, #144]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cea:	4a23      	ldr	r2, [pc, #140]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cf0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004cf4:	4b20      	ldr	r3, [pc, #128]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004cfc:	4a1e      	ldr	r2, [pc, #120]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d02:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004d04:	4b1d      	ldr	r3, [pc, #116]	@ (8004d7c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2232      	movs	r2, #50	@ 0x32
 8004d0a:	fb02 f303 	mul.w	r3, r2, r3
 8004d0e:	4a1c      	ldr	r2, [pc, #112]	@ (8004d80 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004d10:	fba2 2303 	umull	r2, r3, r2, r3
 8004d14:	0c9b      	lsrs	r3, r3, #18
 8004d16:	3301      	adds	r3, #1
 8004d18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d1a:	e002      	b.n	8004d22 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d22:	4b15      	ldr	r3, [pc, #84]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d2e:	d102      	bne.n	8004d36 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d1f2      	bne.n	8004d1c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d36:	4b10      	ldr	r3, [pc, #64]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d38:	695b      	ldr	r3, [r3, #20]
 8004d3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d42:	d112      	bne.n	8004d6a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e011      	b.n	8004d6c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d48:	4b0b      	ldr	r3, [pc, #44]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004d58:	e007      	b.n	8004d6a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004d5a:	4b07      	ldr	r3, [pc, #28]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d62:	4a05      	ldr	r2, [pc, #20]	@ (8004d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d64:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d68:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3714      	adds	r7, #20
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr
 8004d78:	40007000 	.word	0x40007000
 8004d7c:	20040000 	.word	0x20040000
 8004d80:	431bde83 	.word	0x431bde83

08004d84 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004d84:	b480      	push	{r7}
 8004d86:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004d88:	4b05      	ldr	r3, [pc, #20]	@ (8004da0 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	4a04      	ldr	r2, [pc, #16]	@ (8004da0 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004d8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d92:	6053      	str	r3, [r2, #4]
}
 8004d94:	bf00      	nop
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	40007000 	.word	0x40007000

08004da4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b088      	sub	sp, #32
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d102      	bne.n	8004db8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	f000 bc08 	b.w	80055c8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004db8:	4b96      	ldr	r3, [pc, #600]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f003 030c 	and.w	r3, r3, #12
 8004dc0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004dc2:	4b94      	ldr	r3, [pc, #592]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	f003 0303 	and.w	r3, r3, #3
 8004dca:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 0310 	and.w	r3, r3, #16
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	f000 80e4 	beq.w	8004fa2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d007      	beq.n	8004df0 <HAL_RCC_OscConfig+0x4c>
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	2b0c      	cmp	r3, #12
 8004de4:	f040 808b 	bne.w	8004efe <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	f040 8087 	bne.w	8004efe <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004df0:	4b88      	ldr	r3, [pc, #544]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d005      	beq.n	8004e08 <HAL_RCC_OscConfig+0x64>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	699b      	ldr	r3, [r3, #24]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d101      	bne.n	8004e08 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e3df      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a1a      	ldr	r2, [r3, #32]
 8004e0c:	4b81      	ldr	r3, [pc, #516]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0308 	and.w	r3, r3, #8
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d004      	beq.n	8004e22 <HAL_RCC_OscConfig+0x7e>
 8004e18:	4b7e      	ldr	r3, [pc, #504]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e20:	e005      	b.n	8004e2e <HAL_RCC_OscConfig+0x8a>
 8004e22:	4b7c      	ldr	r3, [pc, #496]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e28:	091b      	lsrs	r3, r3, #4
 8004e2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d223      	bcs.n	8004e7a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a1b      	ldr	r3, [r3, #32]
 8004e36:	4618      	mov	r0, r3
 8004e38:	f000 fdcc 	bl	80059d4 <RCC_SetFlashLatencyFromMSIRange>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d001      	beq.n	8004e46 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e3c0      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e46:	4b73      	ldr	r3, [pc, #460]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a72      	ldr	r2, [pc, #456]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e4c:	f043 0308 	orr.w	r3, r3, #8
 8004e50:	6013      	str	r3, [r2, #0]
 8004e52:	4b70      	ldr	r3, [pc, #448]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a1b      	ldr	r3, [r3, #32]
 8004e5e:	496d      	ldr	r1, [pc, #436]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e64:	4b6b      	ldr	r3, [pc, #428]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	69db      	ldr	r3, [r3, #28]
 8004e70:	021b      	lsls	r3, r3, #8
 8004e72:	4968      	ldr	r1, [pc, #416]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	604b      	str	r3, [r1, #4]
 8004e78:	e025      	b.n	8004ec6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e7a:	4b66      	ldr	r3, [pc, #408]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a65      	ldr	r2, [pc, #404]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e80:	f043 0308 	orr.w	r3, r3, #8
 8004e84:	6013      	str	r3, [r2, #0]
 8004e86:	4b63      	ldr	r3, [pc, #396]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	4960      	ldr	r1, [pc, #384]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e98:	4b5e      	ldr	r3, [pc, #376]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	69db      	ldr	r3, [r3, #28]
 8004ea4:	021b      	lsls	r3, r3, #8
 8004ea6:	495b      	ldr	r1, [pc, #364]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d109      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a1b      	ldr	r3, [r3, #32]
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f000 fd8c 	bl	80059d4 <RCC_SetFlashLatencyFromMSIRange>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e380      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004ec6:	f000 fcc1 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	4b51      	ldr	r3, [pc, #324]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	091b      	lsrs	r3, r3, #4
 8004ed2:	f003 030f 	and.w	r3, r3, #15
 8004ed6:	4950      	ldr	r1, [pc, #320]	@ (8005018 <HAL_RCC_OscConfig+0x274>)
 8004ed8:	5ccb      	ldrb	r3, [r1, r3]
 8004eda:	f003 031f 	and.w	r3, r3, #31
 8004ede:	fa22 f303 	lsr.w	r3, r2, r3
 8004ee2:	4a4e      	ldr	r2, [pc, #312]	@ (800501c <HAL_RCC_OscConfig+0x278>)
 8004ee4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004ee6:	4b4e      	ldr	r3, [pc, #312]	@ (8005020 <HAL_RCC_OscConfig+0x27c>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f7fd fd88 	bl	8002a00 <HAL_InitTick>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d052      	beq.n	8004fa0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
 8004efc:	e364      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	699b      	ldr	r3, [r3, #24]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d032      	beq.n	8004f6c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004f06:	4b43      	ldr	r3, [pc, #268]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a42      	ldr	r2, [pc, #264]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f0c:	f043 0301 	orr.w	r3, r3, #1
 8004f10:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004f12:	f7fd fdc5 	bl	8002aa0 <HAL_GetTick>
 8004f16:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f18:	e008      	b.n	8004f2c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f1a:	f7fd fdc1 	bl	8002aa0 <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d901      	bls.n	8004f2c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e34d      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f2c:	4b39      	ldr	r3, [pc, #228]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0302 	and.w	r3, r3, #2
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d0f0      	beq.n	8004f1a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f38:	4b36      	ldr	r3, [pc, #216]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a35      	ldr	r2, [pc, #212]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f3e:	f043 0308 	orr.w	r3, r3, #8
 8004f42:	6013      	str	r3, [r2, #0]
 8004f44:	4b33      	ldr	r3, [pc, #204]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6a1b      	ldr	r3, [r3, #32]
 8004f50:	4930      	ldr	r1, [pc, #192]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f56:	4b2f      	ldr	r3, [pc, #188]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	69db      	ldr	r3, [r3, #28]
 8004f62:	021b      	lsls	r3, r3, #8
 8004f64:	492b      	ldr	r1, [pc, #172]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	604b      	str	r3, [r1, #4]
 8004f6a:	e01a      	b.n	8004fa2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004f6c:	4b29      	ldr	r3, [pc, #164]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a28      	ldr	r2, [pc, #160]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f72:	f023 0301 	bic.w	r3, r3, #1
 8004f76:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004f78:	f7fd fd92 	bl	8002aa0 <HAL_GetTick>
 8004f7c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004f7e:	e008      	b.n	8004f92 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f80:	f7fd fd8e 	bl	8002aa0 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e31a      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004f92:	4b20      	ldr	r3, [pc, #128]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1f0      	bne.n	8004f80 <HAL_RCC_OscConfig+0x1dc>
 8004f9e:	e000      	b.n	8004fa2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004fa0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d073      	beq.n	8005096 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	2b08      	cmp	r3, #8
 8004fb2:	d005      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x21c>
 8004fb4:	69bb      	ldr	r3, [r7, #24]
 8004fb6:	2b0c      	cmp	r3, #12
 8004fb8:	d10e      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	2b03      	cmp	r3, #3
 8004fbe:	d10b      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fc0:	4b14      	ldr	r3, [pc, #80]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d063      	beq.n	8005094 <HAL_RCC_OscConfig+0x2f0>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d15f      	bne.n	8005094 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e2f7      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fe0:	d106      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x24c>
 8004fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a0b      	ldr	r2, [pc, #44]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004fe8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fec:	6013      	str	r3, [r2, #0]
 8004fee:	e025      	b.n	800503c <HAL_RCC_OscConfig+0x298>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ff8:	d114      	bne.n	8005024 <HAL_RCC_OscConfig+0x280>
 8004ffa:	4b06      	ldr	r3, [pc, #24]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a05      	ldr	r2, [pc, #20]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8005000:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005004:	6013      	str	r3, [r2, #0]
 8005006:	4b03      	ldr	r3, [pc, #12]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a02      	ldr	r2, [pc, #8]	@ (8005014 <HAL_RCC_OscConfig+0x270>)
 800500c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005010:	6013      	str	r3, [r2, #0]
 8005012:	e013      	b.n	800503c <HAL_RCC_OscConfig+0x298>
 8005014:	40021000 	.word	0x40021000
 8005018:	0800a5b4 	.word	0x0800a5b4
 800501c:	20040000 	.word	0x20040000
 8005020:	20040004 	.word	0x20040004
 8005024:	4ba0      	ldr	r3, [pc, #640]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a9f      	ldr	r2, [pc, #636]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 800502a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800502e:	6013      	str	r3, [r2, #0]
 8005030:	4b9d      	ldr	r3, [pc, #628]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a9c      	ldr	r2, [pc, #624]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005036:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800503a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d013      	beq.n	800506c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005044:	f7fd fd2c 	bl	8002aa0 <HAL_GetTick>
 8005048:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800504a:	e008      	b.n	800505e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800504c:	f7fd fd28 	bl	8002aa0 <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	2b64      	cmp	r3, #100	@ 0x64
 8005058:	d901      	bls.n	800505e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e2b4      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800505e:	4b92      	ldr	r3, [pc, #584]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d0f0      	beq.n	800504c <HAL_RCC_OscConfig+0x2a8>
 800506a:	e014      	b.n	8005096 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800506c:	f7fd fd18 	bl	8002aa0 <HAL_GetTick>
 8005070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005072:	e008      	b.n	8005086 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005074:	f7fd fd14 	bl	8002aa0 <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	2b64      	cmp	r3, #100	@ 0x64
 8005080:	d901      	bls.n	8005086 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005082:	2303      	movs	r3, #3
 8005084:	e2a0      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005086:	4b88      	ldr	r3, [pc, #544]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d1f0      	bne.n	8005074 <HAL_RCC_OscConfig+0x2d0>
 8005092:	e000      	b.n	8005096 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005094:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 0302 	and.w	r3, r3, #2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d060      	beq.n	8005164 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	2b04      	cmp	r3, #4
 80050a6:	d005      	beq.n	80050b4 <HAL_RCC_OscConfig+0x310>
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	2b0c      	cmp	r3, #12
 80050ac:	d119      	bne.n	80050e2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d116      	bne.n	80050e2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050b4:	4b7c      	ldr	r3, [pc, #496]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d005      	beq.n	80050cc <HAL_RCC_OscConfig+0x328>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d101      	bne.n	80050cc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e27d      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050cc:	4b76      	ldr	r3, [pc, #472]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	691b      	ldr	r3, [r3, #16]
 80050d8:	061b      	lsls	r3, r3, #24
 80050da:	4973      	ldr	r1, [pc, #460]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 80050dc:	4313      	orrs	r3, r2
 80050de:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050e0:	e040      	b.n	8005164 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d023      	beq.n	8005132 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050ea:	4b6f      	ldr	r3, [pc, #444]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a6e      	ldr	r2, [pc, #440]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 80050f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f6:	f7fd fcd3 	bl	8002aa0 <HAL_GetTick>
 80050fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050fc:	e008      	b.n	8005110 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050fe:	f7fd fccf 	bl	8002aa0 <HAL_GetTick>
 8005102:	4602      	mov	r2, r0
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	2b02      	cmp	r3, #2
 800510a:	d901      	bls.n	8005110 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e25b      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005110:	4b65      	ldr	r3, [pc, #404]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005118:	2b00      	cmp	r3, #0
 800511a:	d0f0      	beq.n	80050fe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800511c:	4b62      	ldr	r3, [pc, #392]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	061b      	lsls	r3, r3, #24
 800512a:	495f      	ldr	r1, [pc, #380]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 800512c:	4313      	orrs	r3, r2
 800512e:	604b      	str	r3, [r1, #4]
 8005130:	e018      	b.n	8005164 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005132:	4b5d      	ldr	r3, [pc, #372]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a5c      	ldr	r2, [pc, #368]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005138:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800513c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800513e:	f7fd fcaf 	bl	8002aa0 <HAL_GetTick>
 8005142:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005144:	e008      	b.n	8005158 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005146:	f7fd fcab 	bl	8002aa0 <HAL_GetTick>
 800514a:	4602      	mov	r2, r0
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	1ad3      	subs	r3, r2, r3
 8005150:	2b02      	cmp	r3, #2
 8005152:	d901      	bls.n	8005158 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005154:	2303      	movs	r3, #3
 8005156:	e237      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005158:	4b53      	ldr	r3, [pc, #332]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005160:	2b00      	cmp	r3, #0
 8005162:	d1f0      	bne.n	8005146 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 0308 	and.w	r3, r3, #8
 800516c:	2b00      	cmp	r3, #0
 800516e:	d03c      	beq.n	80051ea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	695b      	ldr	r3, [r3, #20]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d01c      	beq.n	80051b2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005178:	4b4b      	ldr	r3, [pc, #300]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 800517a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800517e:	4a4a      	ldr	r2, [pc, #296]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005180:	f043 0301 	orr.w	r3, r3, #1
 8005184:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005188:	f7fd fc8a 	bl	8002aa0 <HAL_GetTick>
 800518c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800518e:	e008      	b.n	80051a2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005190:	f7fd fc86 	bl	8002aa0 <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	2b02      	cmp	r3, #2
 800519c:	d901      	bls.n	80051a2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800519e:	2303      	movs	r3, #3
 80051a0:	e212      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051a2:	4b41      	ldr	r3, [pc, #260]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 80051a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0ef      	beq.n	8005190 <HAL_RCC_OscConfig+0x3ec>
 80051b0:	e01b      	b.n	80051ea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051b2:	4b3d      	ldr	r3, [pc, #244]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 80051b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051b8:	4a3b      	ldr	r2, [pc, #236]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 80051ba:	f023 0301 	bic.w	r3, r3, #1
 80051be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051c2:	f7fd fc6d 	bl	8002aa0 <HAL_GetTick>
 80051c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051c8:	e008      	b.n	80051dc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051ca:	f7fd fc69 	bl	8002aa0 <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d901      	bls.n	80051dc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e1f5      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051dc:	4b32      	ldr	r3, [pc, #200]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 80051de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1ef      	bne.n	80051ca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0304 	and.w	r3, r3, #4
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f000 80a6 	beq.w	8005344 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051f8:	2300      	movs	r3, #0
 80051fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80051fc:	4b2a      	ldr	r3, [pc, #168]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 80051fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005200:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d10d      	bne.n	8005224 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005208:	4b27      	ldr	r3, [pc, #156]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 800520a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800520c:	4a26      	ldr	r2, [pc, #152]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 800520e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005212:	6593      	str	r3, [r2, #88]	@ 0x58
 8005214:	4b24      	ldr	r3, [pc, #144]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005218:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800521c:	60bb      	str	r3, [r7, #8]
 800521e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005220:	2301      	movs	r3, #1
 8005222:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005224:	4b21      	ldr	r3, [pc, #132]	@ (80052ac <HAL_RCC_OscConfig+0x508>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800522c:	2b00      	cmp	r3, #0
 800522e:	d118      	bne.n	8005262 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005230:	4b1e      	ldr	r3, [pc, #120]	@ (80052ac <HAL_RCC_OscConfig+0x508>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a1d      	ldr	r2, [pc, #116]	@ (80052ac <HAL_RCC_OscConfig+0x508>)
 8005236:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800523a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800523c:	f7fd fc30 	bl	8002aa0 <HAL_GetTick>
 8005240:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005242:	e008      	b.n	8005256 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005244:	f7fd fc2c 	bl	8002aa0 <HAL_GetTick>
 8005248:	4602      	mov	r2, r0
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	1ad3      	subs	r3, r2, r3
 800524e:	2b02      	cmp	r3, #2
 8005250:	d901      	bls.n	8005256 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005252:	2303      	movs	r3, #3
 8005254:	e1b8      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005256:	4b15      	ldr	r3, [pc, #84]	@ (80052ac <HAL_RCC_OscConfig+0x508>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800525e:	2b00      	cmp	r3, #0
 8005260:	d0f0      	beq.n	8005244 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	2b01      	cmp	r3, #1
 8005268:	d108      	bne.n	800527c <HAL_RCC_OscConfig+0x4d8>
 800526a:	4b0f      	ldr	r3, [pc, #60]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 800526c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005270:	4a0d      	ldr	r2, [pc, #52]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005272:	f043 0301 	orr.w	r3, r3, #1
 8005276:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800527a:	e029      	b.n	80052d0 <HAL_RCC_OscConfig+0x52c>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	2b05      	cmp	r3, #5
 8005282:	d115      	bne.n	80052b0 <HAL_RCC_OscConfig+0x50c>
 8005284:	4b08      	ldr	r3, [pc, #32]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800528a:	4a07      	ldr	r2, [pc, #28]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 800528c:	f043 0304 	orr.w	r3, r3, #4
 8005290:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005294:	4b04      	ldr	r3, [pc, #16]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 8005296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800529a:	4a03      	ldr	r2, [pc, #12]	@ (80052a8 <HAL_RCC_OscConfig+0x504>)
 800529c:	f043 0301 	orr.w	r3, r3, #1
 80052a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052a4:	e014      	b.n	80052d0 <HAL_RCC_OscConfig+0x52c>
 80052a6:	bf00      	nop
 80052a8:	40021000 	.word	0x40021000
 80052ac:	40007000 	.word	0x40007000
 80052b0:	4b9d      	ldr	r3, [pc, #628]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80052b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052b6:	4a9c      	ldr	r2, [pc, #624]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80052b8:	f023 0301 	bic.w	r3, r3, #1
 80052bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052c0:	4b99      	ldr	r3, [pc, #612]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80052c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052c6:	4a98      	ldr	r2, [pc, #608]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80052c8:	f023 0304 	bic.w	r3, r3, #4
 80052cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d016      	beq.n	8005306 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052d8:	f7fd fbe2 	bl	8002aa0 <HAL_GetTick>
 80052dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052de:	e00a      	b.n	80052f6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052e0:	f7fd fbde 	bl	8002aa0 <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d901      	bls.n	80052f6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e168      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052f6:	4b8c      	ldr	r3, [pc, #560]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80052f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052fc:	f003 0302 	and.w	r3, r3, #2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d0ed      	beq.n	80052e0 <HAL_RCC_OscConfig+0x53c>
 8005304:	e015      	b.n	8005332 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005306:	f7fd fbcb 	bl	8002aa0 <HAL_GetTick>
 800530a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800530c:	e00a      	b.n	8005324 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800530e:	f7fd fbc7 	bl	8002aa0 <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	f241 3288 	movw	r2, #5000	@ 0x1388
 800531c:	4293      	cmp	r3, r2
 800531e:	d901      	bls.n	8005324 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e151      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005324:	4b80      	ldr	r3, [pc, #512]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 8005326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800532a:	f003 0302 	and.w	r3, r3, #2
 800532e:	2b00      	cmp	r3, #0
 8005330:	d1ed      	bne.n	800530e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005332:	7ffb      	ldrb	r3, [r7, #31]
 8005334:	2b01      	cmp	r3, #1
 8005336:	d105      	bne.n	8005344 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005338:	4b7b      	ldr	r3, [pc, #492]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 800533a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800533c:	4a7a      	ldr	r2, [pc, #488]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 800533e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005342:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0320 	and.w	r3, r3, #32
 800534c:	2b00      	cmp	r3, #0
 800534e:	d03c      	beq.n	80053ca <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005354:	2b00      	cmp	r3, #0
 8005356:	d01c      	beq.n	8005392 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005358:	4b73      	ldr	r3, [pc, #460]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 800535a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800535e:	4a72      	ldr	r2, [pc, #456]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 8005360:	f043 0301 	orr.w	r3, r3, #1
 8005364:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005368:	f7fd fb9a 	bl	8002aa0 <HAL_GetTick>
 800536c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800536e:	e008      	b.n	8005382 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005370:	f7fd fb96 	bl	8002aa0 <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e122      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005382:	4b69      	ldr	r3, [pc, #420]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 8005384:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b00      	cmp	r3, #0
 800538e:	d0ef      	beq.n	8005370 <HAL_RCC_OscConfig+0x5cc>
 8005390:	e01b      	b.n	80053ca <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005392:	4b65      	ldr	r3, [pc, #404]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 8005394:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005398:	4a63      	ldr	r2, [pc, #396]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 800539a:	f023 0301 	bic.w	r3, r3, #1
 800539e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053a2:	f7fd fb7d 	bl	8002aa0 <HAL_GetTick>
 80053a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80053a8:	e008      	b.n	80053bc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053aa:	f7fd fb79 	bl	8002aa0 <HAL_GetTick>
 80053ae:	4602      	mov	r2, r0
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d901      	bls.n	80053bc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e105      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80053bc:	4b5a      	ldr	r3, [pc, #360]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80053be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1ef      	bne.n	80053aa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	f000 80f9 	beq.w	80055c6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d8:	2b02      	cmp	r3, #2
 80053da:	f040 80cf 	bne.w	800557c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80053de:	4b52      	ldr	r3, [pc, #328]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	f003 0203 	and.w	r2, r3, #3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d12c      	bne.n	800544c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053fc:	3b01      	subs	r3, #1
 80053fe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005400:	429a      	cmp	r2, r3
 8005402:	d123      	bne.n	800544c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800540e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005410:	429a      	cmp	r2, r3
 8005412:	d11b      	bne.n	800544c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800541e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005420:	429a      	cmp	r2, r3
 8005422:	d113      	bne.n	800544c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800542e:	085b      	lsrs	r3, r3, #1
 8005430:	3b01      	subs	r3, #1
 8005432:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005434:	429a      	cmp	r2, r3
 8005436:	d109      	bne.n	800544c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005442:	085b      	lsrs	r3, r3, #1
 8005444:	3b01      	subs	r3, #1
 8005446:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005448:	429a      	cmp	r2, r3
 800544a:	d071      	beq.n	8005530 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	2b0c      	cmp	r3, #12
 8005450:	d068      	beq.n	8005524 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005452:	4b35      	ldr	r3, [pc, #212]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d105      	bne.n	800546a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800545e:	4b32      	ldr	r3, [pc, #200]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005466:	2b00      	cmp	r3, #0
 8005468:	d001      	beq.n	800546e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e0ac      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800546e:	4b2e      	ldr	r3, [pc, #184]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a2d      	ldr	r2, [pc, #180]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 8005474:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005478:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800547a:	f7fd fb11 	bl	8002aa0 <HAL_GetTick>
 800547e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005480:	e008      	b.n	8005494 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005482:	f7fd fb0d 	bl	8002aa0 <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	2b02      	cmp	r3, #2
 800548e:	d901      	bls.n	8005494 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e099      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005494:	4b24      	ldr	r3, [pc, #144]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1f0      	bne.n	8005482 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054a0:	4b21      	ldr	r3, [pc, #132]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	4b21      	ldr	r3, [pc, #132]	@ (800552c <HAL_RCC_OscConfig+0x788>)
 80054a6:	4013      	ands	r3, r2
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80054b0:	3a01      	subs	r2, #1
 80054b2:	0112      	lsls	r2, r2, #4
 80054b4:	4311      	orrs	r1, r2
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80054ba:	0212      	lsls	r2, r2, #8
 80054bc:	4311      	orrs	r1, r2
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80054c2:	0852      	lsrs	r2, r2, #1
 80054c4:	3a01      	subs	r2, #1
 80054c6:	0552      	lsls	r2, r2, #21
 80054c8:	4311      	orrs	r1, r2
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80054ce:	0852      	lsrs	r2, r2, #1
 80054d0:	3a01      	subs	r2, #1
 80054d2:	0652      	lsls	r2, r2, #25
 80054d4:	4311      	orrs	r1, r2
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80054da:	06d2      	lsls	r2, r2, #27
 80054dc:	430a      	orrs	r2, r1
 80054de:	4912      	ldr	r1, [pc, #72]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80054e4:	4b10      	ldr	r3, [pc, #64]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a0f      	ldr	r2, [pc, #60]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80054ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80054ee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80054f0:	4b0d      	ldr	r3, [pc, #52]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	4a0c      	ldr	r2, [pc, #48]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 80054f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80054fa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80054fc:	f7fd fad0 	bl	8002aa0 <HAL_GetTick>
 8005500:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005502:	e008      	b.n	8005516 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005504:	f7fd facc 	bl	8002aa0 <HAL_GetTick>
 8005508:	4602      	mov	r2, r0
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	2b02      	cmp	r3, #2
 8005510:	d901      	bls.n	8005516 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	e058      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005516:	4b04      	ldr	r3, [pc, #16]	@ (8005528 <HAL_RCC_OscConfig+0x784>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d0f0      	beq.n	8005504 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005522:	e050      	b.n	80055c6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e04f      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
 8005528:	40021000 	.word	0x40021000
 800552c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005530:	4b27      	ldr	r3, [pc, #156]	@ (80055d0 <HAL_RCC_OscConfig+0x82c>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005538:	2b00      	cmp	r3, #0
 800553a:	d144      	bne.n	80055c6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800553c:	4b24      	ldr	r3, [pc, #144]	@ (80055d0 <HAL_RCC_OscConfig+0x82c>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a23      	ldr	r2, [pc, #140]	@ (80055d0 <HAL_RCC_OscConfig+0x82c>)
 8005542:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005546:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005548:	4b21      	ldr	r3, [pc, #132]	@ (80055d0 <HAL_RCC_OscConfig+0x82c>)
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	4a20      	ldr	r2, [pc, #128]	@ (80055d0 <HAL_RCC_OscConfig+0x82c>)
 800554e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005552:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005554:	f7fd faa4 	bl	8002aa0 <HAL_GetTick>
 8005558:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800555a:	e008      	b.n	800556e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800555c:	f7fd faa0 	bl	8002aa0 <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b02      	cmp	r3, #2
 8005568:	d901      	bls.n	800556e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e02c      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800556e:	4b18      	ldr	r3, [pc, #96]	@ (80055d0 <HAL_RCC_OscConfig+0x82c>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d0f0      	beq.n	800555c <HAL_RCC_OscConfig+0x7b8>
 800557a:	e024      	b.n	80055c6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800557c:	69bb      	ldr	r3, [r7, #24]
 800557e:	2b0c      	cmp	r3, #12
 8005580:	d01f      	beq.n	80055c2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005582:	4b13      	ldr	r3, [pc, #76]	@ (80055d0 <HAL_RCC_OscConfig+0x82c>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a12      	ldr	r2, [pc, #72]	@ (80055d0 <HAL_RCC_OscConfig+0x82c>)
 8005588:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800558c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800558e:	f7fd fa87 	bl	8002aa0 <HAL_GetTick>
 8005592:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005594:	e008      	b.n	80055a8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005596:	f7fd fa83 	bl	8002aa0 <HAL_GetTick>
 800559a:	4602      	mov	r2, r0
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	2b02      	cmp	r3, #2
 80055a2:	d901      	bls.n	80055a8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80055a4:	2303      	movs	r3, #3
 80055a6:	e00f      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055a8:	4b09      	ldr	r3, [pc, #36]	@ (80055d0 <HAL_RCC_OscConfig+0x82c>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1f0      	bne.n	8005596 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80055b4:	4b06      	ldr	r3, [pc, #24]	@ (80055d0 <HAL_RCC_OscConfig+0x82c>)
 80055b6:	68da      	ldr	r2, [r3, #12]
 80055b8:	4905      	ldr	r1, [pc, #20]	@ (80055d0 <HAL_RCC_OscConfig+0x82c>)
 80055ba:	4b06      	ldr	r3, [pc, #24]	@ (80055d4 <HAL_RCC_OscConfig+0x830>)
 80055bc:	4013      	ands	r3, r2
 80055be:	60cb      	str	r3, [r1, #12]
 80055c0:	e001      	b.n	80055c6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e000      	b.n	80055c8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3720      	adds	r7, #32
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}
 80055d0:	40021000 	.word	0x40021000
 80055d4:	feeefffc 	.word	0xfeeefffc

080055d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b086      	sub	sp, #24
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80055e2:	2300      	movs	r3, #0
 80055e4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d101      	bne.n	80055f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e11d      	b.n	800582c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80055f0:	4b90      	ldr	r3, [pc, #576]	@ (8005834 <HAL_RCC_ClockConfig+0x25c>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 030f 	and.w	r3, r3, #15
 80055f8:	683a      	ldr	r2, [r7, #0]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d910      	bls.n	8005620 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055fe:	4b8d      	ldr	r3, [pc, #564]	@ (8005834 <HAL_RCC_ClockConfig+0x25c>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f023 020f 	bic.w	r2, r3, #15
 8005606:	498b      	ldr	r1, [pc, #556]	@ (8005834 <HAL_RCC_ClockConfig+0x25c>)
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	4313      	orrs	r3, r2
 800560c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800560e:	4b89      	ldr	r3, [pc, #548]	@ (8005834 <HAL_RCC_ClockConfig+0x25c>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 030f 	and.w	r3, r3, #15
 8005616:	683a      	ldr	r2, [r7, #0]
 8005618:	429a      	cmp	r2, r3
 800561a:	d001      	beq.n	8005620 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e105      	b.n	800582c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 0302 	and.w	r3, r3, #2
 8005628:	2b00      	cmp	r3, #0
 800562a:	d010      	beq.n	800564e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	689a      	ldr	r2, [r3, #8]
 8005630:	4b81      	ldr	r3, [pc, #516]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005638:	429a      	cmp	r2, r3
 800563a:	d908      	bls.n	800564e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800563c:	4b7e      	ldr	r3, [pc, #504]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	497b      	ldr	r1, [pc, #492]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 800564a:	4313      	orrs	r3, r2
 800564c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	2b00      	cmp	r3, #0
 8005658:	d079      	beq.n	800574e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	2b03      	cmp	r3, #3
 8005660:	d11e      	bne.n	80056a0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005662:	4b75      	ldr	r3, [pc, #468]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d101      	bne.n	8005672 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e0dc      	b.n	800582c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005672:	f000 fa09 	bl	8005a88 <RCC_GetSysClockFreqFromPLLSource>
 8005676:	4603      	mov	r3, r0
 8005678:	4a70      	ldr	r2, [pc, #448]	@ (800583c <HAL_RCC_ClockConfig+0x264>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d946      	bls.n	800570c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800567e:	4b6e      	ldr	r3, [pc, #440]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d140      	bne.n	800570c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800568a:	4b6b      	ldr	r3, [pc, #428]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005692:	4a69      	ldr	r2, [pc, #420]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 8005694:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005698:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800569a:	2380      	movs	r3, #128	@ 0x80
 800569c:	617b      	str	r3, [r7, #20]
 800569e:	e035      	b.n	800570c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d107      	bne.n	80056b8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056a8:	4b63      	ldr	r3, [pc, #396]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d115      	bne.n	80056e0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e0b9      	b.n	800582c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d107      	bne.n	80056d0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80056c0:	4b5d      	ldr	r3, [pc, #372]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0302 	and.w	r3, r3, #2
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d109      	bne.n	80056e0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	e0ad      	b.n	800582c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056d0:	4b59      	ldr	r3, [pc, #356]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d101      	bne.n	80056e0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	e0a5      	b.n	800582c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80056e0:	f000 f8b4 	bl	800584c <HAL_RCC_GetSysClockFreq>
 80056e4:	4603      	mov	r3, r0
 80056e6:	4a55      	ldr	r2, [pc, #340]	@ (800583c <HAL_RCC_ClockConfig+0x264>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d90f      	bls.n	800570c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80056ec:	4b52      	ldr	r3, [pc, #328]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d109      	bne.n	800570c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80056f8:	4b4f      	ldr	r3, [pc, #316]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005700:	4a4d      	ldr	r2, [pc, #308]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 8005702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005706:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005708:	2380      	movs	r3, #128	@ 0x80
 800570a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800570c:	4b4a      	ldr	r3, [pc, #296]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	f023 0203 	bic.w	r2, r3, #3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	4947      	ldr	r1, [pc, #284]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 800571a:	4313      	orrs	r3, r2
 800571c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800571e:	f7fd f9bf 	bl	8002aa0 <HAL_GetTick>
 8005722:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005724:	e00a      	b.n	800573c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005726:	f7fd f9bb 	bl	8002aa0 <HAL_GetTick>
 800572a:	4602      	mov	r2, r0
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005734:	4293      	cmp	r3, r2
 8005736:	d901      	bls.n	800573c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005738:	2303      	movs	r3, #3
 800573a:	e077      	b.n	800582c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800573c:	4b3e      	ldr	r3, [pc, #248]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f003 020c 	and.w	r2, r3, #12
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	429a      	cmp	r2, r3
 800574c:	d1eb      	bne.n	8005726 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	2b80      	cmp	r3, #128	@ 0x80
 8005752:	d105      	bne.n	8005760 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005754:	4b38      	ldr	r3, [pc, #224]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	4a37      	ldr	r2, [pc, #220]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 800575a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800575e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0302 	and.w	r3, r3, #2
 8005768:	2b00      	cmp	r3, #0
 800576a:	d010      	beq.n	800578e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	689a      	ldr	r2, [r3, #8]
 8005770:	4b31      	ldr	r3, [pc, #196]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005778:	429a      	cmp	r2, r3
 800577a:	d208      	bcs.n	800578e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800577c:	4b2e      	ldr	r3, [pc, #184]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	492b      	ldr	r1, [pc, #172]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 800578a:	4313      	orrs	r3, r2
 800578c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800578e:	4b29      	ldr	r3, [pc, #164]	@ (8005834 <HAL_RCC_ClockConfig+0x25c>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 030f 	and.w	r3, r3, #15
 8005796:	683a      	ldr	r2, [r7, #0]
 8005798:	429a      	cmp	r2, r3
 800579a:	d210      	bcs.n	80057be <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800579c:	4b25      	ldr	r3, [pc, #148]	@ (8005834 <HAL_RCC_ClockConfig+0x25c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f023 020f 	bic.w	r2, r3, #15
 80057a4:	4923      	ldr	r1, [pc, #140]	@ (8005834 <HAL_RCC_ClockConfig+0x25c>)
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057ac:	4b21      	ldr	r3, [pc, #132]	@ (8005834 <HAL_RCC_ClockConfig+0x25c>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 030f 	and.w	r3, r3, #15
 80057b4:	683a      	ldr	r2, [r7, #0]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d001      	beq.n	80057be <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e036      	b.n	800582c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0304 	and.w	r3, r3, #4
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d008      	beq.n	80057dc <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	4918      	ldr	r1, [pc, #96]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 80057d8:	4313      	orrs	r3, r2
 80057da:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 0308 	and.w	r3, r3, #8
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d009      	beq.n	80057fc <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80057e8:	4b13      	ldr	r3, [pc, #76]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	00db      	lsls	r3, r3, #3
 80057f6:	4910      	ldr	r1, [pc, #64]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 80057f8:	4313      	orrs	r3, r2
 80057fa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80057fc:	f000 f826 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8005800:	4602      	mov	r2, r0
 8005802:	4b0d      	ldr	r3, [pc, #52]	@ (8005838 <HAL_RCC_ClockConfig+0x260>)
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	091b      	lsrs	r3, r3, #4
 8005808:	f003 030f 	and.w	r3, r3, #15
 800580c:	490c      	ldr	r1, [pc, #48]	@ (8005840 <HAL_RCC_ClockConfig+0x268>)
 800580e:	5ccb      	ldrb	r3, [r1, r3]
 8005810:	f003 031f 	and.w	r3, r3, #31
 8005814:	fa22 f303 	lsr.w	r3, r2, r3
 8005818:	4a0a      	ldr	r2, [pc, #40]	@ (8005844 <HAL_RCC_ClockConfig+0x26c>)
 800581a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800581c:	4b0a      	ldr	r3, [pc, #40]	@ (8005848 <HAL_RCC_ClockConfig+0x270>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4618      	mov	r0, r3
 8005822:	f7fd f8ed 	bl	8002a00 <HAL_InitTick>
 8005826:	4603      	mov	r3, r0
 8005828:	73fb      	strb	r3, [r7, #15]

  return status;
 800582a:	7bfb      	ldrb	r3, [r7, #15]
}
 800582c:	4618      	mov	r0, r3
 800582e:	3718      	adds	r7, #24
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}
 8005834:	40022000 	.word	0x40022000
 8005838:	40021000 	.word	0x40021000
 800583c:	04c4b400 	.word	0x04c4b400
 8005840:	0800a5b4 	.word	0x0800a5b4
 8005844:	20040000 	.word	0x20040000
 8005848:	20040004 	.word	0x20040004

0800584c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800584c:	b480      	push	{r7}
 800584e:	b089      	sub	sp, #36	@ 0x24
 8005850:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005852:	2300      	movs	r3, #0
 8005854:	61fb      	str	r3, [r7, #28]
 8005856:	2300      	movs	r3, #0
 8005858:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800585a:	4b3e      	ldr	r3, [pc, #248]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x108>)
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f003 030c 	and.w	r3, r3, #12
 8005862:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005864:	4b3b      	ldr	r3, [pc, #236]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x108>)
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	f003 0303 	and.w	r3, r3, #3
 800586c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d005      	beq.n	8005880 <HAL_RCC_GetSysClockFreq+0x34>
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	2b0c      	cmp	r3, #12
 8005878:	d121      	bne.n	80058be <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2b01      	cmp	r3, #1
 800587e:	d11e      	bne.n	80058be <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005880:	4b34      	ldr	r3, [pc, #208]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x108>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 0308 	and.w	r3, r3, #8
 8005888:	2b00      	cmp	r3, #0
 800588a:	d107      	bne.n	800589c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800588c:	4b31      	ldr	r3, [pc, #196]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x108>)
 800588e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005892:	0a1b      	lsrs	r3, r3, #8
 8005894:	f003 030f 	and.w	r3, r3, #15
 8005898:	61fb      	str	r3, [r7, #28]
 800589a:	e005      	b.n	80058a8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800589c:	4b2d      	ldr	r3, [pc, #180]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x108>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	091b      	lsrs	r3, r3, #4
 80058a2:	f003 030f 	and.w	r3, r3, #15
 80058a6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80058a8:	4a2b      	ldr	r2, [pc, #172]	@ (8005958 <HAL_RCC_GetSysClockFreq+0x10c>)
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058b0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d10d      	bne.n	80058d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80058bc:	e00a      	b.n	80058d4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	2b04      	cmp	r3, #4
 80058c2:	d102      	bne.n	80058ca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80058c4:	4b25      	ldr	r3, [pc, #148]	@ (800595c <HAL_RCC_GetSysClockFreq+0x110>)
 80058c6:	61bb      	str	r3, [r7, #24]
 80058c8:	e004      	b.n	80058d4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	2b08      	cmp	r3, #8
 80058ce:	d101      	bne.n	80058d4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80058d0:	4b23      	ldr	r3, [pc, #140]	@ (8005960 <HAL_RCC_GetSysClockFreq+0x114>)
 80058d2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	2b0c      	cmp	r3, #12
 80058d8:	d134      	bne.n	8005944 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80058da:	4b1e      	ldr	r3, [pc, #120]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x108>)
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	f003 0303 	and.w	r3, r3, #3
 80058e2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	2b02      	cmp	r3, #2
 80058e8:	d003      	beq.n	80058f2 <HAL_RCC_GetSysClockFreq+0xa6>
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	2b03      	cmp	r3, #3
 80058ee:	d003      	beq.n	80058f8 <HAL_RCC_GetSysClockFreq+0xac>
 80058f0:	e005      	b.n	80058fe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80058f2:	4b1a      	ldr	r3, [pc, #104]	@ (800595c <HAL_RCC_GetSysClockFreq+0x110>)
 80058f4:	617b      	str	r3, [r7, #20]
      break;
 80058f6:	e005      	b.n	8005904 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80058f8:	4b19      	ldr	r3, [pc, #100]	@ (8005960 <HAL_RCC_GetSysClockFreq+0x114>)
 80058fa:	617b      	str	r3, [r7, #20]
      break;
 80058fc:	e002      	b.n	8005904 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80058fe:	69fb      	ldr	r3, [r7, #28]
 8005900:	617b      	str	r3, [r7, #20]
      break;
 8005902:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005904:	4b13      	ldr	r3, [pc, #76]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x108>)
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	091b      	lsrs	r3, r3, #4
 800590a:	f003 030f 	and.w	r3, r3, #15
 800590e:	3301      	adds	r3, #1
 8005910:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005912:	4b10      	ldr	r3, [pc, #64]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x108>)
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	0a1b      	lsrs	r3, r3, #8
 8005918:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800591c:	697a      	ldr	r2, [r7, #20]
 800591e:	fb03 f202 	mul.w	r2, r3, r2
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	fbb2 f3f3 	udiv	r3, r2, r3
 8005928:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800592a:	4b0a      	ldr	r3, [pc, #40]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x108>)
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	0e5b      	lsrs	r3, r3, #25
 8005930:	f003 0303 	and.w	r3, r3, #3
 8005934:	3301      	adds	r3, #1
 8005936:	005b      	lsls	r3, r3, #1
 8005938:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005942:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005944:	69bb      	ldr	r3, [r7, #24]
}
 8005946:	4618      	mov	r0, r3
 8005948:	3724      	adds	r7, #36	@ 0x24
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	40021000 	.word	0x40021000
 8005958:	0800a5cc 	.word	0x0800a5cc
 800595c:	00f42400 	.word	0x00f42400
 8005960:	007a1200 	.word	0x007a1200

08005964 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005964:	b480      	push	{r7}
 8005966:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005968:	4b03      	ldr	r3, [pc, #12]	@ (8005978 <HAL_RCC_GetHCLKFreq+0x14>)
 800596a:	681b      	ldr	r3, [r3, #0]
}
 800596c:	4618      	mov	r0, r3
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	20040000 	.word	0x20040000

0800597c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005980:	f7ff fff0 	bl	8005964 <HAL_RCC_GetHCLKFreq>
 8005984:	4602      	mov	r2, r0
 8005986:	4b06      	ldr	r3, [pc, #24]	@ (80059a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	0a1b      	lsrs	r3, r3, #8
 800598c:	f003 0307 	and.w	r3, r3, #7
 8005990:	4904      	ldr	r1, [pc, #16]	@ (80059a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005992:	5ccb      	ldrb	r3, [r1, r3]
 8005994:	f003 031f 	and.w	r3, r3, #31
 8005998:	fa22 f303 	lsr.w	r3, r2, r3
}
 800599c:	4618      	mov	r0, r3
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	40021000 	.word	0x40021000
 80059a4:	0800a5c4 	.word	0x0800a5c4

080059a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80059ac:	f7ff ffda 	bl	8005964 <HAL_RCC_GetHCLKFreq>
 80059b0:	4602      	mov	r2, r0
 80059b2:	4b06      	ldr	r3, [pc, #24]	@ (80059cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	0adb      	lsrs	r3, r3, #11
 80059b8:	f003 0307 	and.w	r3, r3, #7
 80059bc:	4904      	ldr	r1, [pc, #16]	@ (80059d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80059be:	5ccb      	ldrb	r3, [r1, r3]
 80059c0:	f003 031f 	and.w	r3, r3, #31
 80059c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	40021000 	.word	0x40021000
 80059d0:	0800a5c4 	.word	0x0800a5c4

080059d4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80059dc:	2300      	movs	r3, #0
 80059de:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80059e0:	4b27      	ldr	r3, [pc, #156]	@ (8005a80 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80059e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d003      	beq.n	80059f4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80059ec:	f7ff f906 	bl	8004bfc <HAL_PWREx_GetVoltageRange>
 80059f0:	6178      	str	r0, [r7, #20]
 80059f2:	e014      	b.n	8005a1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80059f4:	4b22      	ldr	r3, [pc, #136]	@ (8005a80 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80059f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059f8:	4a21      	ldr	r2, [pc, #132]	@ (8005a80 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80059fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a00:	4b1f      	ldr	r3, [pc, #124]	@ (8005a80 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a08:	60fb      	str	r3, [r7, #12]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005a0c:	f7ff f8f6 	bl	8004bfc <HAL_PWREx_GetVoltageRange>
 8005a10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005a12:	4b1b      	ldr	r3, [pc, #108]	@ (8005a80 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a16:	4a1a      	ldr	r2, [pc, #104]	@ (8005a80 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005a18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a1c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a24:	d10b      	bne.n	8005a3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2b80      	cmp	r3, #128	@ 0x80
 8005a2a:	d913      	bls.n	8005a54 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2ba0      	cmp	r3, #160	@ 0xa0
 8005a30:	d902      	bls.n	8005a38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005a32:	2302      	movs	r3, #2
 8005a34:	613b      	str	r3, [r7, #16]
 8005a36:	e00d      	b.n	8005a54 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005a38:	2301      	movs	r3, #1
 8005a3a:	613b      	str	r3, [r7, #16]
 8005a3c:	e00a      	b.n	8005a54 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a42:	d902      	bls.n	8005a4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005a44:	2302      	movs	r3, #2
 8005a46:	613b      	str	r3, [r7, #16]
 8005a48:	e004      	b.n	8005a54 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2b70      	cmp	r3, #112	@ 0x70
 8005a4e:	d101      	bne.n	8005a54 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005a50:	2301      	movs	r3, #1
 8005a52:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005a54:	4b0b      	ldr	r3, [pc, #44]	@ (8005a84 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f023 020f 	bic.w	r2, r3, #15
 8005a5c:	4909      	ldr	r1, [pc, #36]	@ (8005a84 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005a64:	4b07      	ldr	r3, [pc, #28]	@ (8005a84 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 030f 	and.w	r3, r3, #15
 8005a6c:	693a      	ldr	r2, [r7, #16]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d001      	beq.n	8005a76 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e000      	b.n	8005a78 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3718      	adds	r7, #24
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	40021000 	.word	0x40021000
 8005a84:	40022000 	.word	0x40022000

08005a88 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b087      	sub	sp, #28
 8005a8c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a8e:	4b2d      	ldr	r3, [pc, #180]	@ (8005b44 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	f003 0303 	and.w	r3, r3, #3
 8005a96:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2b03      	cmp	r3, #3
 8005a9c:	d00b      	beq.n	8005ab6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2b03      	cmp	r3, #3
 8005aa2:	d825      	bhi.n	8005af0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d008      	beq.n	8005abc <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d11f      	bne.n	8005af0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005ab0:	4b25      	ldr	r3, [pc, #148]	@ (8005b48 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005ab2:	613b      	str	r3, [r7, #16]
    break;
 8005ab4:	e01f      	b.n	8005af6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005ab6:	4b25      	ldr	r3, [pc, #148]	@ (8005b4c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005ab8:	613b      	str	r3, [r7, #16]
    break;
 8005aba:	e01c      	b.n	8005af6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005abc:	4b21      	ldr	r3, [pc, #132]	@ (8005b44 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0308 	and.w	r3, r3, #8
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d107      	bne.n	8005ad8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005ac8:	4b1e      	ldr	r3, [pc, #120]	@ (8005b44 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ace:	0a1b      	lsrs	r3, r3, #8
 8005ad0:	f003 030f 	and.w	r3, r3, #15
 8005ad4:	617b      	str	r3, [r7, #20]
 8005ad6:	e005      	b.n	8005ae4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8005b44 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	091b      	lsrs	r3, r3, #4
 8005ade:	f003 030f 	and.w	r3, r3, #15
 8005ae2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005ae4:	4a1a      	ldr	r2, [pc, #104]	@ (8005b50 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005aec:	613b      	str	r3, [r7, #16]
    break;
 8005aee:	e002      	b.n	8005af6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005af0:	2300      	movs	r3, #0
 8005af2:	613b      	str	r3, [r7, #16]
    break;
 8005af4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005af6:	4b13      	ldr	r3, [pc, #76]	@ (8005b44 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	091b      	lsrs	r3, r3, #4
 8005afc:	f003 030f 	and.w	r3, r3, #15
 8005b00:	3301      	adds	r3, #1
 8005b02:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005b04:	4b0f      	ldr	r3, [pc, #60]	@ (8005b44 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	0a1b      	lsrs	r3, r3, #8
 8005b0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b0e:	693a      	ldr	r2, [r7, #16]
 8005b10:	fb03 f202 	mul.w	r2, r3, r2
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b1a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b1c:	4b09      	ldr	r3, [pc, #36]	@ (8005b44 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	0e5b      	lsrs	r3, r3, #25
 8005b22:	f003 0303 	and.w	r3, r3, #3
 8005b26:	3301      	adds	r3, #1
 8005b28:	005b      	lsls	r3, r3, #1
 8005b2a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005b2c:	693a      	ldr	r2, [r7, #16]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b34:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005b36:	683b      	ldr	r3, [r7, #0]
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	371c      	adds	r7, #28
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr
 8005b44:	40021000 	.word	0x40021000
 8005b48:	00f42400 	.word	0x00f42400
 8005b4c:	007a1200 	.word	0x007a1200
 8005b50:	0800a5cc 	.word	0x0800a5cc

08005b54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b086      	sub	sp, #24
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005b60:	2300      	movs	r3, #0
 8005b62:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d040      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b74:	2b80      	cmp	r3, #128	@ 0x80
 8005b76:	d02a      	beq.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005b78:	2b80      	cmp	r3, #128	@ 0x80
 8005b7a:	d825      	bhi.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005b7c:	2b60      	cmp	r3, #96	@ 0x60
 8005b7e:	d026      	beq.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005b80:	2b60      	cmp	r3, #96	@ 0x60
 8005b82:	d821      	bhi.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005b84:	2b40      	cmp	r3, #64	@ 0x40
 8005b86:	d006      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005b88:	2b40      	cmp	r3, #64	@ 0x40
 8005b8a:	d81d      	bhi.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d009      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005b90:	2b20      	cmp	r3, #32
 8005b92:	d010      	beq.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005b94:	e018      	b.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005b96:	4b89      	ldr	r3, [pc, #548]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	4a88      	ldr	r2, [pc, #544]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ba0:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ba2:	e015      	b.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	2100      	movs	r1, #0
 8005baa:	4618      	mov	r0, r3
 8005bac:	f001 fa34 	bl	8007018 <RCCEx_PLLSAI1_Config>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005bb4:	e00c      	b.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	3320      	adds	r3, #32
 8005bba:	2100      	movs	r1, #0
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f001 fb1f 	bl	8007200 <RCCEx_PLLSAI2_Config>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005bc6:	e003      	b.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	74fb      	strb	r3, [r7, #19]
      break;
 8005bcc:	e000      	b.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005bce:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005bd0:	7cfb      	ldrb	r3, [r7, #19]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d10b      	bne.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005bd6:	4b79      	ldr	r3, [pc, #484]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bd8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005bdc:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005be4:	4975      	ldr	r1, [pc, #468]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005bec:	e001      	b.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bee:	7cfb      	ldrb	r3, [r7, #19]
 8005bf0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d047      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c06:	d030      	beq.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005c08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c0c:	d82a      	bhi.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005c0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c12:	d02a      	beq.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005c14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c18:	d824      	bhi.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005c1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c1e:	d008      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005c20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c24:	d81e      	bhi.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00a      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005c2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c2e:	d010      	beq.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005c30:	e018      	b.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005c32:	4b62      	ldr	r3, [pc, #392]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	4a61      	ldr	r2, [pc, #388]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c3c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005c3e:	e015      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	3304      	adds	r3, #4
 8005c44:	2100      	movs	r1, #0
 8005c46:	4618      	mov	r0, r3
 8005c48:	f001 f9e6 	bl	8007018 <RCCEx_PLLSAI1_Config>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005c50:	e00c      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	3320      	adds	r3, #32
 8005c56:	2100      	movs	r1, #0
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f001 fad1 	bl	8007200 <RCCEx_PLLSAI2_Config>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005c62:	e003      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	74fb      	strb	r3, [r7, #19]
      break;
 8005c68:	e000      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005c6a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c6c:	7cfb      	ldrb	r3, [r7, #19]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d10b      	bne.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005c72:	4b52      	ldr	r3, [pc, #328]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c74:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c80:	494e      	ldr	r1, [pc, #312]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c82:	4313      	orrs	r3, r2
 8005c84:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005c88:	e001      	b.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c8a:	7cfb      	ldrb	r3, [r7, #19]
 8005c8c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	f000 809f 	beq.w	8005dda <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005ca0:	4b46      	ldr	r3, [pc, #280]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ca4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d101      	bne.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005cac:	2301      	movs	r3, #1
 8005cae:	e000      	b.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00d      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cb6:	4b41      	ldr	r3, [pc, #260]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cba:	4a40      	ldr	r2, [pc, #256]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005cc2:	4b3e      	ldr	r3, [pc, #248]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cca:	60bb      	str	r3, [r7, #8]
 8005ccc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005cd2:	4b3b      	ldr	r3, [pc, #236]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a3a      	ldr	r2, [pc, #232]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005cd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cdc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005cde:	f7fc fedf 	bl	8002aa0 <HAL_GetTick>
 8005ce2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005ce4:	e009      	b.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ce6:	f7fc fedb 	bl	8002aa0 <HAL_GetTick>
 8005cea:	4602      	mov	r2, r0
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	1ad3      	subs	r3, r2, r3
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d902      	bls.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005cf4:	2303      	movs	r3, #3
 8005cf6:	74fb      	strb	r3, [r7, #19]
        break;
 8005cf8:	e005      	b.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005cfa:	4b31      	ldr	r3, [pc, #196]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d0ef      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005d06:	7cfb      	ldrb	r3, [r7, #19]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d15b      	bne.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005d0c:	4b2b      	ldr	r3, [pc, #172]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d16:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d01f      	beq.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d24:	697a      	ldr	r2, [r7, #20]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d019      	beq.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005d2a:	4b24      	ldr	r3, [pc, #144]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d34:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005d36:	4b21      	ldr	r3, [pc, #132]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d3c:	4a1f      	ldr	r2, [pc, #124]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005d46:	4b1d      	ldr	r3, [pc, #116]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005d56:	4a19      	ldr	r2, [pc, #100]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d016      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d68:	f7fc fe9a 	bl	8002aa0 <HAL_GetTick>
 8005d6c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d6e:	e00b      	b.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d70:	f7fc fe96 	bl	8002aa0 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d902      	bls.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	74fb      	strb	r3, [r7, #19]
            break;
 8005d86:	e006      	b.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d88:	4b0c      	ldr	r3, [pc, #48]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d8e:	f003 0302 	and.w	r3, r3, #2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d0ec      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005d96:	7cfb      	ldrb	r3, [r7, #19]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d10c      	bne.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d9c:	4b07      	ldr	r3, [pc, #28]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005da2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dac:	4903      	ldr	r1, [pc, #12]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005dae:	4313      	orrs	r3, r2
 8005db0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005db4:	e008      	b.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005db6:	7cfb      	ldrb	r3, [r7, #19]
 8005db8:	74bb      	strb	r3, [r7, #18]
 8005dba:	e005      	b.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005dbc:	40021000 	.word	0x40021000
 8005dc0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dc4:	7cfb      	ldrb	r3, [r7, #19]
 8005dc6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005dc8:	7c7b      	ldrb	r3, [r7, #17]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d105      	bne.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dce:	4ba0      	ldr	r3, [pc, #640]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dd2:	4a9f      	ldr	r2, [pc, #636]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005dd8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00a      	beq.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005de6:	4b9a      	ldr	r3, [pc, #616]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dec:	f023 0203 	bic.w	r2, r3, #3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005df4:	4996      	ldr	r1, [pc, #600]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005df6:	4313      	orrs	r3, r2
 8005df8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0302 	and.w	r3, r3, #2
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d00a      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e08:	4b91      	ldr	r3, [pc, #580]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e0e:	f023 020c 	bic.w	r2, r3, #12
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e16:	498e      	ldr	r1, [pc, #568]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 0304 	and.w	r3, r3, #4
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d00a      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005e2a:	4b89      	ldr	r3, [pc, #548]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e30:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e38:	4985      	ldr	r1, [pc, #532]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0308 	and.w	r3, r3, #8
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d00a      	beq.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005e4c:	4b80      	ldr	r3, [pc, #512]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e52:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e5a:	497d      	ldr	r1, [pc, #500]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 0310 	and.w	r3, r3, #16
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00a      	beq.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005e6e:	4b78      	ldr	r3, [pc, #480]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e7c:	4974      	ldr	r1, [pc, #464]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0320 	and.w	r3, r3, #32
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00a      	beq.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005e90:	4b6f      	ldr	r3, [pc, #444]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e96:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e9e:	496c      	ldr	r1, [pc, #432]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00a      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005eb2:	4b67      	ldr	r3, [pc, #412]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eb8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ec0:	4963      	ldr	r1, [pc, #396]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d00a      	beq.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005ed4:	4b5e      	ldr	r3, [pc, #376]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eda:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ee2:	495b      	ldr	r1, [pc, #364]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d00a      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ef6:	4b56      	ldr	r3, [pc, #344]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005efc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f04:	4952      	ldr	r1, [pc, #328]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d00a      	beq.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005f18:	4b4d      	ldr	r3, [pc, #308]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f1e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f26:	494a      	ldr	r1, [pc, #296]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d00a      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005f3a:	4b45      	ldr	r3, [pc, #276]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f40:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f48:	4941      	ldr	r1, [pc, #260]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d00a      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005f5c:	4b3c      	ldr	r3, [pc, #240]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f62:	f023 0203 	bic.w	r2, r3, #3
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f6a:	4939      	ldr	r1, [pc, #228]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d028      	beq.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005f7e:	4b34      	ldr	r3, [pc, #208]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f84:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f8c:	4930      	ldr	r1, [pc, #192]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f9c:	d106      	bne.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f9e:	4b2c      	ldr	r3, [pc, #176]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	4a2b      	ldr	r2, [pc, #172]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fa4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fa8:	60d3      	str	r3, [r2, #12]
 8005faa:	e011      	b.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fb0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005fb4:	d10c      	bne.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	3304      	adds	r3, #4
 8005fba:	2101      	movs	r1, #1
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f001 f82b 	bl	8007018 <RCCEx_PLLSAI1_Config>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005fc6:	7cfb      	ldrb	r3, [r7, #19]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d001      	beq.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005fcc:	7cfb      	ldrb	r3, [r7, #19]
 8005fce:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d04d      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005fe0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fe4:	d108      	bne.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fe8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005fec:	4a18      	ldr	r2, [pc, #96]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005ff2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005ff6:	e012      	b.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005ff8:	4b15      	ldr	r3, [pc, #84]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ffa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ffe:	4a14      	ldr	r2, [pc, #80]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006000:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006004:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006008:	4b11      	ldr	r3, [pc, #68]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800600a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800600e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006016:	490e      	ldr	r1, [pc, #56]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006018:	4313      	orrs	r3, r2
 800601a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006022:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006026:	d106      	bne.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006028:	4b09      	ldr	r3, [pc, #36]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800602a:	68db      	ldr	r3, [r3, #12]
 800602c:	4a08      	ldr	r2, [pc, #32]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800602e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006032:	60d3      	str	r3, [r2, #12]
 8006034:	e020      	b.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800603a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800603e:	d109      	bne.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006040:	4b03      	ldr	r3, [pc, #12]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	4a02      	ldr	r2, [pc, #8]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006046:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800604a:	60d3      	str	r3, [r2, #12]
 800604c:	e014      	b.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800604e:	bf00      	nop
 8006050:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006058:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800605c:	d10c      	bne.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	3304      	adds	r3, #4
 8006062:	2101      	movs	r1, #1
 8006064:	4618      	mov	r0, r3
 8006066:	f000 ffd7 	bl	8007018 <RCCEx_PLLSAI1_Config>
 800606a:	4603      	mov	r3, r0
 800606c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800606e:	7cfb      	ldrb	r3, [r7, #19]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d001      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006074:	7cfb      	ldrb	r3, [r7, #19]
 8006076:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d028      	beq.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006084:	4b4a      	ldr	r3, [pc, #296]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800608a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006092:	4947      	ldr	r1, [pc, #284]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006094:	4313      	orrs	r3, r2
 8006096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800609e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060a2:	d106      	bne.n	80060b2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060a4:	4b42      	ldr	r3, [pc, #264]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	4a41      	ldr	r2, [pc, #260]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060ae:	60d3      	str	r3, [r2, #12]
 80060b0:	e011      	b.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80060ba:	d10c      	bne.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	3304      	adds	r3, #4
 80060c0:	2101      	movs	r1, #1
 80060c2:	4618      	mov	r0, r3
 80060c4:	f000 ffa8 	bl	8007018 <RCCEx_PLLSAI1_Config>
 80060c8:	4603      	mov	r3, r0
 80060ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80060cc:	7cfb      	ldrb	r3, [r7, #19]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d001      	beq.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80060d2:	7cfb      	ldrb	r3, [r7, #19]
 80060d4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d01e      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80060e2:	4b33      	ldr	r3, [pc, #204]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060e8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060f2:	492f      	ldr	r1, [pc, #188]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060f4:	4313      	orrs	r3, r2
 80060f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006100:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006104:	d10c      	bne.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	3304      	adds	r3, #4
 800610a:	2102      	movs	r1, #2
 800610c:	4618      	mov	r0, r3
 800610e:	f000 ff83 	bl	8007018 <RCCEx_PLLSAI1_Config>
 8006112:	4603      	mov	r3, r0
 8006114:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006116:	7cfb      	ldrb	r3, [r7, #19]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d001      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800611c:	7cfb      	ldrb	r3, [r7, #19]
 800611e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006128:	2b00      	cmp	r3, #0
 800612a:	d00b      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800612c:	4b20      	ldr	r3, [pc, #128]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800612e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006132:	f023 0204 	bic.w	r2, r3, #4
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800613c:	491c      	ldr	r1, [pc, #112]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800613e:	4313      	orrs	r3, r2
 8006140:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800614c:	2b00      	cmp	r3, #0
 800614e:	d00b      	beq.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006150:	4b17      	ldr	r3, [pc, #92]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006152:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006156:	f023 0218 	bic.w	r2, r3, #24
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006160:	4913      	ldr	r1, [pc, #76]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006162:	4313      	orrs	r3, r2
 8006164:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006170:	2b00      	cmp	r3, #0
 8006172:	d017      	beq.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006174:	4b0e      	ldr	r3, [pc, #56]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006176:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800617a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006184:	490a      	ldr	r1, [pc, #40]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006186:	4313      	orrs	r3, r2
 8006188:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006192:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006196:	d105      	bne.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006198:	4b05      	ldr	r3, [pc, #20]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	4a04      	ldr	r2, [pc, #16]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800619e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80061a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3718      	adds	r7, #24
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	40021000 	.word	0x40021000

080061b4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b088      	sub	sp, #32
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80061bc:	2300      	movs	r3, #0
 80061be:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061c6:	d13e      	bne.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80061c8:	4bb6      	ldr	r3, [pc, #728]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80061ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061d2:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061da:	d028      	beq.n	800622e <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061e2:	f200 86f4 	bhi.w	8006fce <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061ec:	d005      	beq.n	80061fa <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061f4:	d00e      	beq.n	8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80061f6:	f000 beea 	b.w	8006fce <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80061fa:	4baa      	ldr	r3, [pc, #680]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80061fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006200:	f003 0302 	and.w	r3, r3, #2
 8006204:	2b02      	cmp	r3, #2
 8006206:	f040 86e4 	bne.w	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 800620a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800620e:	61fb      	str	r3, [r7, #28]
      break;
 8006210:	f000 bedf 	b.w	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006214:	4ba3      	ldr	r3, [pc, #652]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006216:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800621a:	f003 0302 	and.w	r3, r3, #2
 800621e:	2b02      	cmp	r3, #2
 8006220:	f040 86d9 	bne.w	8006fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 8006224:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006228:	61fb      	str	r3, [r7, #28]
      break;
 800622a:	f000 bed4 	b.w	8006fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800622e:	4b9d      	ldr	r3, [pc, #628]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006236:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800623a:	f040 86ce 	bne.w	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 800623e:	4b9a      	ldr	r3, [pc, #616]	@ (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8006240:	61fb      	str	r3, [r7, #28]
      break;
 8006242:	f000 beca 	b.w	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006246:	4b97      	ldr	r3, [pc, #604]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	f003 0303 	and.w	r3, r3, #3
 800624e:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	2b03      	cmp	r3, #3
 8006254:	d036      	beq.n	80062c4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	2b03      	cmp	r3, #3
 800625a:	d840      	bhi.n	80062de <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	2b01      	cmp	r3, #1
 8006260:	d003      	beq.n	800626a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	2b02      	cmp	r3, #2
 8006266:	d020      	beq.n	80062aa <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8006268:	e039      	b.n	80062de <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800626a:	4b8e      	ldr	r3, [pc, #568]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f003 0302 	and.w	r3, r3, #2
 8006272:	2b02      	cmp	r3, #2
 8006274:	d116      	bne.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006276:	4b8b      	ldr	r3, [pc, #556]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 0308 	and.w	r3, r3, #8
 800627e:	2b00      	cmp	r3, #0
 8006280:	d005      	beq.n	800628e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8006282:	4b88      	ldr	r3, [pc, #544]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	091b      	lsrs	r3, r3, #4
 8006288:	f003 030f 	and.w	r3, r3, #15
 800628c:	e005      	b.n	800629a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800628e:	4b85      	ldr	r3, [pc, #532]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006290:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006294:	0a1b      	lsrs	r3, r3, #8
 8006296:	f003 030f 	and.w	r3, r3, #15
 800629a:	4a84      	ldr	r2, [pc, #528]	@ (80064ac <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800629c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062a0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80062a2:	e01f      	b.n	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80062a4:	2300      	movs	r3, #0
 80062a6:	61bb      	str	r3, [r7, #24]
      break;
 80062a8:	e01c      	b.n	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80062aa:	4b7e      	ldr	r3, [pc, #504]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062b6:	d102      	bne.n	80062be <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80062b8:	4b7d      	ldr	r3, [pc, #500]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80062ba:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80062bc:	e012      	b.n	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80062be:	2300      	movs	r3, #0
 80062c0:	61bb      	str	r3, [r7, #24]
      break;
 80062c2:	e00f      	b.n	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80062c4:	4b77      	ldr	r3, [pc, #476]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062d0:	d102      	bne.n	80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80062d2:	4b78      	ldr	r3, [pc, #480]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80062d4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80062d6:	e005      	b.n	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80062d8:	2300      	movs	r3, #0
 80062da:	61bb      	str	r3, [r7, #24]
      break;
 80062dc:	e002      	b.n	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80062de:	2300      	movs	r3, #0
 80062e0:	61bb      	str	r3, [r7, #24]
      break;
 80062e2:	bf00      	nop
    }

    switch(PeriphClk)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80062ea:	f000 8606 	beq.w	8006efa <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80062f4:	f200 8673 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80062fe:	f000 8469 	beq.w	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006308:	f200 8669 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006312:	f000 8531 	beq.w	8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800631c:	f200 865f 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006326:	f000 8187 	beq.w	8006638 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006330:	f200 8655 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800633a:	f000 80cd 	beq.w	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006344:	f200 864b 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800634e:	f000 8430 	beq.w	8006bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006358:	f200 8641 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006362:	f000 83e4 	beq.w	8006b2e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800636c:	f200 8637 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006376:	f000 80af 	beq.w	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006380:	f200 862d 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800638a:	f000 809d 	beq.w	80064c8 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006394:	f200 8623 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800639e:	f000 808b 	beq.w	80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063a8:	f200 8619 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063b2:	f000 8554 	beq.w	8006e5e <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063bc:	f200 860f 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063c6:	f000 8500 	beq.w	8006dca <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063d0:	f200 8605 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063da:	f000 84a1 	beq.w	8006d20 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063e4:	f200 85fb 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b80      	cmp	r3, #128	@ 0x80
 80063ec:	f000 846c 	beq.w	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2b80      	cmp	r3, #128	@ 0x80
 80063f4:	f200 85f3 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2b20      	cmp	r3, #32
 80063fc:	d84c      	bhi.n	8006498 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2b00      	cmp	r3, #0
 8006402:	f000 85ec 	beq.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	3b01      	subs	r3, #1
 800640a:	2b1f      	cmp	r3, #31
 800640c:	f200 85e7 	bhi.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006410:	a201      	add	r2, pc, #4	@ (adr r2, 8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8006412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006416:	bf00      	nop
 8006418:	0800682d 	.word	0x0800682d
 800641c:	0800689b 	.word	0x0800689b
 8006420:	08006fdf 	.word	0x08006fdf
 8006424:	0800692f 	.word	0x0800692f
 8006428:	08006fdf 	.word	0x08006fdf
 800642c:	08006fdf 	.word	0x08006fdf
 8006430:	08006fdf 	.word	0x08006fdf
 8006434:	080069a7 	.word	0x080069a7
 8006438:	08006fdf 	.word	0x08006fdf
 800643c:	08006fdf 	.word	0x08006fdf
 8006440:	08006fdf 	.word	0x08006fdf
 8006444:	08006fdf 	.word	0x08006fdf
 8006448:	08006fdf 	.word	0x08006fdf
 800644c:	08006fdf 	.word	0x08006fdf
 8006450:	08006fdf 	.word	0x08006fdf
 8006454:	08006a2b 	.word	0x08006a2b
 8006458:	08006fdf 	.word	0x08006fdf
 800645c:	08006fdf 	.word	0x08006fdf
 8006460:	08006fdf 	.word	0x08006fdf
 8006464:	08006fdf 	.word	0x08006fdf
 8006468:	08006fdf 	.word	0x08006fdf
 800646c:	08006fdf 	.word	0x08006fdf
 8006470:	08006fdf 	.word	0x08006fdf
 8006474:	08006fdf 	.word	0x08006fdf
 8006478:	08006fdf 	.word	0x08006fdf
 800647c:	08006fdf 	.word	0x08006fdf
 8006480:	08006fdf 	.word	0x08006fdf
 8006484:	08006fdf 	.word	0x08006fdf
 8006488:	08006fdf 	.word	0x08006fdf
 800648c:	08006fdf 	.word	0x08006fdf
 8006490:	08006fdf 	.word	0x08006fdf
 8006494:	08006aad 	.word	0x08006aad
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2b40      	cmp	r3, #64	@ 0x40
 800649c:	f000 83e8 	beq.w	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80064a0:	f000 bd9d 	b.w	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80064a4:	40021000 	.word	0x40021000
 80064a8:	0003d090 	.word	0x0003d090
 80064ac:	0800a5cc 	.word	0x0800a5cc
 80064b0:	00f42400 	.word	0x00f42400
 80064b4:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80064b8:	69b9      	ldr	r1, [r7, #24]
 80064ba:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80064be:	f000 ff93 	bl	80073e8 <RCCEx_GetSAIxPeriphCLKFreq>
 80064c2:	61f8      	str	r0, [r7, #28]
      break;
 80064c4:	f000 bd8e 	b.w	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80064c8:	69b9      	ldr	r1, [r7, #24]
 80064ca:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80064ce:	f000 ff8b 	bl	80073e8 <RCCEx_GetSAIxPeriphCLKFreq>
 80064d2:	61f8      	str	r0, [r7, #28]
      break;
 80064d4:	f000 bd86 	b.w	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80064d8:	4b9a      	ldr	r3, [pc, #616]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80064da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064de:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80064e2:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80064ea:	d015      	beq.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80064f2:	f200 8092 	bhi.w	800661a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064fc:	d029      	beq.n	8006552 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006504:	f200 8089 	bhi.w	800661a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d07b      	beq.n	8006606 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006514:	d04a      	beq.n	80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 8006516:	e080      	b.n	800661a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006518:	4b8a      	ldr	r3, [pc, #552]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f003 0302 	and.w	r3, r3, #2
 8006520:	2b02      	cmp	r3, #2
 8006522:	d17d      	bne.n	8006620 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006524:	4b87      	ldr	r3, [pc, #540]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 0308 	and.w	r3, r3, #8
 800652c:	2b00      	cmp	r3, #0
 800652e:	d005      	beq.n	800653c <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 8006530:	4b84      	ldr	r3, [pc, #528]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	091b      	lsrs	r3, r3, #4
 8006536:	f003 030f 	and.w	r3, r3, #15
 800653a:	e005      	b.n	8006548 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 800653c:	4b81      	ldr	r3, [pc, #516]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800653e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006542:	0a1b      	lsrs	r3, r3, #8
 8006544:	f003 030f 	and.w	r3, r3, #15
 8006548:	4a7f      	ldr	r2, [pc, #508]	@ (8006748 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800654a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800654e:	61fb      	str	r3, [r7, #28]
          break;
 8006550:	e066      	b.n	8006620 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006552:	4b7c      	ldr	r3, [pc, #496]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800655a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800655e:	d162      	bne.n	8006626 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006560:	4b78      	ldr	r3, [pc, #480]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006568:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800656c:	d15b      	bne.n	8006626 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800656e:	4b75      	ldr	r3, [pc, #468]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	0a1b      	lsrs	r3, r3, #8
 8006574:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006578:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	fb03 f202 	mul.w	r2, r3, r2
 8006582:	4b70      	ldr	r3, [pc, #448]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	091b      	lsrs	r3, r3, #4
 8006588:	f003 030f 	and.w	r3, r3, #15
 800658c:	3301      	adds	r3, #1
 800658e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006592:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006594:	4b6b      	ldr	r3, [pc, #428]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	0d5b      	lsrs	r3, r3, #21
 800659a:	f003 0303 	and.w	r3, r3, #3
 800659e:	3301      	adds	r3, #1
 80065a0:	005b      	lsls	r3, r3, #1
 80065a2:	69ba      	ldr	r2, [r7, #24]
 80065a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80065a8:	61fb      	str	r3, [r7, #28]
          break;
 80065aa:	e03c      	b.n	8006626 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80065ac:	4b65      	ldr	r3, [pc, #404]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065b8:	d138      	bne.n	800662c <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80065ba:	4b62      	ldr	r3, [pc, #392]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80065c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065c6:	d131      	bne.n	800662c <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80065c8:	4b5e      	ldr	r3, [pc, #376]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80065ca:	691b      	ldr	r3, [r3, #16]
 80065cc:	0a1b      	lsrs	r3, r3, #8
 80065ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065d2:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	68ba      	ldr	r2, [r7, #8]
 80065d8:	fb03 f202 	mul.w	r2, r3, r2
 80065dc:	4b59      	ldr	r3, [pc, #356]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80065de:	691b      	ldr	r3, [r3, #16]
 80065e0:	091b      	lsrs	r3, r3, #4
 80065e2:	f003 030f 	and.w	r3, r3, #15
 80065e6:	3301      	adds	r3, #1
 80065e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ec:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80065ee:	4b55      	ldr	r3, [pc, #340]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	0d5b      	lsrs	r3, r3, #21
 80065f4:	f003 0303 	and.w	r3, r3, #3
 80065f8:	3301      	adds	r3, #1
 80065fa:	005b      	lsls	r3, r3, #1
 80065fc:	69ba      	ldr	r2, [r7, #24]
 80065fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006602:	61fb      	str	r3, [r7, #28]
          break;
 8006604:	e012      	b.n	800662c <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8006606:	4b4f      	ldr	r3, [pc, #316]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006608:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800660c:	f003 0302 	and.w	r3, r3, #2
 8006610:	2b02      	cmp	r3, #2
 8006612:	d10e      	bne.n	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 8006614:	4b4d      	ldr	r3, [pc, #308]	@ (800674c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006616:	61fb      	str	r3, [r7, #28]
          break;
 8006618:	e00b      	b.n	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800661a:	bf00      	nop
 800661c:	f000 bce2 	b.w	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006620:	bf00      	nop
 8006622:	f000 bcdf 	b.w	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006626:	bf00      	nop
 8006628:	f000 bcdc 	b.w	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800662c:	bf00      	nop
 800662e:	f000 bcd9 	b.w	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006632:	bf00      	nop
        break;
 8006634:	f000 bcd6 	b.w	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8006638:	4b42      	ldr	r3, [pc, #264]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800663a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800663e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006642:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006646:	d13d      	bne.n	80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006648:	4b3e      	ldr	r3, [pc, #248]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006650:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006654:	f040 84c5 	bne.w	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8006658:	4b3a      	ldr	r3, [pc, #232]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006660:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006664:	f040 84bd 	bne.w	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006668:	4b36      	ldr	r3, [pc, #216]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800666a:	68db      	ldr	r3, [r3, #12]
 800666c:	0a1b      	lsrs	r3, r3, #8
 800666e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006672:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006674:	69bb      	ldr	r3, [r7, #24]
 8006676:	68ba      	ldr	r2, [r7, #8]
 8006678:	fb03 f202 	mul.w	r2, r3, r2
 800667c:	4b31      	ldr	r3, [pc, #196]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	091b      	lsrs	r3, r3, #4
 8006682:	f003 030f 	and.w	r3, r3, #15
 8006686:	3301      	adds	r3, #1
 8006688:	fbb2 f3f3 	udiv	r3, r2, r3
 800668c:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800668e:	4b2d      	ldr	r3, [pc, #180]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	0edb      	lsrs	r3, r3, #27
 8006694:	f003 031f 	and.w	r3, r3, #31
 8006698:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d10a      	bne.n	80066b6 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80066a0:	4b28      	ldr	r3, [pc, #160]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d002      	beq.n	80066b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 80066ac:	2311      	movs	r3, #17
 80066ae:	617b      	str	r3, [r7, #20]
 80066b0:	e001      	b.n	80066b6 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 80066b2:	2307      	movs	r3, #7
 80066b4:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 80066b6:	69ba      	ldr	r2, [r7, #24]
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80066be:	61fb      	str	r3, [r7, #28]
      break;
 80066c0:	f000 bc8f 	b.w	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80066c4:	4b1f      	ldr	r3, [pc, #124]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80066c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066ca:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80066ce:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80066d6:	d016      	beq.n	8006706 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80066de:	f200 809b 	bhi.w	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066e8:	d032      	beq.n	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066f0:	f200 8092 	bhi.w	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	f000 8084 	beq.w	8006804 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006702:	d052      	beq.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 8006704:	e088      	b.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006706:	4b0f      	ldr	r3, [pc, #60]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f003 0302 	and.w	r3, r3, #2
 800670e:	2b02      	cmp	r3, #2
 8006710:	f040 8084 	bne.w	800681c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006714:	4b0b      	ldr	r3, [pc, #44]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 0308 	and.w	r3, r3, #8
 800671c:	2b00      	cmp	r3, #0
 800671e:	d005      	beq.n	800672c <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8006720:	4b08      	ldr	r3, [pc, #32]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	091b      	lsrs	r3, r3, #4
 8006726:	f003 030f 	and.w	r3, r3, #15
 800672a:	e005      	b.n	8006738 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 800672c:	4b05      	ldr	r3, [pc, #20]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800672e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006732:	0a1b      	lsrs	r3, r3, #8
 8006734:	f003 030f 	and.w	r3, r3, #15
 8006738:	4a03      	ldr	r2, [pc, #12]	@ (8006748 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800673a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800673e:	61fb      	str	r3, [r7, #28]
          break;
 8006740:	e06c      	b.n	800681c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8006742:	bf00      	nop
 8006744:	40021000 	.word	0x40021000
 8006748:	0800a5cc 	.word	0x0800a5cc
 800674c:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006750:	4ba5      	ldr	r3, [pc, #660]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006758:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800675c:	d160      	bne.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800675e:	4ba2      	ldr	r3, [pc, #648]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006766:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800676a:	d159      	bne.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800676c:	4b9e      	ldr	r3, [pc, #632]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800676e:	68db      	ldr	r3, [r3, #12]
 8006770:	0a1b      	lsrs	r3, r3, #8
 8006772:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006776:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006778:	69bb      	ldr	r3, [r7, #24]
 800677a:	68ba      	ldr	r2, [r7, #8]
 800677c:	fb03 f202 	mul.w	r2, r3, r2
 8006780:	4b99      	ldr	r3, [pc, #612]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	091b      	lsrs	r3, r3, #4
 8006786:	f003 030f 	and.w	r3, r3, #15
 800678a:	3301      	adds	r3, #1
 800678c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006790:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006792:	4b95      	ldr	r3, [pc, #596]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	0d5b      	lsrs	r3, r3, #21
 8006798:	f003 0303 	and.w	r3, r3, #3
 800679c:	3301      	adds	r3, #1
 800679e:	005b      	lsls	r3, r3, #1
 80067a0:	69ba      	ldr	r2, [r7, #24]
 80067a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067a6:	61fb      	str	r3, [r7, #28]
          break;
 80067a8:	e03a      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80067aa:	4b8f      	ldr	r3, [pc, #572]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067b6:	d135      	bne.n	8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80067b8:	4b8b      	ldr	r3, [pc, #556]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80067ba:	691b      	ldr	r3, [r3, #16]
 80067bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80067c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067c4:	d12e      	bne.n	8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80067c6:	4b88      	ldr	r3, [pc, #544]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	0a1b      	lsrs	r3, r3, #8
 80067cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067d0:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80067d2:	69bb      	ldr	r3, [r7, #24]
 80067d4:	68ba      	ldr	r2, [r7, #8]
 80067d6:	fb03 f202 	mul.w	r2, r3, r2
 80067da:	4b83      	ldr	r3, [pc, #524]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	091b      	lsrs	r3, r3, #4
 80067e0:	f003 030f 	and.w	r3, r3, #15
 80067e4:	3301      	adds	r3, #1
 80067e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80067ea:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80067ec:	4b7e      	ldr	r3, [pc, #504]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80067ee:	691b      	ldr	r3, [r3, #16]
 80067f0:	0d5b      	lsrs	r3, r3, #21
 80067f2:	f003 0303 	and.w	r3, r3, #3
 80067f6:	3301      	adds	r3, #1
 80067f8:	005b      	lsls	r3, r3, #1
 80067fa:	69ba      	ldr	r2, [r7, #24]
 80067fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006800:	61fb      	str	r3, [r7, #28]
          break;
 8006802:	e00f      	b.n	8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8006804:	4b78      	ldr	r3, [pc, #480]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006806:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800680a:	f003 0302 	and.w	r3, r3, #2
 800680e:	2b02      	cmp	r3, #2
 8006810:	d10a      	bne.n	8006828 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 8006812:	4b76      	ldr	r3, [pc, #472]	@ (80069ec <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006814:	61fb      	str	r3, [r7, #28]
          break;
 8006816:	e007      	b.n	8006828 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 8006818:	bf00      	nop
 800681a:	e3e2      	b.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800681c:	bf00      	nop
 800681e:	e3e0      	b.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006820:	bf00      	nop
 8006822:	e3de      	b.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006824:	bf00      	nop
 8006826:	e3dc      	b.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006828:	bf00      	nop
      break;
 800682a:	e3da      	b.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800682c:	4b6e      	ldr	r3, [pc, #440]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800682e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006832:	f003 0303 	and.w	r3, r3, #3
 8006836:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2b03      	cmp	r3, #3
 800683c:	d827      	bhi.n	800688e <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 800683e:	a201      	add	r2, pc, #4	@ (adr r2, 8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8006840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006844:	08006855 	.word	0x08006855
 8006848:	0800685d 	.word	0x0800685d
 800684c:	08006865 	.word	0x08006865
 8006850:	08006879 	.word	0x08006879
          frequency = HAL_RCC_GetPCLK2Freq();
 8006854:	f7ff f8a8 	bl	80059a8 <HAL_RCC_GetPCLK2Freq>
 8006858:	61f8      	str	r0, [r7, #28]
          break;
 800685a:	e01d      	b.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 800685c:	f7fe fff6 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8006860:	61f8      	str	r0, [r7, #28]
          break;
 8006862:	e019      	b.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006864:	4b60      	ldr	r3, [pc, #384]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800686c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006870:	d10f      	bne.n	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 8006872:	4b5f      	ldr	r3, [pc, #380]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006874:	61fb      	str	r3, [r7, #28]
          break;
 8006876:	e00c      	b.n	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006878:	4b5b      	ldr	r3, [pc, #364]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800687a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800687e:	f003 0302 	and.w	r3, r3, #2
 8006882:	2b02      	cmp	r3, #2
 8006884:	d107      	bne.n	8006896 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 8006886:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800688a:	61fb      	str	r3, [r7, #28]
          break;
 800688c:	e003      	b.n	8006896 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 800688e:	bf00      	nop
 8006890:	e3a8      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006892:	bf00      	nop
 8006894:	e3a6      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006896:	bf00      	nop
        break;
 8006898:	e3a4      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800689a:	4b53      	ldr	r3, [pc, #332]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800689c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068a0:	f003 030c 	and.w	r3, r3, #12
 80068a4:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2b0c      	cmp	r3, #12
 80068aa:	d83a      	bhi.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80068ac:	a201      	add	r2, pc, #4	@ (adr r2, 80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 80068ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b2:	bf00      	nop
 80068b4:	080068e9 	.word	0x080068e9
 80068b8:	08006923 	.word	0x08006923
 80068bc:	08006923 	.word	0x08006923
 80068c0:	08006923 	.word	0x08006923
 80068c4:	080068f1 	.word	0x080068f1
 80068c8:	08006923 	.word	0x08006923
 80068cc:	08006923 	.word	0x08006923
 80068d0:	08006923 	.word	0x08006923
 80068d4:	080068f9 	.word	0x080068f9
 80068d8:	08006923 	.word	0x08006923
 80068dc:	08006923 	.word	0x08006923
 80068e0:	08006923 	.word	0x08006923
 80068e4:	0800690d 	.word	0x0800690d
          frequency = HAL_RCC_GetPCLK1Freq();
 80068e8:	f7ff f848 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 80068ec:	61f8      	str	r0, [r7, #28]
          break;
 80068ee:	e01d      	b.n	800692c <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 80068f0:	f7fe ffac 	bl	800584c <HAL_RCC_GetSysClockFreq>
 80068f4:	61f8      	str	r0, [r7, #28]
          break;
 80068f6:	e019      	b.n	800692c <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80068f8:	4b3b      	ldr	r3, [pc, #236]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006900:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006904:	d10f      	bne.n	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 8006906:	4b3a      	ldr	r3, [pc, #232]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006908:	61fb      	str	r3, [r7, #28]
          break;
 800690a:	e00c      	b.n	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800690c:	4b36      	ldr	r3, [pc, #216]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800690e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006912:	f003 0302 	and.w	r3, r3, #2
 8006916:	2b02      	cmp	r3, #2
 8006918:	d107      	bne.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 800691a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800691e:	61fb      	str	r3, [r7, #28]
          break;
 8006920:	e003      	b.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 8006922:	bf00      	nop
 8006924:	e35e      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006926:	bf00      	nop
 8006928:	e35c      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800692a:	bf00      	nop
        break;
 800692c:	e35a      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800692e:	4b2e      	ldr	r3, [pc, #184]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006934:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006938:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2b30      	cmp	r3, #48	@ 0x30
 800693e:	d021      	beq.n	8006984 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2b30      	cmp	r3, #48	@ 0x30
 8006944:	d829      	bhi.n	800699a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2b20      	cmp	r3, #32
 800694a:	d011      	beq.n	8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2b20      	cmp	r3, #32
 8006950:	d823      	bhi.n	800699a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d003      	beq.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2b10      	cmp	r3, #16
 800695c:	d004      	beq.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 800695e:	e01c      	b.n	800699a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006960:	f7ff f80c 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 8006964:	61f8      	str	r0, [r7, #28]
          break;
 8006966:	e01d      	b.n	80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8006968:	f7fe ff70 	bl	800584c <HAL_RCC_GetSysClockFreq>
 800696c:	61f8      	str	r0, [r7, #28]
          break;
 800696e:	e019      	b.n	80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006970:	4b1d      	ldr	r3, [pc, #116]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800697c:	d10f      	bne.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 800697e:	4b1c      	ldr	r3, [pc, #112]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006980:	61fb      	str	r3, [r7, #28]
          break;
 8006982:	e00c      	b.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006984:	4b18      	ldr	r3, [pc, #96]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800698a:	f003 0302 	and.w	r3, r3, #2
 800698e:	2b02      	cmp	r3, #2
 8006990:	d107      	bne.n	80069a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 8006992:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006996:	61fb      	str	r3, [r7, #28]
          break;
 8006998:	e003      	b.n	80069a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800699a:	bf00      	nop
 800699c:	e322      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800699e:	bf00      	nop
 80069a0:	e320      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80069a2:	bf00      	nop
        break;
 80069a4:	e31e      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80069a6:	4b10      	ldr	r3, [pc, #64]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80069a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069ac:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80069b0:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2bc0      	cmp	r3, #192	@ 0xc0
 80069b6:	d027      	beq.n	8006a08 <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80069bc:	d82f      	bhi.n	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2b80      	cmp	r3, #128	@ 0x80
 80069c2:	d017      	beq.n	80069f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2b80      	cmp	r3, #128	@ 0x80
 80069c8:	d829      	bhi.n	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d003      	beq.n	80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2b40      	cmp	r3, #64	@ 0x40
 80069d4:	d004      	beq.n	80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 80069d6:	e022      	b.n	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80069d8:	f7fe ffd0 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 80069dc:	61f8      	str	r0, [r7, #28]
          break;
 80069de:	e023      	b.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 80069e0:	f7fe ff34 	bl	800584c <HAL_RCC_GetSysClockFreq>
 80069e4:	61f8      	str	r0, [r7, #28]
          break;
 80069e6:	e01f      	b.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 80069e8:	40021000 	.word	0x40021000
 80069ec:	02dc6c00 	.word	0x02dc6c00
 80069f0:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80069f4:	4b9b      	ldr	r3, [pc, #620]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a00:	d10f      	bne.n	8006a22 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 8006a02:	4b99      	ldr	r3, [pc, #612]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8006a04:	61fb      	str	r3, [r7, #28]
          break;
 8006a06:	e00c      	b.n	8006a22 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006a08:	4b96      	ldr	r3, [pc, #600]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a0e:	f003 0302 	and.w	r3, r3, #2
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d107      	bne.n	8006a26 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 8006a16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a1a:	61fb      	str	r3, [r7, #28]
          break;
 8006a1c:	e003      	b.n	8006a26 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 8006a1e:	bf00      	nop
 8006a20:	e2e0      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006a22:	bf00      	nop
 8006a24:	e2de      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006a26:	bf00      	nop
        break;
 8006a28:	e2dc      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006a2a:	4b8e      	ldr	r3, [pc, #568]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a34:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a3c:	d025      	beq.n	8006a8a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a44:	d82c      	bhi.n	8006aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a4c:	d013      	beq.n	8006a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a54:	d824      	bhi.n	8006aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d004      	beq.n	8006a66 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a62:	d004      	beq.n	8006a6e <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 8006a64:	e01c      	b.n	8006aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006a66:	f7fe ff89 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 8006a6a:	61f8      	str	r0, [r7, #28]
          break;
 8006a6c:	e01d      	b.n	8006aaa <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8006a6e:	f7fe feed 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8006a72:	61f8      	str	r0, [r7, #28]
          break;
 8006a74:	e019      	b.n	8006aaa <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006a76:	4b7b      	ldr	r3, [pc, #492]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a82:	d10f      	bne.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 8006a84:	4b78      	ldr	r3, [pc, #480]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8006a86:	61fb      	str	r3, [r7, #28]
          break;
 8006a88:	e00c      	b.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006a8a:	4b76      	ldr	r3, [pc, #472]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a90:	f003 0302 	and.w	r3, r3, #2
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	d107      	bne.n	8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 8006a98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a9c:	61fb      	str	r3, [r7, #28]
          break;
 8006a9e:	e003      	b.n	8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 8006aa0:	bf00      	nop
 8006aa2:	e29f      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006aa4:	bf00      	nop
 8006aa6:	e29d      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006aa8:	bf00      	nop
        break;
 8006aaa:	e29b      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006aac:	4b6d      	ldr	r3, [pc, #436]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ab2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006ab6:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006abe:	d025      	beq.n	8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ac6:	d82c      	bhi.n	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ace:	d013      	beq.n	8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ad6:	d824      	bhi.n	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d004      	beq.n	8006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ae4:	d004      	beq.n	8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 8006ae6:	e01c      	b.n	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006ae8:	f7fe ff48 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 8006aec:	61f8      	str	r0, [r7, #28]
          break;
 8006aee:	e01d      	b.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 8006af0:	f7fe feac 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8006af4:	61f8      	str	r0, [r7, #28]
          break;
 8006af6:	e019      	b.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006af8:	4b5a      	ldr	r3, [pc, #360]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b04:	d10f      	bne.n	8006b26 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 8006b06:	4b58      	ldr	r3, [pc, #352]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8006b08:	61fb      	str	r3, [r7, #28]
          break;
 8006b0a:	e00c      	b.n	8006b26 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006b0c:	4b55      	ldr	r3, [pc, #340]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b12:	f003 0302 	and.w	r3, r3, #2
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d107      	bne.n	8006b2a <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 8006b1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b1e:	61fb      	str	r3, [r7, #28]
          break;
 8006b20:	e003      	b.n	8006b2a <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 8006b22:	bf00      	nop
 8006b24:	e25e      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006b26:	bf00      	nop
 8006b28:	e25c      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006b2a:	bf00      	nop
        break;
 8006b2c:	e25a      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006b2e:	4b4d      	ldr	r3, [pc, #308]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b34:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006b38:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b40:	d007      	beq.n	8006b52 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006b48:	d12f      	bne.n	8006baa <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8006b4a:	f7fe fe7f 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8006b4e:	61f8      	str	r0, [r7, #28]
          break;
 8006b50:	e02e      	b.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8006b52:	4b44      	ldr	r3, [pc, #272]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b5e:	d126      	bne.n	8006bae <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 8006b60:	4b40      	ldr	r3, [pc, #256]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d020      	beq.n	8006bae <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006b6c:	4b3d      	ldr	r3, [pc, #244]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006b6e:	691b      	ldr	r3, [r3, #16]
 8006b70:	0a1b      	lsrs	r3, r3, #8
 8006b72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b76:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006b78:	69bb      	ldr	r3, [r7, #24]
 8006b7a:	68ba      	ldr	r2, [r7, #8]
 8006b7c:	fb03 f202 	mul.w	r2, r3, r2
 8006b80:	4b38      	ldr	r3, [pc, #224]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006b82:	691b      	ldr	r3, [r3, #16]
 8006b84:	091b      	lsrs	r3, r3, #4
 8006b86:	f003 030f 	and.w	r3, r3, #15
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b90:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8006b92:	4b34      	ldr	r3, [pc, #208]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006b94:	691b      	ldr	r3, [r3, #16]
 8006b96:	0e5b      	lsrs	r3, r3, #25
 8006b98:	f003 0303 	and.w	r3, r3, #3
 8006b9c:	3301      	adds	r3, #1
 8006b9e:	005b      	lsls	r3, r3, #1
 8006ba0:	69ba      	ldr	r2, [r7, #24]
 8006ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba6:	61fb      	str	r3, [r7, #28]
          break;
 8006ba8:	e001      	b.n	8006bae <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 8006baa:	bf00      	nop
 8006bac:	e21a      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006bae:	bf00      	nop
        break;
 8006bb0:	e218      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006bb2:	4b2c      	ldr	r3, [pc, #176]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006bb4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006bb8:	f003 0304 	and.w	r3, r3, #4
 8006bbc:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d103      	bne.n	8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 8006bc4:	f7fe fef0 	bl	80059a8 <HAL_RCC_GetPCLK2Freq>
 8006bc8:	61f8      	str	r0, [r7, #28]
        break;
 8006bca:	e20b      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 8006bcc:	f7fe fe3e 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8006bd0:	61f8      	str	r0, [r7, #28]
        break;
 8006bd2:	e207      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8006bd4:	4b23      	ldr	r3, [pc, #140]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006bd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006bda:	f003 0318 	and.w	r3, r3, #24
 8006bde:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2b10      	cmp	r3, #16
 8006be4:	d010      	beq.n	8006c08 <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2b10      	cmp	r3, #16
 8006bea:	d834      	bhi.n	8006c56 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d003      	beq.n	8006bfa <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2b08      	cmp	r3, #8
 8006bf6:	d024      	beq.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 8006bf8:	e02d      	b.n	8006c56 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8006bfa:	69b9      	ldr	r1, [r7, #24]
 8006bfc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006c00:	f000 fbf2 	bl	80073e8 <RCCEx_GetSAIxPeriphCLKFreq>
 8006c04:	61f8      	str	r0, [r7, #28]
          break;
 8006c06:	e02b      	b.n	8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006c08:	4b16      	ldr	r3, [pc, #88]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0302 	and.w	r3, r3, #2
 8006c10:	2b02      	cmp	r3, #2
 8006c12:	d122      	bne.n	8006c5a <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006c14:	4b13      	ldr	r3, [pc, #76]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f003 0308 	and.w	r3, r3, #8
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d005      	beq.n	8006c2c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8006c20:	4b10      	ldr	r3, [pc, #64]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	091b      	lsrs	r3, r3, #4
 8006c26:	f003 030f 	and.w	r3, r3, #15
 8006c2a:	e005      	b.n	8006c38 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 8006c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006c2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c32:	0a1b      	lsrs	r3, r3, #8
 8006c34:	f003 030f 	and.w	r3, r3, #15
 8006c38:	4a0c      	ldr	r2, [pc, #48]	@ (8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006c3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c3e:	61fb      	str	r3, [r7, #28]
          break;
 8006c40:	e00b      	b.n	8006c5a <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c42:	4b08      	ldr	r3, [pc, #32]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c4e:	d106      	bne.n	8006c5e <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 8006c50:	4b05      	ldr	r3, [pc, #20]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8006c52:	61fb      	str	r3, [r7, #28]
          break;
 8006c54:	e003      	b.n	8006c5e <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 8006c56:	bf00      	nop
 8006c58:	e1c4      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006c5a:	bf00      	nop
 8006c5c:	e1c2      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006c5e:	bf00      	nop
        break;
 8006c60:	e1c0      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 8006c62:	bf00      	nop
 8006c64:	40021000 	.word	0x40021000
 8006c68:	00f42400 	.word	0x00f42400
 8006c6c:	0800a5cc 	.word	0x0800a5cc
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006c70:	4b96      	ldr	r3, [pc, #600]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c76:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006c7a:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c82:	d013      	beq.n	8006cac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c8a:	d819      	bhi.n	8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d004      	beq.n	8006c9c <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c98:	d004      	beq.n	8006ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 8006c9a:	e011      	b.n	8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006c9c:	f7fe fe6e 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 8006ca0:	61f8      	str	r0, [r7, #28]
          break;
 8006ca2:	e010      	b.n	8006cc6 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 8006ca4:	f7fe fdd2 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8006ca8:	61f8      	str	r0, [r7, #28]
          break;
 8006caa:	e00c      	b.n	8006cc6 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006cac:	4b87      	ldr	r3, [pc, #540]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cb8:	d104      	bne.n	8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 8006cba:	4b85      	ldr	r3, [pc, #532]	@ (8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8006cbc:	61fb      	str	r3, [r7, #28]
          break;
 8006cbe:	e001      	b.n	8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 8006cc0:	bf00      	nop
 8006cc2:	e18f      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006cc4:	bf00      	nop
        break;
 8006cc6:	e18d      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006cc8:	4b80      	ldr	r3, [pc, #512]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cce:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006cd2:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cda:	d013      	beq.n	8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ce2:	d819      	bhi.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d004      	beq.n	8006cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cf0:	d004      	beq.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 8006cf2:	e011      	b.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006cf4:	f7fe fe42 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 8006cf8:	61f8      	str	r0, [r7, #28]
          break;
 8006cfa:	e010      	b.n	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 8006cfc:	f7fe fda6 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8006d00:	61f8      	str	r0, [r7, #28]
          break;
 8006d02:	e00c      	b.n	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006d04:	4b71      	ldr	r3, [pc, #452]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d10:	d104      	bne.n	8006d1c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 8006d12:	4b6f      	ldr	r3, [pc, #444]	@ (8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8006d14:	61fb      	str	r3, [r7, #28]
          break;
 8006d16:	e001      	b.n	8006d1c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 8006d18:	bf00      	nop
 8006d1a:	e163      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006d1c:	bf00      	nop
        break;
 8006d1e:	e161      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006d20:	4b6a      	ldr	r3, [pc, #424]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006d2a:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d32:	d013      	beq.n	8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d3a:	d819      	bhi.n	8006d70 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d004      	beq.n	8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d48:	d004      	beq.n	8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 8006d4a:	e011      	b.n	8006d70 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006d4c:	f7fe fe16 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 8006d50:	61f8      	str	r0, [r7, #28]
          break;
 8006d52:	e010      	b.n	8006d76 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 8006d54:	f7fe fd7a 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8006d58:	61f8      	str	r0, [r7, #28]
          break;
 8006d5a:	e00c      	b.n	8006d76 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006d5c:	4b5b      	ldr	r3, [pc, #364]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d68:	d104      	bne.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 8006d6a:	4b59      	ldr	r3, [pc, #356]	@ (8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8006d6c:	61fb      	str	r3, [r7, #28]
          break;
 8006d6e:	e001      	b.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 8006d70:	bf00      	nop
 8006d72:	e137      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006d74:	bf00      	nop
        break;
 8006d76:	e135      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8006d78:	4b54      	ldr	r3, [pc, #336]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006d7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d7e:	f003 0303 	and.w	r3, r3, #3
 8006d82:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	d011      	beq.n	8006dae <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2b02      	cmp	r3, #2
 8006d8e:	d818      	bhi.n	8006dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d003      	beq.n	8006d9e <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d004      	beq.n	8006da6 <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 8006d9c:	e011      	b.n	8006dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006d9e:	f7fe fded 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 8006da2:	61f8      	str	r0, [r7, #28]
          break;
 8006da4:	e010      	b.n	8006dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 8006da6:	f7fe fd51 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8006daa:	61f8      	str	r0, [r7, #28]
          break;
 8006dac:	e00c      	b.n	8006dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006dae:	4b47      	ldr	r3, [pc, #284]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006db6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dba:	d104      	bne.n	8006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 8006dbc:	4b44      	ldr	r3, [pc, #272]	@ (8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8006dbe:	61fb      	str	r3, [r7, #28]
          break;
 8006dc0:	e001      	b.n	8006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 8006dc2:	bf00      	nop
 8006dc4:	e10e      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006dc6:	bf00      	nop
        break;
 8006dc8:	e10c      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006dca:	4b40      	ldr	r3, [pc, #256]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dd0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8006dd4:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006ddc:	d02c      	beq.n	8006e38 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006de4:	d833      	bhi.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006dec:	d01a      	beq.n	8006e24 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006df4:	d82b      	bhi.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d004      	beq.n	8006e06 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006e02:	d004      	beq.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 8006e04:	e023      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006e06:	f7fe fdb9 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 8006e0a:	61f8      	str	r0, [r7, #28]
          break;
 8006e0c:	e026      	b.n	8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006e0e:	4b2f      	ldr	r3, [pc, #188]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006e10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e14:	f003 0302 	and.w	r3, r3, #2
 8006e18:	2b02      	cmp	r3, #2
 8006e1a:	d11a      	bne.n	8006e52 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 8006e1c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006e20:	61fb      	str	r3, [r7, #28]
          break;
 8006e22:	e016      	b.n	8006e52 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006e24:	4b29      	ldr	r3, [pc, #164]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e30:	d111      	bne.n	8006e56 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 8006e32:	4b27      	ldr	r3, [pc, #156]	@ (8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8006e34:	61fb      	str	r3, [r7, #28]
          break;
 8006e36:	e00e      	b.n	8006e56 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006e38:	4b24      	ldr	r3, [pc, #144]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e3e:	f003 0302 	and.w	r3, r3, #2
 8006e42:	2b02      	cmp	r3, #2
 8006e44:	d109      	bne.n	8006e5a <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 8006e46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e4a:	61fb      	str	r3, [r7, #28]
          break;
 8006e4c:	e005      	b.n	8006e5a <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 8006e4e:	bf00      	nop
 8006e50:	e0c8      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006e52:	bf00      	nop
 8006e54:	e0c6      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006e56:	bf00      	nop
 8006e58:	e0c4      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006e5a:	bf00      	nop
        break;
 8006e5c:	e0c2      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e64:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006e68:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006e70:	d030      	beq.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006e78:	d837      	bhi.n	8006eea <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006e80:	d01a      	beq.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006e88:	d82f      	bhi.n	8006eea <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d004      	beq.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e96:	d004      	beq.n	8006ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 8006e98:	e027      	b.n	8006eea <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006e9a:	f7fe fd6f 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 8006e9e:	61f8      	str	r0, [r7, #28]
          break;
 8006ea0:	e02a      	b.n	8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006ea4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ea8:	f003 0302 	and.w	r3, r3, #2
 8006eac:	2b02      	cmp	r3, #2
 8006eae:	d11e      	bne.n	8006eee <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 8006eb0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006eb4:	61fb      	str	r3, [r7, #28]
          break;
 8006eb6:	e01a      	b.n	8006eee <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006eb8:	4b04      	ldr	r3, [pc, #16]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ec0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ec4:	d115      	bne.n	8006ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 8006ec6:	4b02      	ldr	r3, [pc, #8]	@ (8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8006ec8:	61fb      	str	r3, [r7, #28]
          break;
 8006eca:	e012      	b.n	8006ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8006ecc:	40021000 	.word	0x40021000
 8006ed0:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006ed4:	4b46      	ldr	r3, [pc, #280]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eda:	f003 0302 	and.w	r3, r3, #2
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d109      	bne.n	8006ef6 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 8006ee2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ee6:	61fb      	str	r3, [r7, #28]
          break;
 8006ee8:	e005      	b.n	8006ef6 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 8006eea:	bf00      	nop
 8006eec:	e07a      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006eee:	bf00      	nop
 8006ef0:	e078      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006ef2:	bf00      	nop
 8006ef4:	e076      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006ef6:	bf00      	nop
        break;
 8006ef8:	e074      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8006efa:	4b3d      	ldr	r3, [pc, #244]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006efc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f00:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006f04:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f0c:	d02c      	beq.n	8006f68 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f14:	d855      	bhi.n	8006fc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d004      	beq.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f22:	d004      	beq.n	8006f2e <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 8006f24:	e04d      	b.n	8006fc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 8006f26:	f7fe fc91 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8006f2a:	61f8      	str	r0, [r7, #28]
          break;
 8006f2c:	e04e      	b.n	8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006f2e:	4b30      	ldr	r3, [pc, #192]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f003 0302 	and.w	r3, r3, #2
 8006f36:	2b02      	cmp	r3, #2
 8006f38:	d145      	bne.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006f3a:	4b2d      	ldr	r3, [pc, #180]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0308 	and.w	r3, r3, #8
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d005      	beq.n	8006f52 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 8006f46:	4b2a      	ldr	r3, [pc, #168]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	091b      	lsrs	r3, r3, #4
 8006f4c:	f003 030f 	and.w	r3, r3, #15
 8006f50:	e005      	b.n	8006f5e <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 8006f52:	4b27      	ldr	r3, [pc, #156]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006f54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f58:	0a1b      	lsrs	r3, r3, #8
 8006f5a:	f003 030f 	and.w	r3, r3, #15
 8006f5e:	4a25      	ldr	r2, [pc, #148]	@ (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 8006f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f64:	61fb      	str	r3, [r7, #28]
          break;
 8006f66:	e02e      	b.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006f68:	4b21      	ldr	r3, [pc, #132]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f70:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f74:	d129      	bne.n	8006fca <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006f76:	4b1e      	ldr	r3, [pc, #120]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f82:	d122      	bne.n	8006fca <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006f84:	4b1a      	ldr	r3, [pc, #104]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006f86:	68db      	ldr	r3, [r3, #12]
 8006f88:	0a1b      	lsrs	r3, r3, #8
 8006f8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f8e:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	68ba      	ldr	r2, [r7, #8]
 8006f94:	fb03 f202 	mul.w	r2, r3, r2
 8006f98:	4b15      	ldr	r3, [pc, #84]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	091b      	lsrs	r3, r3, #4
 8006f9e:	f003 030f 	and.w	r3, r3, #15
 8006fa2:	3301      	adds	r3, #1
 8006fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fa8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006faa:	4b11      	ldr	r3, [pc, #68]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006fac:	68db      	ldr	r3, [r3, #12]
 8006fae:	0d5b      	lsrs	r3, r3, #21
 8006fb0:	f003 0303 	and.w	r3, r3, #3
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	005b      	lsls	r3, r3, #1
 8006fb8:	69ba      	ldr	r2, [r7, #24]
 8006fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fbe:	61fb      	str	r3, [r7, #28]
          break;
 8006fc0:	e003      	b.n	8006fca <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 8006fc2:	bf00      	nop
 8006fc4:	e00e      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006fc6:	bf00      	nop
 8006fc8:	e00c      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006fca:	bf00      	nop
        break;
 8006fcc:	e00a      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8006fce:	bf00      	nop
 8006fd0:	e008      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8006fd2:	bf00      	nop
 8006fd4:	e006      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8006fd6:	bf00      	nop
 8006fd8:	e004      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8006fda:	bf00      	nop
 8006fdc:	e002      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8006fde:	bf00      	nop
 8006fe0:	e000      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8006fe2:	bf00      	nop
    }
  }

  return(frequency);
 8006fe4:	69fb      	ldr	r3, [r7, #28]
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3720      	adds	r7, #32
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	40021000 	.word	0x40021000
 8006ff4:	0800a5cc 	.word	0x0800a5cc

08006ff8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006ffc:	4b05      	ldr	r3, [pc, #20]	@ (8007014 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a04      	ldr	r2, [pc, #16]	@ (8007014 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007002:	f043 0304 	orr.w	r3, r3, #4
 8007006:	6013      	str	r3, [r2, #0]
}
 8007008:	bf00      	nop
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop
 8007014:	40021000 	.word	0x40021000

08007018 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007022:	2300      	movs	r3, #0
 8007024:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007026:	4b72      	ldr	r3, [pc, #456]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007028:	68db      	ldr	r3, [r3, #12]
 800702a:	f003 0303 	and.w	r3, r3, #3
 800702e:	2b00      	cmp	r3, #0
 8007030:	d00e      	beq.n	8007050 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007032:	4b6f      	ldr	r3, [pc, #444]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	f003 0203 	and.w	r2, r3, #3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	429a      	cmp	r2, r3
 8007040:	d103      	bne.n	800704a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
       ||
 8007046:	2b00      	cmp	r3, #0
 8007048:	d142      	bne.n	80070d0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	73fb      	strb	r3, [r7, #15]
 800704e:	e03f      	b.n	80070d0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2b03      	cmp	r3, #3
 8007056:	d018      	beq.n	800708a <RCCEx_PLLSAI1_Config+0x72>
 8007058:	2b03      	cmp	r3, #3
 800705a:	d825      	bhi.n	80070a8 <RCCEx_PLLSAI1_Config+0x90>
 800705c:	2b01      	cmp	r3, #1
 800705e:	d002      	beq.n	8007066 <RCCEx_PLLSAI1_Config+0x4e>
 8007060:	2b02      	cmp	r3, #2
 8007062:	d009      	beq.n	8007078 <RCCEx_PLLSAI1_Config+0x60>
 8007064:	e020      	b.n	80070a8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007066:	4b62      	ldr	r3, [pc, #392]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f003 0302 	and.w	r3, r3, #2
 800706e:	2b00      	cmp	r3, #0
 8007070:	d11d      	bne.n	80070ae <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007076:	e01a      	b.n	80070ae <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007078:	4b5d      	ldr	r3, [pc, #372]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007080:	2b00      	cmp	r3, #0
 8007082:	d116      	bne.n	80070b2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007088:	e013      	b.n	80070b2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800708a:	4b59      	ldr	r3, [pc, #356]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d10f      	bne.n	80070b6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007096:	4b56      	ldr	r3, [pc, #344]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d109      	bne.n	80070b6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80070a6:	e006      	b.n	80070b6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	73fb      	strb	r3, [r7, #15]
      break;
 80070ac:	e004      	b.n	80070b8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80070ae:	bf00      	nop
 80070b0:	e002      	b.n	80070b8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80070b2:	bf00      	nop
 80070b4:	e000      	b.n	80070b8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80070b6:	bf00      	nop
    }

    if(status == HAL_OK)
 80070b8:	7bfb      	ldrb	r3, [r7, #15]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d108      	bne.n	80070d0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80070be:	4b4c      	ldr	r3, [pc, #304]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	f023 0203 	bic.w	r2, r3, #3
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4949      	ldr	r1, [pc, #292]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070cc:	4313      	orrs	r3, r2
 80070ce:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80070d0:	7bfb      	ldrb	r3, [r7, #15]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f040 8086 	bne.w	80071e4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80070d8:	4b45      	ldr	r3, [pc, #276]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a44      	ldr	r2, [pc, #272]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80070e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070e4:	f7fb fcdc 	bl	8002aa0 <HAL_GetTick>
 80070e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80070ea:	e009      	b.n	8007100 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80070ec:	f7fb fcd8 	bl	8002aa0 <HAL_GetTick>
 80070f0:	4602      	mov	r2, r0
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	1ad3      	subs	r3, r2, r3
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	d902      	bls.n	8007100 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80070fa:	2303      	movs	r3, #3
 80070fc:	73fb      	strb	r3, [r7, #15]
        break;
 80070fe:	e005      	b.n	800710c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007100:	4b3b      	ldr	r3, [pc, #236]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007108:	2b00      	cmp	r3, #0
 800710a:	d1ef      	bne.n	80070ec <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800710c:	7bfb      	ldrb	r3, [r7, #15]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d168      	bne.n	80071e4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d113      	bne.n	8007140 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007118:	4b35      	ldr	r3, [pc, #212]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800711a:	691a      	ldr	r2, [r3, #16]
 800711c:	4b35      	ldr	r3, [pc, #212]	@ (80071f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800711e:	4013      	ands	r3, r2
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	6892      	ldr	r2, [r2, #8]
 8007124:	0211      	lsls	r1, r2, #8
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	68d2      	ldr	r2, [r2, #12]
 800712a:	06d2      	lsls	r2, r2, #27
 800712c:	4311      	orrs	r1, r2
 800712e:	687a      	ldr	r2, [r7, #4]
 8007130:	6852      	ldr	r2, [r2, #4]
 8007132:	3a01      	subs	r2, #1
 8007134:	0112      	lsls	r2, r2, #4
 8007136:	430a      	orrs	r2, r1
 8007138:	492d      	ldr	r1, [pc, #180]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800713a:	4313      	orrs	r3, r2
 800713c:	610b      	str	r3, [r1, #16]
 800713e:	e02d      	b.n	800719c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	2b01      	cmp	r3, #1
 8007144:	d115      	bne.n	8007172 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007146:	4b2a      	ldr	r3, [pc, #168]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007148:	691a      	ldr	r2, [r3, #16]
 800714a:	4b2b      	ldr	r3, [pc, #172]	@ (80071f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800714c:	4013      	ands	r3, r2
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	6892      	ldr	r2, [r2, #8]
 8007152:	0211      	lsls	r1, r2, #8
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	6912      	ldr	r2, [r2, #16]
 8007158:	0852      	lsrs	r2, r2, #1
 800715a:	3a01      	subs	r2, #1
 800715c:	0552      	lsls	r2, r2, #21
 800715e:	4311      	orrs	r1, r2
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	6852      	ldr	r2, [r2, #4]
 8007164:	3a01      	subs	r2, #1
 8007166:	0112      	lsls	r2, r2, #4
 8007168:	430a      	orrs	r2, r1
 800716a:	4921      	ldr	r1, [pc, #132]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800716c:	4313      	orrs	r3, r2
 800716e:	610b      	str	r3, [r1, #16]
 8007170:	e014      	b.n	800719c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007172:	4b1f      	ldr	r3, [pc, #124]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007174:	691a      	ldr	r2, [r3, #16]
 8007176:	4b21      	ldr	r3, [pc, #132]	@ (80071fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007178:	4013      	ands	r3, r2
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	6892      	ldr	r2, [r2, #8]
 800717e:	0211      	lsls	r1, r2, #8
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	6952      	ldr	r2, [r2, #20]
 8007184:	0852      	lsrs	r2, r2, #1
 8007186:	3a01      	subs	r2, #1
 8007188:	0652      	lsls	r2, r2, #25
 800718a:	4311      	orrs	r1, r2
 800718c:	687a      	ldr	r2, [r7, #4]
 800718e:	6852      	ldr	r2, [r2, #4]
 8007190:	3a01      	subs	r2, #1
 8007192:	0112      	lsls	r2, r2, #4
 8007194:	430a      	orrs	r2, r1
 8007196:	4916      	ldr	r1, [pc, #88]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007198:	4313      	orrs	r3, r2
 800719a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800719c:	4b14      	ldr	r3, [pc, #80]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a13      	ldr	r2, [pc, #76]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80071a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071a8:	f7fb fc7a 	bl	8002aa0 <HAL_GetTick>
 80071ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80071ae:	e009      	b.n	80071c4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80071b0:	f7fb fc76 	bl	8002aa0 <HAL_GetTick>
 80071b4:	4602      	mov	r2, r0
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	1ad3      	subs	r3, r2, r3
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d902      	bls.n	80071c4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80071be:	2303      	movs	r3, #3
 80071c0:	73fb      	strb	r3, [r7, #15]
          break;
 80071c2:	e005      	b.n	80071d0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80071c4:	4b0a      	ldr	r3, [pc, #40]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d0ef      	beq.n	80071b0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80071d0:	7bfb      	ldrb	r3, [r7, #15]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d106      	bne.n	80071e4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80071d6:	4b06      	ldr	r3, [pc, #24]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071d8:	691a      	ldr	r2, [r3, #16]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	699b      	ldr	r3, [r3, #24]
 80071de:	4904      	ldr	r1, [pc, #16]	@ (80071f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071e0:	4313      	orrs	r3, r2
 80071e2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80071e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3710      	adds	r7, #16
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	40021000 	.word	0x40021000
 80071f4:	07ff800f 	.word	0x07ff800f
 80071f8:	ff9f800f 	.word	0xff9f800f
 80071fc:	f9ff800f 	.word	0xf9ff800f

08007200 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b084      	sub	sp, #16
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800720a:	2300      	movs	r3, #0
 800720c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800720e:	4b72      	ldr	r3, [pc, #456]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	f003 0303 	and.w	r3, r3, #3
 8007216:	2b00      	cmp	r3, #0
 8007218:	d00e      	beq.n	8007238 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800721a:	4b6f      	ldr	r3, [pc, #444]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800721c:	68db      	ldr	r3, [r3, #12]
 800721e:	f003 0203 	and.w	r2, r3, #3
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	429a      	cmp	r2, r3
 8007228:	d103      	bne.n	8007232 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
       ||
 800722e:	2b00      	cmp	r3, #0
 8007230:	d142      	bne.n	80072b8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	73fb      	strb	r3, [r7, #15]
 8007236:	e03f      	b.n	80072b8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	2b03      	cmp	r3, #3
 800723e:	d018      	beq.n	8007272 <RCCEx_PLLSAI2_Config+0x72>
 8007240:	2b03      	cmp	r3, #3
 8007242:	d825      	bhi.n	8007290 <RCCEx_PLLSAI2_Config+0x90>
 8007244:	2b01      	cmp	r3, #1
 8007246:	d002      	beq.n	800724e <RCCEx_PLLSAI2_Config+0x4e>
 8007248:	2b02      	cmp	r3, #2
 800724a:	d009      	beq.n	8007260 <RCCEx_PLLSAI2_Config+0x60>
 800724c:	e020      	b.n	8007290 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800724e:	4b62      	ldr	r3, [pc, #392]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f003 0302 	and.w	r3, r3, #2
 8007256:	2b00      	cmp	r3, #0
 8007258:	d11d      	bne.n	8007296 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800725e:	e01a      	b.n	8007296 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007260:	4b5d      	ldr	r3, [pc, #372]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007268:	2b00      	cmp	r3, #0
 800726a:	d116      	bne.n	800729a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007270:	e013      	b.n	800729a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007272:	4b59      	ldr	r3, [pc, #356]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10f      	bne.n	800729e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800727e:	4b56      	ldr	r3, [pc, #344]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007286:	2b00      	cmp	r3, #0
 8007288:	d109      	bne.n	800729e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800728e:	e006      	b.n	800729e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	73fb      	strb	r3, [r7, #15]
      break;
 8007294:	e004      	b.n	80072a0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007296:	bf00      	nop
 8007298:	e002      	b.n	80072a0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800729a:	bf00      	nop
 800729c:	e000      	b.n	80072a0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800729e:	bf00      	nop
    }

    if(status == HAL_OK)
 80072a0:	7bfb      	ldrb	r3, [r7, #15]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d108      	bne.n	80072b8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80072a6:	4b4c      	ldr	r3, [pc, #304]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	f023 0203 	bic.w	r2, r3, #3
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4949      	ldr	r1, [pc, #292]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072b4:	4313      	orrs	r3, r2
 80072b6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80072b8:	7bfb      	ldrb	r3, [r7, #15]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	f040 8086 	bne.w	80073cc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80072c0:	4b45      	ldr	r3, [pc, #276]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a44      	ldr	r2, [pc, #272]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072cc:	f7fb fbe8 	bl	8002aa0 <HAL_GetTick>
 80072d0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80072d2:	e009      	b.n	80072e8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80072d4:	f7fb fbe4 	bl	8002aa0 <HAL_GetTick>
 80072d8:	4602      	mov	r2, r0
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	1ad3      	subs	r3, r2, r3
 80072de:	2b02      	cmp	r3, #2
 80072e0:	d902      	bls.n	80072e8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80072e2:	2303      	movs	r3, #3
 80072e4:	73fb      	strb	r3, [r7, #15]
        break;
 80072e6:	e005      	b.n	80072f4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80072e8:	4b3b      	ldr	r3, [pc, #236]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1ef      	bne.n	80072d4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80072f4:	7bfb      	ldrb	r3, [r7, #15]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d168      	bne.n	80073cc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d113      	bne.n	8007328 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007300:	4b35      	ldr	r3, [pc, #212]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007302:	695a      	ldr	r2, [r3, #20]
 8007304:	4b35      	ldr	r3, [pc, #212]	@ (80073dc <RCCEx_PLLSAI2_Config+0x1dc>)
 8007306:	4013      	ands	r3, r2
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	6892      	ldr	r2, [r2, #8]
 800730c:	0211      	lsls	r1, r2, #8
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	68d2      	ldr	r2, [r2, #12]
 8007312:	06d2      	lsls	r2, r2, #27
 8007314:	4311      	orrs	r1, r2
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	6852      	ldr	r2, [r2, #4]
 800731a:	3a01      	subs	r2, #1
 800731c:	0112      	lsls	r2, r2, #4
 800731e:	430a      	orrs	r2, r1
 8007320:	492d      	ldr	r1, [pc, #180]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007322:	4313      	orrs	r3, r2
 8007324:	614b      	str	r3, [r1, #20]
 8007326:	e02d      	b.n	8007384 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	2b01      	cmp	r3, #1
 800732c:	d115      	bne.n	800735a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800732e:	4b2a      	ldr	r3, [pc, #168]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007330:	695a      	ldr	r2, [r3, #20]
 8007332:	4b2b      	ldr	r3, [pc, #172]	@ (80073e0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8007334:	4013      	ands	r3, r2
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	6892      	ldr	r2, [r2, #8]
 800733a:	0211      	lsls	r1, r2, #8
 800733c:	687a      	ldr	r2, [r7, #4]
 800733e:	6912      	ldr	r2, [r2, #16]
 8007340:	0852      	lsrs	r2, r2, #1
 8007342:	3a01      	subs	r2, #1
 8007344:	0552      	lsls	r2, r2, #21
 8007346:	4311      	orrs	r1, r2
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	6852      	ldr	r2, [r2, #4]
 800734c:	3a01      	subs	r2, #1
 800734e:	0112      	lsls	r2, r2, #4
 8007350:	430a      	orrs	r2, r1
 8007352:	4921      	ldr	r1, [pc, #132]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007354:	4313      	orrs	r3, r2
 8007356:	614b      	str	r3, [r1, #20]
 8007358:	e014      	b.n	8007384 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800735a:	4b1f      	ldr	r3, [pc, #124]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800735c:	695a      	ldr	r2, [r3, #20]
 800735e:	4b21      	ldr	r3, [pc, #132]	@ (80073e4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007360:	4013      	ands	r3, r2
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	6892      	ldr	r2, [r2, #8]
 8007366:	0211      	lsls	r1, r2, #8
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	6952      	ldr	r2, [r2, #20]
 800736c:	0852      	lsrs	r2, r2, #1
 800736e:	3a01      	subs	r2, #1
 8007370:	0652      	lsls	r2, r2, #25
 8007372:	4311      	orrs	r1, r2
 8007374:	687a      	ldr	r2, [r7, #4]
 8007376:	6852      	ldr	r2, [r2, #4]
 8007378:	3a01      	subs	r2, #1
 800737a:	0112      	lsls	r2, r2, #4
 800737c:	430a      	orrs	r2, r1
 800737e:	4916      	ldr	r1, [pc, #88]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007380:	4313      	orrs	r3, r2
 8007382:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007384:	4b14      	ldr	r3, [pc, #80]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a13      	ldr	r2, [pc, #76]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800738a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800738e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007390:	f7fb fb86 	bl	8002aa0 <HAL_GetTick>
 8007394:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007396:	e009      	b.n	80073ac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007398:	f7fb fb82 	bl	8002aa0 <HAL_GetTick>
 800739c:	4602      	mov	r2, r0
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	1ad3      	subs	r3, r2, r3
 80073a2:	2b02      	cmp	r3, #2
 80073a4:	d902      	bls.n	80073ac <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80073a6:	2303      	movs	r3, #3
 80073a8:	73fb      	strb	r3, [r7, #15]
          break;
 80073aa:	e005      	b.n	80073b8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80073ac:	4b0a      	ldr	r3, [pc, #40]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d0ef      	beq.n	8007398 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80073b8:	7bfb      	ldrb	r3, [r7, #15]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d106      	bne.n	80073cc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80073be:	4b06      	ldr	r3, [pc, #24]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073c0:	695a      	ldr	r2, [r3, #20]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	4904      	ldr	r1, [pc, #16]	@ (80073d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073c8:	4313      	orrs	r3, r2
 80073ca:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80073cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	40021000 	.word	0x40021000
 80073dc:	07ff800f 	.word	0x07ff800f
 80073e0:	ff9f800f 	.word	0xff9f800f
 80073e4:	f9ff800f 	.word	0xf9ff800f

080073e8 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b089      	sub	sp, #36	@ 0x24
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80073f2:	2300      	movs	r3, #0
 80073f4:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80073f6:	2300      	movs	r3, #0
 80073f8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80073fa:	2300      	movs	r3, #0
 80073fc:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007404:	d10b      	bne.n	800741e <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007406:	4b7e      	ldr	r3, [pc, #504]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007408:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800740c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8007410:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	2b60      	cmp	r3, #96	@ 0x60
 8007416:	d112      	bne.n	800743e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007418:	4b7a      	ldr	r3, [pc, #488]	@ (8007604 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800741a:	61fb      	str	r3, [r7, #28]
 800741c:	e00f      	b.n	800743e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007424:	d10b      	bne.n	800743e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007426:	4b76      	ldr	r3, [pc, #472]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007428:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800742c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007430:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8007432:	69bb      	ldr	r3, [r7, #24]
 8007434:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007438:	d101      	bne.n	800743e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800743a:	4b72      	ldr	r3, [pc, #456]	@ (8007604 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800743c:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800743e:	69fb      	ldr	r3, [r7, #28]
 8007440:	2b00      	cmp	r3, #0
 8007442:	f040 80d6 	bne.w	80075f2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	2b40      	cmp	r3, #64	@ 0x40
 800744e:	d003      	beq.n	8007458 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 8007450:	69bb      	ldr	r3, [r7, #24]
 8007452:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007456:	d13b      	bne.n	80074d0 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007458:	4b69      	ldr	r3, [pc, #420]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007460:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007464:	f040 80c4 	bne.w	80075f0 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 8007468:	4b65      	ldr	r3, [pc, #404]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007470:	2b00      	cmp	r3, #0
 8007472:	f000 80bd 	beq.w	80075f0 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007476:	4b62      	ldr	r3, [pc, #392]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	091b      	lsrs	r3, r3, #4
 800747c:	f003 030f 	and.w	r3, r3, #15
 8007480:	3301      	adds	r3, #1
 8007482:	693a      	ldr	r2, [r7, #16]
 8007484:	fbb2 f3f3 	udiv	r3, r2, r3
 8007488:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800748a:	4b5d      	ldr	r3, [pc, #372]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	0a1b      	lsrs	r3, r3, #8
 8007490:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007494:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8007496:	4b5a      	ldr	r3, [pc, #360]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	0edb      	lsrs	r3, r3, #27
 800749c:	f003 031f 	and.w	r3, r3, #31
 80074a0:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d10a      	bne.n	80074be <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80074a8:	4b55      	ldr	r3, [pc, #340]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80074aa:	68db      	ldr	r3, [r3, #12]
 80074ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d002      	beq.n	80074ba <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 80074b4:	2311      	movs	r3, #17
 80074b6:	617b      	str	r3, [r7, #20]
 80074b8:	e001      	b.n	80074be <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 80074ba:	2307      	movs	r3, #7
 80074bc:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	68fa      	ldr	r2, [r7, #12]
 80074c2:	fb03 f202 	mul.w	r2, r3, r2
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80074cc:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80074ce:	e08f      	b.n	80075f0 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80074d0:	69bb      	ldr	r3, [r7, #24]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d13a      	bne.n	800754c <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80074d6:	4b4a      	ldr	r3, [pc, #296]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074e2:	f040 8086 	bne.w	80075f2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 80074e6:	4b46      	ldr	r3, [pc, #280]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80074e8:	691b      	ldr	r3, [r3, #16]
 80074ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d07f      	beq.n	80075f2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80074f2:	4b43      	ldr	r3, [pc, #268]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	091b      	lsrs	r3, r3, #4
 80074f8:	f003 030f 	and.w	r3, r3, #15
 80074fc:	3301      	adds	r3, #1
 80074fe:	693a      	ldr	r2, [r7, #16]
 8007500:	fbb2 f3f3 	udiv	r3, r2, r3
 8007504:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007506:	4b3e      	ldr	r3, [pc, #248]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007508:	691b      	ldr	r3, [r3, #16]
 800750a:	0a1b      	lsrs	r3, r3, #8
 800750c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007510:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8007512:	4b3b      	ldr	r3, [pc, #236]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	0edb      	lsrs	r3, r3, #27
 8007518:	f003 031f 	and.w	r3, r3, #31
 800751c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d10a      	bne.n	800753a <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8007524:	4b36      	ldr	r3, [pc, #216]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007526:	691b      	ldr	r3, [r3, #16]
 8007528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800752c:	2b00      	cmp	r3, #0
 800752e:	d002      	beq.n	8007536 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8007530:	2311      	movs	r3, #17
 8007532:	617b      	str	r3, [r7, #20]
 8007534:	e001      	b.n	800753a <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 8007536:	2307      	movs	r3, #7
 8007538:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	68fa      	ldr	r2, [r7, #12]
 800753e:	fb03 f202 	mul.w	r2, r3, r2
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	fbb2 f3f3 	udiv	r3, r2, r3
 8007548:	61fb      	str	r3, [r7, #28]
 800754a:	e052      	b.n	80075f2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 800754c:	69bb      	ldr	r3, [r7, #24]
 800754e:	2b80      	cmp	r3, #128	@ 0x80
 8007550:	d003      	beq.n	800755a <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007558:	d109      	bne.n	800756e <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800755a:	4b29      	ldr	r3, [pc, #164]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007562:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007566:	d144      	bne.n	80075f2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 8007568:	4b27      	ldr	r3, [pc, #156]	@ (8007608 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 800756a:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800756c:	e041      	b.n	80075f2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	2b20      	cmp	r3, #32
 8007572:	d003      	beq.n	800757c <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800757a:	d13a      	bne.n	80075f2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800757c:	4b20      	ldr	r3, [pc, #128]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007584:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007588:	d133      	bne.n	80075f2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800758a:	4b1d      	ldr	r3, [pc, #116]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800758c:	695b      	ldr	r3, [r3, #20]
 800758e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d02d      	beq.n	80075f2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8007596:	4b1a      	ldr	r3, [pc, #104]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007598:	695b      	ldr	r3, [r3, #20]
 800759a:	091b      	lsrs	r3, r3, #4
 800759c:	f003 030f 	and.w	r3, r3, #15
 80075a0:	3301      	adds	r3, #1
 80075a2:	693a      	ldr	r2, [r7, #16]
 80075a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80075a8:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80075aa:	4b15      	ldr	r3, [pc, #84]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	0a1b      	lsrs	r3, r3, #8
 80075b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075b4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 80075b6:	4b12      	ldr	r3, [pc, #72]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80075b8:	695b      	ldr	r3, [r3, #20]
 80075ba:	0edb      	lsrs	r3, r3, #27
 80075bc:	f003 031f 	and.w	r3, r3, #31
 80075c0:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d10a      	bne.n	80075de <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80075c8:	4b0d      	ldr	r3, [pc, #52]	@ (8007600 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80075ca:	695b      	ldr	r3, [r3, #20]
 80075cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d002      	beq.n	80075da <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 80075d4:	2311      	movs	r3, #17
 80075d6:	617b      	str	r3, [r7, #20]
 80075d8:	e001      	b.n	80075de <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 80075da:	2307      	movs	r3, #7
 80075dc:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	68fa      	ldr	r2, [r7, #12]
 80075e2:	fb03 f202 	mul.w	r2, r3, r2
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075ec:	61fb      	str	r3, [r7, #28]
 80075ee:	e000      	b.n	80075f2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80075f0:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80075f2:	69fb      	ldr	r3, [r7, #28]
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3724      	adds	r7, #36	@ 0x24
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr
 8007600:	40021000 	.word	0x40021000
 8007604:	001fff68 	.word	0x001fff68
 8007608:	00f42400 	.word	0x00f42400

0800760c <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b086      	sub	sp, #24
 8007610:	af00      	add	r7, sp, #0
 8007612:	60f8      	str	r0, [r7, #12]
 8007614:	60b9      	str	r1, [r7, #8]
 8007616:	607a      	str	r2, [r7, #4]
 8007618:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	2b02      	cmp	r3, #2
 800761e:	d904      	bls.n	800762a <HAL_SAI_InitProtocol+0x1e>
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	3b03      	subs	r3, #3
 8007624:	2b01      	cmp	r3, #1
 8007626:	d812      	bhi.n	800764e <HAL_SAI_InitProtocol+0x42>
 8007628:	e008      	b.n	800763c <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	687a      	ldr	r2, [r7, #4]
 800762e:	68b9      	ldr	r1, [r7, #8]
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f000 f9fb 	bl	8007a2c <SAI_InitI2S>
 8007636:	4603      	mov	r3, r0
 8007638:	75fb      	strb	r3, [r7, #23]
      break;
 800763a:	e00b      	b.n	8007654 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	687a      	ldr	r2, [r7, #4]
 8007640:	68b9      	ldr	r1, [r7, #8]
 8007642:	68f8      	ldr	r0, [r7, #12]
 8007644:	f000 faa4 	bl	8007b90 <SAI_InitPCM>
 8007648:	4603      	mov	r3, r0
 800764a:	75fb      	strb	r3, [r7, #23]
      break;
 800764c:	e002      	b.n	8007654 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	75fb      	strb	r3, [r7, #23]
      break;
 8007652:	bf00      	nop
  }

  if (status == HAL_OK)
 8007654:	7dfb      	ldrb	r3, [r7, #23]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d104      	bne.n	8007664 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800765a:	68f8      	ldr	r0, [r7, #12]
 800765c:	f000 f808 	bl	8007670 <HAL_SAI_Init>
 8007660:	4603      	mov	r3, r0
 8007662:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007664:	7dfb      	ldrb	r3, [r7, #23]
}
 8007666:	4618      	mov	r0, r3
 8007668:	3718      	adds	r7, #24
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
	...

08007670 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b08a      	sub	sp, #40	@ 0x28
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d101      	bne.n	8007682 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	e1c7      	b.n	8007a12 <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007688:	2b01      	cmp	r3, #1
 800768a:	d10e      	bne.n	80076aa <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a81      	ldr	r2, [pc, #516]	@ (8007898 <HAL_SAI_Init+0x228>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d107      	bne.n	80076a6 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 800769a:	2b01      	cmp	r3, #1
 800769c:	d103      	bne.n	80076a6 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d001      	beq.n	80076aa <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e1b3      	b.n	8007a12 <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d106      	bne.n	80076c4 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f7f9 fd66 	bl	8001190 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f000 fae5 	bl	8007c94 <SAI_Disable>
 80076ca:	4603      	mov	r3, r0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d001      	beq.n	80076d4 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	e19e      	b.n	8007a12 <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2202      	movs	r2, #2
 80076d8:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	2b02      	cmp	r3, #2
 80076e2:	d00c      	beq.n	80076fe <HAL_SAI_Init+0x8e>
 80076e4:	2b02      	cmp	r3, #2
 80076e6:	d80d      	bhi.n	8007704 <HAL_SAI_Init+0x94>
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d002      	beq.n	80076f2 <HAL_SAI_Init+0x82>
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d003      	beq.n	80076f8 <HAL_SAI_Init+0x88>
 80076f0:	e008      	b.n	8007704 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80076f2:	2300      	movs	r3, #0
 80076f4:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80076f6:	e008      	b.n	800770a <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80076f8:	2310      	movs	r3, #16
 80076fa:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80076fc:	e005      	b.n	800770a <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80076fe:	2320      	movs	r3, #32
 8007700:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007702:	e002      	b.n	800770a <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8007704:	2300      	movs	r3, #0
 8007706:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007708:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	2b03      	cmp	r3, #3
 8007710:	d81d      	bhi.n	800774e <HAL_SAI_Init+0xde>
 8007712:	a201      	add	r2, pc, #4	@ (adr r2, 8007718 <HAL_SAI_Init+0xa8>)
 8007714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007718:	08007729 	.word	0x08007729
 800771c:	0800772f 	.word	0x0800772f
 8007720:	08007737 	.word	0x08007737
 8007724:	0800773f 	.word	0x0800773f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8007728:	2300      	movs	r3, #0
 800772a:	61fb      	str	r3, [r7, #28]
      break;
 800772c:	e012      	b.n	8007754 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800772e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007732:	61fb      	str	r3, [r7, #28]
      break;
 8007734:	e00e      	b.n	8007754 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007736:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800773a:	61fb      	str	r3, [r7, #28]
      break;
 800773c:	e00a      	b.n	8007754 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800773e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007742:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8007744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007746:	f043 0301 	orr.w	r3, r3, #1
 800774a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800774c:	e002      	b.n	8007754 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800774e:	2300      	movs	r3, #0
 8007750:	61fb      	str	r3, [r7, #28]
      break;
 8007752:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a4f      	ldr	r2, [pc, #316]	@ (8007898 <HAL_SAI_Init+0x228>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d004      	beq.n	8007768 <HAL_SAI_Init+0xf8>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a4e      	ldr	r2, [pc, #312]	@ (800789c <HAL_SAI_Init+0x22c>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d103      	bne.n	8007770 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8007768:	4a4d      	ldr	r2, [pc, #308]	@ (80078a0 <HAL_SAI_Init+0x230>)
 800776a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800776c:	6013      	str	r3, [r2, #0]
 800776e:	e002      	b.n	8007776 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8007770:	4a4c      	ldr	r2, [pc, #304]	@ (80078a4 <HAL_SAI_Init+0x234>)
 8007772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007774:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	69db      	ldr	r3, [r3, #28]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d073      	beq.n	8007866 <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a45      	ldr	r2, [pc, #276]	@ (8007898 <HAL_SAI_Init+0x228>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d004      	beq.n	8007792 <HAL_SAI_Init+0x122>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a43      	ldr	r2, [pc, #268]	@ (800789c <HAL_SAI_Init+0x22c>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d105      	bne.n	800779e <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8007792:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007796:	f7fe fd0d 	bl	80061b4 <HAL_RCCEx_GetPeriphCLKFreq>
 800779a:	61b8      	str	r0, [r7, #24]
 800779c:	e004      	b.n	80077a8 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800779e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80077a2:	f7fe fd07 	bl	80061b4 <HAL_RCCEx_GetPeriphCLKFreq>
 80077a6:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	695b      	ldr	r3, [r3, #20]
 80077ac:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80077b0:	d120      	bne.n	80077f4 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077b6:	2b04      	cmp	r3, #4
 80077b8:	d102      	bne.n	80077c0 <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 80077ba:	2340      	movs	r3, #64	@ 0x40
 80077bc:	613b      	str	r3, [r7, #16]
 80077be:	e00a      	b.n	80077d6 <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077c4:	2b08      	cmp	r3, #8
 80077c6:	d103      	bne.n	80077d0 <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 80077c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80077cc:	613b      	str	r3, [r7, #16]
 80077ce:	e002      	b.n	80077d6 <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077d4:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 80077d6:	69ba      	ldr	r2, [r7, #24]
 80077d8:	4613      	mov	r3, r2
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	4413      	add	r3, r2
 80077de:	005b      	lsls	r3, r3, #1
 80077e0:	4619      	mov	r1, r3
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	69db      	ldr	r3, [r3, #28]
 80077e6:	693a      	ldr	r2, [r7, #16]
 80077e8:	fb02 f303 	mul.w	r3, r2, r3
 80077ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80077f0:	617b      	str	r3, [r7, #20]
 80077f2:	e017      	b.n	8007824 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80077fc:	d101      	bne.n	8007802 <HAL_SAI_Init+0x192>
 80077fe:	2302      	movs	r3, #2
 8007800:	e000      	b.n	8007804 <HAL_SAI_Init+0x194>
 8007802:	2301      	movs	r3, #1
 8007804:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8007806:	69ba      	ldr	r2, [r7, #24]
 8007808:	4613      	mov	r3, r2
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	4413      	add	r3, r2
 800780e:	005b      	lsls	r3, r3, #1
 8007810:	4619      	mov	r1, r3
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	69db      	ldr	r3, [r3, #28]
 8007816:	68fa      	ldr	r2, [r7, #12]
 8007818:	fb02 f303 	mul.w	r3, r2, r3
 800781c:	021b      	lsls	r3, r3, #8
 800781e:	fbb1 f3f3 	udiv	r3, r1, r3
 8007822:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	4a20      	ldr	r2, [pc, #128]	@ (80078a8 <HAL_SAI_Init+0x238>)
 8007828:	fba2 2303 	umull	r2, r3, r2, r3
 800782c:	08da      	lsrs	r2, r3, #3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8007832:	6979      	ldr	r1, [r7, #20]
 8007834:	4b1c      	ldr	r3, [pc, #112]	@ (80078a8 <HAL_SAI_Init+0x238>)
 8007836:	fba3 2301 	umull	r2, r3, r3, r1
 800783a:	08da      	lsrs	r2, r3, #3
 800783c:	4613      	mov	r3, r2
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	4413      	add	r3, r2
 8007842:	005b      	lsls	r3, r3, #1
 8007844:	1aca      	subs	r2, r1, r3
 8007846:	2a08      	cmp	r2, #8
 8007848:	d904      	bls.n	8007854 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6a1b      	ldr	r3, [r3, #32]
 800784e:	1c5a      	adds	r2, r3, #1
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007858:	2b04      	cmp	r3, #4
 800785a:	d104      	bne.n	8007866 <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6a1b      	ldr	r3, [r3, #32]
 8007860:	085a      	lsrs	r2, r3, #1
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	685b      	ldr	r3, [r3, #4]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d003      	beq.n	8007876 <HAL_SAI_Init+0x206>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	2b02      	cmp	r3, #2
 8007874:	d109      	bne.n	800788a <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800787a:	2b01      	cmp	r3, #1
 800787c:	d101      	bne.n	8007882 <HAL_SAI_Init+0x212>
 800787e:	2300      	movs	r3, #0
 8007880:	e001      	b.n	8007886 <HAL_SAI_Init+0x216>
 8007882:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007886:	623b      	str	r3, [r7, #32]
 8007888:	e012      	b.n	80078b0 <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800788e:	2b01      	cmp	r3, #1
 8007890:	d10c      	bne.n	80078ac <HAL_SAI_Init+0x23c>
 8007892:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007896:	e00a      	b.n	80078ae <HAL_SAI_Init+0x23e>
 8007898:	40015404 	.word	0x40015404
 800789c:	40015424 	.word	0x40015424
 80078a0:	40015400 	.word	0x40015400
 80078a4:	40015800 	.word	0x40015800
 80078a8:	cccccccd 	.word	0xcccccccd
 80078ac:	2300      	movs	r3, #0
 80078ae:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	6819      	ldr	r1, [r3, #0]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	4b58      	ldr	r3, [pc, #352]	@ (8007a1c <HAL_SAI_Init+0x3ac>)
 80078bc:	400b      	ands	r3, r1
 80078be:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	6819      	ldr	r1, [r3, #0]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	685a      	ldr	r2, [r3, #4]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ce:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80078d4:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078da:	431a      	orrs	r2, r3
 80078dc:	6a3b      	ldr	r3, [r7, #32]
 80078de:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          ckstr_bits | syncen_bits |                             \
 80078e8:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	691b      	ldr	r3, [r3, #16]
 80078ee:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80078f4:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6a1b      	ldr	r3, [r3, #32]
 80078fa:	051b      	lsls	r3, r3, #20
 80078fc:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007902:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	430a      	orrs	r2, r1
 800790a:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	687a      	ldr	r2, [r7, #4]
 8007914:	6812      	ldr	r2, [r2, #0]
 8007916:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800791a:	f023 030f 	bic.w	r3, r3, #15
 800791e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	6859      	ldr	r1, [r3, #4]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	699a      	ldr	r2, [r3, #24]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800792e:	431a      	orrs	r2, r3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007934:	431a      	orrs	r2, r3
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	430a      	orrs	r2, r1
 800793c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	6899      	ldr	r1, [r3, #8]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	4b35      	ldr	r3, [pc, #212]	@ (8007a20 <HAL_SAI_Init+0x3b0>)
 800794a:	400b      	ands	r3, r1
 800794c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	6899      	ldr	r1, [r3, #8]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007958:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800795e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
                           hsai->FrameInit.FSOffset |
 8007964:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSDefinition |
 800796a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007970:	3b01      	subs	r3, #1
 8007972:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8007974:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	430a      	orrs	r2, r1
 800797c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	68d9      	ldr	r1, [r3, #12]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800798c:	400b      	ands	r3, r1
 800798e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68d9      	ldr	r1, [r3, #12]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800799e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079a4:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80079a6:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079ac:	3b01      	subs	r3, #1
 80079ae:	021b      	lsls	r3, r3, #8
 80079b0:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	430a      	orrs	r2, r1
 80079b8:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4a19      	ldr	r2, [pc, #100]	@ (8007a24 <HAL_SAI_Init+0x3b4>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d119      	bne.n	80079f8 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 80079c4:	4b18      	ldr	r3, [pc, #96]	@ (8007a28 <HAL_SAI_Init+0x3b8>)
 80079c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079c8:	4a17      	ldr	r2, [pc, #92]	@ (8007a28 <HAL_SAI_Init+0x3b8>)
 80079ca:	f023 0301 	bic.w	r3, r3, #1
 80079ce:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d10e      	bne.n	80079f8 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079e2:	3b01      	subs	r3, #1
 80079e4:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80079e6:	4910      	ldr	r1, [pc, #64]	@ (8007a28 <HAL_SAI_Init+0x3b8>)
 80079e8:	4313      	orrs	r3, r2
 80079ea:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 80079ec:	4b0e      	ldr	r3, [pc, #56]	@ (8007a28 <HAL_SAI_Init+0x3b8>)
 80079ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079f0:	4a0d      	ldr	r2, [pc, #52]	@ (8007a28 <HAL_SAI_Init+0x3b8>)
 80079f2:	f043 0301 	orr.w	r3, r3, #1
 80079f6:	6453      	str	r3, [r2, #68]	@ 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2201      	movs	r2, #1
 8007a04:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

  return HAL_OK;
 8007a10:	2300      	movs	r3, #0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3728      	adds	r7, #40	@ 0x28
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	f805c010 	.word	0xf805c010
 8007a20:	fff88000 	.word	0xfff88000
 8007a24:	40015404 	.word	0x40015404
 8007a28:	40015400 	.word	0x40015400

08007a2c <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b087      	sub	sp, #28
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60f8      	str	r0, [r7, #12]
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	607a      	str	r2, [r7, #4]
 8007a38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2200      	movs	r2, #0
 8007a42:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2200      	movs	r2, #0
 8007a48:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d003      	beq.n	8007a5a <SAI_InitI2S+0x2e>
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	2b02      	cmp	r3, #2
 8007a58:	d103      	bne.n	8007a62 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8007a60:	e002      	b.n	8007a68 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2201      	movs	r2, #1
 8007a66:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007a6e:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007a76:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.FirstBitOffset  = 0;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	683a      	ldr	r2, [r7, #0]
 8007a82:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	f003 0301 	and.w	r3, r3, #1
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d001      	beq.n	8007a92 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e077      	b.n	8007b82 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d107      	bne.n	8007aa8 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8007aa4:	661a      	str	r2, [r3, #96]	@ 0x60
 8007aa6:	e006      	b.n	8007ab6 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007aae:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Frame definition */
  switch (datasize)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2b03      	cmp	r3, #3
 8007aba:	d84f      	bhi.n	8007b5c <SAI_InitI2S+0x130>
 8007abc:	a201      	add	r2, pc, #4	@ (adr r2, 8007ac4 <SAI_InitI2S+0x98>)
 8007abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ac2:	bf00      	nop
 8007ac4:	08007ad5 	.word	0x08007ad5
 8007ac8:	08007af7 	.word	0x08007af7
 8007acc:	08007b19 	.word	0x08007b19
 8007ad0:	08007b3b 	.word	0x08007b3b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	2280      	movs	r2, #128	@ 0x80
 8007ad8:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	085b      	lsrs	r3, r3, #1
 8007ade:	015a      	lsls	r2, r3, #5
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	085b      	lsrs	r3, r3, #1
 8007ae8:	011a      	lsls	r2, r3, #4
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2240      	movs	r2, #64	@ 0x40
 8007af2:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8007af4:	e035      	b.n	8007b62 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2280      	movs	r2, #128	@ 0x80
 8007afa:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	085b      	lsrs	r3, r3, #1
 8007b00:	019a      	lsls	r2, r3, #6
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	085b      	lsrs	r3, r3, #1
 8007b0a:	015a      	lsls	r2, r3, #5
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2280      	movs	r2, #128	@ 0x80
 8007b14:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8007b16:	e024      	b.n	8007b62 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	22c0      	movs	r2, #192	@ 0xc0
 8007b1c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	085b      	lsrs	r3, r3, #1
 8007b22:	019a      	lsls	r2, r3, #6
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	085b      	lsrs	r3, r3, #1
 8007b2c:	015a      	lsls	r2, r3, #5
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2280      	movs	r2, #128	@ 0x80
 8007b36:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8007b38:	e013      	b.n	8007b62 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	22e0      	movs	r2, #224	@ 0xe0
 8007b3e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	085b      	lsrs	r3, r3, #1
 8007b44:	019a      	lsls	r2, r3, #6
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	085b      	lsrs	r3, r3, #1
 8007b4e:	015a      	lsls	r2, r3, #5
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2280      	movs	r2, #128	@ 0x80
 8007b58:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8007b5a:	e002      	b.n	8007b62 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	75fb      	strb	r3, [r7, #23]
      break;
 8007b60:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	2b02      	cmp	r3, #2
 8007b66:	d10b      	bne.n	8007b80 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d102      	bne.n	8007b74 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2210      	movs	r2, #16
 8007b72:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	d102      	bne.n	8007b80 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2208      	movs	r2, #8
 8007b7e:	665a      	str	r2, [r3, #100]	@ 0x64
    }
  }
  return status;
 8007b80:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	371c      	adds	r7, #28
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop

08007b90 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b087      	sub	sp, #28
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	60f8      	str	r0, [r7, #12]
 8007b98:	60b9      	str	r1, [r7, #8]
 8007b9a:	607a      	str	r2, [r7, #4]
 8007b9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2200      	movs	r2, #0
 8007bac:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d003      	beq.n	8007bbe <SAI_InitPCM+0x2e>
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	2b02      	cmp	r3, #2
 8007bbc:	d103      	bne.n	8007bc6 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	64da      	str	r2, [r3, #76]	@ 0x4c
 8007bc4:	e002      	b.n	8007bcc <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007bd8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8007be0:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	683a      	ldr	r2, [r7, #0]
 8007bec:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007bf4:	671a      	str	r2, [r3, #112]	@ 0x70

  if (protocol == SAI_PCM_SHORT)
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	2b04      	cmp	r3, #4
 8007bfa:	d103      	bne.n	8007c04 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	655a      	str	r2, [r3, #84]	@ 0x54
 8007c02:	e002      	b.n	8007c0a <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	220d      	movs	r2, #13
 8007c08:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  switch (datasize)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2b03      	cmp	r3, #3
 8007c0e:	d837      	bhi.n	8007c80 <SAI_InitPCM+0xf0>
 8007c10:	a201      	add	r2, pc, #4	@ (adr r2, 8007c18 <SAI_InitPCM+0x88>)
 8007c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c16:	bf00      	nop
 8007c18:	08007c29 	.word	0x08007c29
 8007c1c:	08007c3f 	.word	0x08007c3f
 8007c20:	08007c55 	.word	0x08007c55
 8007c24:	08007c6b 	.word	0x08007c6b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2280      	movs	r2, #128	@ 0x80
 8007c2c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	011a      	lsls	r2, r3, #4
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2240      	movs	r2, #64	@ 0x40
 8007c3a:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8007c3c:	e023      	b.n	8007c86 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2280      	movs	r2, #128	@ 0x80
 8007c42:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	015a      	lsls	r2, r3, #5
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	2280      	movs	r2, #128	@ 0x80
 8007c50:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8007c52:	e018      	b.n	8007c86 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	22c0      	movs	r2, #192	@ 0xc0
 8007c58:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	015a      	lsls	r2, r3, #5
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2280      	movs	r2, #128	@ 0x80
 8007c66:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8007c68:	e00d      	b.n	8007c86 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	22e0      	movs	r2, #224	@ 0xe0
 8007c6e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	015a      	lsls	r2, r3, #5
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2280      	movs	r2, #128	@ 0x80
 8007c7c:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8007c7e:	e002      	b.n	8007c86 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	75fb      	strb	r3, [r7, #23]
      break;
 8007c84:	bf00      	nop
  }

  return status;
 8007c86:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	371c      	adds	r7, #28
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b085      	sub	sp, #20
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8007c9c:	4b18      	ldr	r3, [pc, #96]	@ (8007d00 <SAI_Disable+0x6c>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4a18      	ldr	r2, [pc, #96]	@ (8007d04 <SAI_Disable+0x70>)
 8007ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ca6:	0b1b      	lsrs	r3, r3, #12
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007cac:	2300      	movs	r3, #0
 8007cae:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007cbe:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d10a      	bne.n	8007cdc <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ccc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      status = HAL_TIMEOUT;
 8007cd6:	2303      	movs	r3, #3
 8007cd8:	72fb      	strb	r3, [r7, #11]
      break;
 8007cda:	e009      	b.n	8007cf0 <SAI_Disable+0x5c>
    }
    count--;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	3b01      	subs	r3, #1
 8007ce0:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1e7      	bne.n	8007cc0 <SAI_Disable+0x2c>

  return status;
 8007cf0:	7afb      	ldrb	r3, [r7, #11]
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	3714      	adds	r7, #20
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfc:	4770      	bx	lr
 8007cfe:	bf00      	nop
 8007d00:	20040000 	.word	0x20040000
 8007d04:	95cbec1b 	.word	0x95cbec1b

08007d08 <HAL_SMBUS_Init>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d101      	bne.n	8007d1a <HAL_SMBUS_Init+0x12>
  {
    return HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e0aa      	b.n	8007e70 <HAL_SMBUS_Init+0x168>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d106      	bne.n	8007d30 <HAL_SMBUS_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f7f8 ff90 	bl	8000c50 <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2202      	movs	r2, #2
 8007d34:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	681a      	ldr	r2, [r3, #0]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f022 0201 	bic.w	r2, r2, #1
 8007d44:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx TIMINGR Configuration ------------------------*/
  /* Configure SMBUSx: Frequency range */
  hsmbus->Instance->TIMINGR = hsmbus->Init.Timing & TIMING_CLEAR_MASK;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	685a      	ldr	r2, [r3, #4]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007d52:	611a      	str	r2, [r3, #16]

  /*---------------------------- SMBUSx TIMEOUTR Configuration ------------------------*/
  /* Configure SMBUSx: Bus Timeout  */
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TIMOUTEN;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	695a      	ldr	r2, [r3, #20]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007d62:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TEXTEN;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	695a      	ldr	r2, [r3, #20]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8007d72:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR = hsmbus->Init.SMBusTimeout;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	687a      	ldr	r2, [r7, #4]
 8007d7a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007d7c:	615a      	str	r2, [r3, #20]

  /*---------------------------- SMBUSx OAR1 Configuration -----------------------*/
  /* Configure SMBUSx: Own Address1 and ack own address1 mode */
  hsmbus->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	689a      	ldr	r2, [r3, #8]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007d8c:	609a      	str	r2, [r3, #8]

  if (hsmbus->Init.OwnAddress1 != 0UL)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	68db      	ldr	r3, [r3, #12]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d012      	beq.n	8007dbc <HAL_SMBUS_Init+0xb4>
  {
    if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_7BIT)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	691b      	ldr	r3, [r3, #16]
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	d107      	bne.n	8007dae <HAL_SMBUS_Init+0xa6>
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | hsmbus->Init.OwnAddress1);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	68da      	ldr	r2, [r3, #12]
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007daa:	609a      	str	r2, [r3, #8]
 8007dac:	e006      	b.n	8007dbc <HAL_SMBUS_Init+0xb4>
    }
    else /* SMBUS_ADDRESSINGMODE_10BIT */
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hsmbus->Init.OwnAddress1);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	68da      	ldr	r2, [r3, #12]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007dba:	609a      	str	r2, [r3, #8]
    }
  }

  /*---------------------------- SMBUSx CR2 Configuration ------------------------*/
  /* Configure SMBUSx: Addressing Master mode */
  if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_10BIT)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	691b      	ldr	r3, [r3, #16]
 8007dc0:	2b02      	cmp	r3, #2
 8007dc2:	d104      	bne.n	8007dce <HAL_SMBUS_Init+0xc6>
  {
    hsmbus->Instance->CR2 = (I2C_CR2_ADD10);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007dcc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process) */
  /* AUTOEND and NACK bit will be manage during Transfer process */
  hsmbus->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	687a      	ldr	r2, [r7, #4]
 8007dd6:	6812      	ldr	r2, [r2, #0]
 8007dd8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007ddc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007de0:	6053      	str	r3, [r2, #4]

  /*---------------------------- SMBUSx OAR2 Configuration -----------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	695a      	ldr	r2, [r3, #20]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	699b      	ldr	r3, [r3, #24]
 8007dea:	ea42 0103 	orr.w	r1, r2, r3
                            (hsmbus->Init.OwnAddress2Masks << 8U));
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	69db      	ldr	r3, [r3, #28]
 8007df2:	021a      	lsls	r2, r3, #8
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	430a      	orrs	r2, r1
 8007dfa:	60da      	str	r2, [r3, #12]

  /*---------------------------- SMBUSx CR1 Configuration ------------------------*/
  /* Configure SMBUSx: Generalcall and NoStretch mode */
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6a1a      	ldr	r2, [r3, #32]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e04:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8007e0a:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e10:	ea42 0103 	orr.w	r1, r2, r3
                           hsmbus->Init.AnalogFilter);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	689a      	ldr	r2, [r3, #8]
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8007e1c:	430a      	orrs	r2, r1
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8007e1e:	601a      	str	r2, [r3, #0]

  /* Enable Slave Byte Control only in case of Packet Error Check is enabled
     and SMBUS Peripheral is set in Slave mode */
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007e28:	d110      	bne.n	8007e4c <HAL_SMBUS_Init+0x144>
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d004      	beq.n	8007e3c <HAL_SMBUS_Init+0x134>
       (hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)))
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 8007e36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007e3a:	d107      	bne.n	8007e4c <HAL_SMBUS_Init+0x144>
  {
    hsmbus->Instance->CR1 |= I2C_CR1_SBC;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007e4a:	601a      	str	r2, [r3, #0]
  }

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f042 0201 	orr.w	r2, r2, #1
 8007e5a:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2201      	movs	r2, #1
 8007e66:	641a      	str	r2, [r3, #64]	@ 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	649a      	str	r2, [r3, #72]	@ 0x48

  return HAL_OK;
 8007e6e:	2300      	movs	r3, #0
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3708      	adds	r7, #8
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <HAL_SMBUS_EnableAlert_IT>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUSx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b082      	sub	sp, #8
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  /* Enable SMBus alert */
  hsmbus->Instance->CR1 |= I2C_CR1_ALERTEN;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8007e8e:	601a      	str	r2, [r3, #0]

  /* Clear ALERT flag */
  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ALERT);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007e98:	61da      	str	r2, [r3, #28]

  /* Enable Alert Interrupt */
  SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_ALERT);
 8007e9a:	2180      	movs	r1, #128	@ 0x80
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f000 f805 	bl	8007eac <SMBUS_Enable_IRQ>

  return HAL_OK;
 8007ea2:	2300      	movs	r3, #0
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3708      	adds	r7, #8
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <SMBUS_Enable_IRQ>:
  *                the configuration information for the specified SMBUS.
  * @param  InterruptRequest Value of @ref SMBUS_Interrupt_configuration_definition.
  * @retval HAL status
  */
static void SMBUS_Enable_IRQ(SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b085      	sub	sp, #20
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpisr = 0UL;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & SMBUS_IT_ALERT) == SMBUS_IT_ALERT)
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d003      	beq.n	8007ecc <SMBUS_Enable_IRQ+0x20>
  {
    /* Enable ERR interrupt */
    tmpisr |= SMBUS_IT_ERRI;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007eca:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_ADDR) == SMBUS_IT_ADDR)
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007ed2:	2b38      	cmp	r3, #56	@ 0x38
 8007ed4:	d103      	bne.n	8007ede <SMBUS_Enable_IRQ+0x32>
  {
    /* Enable ADDR, STOP interrupt */
    tmpisr |= SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_ERRI;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007edc:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_TX) == SMBUS_IT_TX)
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8007ee4:	2bf2      	cmp	r3, #242	@ 0xf2
 8007ee6:	d103      	bne.n	8007ef0 <SMBUS_Enable_IRQ+0x44>
  {
    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007eee:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_RX) == SMBUS_IT_RX)
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	f003 03d4 	and.w	r3, r3, #212	@ 0xd4
 8007ef6:	2bd4      	cmp	r3, #212	@ 0xd4
 8007ef8:	d103      	bne.n	8007f02 <SMBUS_Enable_IRQ+0x56>
  {
    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_RXI;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007f00:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of SMBUS interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_SMBUS_ENABLE_IT(hsmbus, tmpisr);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	6819      	ldr	r1, [r3, #0]
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	68fa      	ldr	r2, [r7, #12]
 8007f0e:	430a      	orrs	r2, r1
 8007f10:	601a      	str	r2, [r3, #0]
}
 8007f12:	bf00      	nop
 8007f14:	3714      	adds	r7, #20
 8007f16:	46bd      	mov	sp, r7
 8007f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1c:	4770      	bx	lr

08007f1e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f1e:	b580      	push	{r7, lr}
 8007f20:	b084      	sub	sp, #16
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d101      	bne.n	8007f30 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e095      	b.n	800805c <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d108      	bne.n	8007f4a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f40:	d009      	beq.n	8007f56 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	61da      	str	r2, [r3, #28]
 8007f48:	e005      	b.n	8007f56 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f62:	b2db      	uxtb	r3, r3
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d106      	bne.n	8007f76 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f7f9 fa45 	bl	8001400 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2202      	movs	r2, #2
 8007f7a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f8c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	68db      	ldr	r3, [r3, #12]
 8007f92:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007f96:	d902      	bls.n	8007f9e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	60fb      	str	r3, [r7, #12]
 8007f9c:	e002      	b.n	8007fa4 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007f9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007fa2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	68db      	ldr	r3, [r3, #12]
 8007fa8:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007fac:	d007      	beq.n	8007fbe <HAL_SPI_Init+0xa0>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007fb6:	d002      	beq.n	8007fbe <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007fce:	431a      	orrs	r2, r3
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	691b      	ldr	r3, [r3, #16]
 8007fd4:	f003 0302 	and.w	r3, r3, #2
 8007fd8:	431a      	orrs	r2, r3
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	695b      	ldr	r3, [r3, #20]
 8007fde:	f003 0301 	and.w	r3, r3, #1
 8007fe2:	431a      	orrs	r2, r3
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	699b      	ldr	r3, [r3, #24]
 8007fe8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fec:	431a      	orrs	r2, r3
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	69db      	ldr	r3, [r3, #28]
 8007ff2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007ff6:	431a      	orrs	r2, r3
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6a1b      	ldr	r3, [r3, #32]
 8007ffc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008000:	ea42 0103 	orr.w	r1, r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008008:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	430a      	orrs	r2, r1
 8008012:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	699b      	ldr	r3, [r3, #24]
 8008018:	0c1b      	lsrs	r3, r3, #16
 800801a:	f003 0204 	and.w	r2, r3, #4
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008022:	f003 0310 	and.w	r3, r3, #16
 8008026:	431a      	orrs	r2, r3
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800802c:	f003 0308 	and.w	r3, r3, #8
 8008030:	431a      	orrs	r2, r3
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	68db      	ldr	r3, [r3, #12]
 8008036:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800803a:	ea42 0103 	orr.w	r1, r2, r3
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	430a      	orrs	r2, r1
 800804a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2201      	movs	r2, #1
 8008056:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3710      	adds	r7, #16
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b082      	sub	sp, #8
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d101      	bne.n	8008076 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008072:	2301      	movs	r3, #1
 8008074:	e049      	b.n	800810a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800807c:	b2db      	uxtb	r3, r3
 800807e:	2b00      	cmp	r3, #0
 8008080:	d106      	bne.n	8008090 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2200      	movs	r2, #0
 8008086:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f7fa f8d8 	bl	8002240 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2202      	movs	r2, #2
 8008094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681a      	ldr	r2, [r3, #0]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	3304      	adds	r3, #4
 80080a0:	4619      	mov	r1, r3
 80080a2:	4610      	mov	r0, r2
 80080a4:	f000 f94a 	bl	800833c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2201      	movs	r2, #1
 80080ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2201      	movs	r2, #1
 80080b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2201      	movs	r2, #1
 80080bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2201      	movs	r2, #1
 80080c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2201      	movs	r2, #1
 80080dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2201      	movs	r2, #1
 80080e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2201      	movs	r2, #1
 80080ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2201      	movs	r2, #1
 80080f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2201      	movs	r2, #1
 80080fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2201      	movs	r2, #1
 8008104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008108:	2300      	movs	r3, #0
}
 800810a:	4618      	mov	r0, r3
 800810c:	3708      	adds	r7, #8
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}
	...

08008114 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b086      	sub	sp, #24
 8008118:	af00      	add	r7, sp, #0
 800811a:	60f8      	str	r0, [r7, #12]
 800811c:	60b9      	str	r1, [r7, #8]
 800811e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008120:	2300      	movs	r3, #0
 8008122:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800812a:	2b01      	cmp	r3, #1
 800812c:	d101      	bne.n	8008132 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800812e:	2302      	movs	r3, #2
 8008130:	e0ff      	b.n	8008332 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2201      	movs	r2, #1
 8008136:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2b14      	cmp	r3, #20
 800813e:	f200 80f0 	bhi.w	8008322 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008142:	a201      	add	r2, pc, #4	@ (adr r2, 8008148 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008148:	0800819d 	.word	0x0800819d
 800814c:	08008323 	.word	0x08008323
 8008150:	08008323 	.word	0x08008323
 8008154:	08008323 	.word	0x08008323
 8008158:	080081dd 	.word	0x080081dd
 800815c:	08008323 	.word	0x08008323
 8008160:	08008323 	.word	0x08008323
 8008164:	08008323 	.word	0x08008323
 8008168:	0800821f 	.word	0x0800821f
 800816c:	08008323 	.word	0x08008323
 8008170:	08008323 	.word	0x08008323
 8008174:	08008323 	.word	0x08008323
 8008178:	0800825f 	.word	0x0800825f
 800817c:	08008323 	.word	0x08008323
 8008180:	08008323 	.word	0x08008323
 8008184:	08008323 	.word	0x08008323
 8008188:	080082a1 	.word	0x080082a1
 800818c:	08008323 	.word	0x08008323
 8008190:	08008323 	.word	0x08008323
 8008194:	08008323 	.word	0x08008323
 8008198:	080082e1 	.word	0x080082e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	68b9      	ldr	r1, [r7, #8]
 80081a2:	4618      	mov	r0, r3
 80081a4:	f000 f970 	bl	8008488 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	699a      	ldr	r2, [r3, #24]
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f042 0208 	orr.w	r2, r2, #8
 80081b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	699a      	ldr	r2, [r3, #24]
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f022 0204 	bic.w	r2, r2, #4
 80081c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	6999      	ldr	r1, [r3, #24]
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	691a      	ldr	r2, [r3, #16]
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	430a      	orrs	r2, r1
 80081d8:	619a      	str	r2, [r3, #24]
      break;
 80081da:	e0a5      	b.n	8008328 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	68b9      	ldr	r1, [r7, #8]
 80081e2:	4618      	mov	r0, r3
 80081e4:	f000 f9e0 	bl	80085a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	699a      	ldr	r2, [r3, #24]
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80081f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	699a      	ldr	r2, [r3, #24]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008206:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	6999      	ldr	r1, [r3, #24]
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	691b      	ldr	r3, [r3, #16]
 8008212:	021a      	lsls	r2, r3, #8
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	430a      	orrs	r2, r1
 800821a:	619a      	str	r2, [r3, #24]
      break;
 800821c:	e084      	b.n	8008328 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	68b9      	ldr	r1, [r7, #8]
 8008224:	4618      	mov	r0, r3
 8008226:	f000 fa49 	bl	80086bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	69da      	ldr	r2, [r3, #28]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f042 0208 	orr.w	r2, r2, #8
 8008238:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	69da      	ldr	r2, [r3, #28]
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f022 0204 	bic.w	r2, r2, #4
 8008248:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	69d9      	ldr	r1, [r3, #28]
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	691a      	ldr	r2, [r3, #16]
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	430a      	orrs	r2, r1
 800825a:	61da      	str	r2, [r3, #28]
      break;
 800825c:	e064      	b.n	8008328 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	68b9      	ldr	r1, [r7, #8]
 8008264:	4618      	mov	r0, r3
 8008266:	f000 fab1 	bl	80087cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	69da      	ldr	r2, [r3, #28]
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008278:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	69da      	ldr	r2, [r3, #28]
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008288:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	69d9      	ldr	r1, [r3, #28]
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	691b      	ldr	r3, [r3, #16]
 8008294:	021a      	lsls	r2, r3, #8
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	430a      	orrs	r2, r1
 800829c:	61da      	str	r2, [r3, #28]
      break;
 800829e:	e043      	b.n	8008328 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	68b9      	ldr	r1, [r7, #8]
 80082a6:	4618      	mov	r0, r3
 80082a8:	f000 fafa 	bl	80088a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f042 0208 	orr.w	r2, r2, #8
 80082ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f022 0204 	bic.w	r2, r2, #4
 80082ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	691a      	ldr	r2, [r3, #16]
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	430a      	orrs	r2, r1
 80082dc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80082de:	e023      	b.n	8008328 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	68b9      	ldr	r1, [r7, #8]
 80082e6:	4618      	mov	r0, r3
 80082e8:	f000 fb3e 	bl	8008968 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800830a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	691b      	ldr	r3, [r3, #16]
 8008316:	021a      	lsls	r2, r3, #8
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	430a      	orrs	r2, r1
 800831e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008320:	e002      	b.n	8008328 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008322:	2301      	movs	r3, #1
 8008324:	75fb      	strb	r3, [r7, #23]
      break;
 8008326:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2200      	movs	r2, #0
 800832c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008330:	7dfb      	ldrb	r3, [r7, #23]
}
 8008332:	4618      	mov	r0, r3
 8008334:	3718      	adds	r7, #24
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
 800833a:	bf00      	nop

0800833c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	4a46      	ldr	r2, [pc, #280]	@ (8008468 <TIM_Base_SetConfig+0x12c>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d013      	beq.n	800837c <TIM_Base_SetConfig+0x40>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800835a:	d00f      	beq.n	800837c <TIM_Base_SetConfig+0x40>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	4a43      	ldr	r2, [pc, #268]	@ (800846c <TIM_Base_SetConfig+0x130>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d00b      	beq.n	800837c <TIM_Base_SetConfig+0x40>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	4a42      	ldr	r2, [pc, #264]	@ (8008470 <TIM_Base_SetConfig+0x134>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d007      	beq.n	800837c <TIM_Base_SetConfig+0x40>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	4a41      	ldr	r2, [pc, #260]	@ (8008474 <TIM_Base_SetConfig+0x138>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d003      	beq.n	800837c <TIM_Base_SetConfig+0x40>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	4a40      	ldr	r2, [pc, #256]	@ (8008478 <TIM_Base_SetConfig+0x13c>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d108      	bne.n	800838e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008382:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	68fa      	ldr	r2, [r7, #12]
 800838a:	4313      	orrs	r3, r2
 800838c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	4a35      	ldr	r2, [pc, #212]	@ (8008468 <TIM_Base_SetConfig+0x12c>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d01f      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800839c:	d01b      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a32      	ldr	r2, [pc, #200]	@ (800846c <TIM_Base_SetConfig+0x130>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d017      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a31      	ldr	r2, [pc, #196]	@ (8008470 <TIM_Base_SetConfig+0x134>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d013      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	4a30      	ldr	r2, [pc, #192]	@ (8008474 <TIM_Base_SetConfig+0x138>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d00f      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	4a2f      	ldr	r2, [pc, #188]	@ (8008478 <TIM_Base_SetConfig+0x13c>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d00b      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	4a2e      	ldr	r2, [pc, #184]	@ (800847c <TIM_Base_SetConfig+0x140>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d007      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	4a2d      	ldr	r2, [pc, #180]	@ (8008480 <TIM_Base_SetConfig+0x144>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d003      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	4a2c      	ldr	r2, [pc, #176]	@ (8008484 <TIM_Base_SetConfig+0x148>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d108      	bne.n	80083e8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	68fa      	ldr	r2, [r7, #12]
 80083e4:	4313      	orrs	r3, r2
 80083e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	695b      	ldr	r3, [r3, #20]
 80083f2:	4313      	orrs	r3, r2
 80083f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	68fa      	ldr	r2, [r7, #12]
 80083fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	689a      	ldr	r2, [r3, #8]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a16      	ldr	r2, [pc, #88]	@ (8008468 <TIM_Base_SetConfig+0x12c>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d00f      	beq.n	8008434 <TIM_Base_SetConfig+0xf8>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	4a18      	ldr	r2, [pc, #96]	@ (8008478 <TIM_Base_SetConfig+0x13c>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d00b      	beq.n	8008434 <TIM_Base_SetConfig+0xf8>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	4a17      	ldr	r2, [pc, #92]	@ (800847c <TIM_Base_SetConfig+0x140>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d007      	beq.n	8008434 <TIM_Base_SetConfig+0xf8>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	4a16      	ldr	r2, [pc, #88]	@ (8008480 <TIM_Base_SetConfig+0x144>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d003      	beq.n	8008434 <TIM_Base_SetConfig+0xf8>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	4a15      	ldr	r2, [pc, #84]	@ (8008484 <TIM_Base_SetConfig+0x148>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d103      	bne.n	800843c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	691a      	ldr	r2, [r3, #16]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	691b      	ldr	r3, [r3, #16]
 8008446:	f003 0301 	and.w	r3, r3, #1
 800844a:	2b01      	cmp	r3, #1
 800844c:	d105      	bne.n	800845a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	691b      	ldr	r3, [r3, #16]
 8008452:	f023 0201 	bic.w	r2, r3, #1
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	611a      	str	r2, [r3, #16]
  }
}
 800845a:	bf00      	nop
 800845c:	3714      	adds	r7, #20
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr
 8008466:	bf00      	nop
 8008468:	40012c00 	.word	0x40012c00
 800846c:	40000400 	.word	0x40000400
 8008470:	40000800 	.word	0x40000800
 8008474:	40000c00 	.word	0x40000c00
 8008478:	40013400 	.word	0x40013400
 800847c:	40014000 	.word	0x40014000
 8008480:	40014400 	.word	0x40014400
 8008484:	40014800 	.word	0x40014800

08008488 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008488:	b480      	push	{r7}
 800848a:	b087      	sub	sp, #28
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6a1b      	ldr	r3, [r3, #32]
 8008496:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6a1b      	ldr	r3, [r3, #32]
 800849c:	f023 0201 	bic.w	r2, r3, #1
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	699b      	ldr	r3, [r3, #24]
 80084ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80084b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f023 0303 	bic.w	r3, r3, #3
 80084c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	68fa      	ldr	r2, [r7, #12]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	f023 0302 	bic.w	r3, r3, #2
 80084d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	689b      	ldr	r3, [r3, #8]
 80084da:	697a      	ldr	r2, [r7, #20]
 80084dc:	4313      	orrs	r3, r2
 80084de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	4a2c      	ldr	r2, [pc, #176]	@ (8008594 <TIM_OC1_SetConfig+0x10c>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d00f      	beq.n	8008508 <TIM_OC1_SetConfig+0x80>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	4a2b      	ldr	r2, [pc, #172]	@ (8008598 <TIM_OC1_SetConfig+0x110>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d00b      	beq.n	8008508 <TIM_OC1_SetConfig+0x80>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	4a2a      	ldr	r2, [pc, #168]	@ (800859c <TIM_OC1_SetConfig+0x114>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d007      	beq.n	8008508 <TIM_OC1_SetConfig+0x80>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4a29      	ldr	r2, [pc, #164]	@ (80085a0 <TIM_OC1_SetConfig+0x118>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d003      	beq.n	8008508 <TIM_OC1_SetConfig+0x80>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	4a28      	ldr	r2, [pc, #160]	@ (80085a4 <TIM_OC1_SetConfig+0x11c>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d10c      	bne.n	8008522 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008508:	697b      	ldr	r3, [r7, #20]
 800850a:	f023 0308 	bic.w	r3, r3, #8
 800850e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	697a      	ldr	r2, [r7, #20]
 8008516:	4313      	orrs	r3, r2
 8008518:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	f023 0304 	bic.w	r3, r3, #4
 8008520:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	4a1b      	ldr	r2, [pc, #108]	@ (8008594 <TIM_OC1_SetConfig+0x10c>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d00f      	beq.n	800854a <TIM_OC1_SetConfig+0xc2>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a1a      	ldr	r2, [pc, #104]	@ (8008598 <TIM_OC1_SetConfig+0x110>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d00b      	beq.n	800854a <TIM_OC1_SetConfig+0xc2>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	4a19      	ldr	r2, [pc, #100]	@ (800859c <TIM_OC1_SetConfig+0x114>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d007      	beq.n	800854a <TIM_OC1_SetConfig+0xc2>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a18      	ldr	r2, [pc, #96]	@ (80085a0 <TIM_OC1_SetConfig+0x118>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d003      	beq.n	800854a <TIM_OC1_SetConfig+0xc2>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a17      	ldr	r2, [pc, #92]	@ (80085a4 <TIM_OC1_SetConfig+0x11c>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d111      	bne.n	800856e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008550:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008558:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	695b      	ldr	r3, [r3, #20]
 800855e:	693a      	ldr	r2, [r7, #16]
 8008560:	4313      	orrs	r3, r2
 8008562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	699b      	ldr	r3, [r3, #24]
 8008568:	693a      	ldr	r2, [r7, #16]
 800856a:	4313      	orrs	r3, r2
 800856c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	693a      	ldr	r2, [r7, #16]
 8008572:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	68fa      	ldr	r2, [r7, #12]
 8008578:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	685a      	ldr	r2, [r3, #4]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	697a      	ldr	r2, [r7, #20]
 8008586:	621a      	str	r2, [r3, #32]
}
 8008588:	bf00      	nop
 800858a:	371c      	adds	r7, #28
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr
 8008594:	40012c00 	.word	0x40012c00
 8008598:	40013400 	.word	0x40013400
 800859c:	40014000 	.word	0x40014000
 80085a0:	40014400 	.word	0x40014400
 80085a4:	40014800 	.word	0x40014800

080085a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b087      	sub	sp, #28
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6a1b      	ldr	r3, [r3, #32]
 80085b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6a1b      	ldr	r3, [r3, #32]
 80085bc:	f023 0210 	bic.w	r2, r3, #16
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	699b      	ldr	r3, [r3, #24]
 80085ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80085d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	021b      	lsls	r3, r3, #8
 80085ea:	68fa      	ldr	r2, [r7, #12]
 80085ec:	4313      	orrs	r3, r2
 80085ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	f023 0320 	bic.w	r3, r3, #32
 80085f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	011b      	lsls	r3, r3, #4
 80085fe:	697a      	ldr	r2, [r7, #20]
 8008600:	4313      	orrs	r3, r2
 8008602:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	4a28      	ldr	r2, [pc, #160]	@ (80086a8 <TIM_OC2_SetConfig+0x100>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d003      	beq.n	8008614 <TIM_OC2_SetConfig+0x6c>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	4a27      	ldr	r2, [pc, #156]	@ (80086ac <TIM_OC2_SetConfig+0x104>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d10d      	bne.n	8008630 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800861a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	68db      	ldr	r3, [r3, #12]
 8008620:	011b      	lsls	r3, r3, #4
 8008622:	697a      	ldr	r2, [r7, #20]
 8008624:	4313      	orrs	r3, r2
 8008626:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800862e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	4a1d      	ldr	r2, [pc, #116]	@ (80086a8 <TIM_OC2_SetConfig+0x100>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d00f      	beq.n	8008658 <TIM_OC2_SetConfig+0xb0>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	4a1c      	ldr	r2, [pc, #112]	@ (80086ac <TIM_OC2_SetConfig+0x104>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d00b      	beq.n	8008658 <TIM_OC2_SetConfig+0xb0>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	4a1b      	ldr	r2, [pc, #108]	@ (80086b0 <TIM_OC2_SetConfig+0x108>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d007      	beq.n	8008658 <TIM_OC2_SetConfig+0xb0>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	4a1a      	ldr	r2, [pc, #104]	@ (80086b4 <TIM_OC2_SetConfig+0x10c>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d003      	beq.n	8008658 <TIM_OC2_SetConfig+0xb0>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	4a19      	ldr	r2, [pc, #100]	@ (80086b8 <TIM_OC2_SetConfig+0x110>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d113      	bne.n	8008680 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800865e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008666:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	695b      	ldr	r3, [r3, #20]
 800866c:	009b      	lsls	r3, r3, #2
 800866e:	693a      	ldr	r2, [r7, #16]
 8008670:	4313      	orrs	r3, r2
 8008672:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	699b      	ldr	r3, [r3, #24]
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	693a      	ldr	r2, [r7, #16]
 800867c:	4313      	orrs	r3, r2
 800867e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	693a      	ldr	r2, [r7, #16]
 8008684:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	68fa      	ldr	r2, [r7, #12]
 800868a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	685a      	ldr	r2, [r3, #4]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	697a      	ldr	r2, [r7, #20]
 8008698:	621a      	str	r2, [r3, #32]
}
 800869a:	bf00      	nop
 800869c:	371c      	adds	r7, #28
 800869e:	46bd      	mov	sp, r7
 80086a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a4:	4770      	bx	lr
 80086a6:	bf00      	nop
 80086a8:	40012c00 	.word	0x40012c00
 80086ac:	40013400 	.word	0x40013400
 80086b0:	40014000 	.word	0x40014000
 80086b4:	40014400 	.word	0x40014400
 80086b8:	40014800 	.word	0x40014800

080086bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086bc:	b480      	push	{r7}
 80086be:	b087      	sub	sp, #28
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
 80086c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6a1b      	ldr	r3, [r3, #32]
 80086ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6a1b      	ldr	r3, [r3, #32]
 80086d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	69db      	ldr	r3, [r3, #28]
 80086e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	f023 0303 	bic.w	r3, r3, #3
 80086f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	4313      	orrs	r3, r2
 8008700:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008708:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	021b      	lsls	r3, r3, #8
 8008710:	697a      	ldr	r2, [r7, #20]
 8008712:	4313      	orrs	r3, r2
 8008714:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	4a27      	ldr	r2, [pc, #156]	@ (80087b8 <TIM_OC3_SetConfig+0xfc>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d003      	beq.n	8008726 <TIM_OC3_SetConfig+0x6a>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	4a26      	ldr	r2, [pc, #152]	@ (80087bc <TIM_OC3_SetConfig+0x100>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d10d      	bne.n	8008742 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800872c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	68db      	ldr	r3, [r3, #12]
 8008732:	021b      	lsls	r3, r3, #8
 8008734:	697a      	ldr	r2, [r7, #20]
 8008736:	4313      	orrs	r3, r2
 8008738:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008740:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4a1c      	ldr	r2, [pc, #112]	@ (80087b8 <TIM_OC3_SetConfig+0xfc>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d00f      	beq.n	800876a <TIM_OC3_SetConfig+0xae>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a1b      	ldr	r2, [pc, #108]	@ (80087bc <TIM_OC3_SetConfig+0x100>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d00b      	beq.n	800876a <TIM_OC3_SetConfig+0xae>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	4a1a      	ldr	r2, [pc, #104]	@ (80087c0 <TIM_OC3_SetConfig+0x104>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d007      	beq.n	800876a <TIM_OC3_SetConfig+0xae>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4a19      	ldr	r2, [pc, #100]	@ (80087c4 <TIM_OC3_SetConfig+0x108>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d003      	beq.n	800876a <TIM_OC3_SetConfig+0xae>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	4a18      	ldr	r2, [pc, #96]	@ (80087c8 <TIM_OC3_SetConfig+0x10c>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d113      	bne.n	8008792 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008770:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008778:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	695b      	ldr	r3, [r3, #20]
 800877e:	011b      	lsls	r3, r3, #4
 8008780:	693a      	ldr	r2, [r7, #16]
 8008782:	4313      	orrs	r3, r2
 8008784:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	699b      	ldr	r3, [r3, #24]
 800878a:	011b      	lsls	r3, r3, #4
 800878c:	693a      	ldr	r2, [r7, #16]
 800878e:	4313      	orrs	r3, r2
 8008790:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	693a      	ldr	r2, [r7, #16]
 8008796:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	68fa      	ldr	r2, [r7, #12]
 800879c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	685a      	ldr	r2, [r3, #4]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	697a      	ldr	r2, [r7, #20]
 80087aa:	621a      	str	r2, [r3, #32]
}
 80087ac:	bf00      	nop
 80087ae:	371c      	adds	r7, #28
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr
 80087b8:	40012c00 	.word	0x40012c00
 80087bc:	40013400 	.word	0x40013400
 80087c0:	40014000 	.word	0x40014000
 80087c4:	40014400 	.word	0x40014400
 80087c8:	40014800 	.word	0x40014800

080087cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b087      	sub	sp, #28
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6a1b      	ldr	r3, [r3, #32]
 80087da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6a1b      	ldr	r3, [r3, #32]
 80087e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	69db      	ldr	r3, [r3, #28]
 80087f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80087fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008806:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	021b      	lsls	r3, r3, #8
 800880e:	68fa      	ldr	r2, [r7, #12]
 8008810:	4313      	orrs	r3, r2
 8008812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800881a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	689b      	ldr	r3, [r3, #8]
 8008820:	031b      	lsls	r3, r3, #12
 8008822:	693a      	ldr	r2, [r7, #16]
 8008824:	4313      	orrs	r3, r2
 8008826:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	4a18      	ldr	r2, [pc, #96]	@ (800888c <TIM_OC4_SetConfig+0xc0>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d00f      	beq.n	8008850 <TIM_OC4_SetConfig+0x84>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	4a17      	ldr	r2, [pc, #92]	@ (8008890 <TIM_OC4_SetConfig+0xc4>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d00b      	beq.n	8008850 <TIM_OC4_SetConfig+0x84>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	4a16      	ldr	r2, [pc, #88]	@ (8008894 <TIM_OC4_SetConfig+0xc8>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d007      	beq.n	8008850 <TIM_OC4_SetConfig+0x84>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	4a15      	ldr	r2, [pc, #84]	@ (8008898 <TIM_OC4_SetConfig+0xcc>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d003      	beq.n	8008850 <TIM_OC4_SetConfig+0x84>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	4a14      	ldr	r2, [pc, #80]	@ (800889c <TIM_OC4_SetConfig+0xd0>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d109      	bne.n	8008864 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008856:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	695b      	ldr	r3, [r3, #20]
 800885c:	019b      	lsls	r3, r3, #6
 800885e:	697a      	ldr	r2, [r7, #20]
 8008860:	4313      	orrs	r3, r2
 8008862:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	697a      	ldr	r2, [r7, #20]
 8008868:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	68fa      	ldr	r2, [r7, #12]
 800886e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	685a      	ldr	r2, [r3, #4]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	693a      	ldr	r2, [r7, #16]
 800887c:	621a      	str	r2, [r3, #32]
}
 800887e:	bf00      	nop
 8008880:	371c      	adds	r7, #28
 8008882:	46bd      	mov	sp, r7
 8008884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008888:	4770      	bx	lr
 800888a:	bf00      	nop
 800888c:	40012c00 	.word	0x40012c00
 8008890:	40013400 	.word	0x40013400
 8008894:	40014000 	.word	0x40014000
 8008898:	40014400 	.word	0x40014400
 800889c:	40014800 	.word	0x40014800

080088a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b087      	sub	sp, #28
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
 80088a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6a1b      	ldr	r3, [r3, #32]
 80088ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6a1b      	ldr	r3, [r3, #32]
 80088b4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	68fa      	ldr	r2, [r7, #12]
 80088da:	4313      	orrs	r3, r2
 80088dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80088e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	041b      	lsls	r3, r3, #16
 80088ec:	693a      	ldr	r2, [r7, #16]
 80088ee:	4313      	orrs	r3, r2
 80088f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	4a17      	ldr	r2, [pc, #92]	@ (8008954 <TIM_OC5_SetConfig+0xb4>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d00f      	beq.n	800891a <TIM_OC5_SetConfig+0x7a>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	4a16      	ldr	r2, [pc, #88]	@ (8008958 <TIM_OC5_SetConfig+0xb8>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d00b      	beq.n	800891a <TIM_OC5_SetConfig+0x7a>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	4a15      	ldr	r2, [pc, #84]	@ (800895c <TIM_OC5_SetConfig+0xbc>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d007      	beq.n	800891a <TIM_OC5_SetConfig+0x7a>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	4a14      	ldr	r2, [pc, #80]	@ (8008960 <TIM_OC5_SetConfig+0xc0>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d003      	beq.n	800891a <TIM_OC5_SetConfig+0x7a>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	4a13      	ldr	r2, [pc, #76]	@ (8008964 <TIM_OC5_SetConfig+0xc4>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d109      	bne.n	800892e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008920:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	695b      	ldr	r3, [r3, #20]
 8008926:	021b      	lsls	r3, r3, #8
 8008928:	697a      	ldr	r2, [r7, #20]
 800892a:	4313      	orrs	r3, r2
 800892c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	697a      	ldr	r2, [r7, #20]
 8008932:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	68fa      	ldr	r2, [r7, #12]
 8008938:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	685a      	ldr	r2, [r3, #4]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	693a      	ldr	r2, [r7, #16]
 8008946:	621a      	str	r2, [r3, #32]
}
 8008948:	bf00      	nop
 800894a:	371c      	adds	r7, #28
 800894c:	46bd      	mov	sp, r7
 800894e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008952:	4770      	bx	lr
 8008954:	40012c00 	.word	0x40012c00
 8008958:	40013400 	.word	0x40013400
 800895c:	40014000 	.word	0x40014000
 8008960:	40014400 	.word	0x40014400
 8008964:	40014800 	.word	0x40014800

08008968 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008968:	b480      	push	{r7}
 800896a:	b087      	sub	sp, #28
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a1b      	ldr	r3, [r3, #32]
 8008976:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6a1b      	ldr	r3, [r3, #32]
 800897c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800898e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008996:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800899a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	021b      	lsls	r3, r3, #8
 80089a2:	68fa      	ldr	r2, [r7, #12]
 80089a4:	4313      	orrs	r3, r2
 80089a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80089ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	051b      	lsls	r3, r3, #20
 80089b6:	693a      	ldr	r2, [r7, #16]
 80089b8:	4313      	orrs	r3, r2
 80089ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a18      	ldr	r2, [pc, #96]	@ (8008a20 <TIM_OC6_SetConfig+0xb8>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d00f      	beq.n	80089e4 <TIM_OC6_SetConfig+0x7c>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	4a17      	ldr	r2, [pc, #92]	@ (8008a24 <TIM_OC6_SetConfig+0xbc>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d00b      	beq.n	80089e4 <TIM_OC6_SetConfig+0x7c>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	4a16      	ldr	r2, [pc, #88]	@ (8008a28 <TIM_OC6_SetConfig+0xc0>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d007      	beq.n	80089e4 <TIM_OC6_SetConfig+0x7c>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	4a15      	ldr	r2, [pc, #84]	@ (8008a2c <TIM_OC6_SetConfig+0xc4>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d003      	beq.n	80089e4 <TIM_OC6_SetConfig+0x7c>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	4a14      	ldr	r2, [pc, #80]	@ (8008a30 <TIM_OC6_SetConfig+0xc8>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d109      	bne.n	80089f8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80089ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	695b      	ldr	r3, [r3, #20]
 80089f0:	029b      	lsls	r3, r3, #10
 80089f2:	697a      	ldr	r2, [r7, #20]
 80089f4:	4313      	orrs	r3, r2
 80089f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	697a      	ldr	r2, [r7, #20]
 80089fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	68fa      	ldr	r2, [r7, #12]
 8008a02:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	685a      	ldr	r2, [r3, #4]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	693a      	ldr	r2, [r7, #16]
 8008a10:	621a      	str	r2, [r3, #32]
}
 8008a12:	bf00      	nop
 8008a14:	371c      	adds	r7, #28
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr
 8008a1e:	bf00      	nop
 8008a20:	40012c00 	.word	0x40012c00
 8008a24:	40013400 	.word	0x40013400
 8008a28:	40014000 	.word	0x40014000
 8008a2c:	40014400 	.word	0x40014400
 8008a30:	40014800 	.word	0x40014800

08008a34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b085      	sub	sp, #20
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
 8008a3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d101      	bne.n	8008a4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a48:	2302      	movs	r3, #2
 8008a4a:	e068      	b.n	8008b1e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2201      	movs	r2, #1
 8008a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2202      	movs	r2, #2
 8008a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	689b      	ldr	r3, [r3, #8]
 8008a6a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a2e      	ldr	r2, [pc, #184]	@ (8008b2c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d004      	beq.n	8008a80 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4a2d      	ldr	r2, [pc, #180]	@ (8008b30 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d108      	bne.n	8008a92 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008a86:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a98:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	68fa      	ldr	r2, [r7, #12]
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	68fa      	ldr	r2, [r7, #12]
 8008aaa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	4a1e      	ldr	r2, [pc, #120]	@ (8008b2c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d01d      	beq.n	8008af2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008abe:	d018      	beq.n	8008af2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a1b      	ldr	r2, [pc, #108]	@ (8008b34 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d013      	beq.n	8008af2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a1a      	ldr	r2, [pc, #104]	@ (8008b38 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d00e      	beq.n	8008af2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a18      	ldr	r2, [pc, #96]	@ (8008b3c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d009      	beq.n	8008af2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a13      	ldr	r2, [pc, #76]	@ (8008b30 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d004      	beq.n	8008af2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a14      	ldr	r2, [pc, #80]	@ (8008b40 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d10c      	bne.n	8008b0c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008af8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	68ba      	ldr	r2, [r7, #8]
 8008b00:	4313      	orrs	r3, r2
 8008b02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	68ba      	ldr	r2, [r7, #8]
 8008b0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008b1c:	2300      	movs	r3, #0
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3714      	adds	r7, #20
 8008b22:	46bd      	mov	sp, r7
 8008b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b28:	4770      	bx	lr
 8008b2a:	bf00      	nop
 8008b2c:	40012c00 	.word	0x40012c00
 8008b30:	40013400 	.word	0x40013400
 8008b34:	40000400 	.word	0x40000400
 8008b38:	40000800 	.word	0x40000800
 8008b3c:	40000c00 	.word	0x40000c00
 8008b40:	40014000 	.word	0x40014000

08008b44 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b085      	sub	sp, #20
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	d101      	bne.n	8008b60 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008b5c:	2302      	movs	r3, #2
 8008b5e:	e065      	b.n	8008c2c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2201      	movs	r2, #1
 8008b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	68db      	ldr	r3, [r3, #12]
 8008b72:	4313      	orrs	r3, r2
 8008b74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	4313      	orrs	r3, r2
 8008b82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	685b      	ldr	r3, [r3, #4]
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4313      	orrs	r3, r2
 8008b9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	691b      	ldr	r3, [r3, #16]
 8008baa:	4313      	orrs	r3, r2
 8008bac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	695b      	ldr	r3, [r3, #20]
 8008bb8:	4313      	orrs	r3, r2
 8008bba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc6:	4313      	orrs	r3, r2
 8008bc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	699b      	ldr	r3, [r3, #24]
 8008bd4:	041b      	lsls	r3, r3, #16
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a16      	ldr	r2, [pc, #88]	@ (8008c38 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d004      	beq.n	8008bee <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4a14      	ldr	r2, [pc, #80]	@ (8008c3c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d115      	bne.n	8008c1a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bf8:	051b      	lsls	r3, r3, #20
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	69db      	ldr	r3, [r3, #28]
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	6a1b      	ldr	r3, [r3, #32]
 8008c16:	4313      	orrs	r3, r2
 8008c18:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	68fa      	ldr	r2, [r7, #12]
 8008c20:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008c2a:	2300      	movs	r3, #0
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	3714      	adds	r7, #20
 8008c30:	46bd      	mov	sp, r7
 8008c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c36:	4770      	bx	lr
 8008c38:	40012c00 	.word	0x40012c00
 8008c3c:	40013400 	.word	0x40013400

08008c40 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b08b      	sub	sp, #44	@ 0x2c
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	60f8      	str	r0, [r7, #12]
 8008c48:	60b9      	str	r1, [r7, #8]
 8008c4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#else
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));
#endif /* DFSDM1_Channel0 */

  /* Check input state */
  __HAL_LOCK(htim);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c58:	2b01      	cmp	r3, #1
 8008c5a:	d101      	bne.n	8008c60 <HAL_TIMEx_ConfigBreakInput+0x20>
 8008c5c:	2302      	movs	r3, #2
 8008c5e:	e0af      	b.n	8008dc0 <HAL_TIMEx_ConfigBreakInput+0x180>
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2201      	movs	r2, #1
 8008c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	2b07      	cmp	r3, #7
 8008c70:	d83a      	bhi.n	8008ce8 <HAL_TIMEx_ConfigBreakInput+0xa8>
 8008c72:	a201      	add	r2, pc, #4	@ (adr r2, 8008c78 <HAL_TIMEx_ConfigBreakInput+0x38>)
 8008c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c78:	08008c99 	.word	0x08008c99
 8008c7c:	08008cad 	.word	0x08008cad
 8008c80:	08008ce9 	.word	0x08008ce9
 8008c84:	08008cc1 	.word	0x08008cc1
 8008c88:	08008ce9 	.word	0x08008ce9
 8008c8c:	08008ce9 	.word	0x08008ce9
 8008c90:	08008ce9 	.word	0x08008ce9
 8008c94:	08008cd5 	.word	0x08008cd5
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_OR2_BKINE;
 8008c98:	2301      	movs	r3, #1
 8008c9a:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKINE_Pos;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKINP;
 8008ca0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008ca4:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKINP_Pos;
 8008ca6:	2309      	movs	r3, #9
 8008ca8:	613b      	str	r3, [r7, #16]
      break;
 8008caa:	e026      	b.n	8008cfa <HAL_TIMEx_ConfigBreakInput+0xba>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_OR2_BKCMP1E;
 8008cac:	2302      	movs	r3, #2
 8008cae:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKCMP1E_Pos;
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKCMP1P;
 8008cb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008cb8:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKCMP1P_Pos;
 8008cba:	230a      	movs	r3, #10
 8008cbc:	613b      	str	r3, [r7, #16]
      break;
 8008cbe:	e01c      	b.n	8008cfa <HAL_TIMEx_ConfigBreakInput+0xba>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_OR2_BKCMP2E;
 8008cc0:	2304      	movs	r3, #4
 8008cc2:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKCMP2E_Pos;
 8008cc4:	2302      	movs	r3, #2
 8008cc6:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKCMP2P;
 8008cc8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008ccc:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKCMP2P_Pos;
 8008cce:	230b      	movs	r3, #11
 8008cd0:	613b      	str	r3, [r7, #16]
      break;
 8008cd2:	e012      	b.n	8008cfa <HAL_TIMEx_ConfigBreakInput+0xba>
    }
#if defined(DFSDM1_Channel0)
    case TIM_BREAKINPUTSOURCE_DFSDM1:
    {
      bkin_enable_mask = TIM1_OR2_BKDF1BK0E;
 8008cd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008cd8:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKDF1BK0E_Pos;
 8008cda:	2308      	movs	r3, #8
 8008cdc:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = 0U;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	613b      	str	r3, [r7, #16]
      break;
 8008ce6:	e008      	b.n	8008cfa <HAL_TIMEx_ConfigBreakInput+0xba>
    }
#endif /* DFSDM1_Channel0 */

    default:
    {
      bkin_enable_mask = 0U;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = 0U;
 8008cec:	2300      	movs	r3, #0
 8008cee:	61bb      	str	r3, [r7, #24]
      bkin_enable_bitpos = 0U;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	617b      	str	r3, [r7, #20]
      bkin_polarity_bitpos = 0U;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	613b      	str	r3, [r7, #16]
      break;
 8008cf8:	bf00      	nop
    }
  }

  switch (BreakInput)
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d003      	beq.n	8008d08 <HAL_TIMEx_ConfigBreakInput+0xc8>
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	2b02      	cmp	r3, #2
 8008d04:	d029      	beq.n	8008d5a <HAL_TIMEx_ConfigBreakInput+0x11a>
 8008d06:	e051      	b.n	8008dac <HAL_TIMEx_ConfigBreakInput+0x16c>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_OR2 register value */
      tmporx = htim->Instance->OR2;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d0e:	623b      	str	r3, [r7, #32]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8008d10:	69fb      	ldr	r3, [r7, #28]
 8008d12:	43db      	mvns	r3, r3
 8008d14:	6a3a      	ldr	r2, [r7, #32]
 8008d16:	4013      	ands	r3, r2
 8008d18:	623b      	str	r3, [r7, #32]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	685a      	ldr	r2, [r3, #4]
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	409a      	lsls	r2, r3
 8008d22:	69fb      	ldr	r3, [r7, #28]
 8008d24:	4013      	ands	r3, r2
 8008d26:	6a3a      	ldr	r2, [r7, #32]
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	623b      	str	r3, [r7, #32]

      /* Set the break input polarity */
#if defined(DFSDM1_Channel0)
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	2b08      	cmp	r3, #8
 8008d32:	d00d      	beq.n	8008d50 <HAL_TIMEx_ConfigBreakInput+0x110>
#endif /* DFSDM1_Channel0 */
      {
        tmporx &= ~bkin_polarity_mask;
 8008d34:	69bb      	ldr	r3, [r7, #24]
 8008d36:	43db      	mvns	r3, r3
 8008d38:	6a3a      	ldr	r2, [r7, #32]
 8008d3a:	4013      	ands	r3, r2
 8008d3c:	623b      	str	r3, [r7, #32]
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	689a      	ldr	r2, [r3, #8]
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	409a      	lsls	r2, r3
 8008d46:	69bb      	ldr	r3, [r7, #24]
 8008d48:	4013      	ands	r3, r2
 8008d4a:	6a3a      	ldr	r2, [r7, #32]
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	623b      	str	r3, [r7, #32]
      }

      /* Set TIMx_OR2 */
      htim->Instance->OR2 = tmporx;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	6a3a      	ldr	r2, [r7, #32]
 8008d56:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8008d58:	e02c      	b.n	8008db4 <HAL_TIMEx_ConfigBreakInput+0x174>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_OR3 register value */
      tmporx = htim->Instance->OR3;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d60:	623b      	str	r3, [r7, #32]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8008d62:	69fb      	ldr	r3, [r7, #28]
 8008d64:	43db      	mvns	r3, r3
 8008d66:	6a3a      	ldr	r2, [r7, #32]
 8008d68:	4013      	ands	r3, r2
 8008d6a:	623b      	str	r3, [r7, #32]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	685a      	ldr	r2, [r3, #4]
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	409a      	lsls	r2, r3
 8008d74:	69fb      	ldr	r3, [r7, #28]
 8008d76:	4013      	ands	r3, r2
 8008d78:	6a3a      	ldr	r2, [r7, #32]
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	623b      	str	r3, [r7, #32]

      /* Set the break input polarity */
#if defined(DFSDM1_Channel0)
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2b08      	cmp	r3, #8
 8008d84:	d00d      	beq.n	8008da2 <HAL_TIMEx_ConfigBreakInput+0x162>
#endif /* DFSDM1_Channel0 */
      {
        tmporx &= ~bkin_polarity_mask;
 8008d86:	69bb      	ldr	r3, [r7, #24]
 8008d88:	43db      	mvns	r3, r3
 8008d8a:	6a3a      	ldr	r2, [r7, #32]
 8008d8c:	4013      	ands	r3, r2
 8008d8e:	623b      	str	r3, [r7, #32]
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	689a      	ldr	r2, [r3, #8]
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	409a      	lsls	r2, r3
 8008d98:	69bb      	ldr	r3, [r7, #24]
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	6a3a      	ldr	r2, [r7, #32]
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	623b      	str	r3, [r7, #32]
      }

      /* Set TIMx_OR3 */
      htim->Instance->OR3 = tmporx;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	6a3a      	ldr	r2, [r7, #32]
 8008da8:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 8008daa:	e003      	b.n	8008db4 <HAL_TIMEx_ConfigBreakInput+0x174>
    }
    default:
      status = HAL_ERROR;
 8008dac:	2301      	movs	r3, #1
 8008dae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8008db2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2200      	movs	r2, #0
 8008db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008dbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	372c      	adds	r7, #44	@ 0x2c
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr

08008dcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b082      	sub	sp, #8
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d101      	bne.n	8008dde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	e042      	b.n	8008e64 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d106      	bne.n	8008df6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2200      	movs	r2, #0
 8008dec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f7f9 fcd1 	bl	8002798 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2224      	movs	r2, #36	@ 0x24
 8008dfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f022 0201 	bic.w	r2, r2, #1
 8008e0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d002      	beq.n	8008e1c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f000 fbb2 	bl	8009580 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f000 f8b3 	bl	8008f88 <UART_SetConfig>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d101      	bne.n	8008e2c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	e01b      	b.n	8008e64 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	685a      	ldr	r2, [r3, #4]
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008e3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	689a      	ldr	r2, [r3, #8]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008e4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	681a      	ldr	r2, [r3, #0]
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f042 0201 	orr.w	r2, r2, #1
 8008e5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 fc31 	bl	80096c4 <UART_CheckIdleState>
 8008e62:	4603      	mov	r3, r0
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3708      	adds	r7, #8
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}

08008e6c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b08a      	sub	sp, #40	@ 0x28
 8008e70:	af02      	add	r7, sp, #8
 8008e72:	60f8      	str	r0, [r7, #12]
 8008e74:	60b9      	str	r1, [r7, #8]
 8008e76:	603b      	str	r3, [r7, #0]
 8008e78:	4613      	mov	r3, r2
 8008e7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e82:	2b20      	cmp	r3, #32
 8008e84:	d17b      	bne.n	8008f7e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d002      	beq.n	8008e92 <HAL_UART_Transmit+0x26>
 8008e8c:	88fb      	ldrh	r3, [r7, #6]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d101      	bne.n	8008e96 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008e92:	2301      	movs	r3, #1
 8008e94:	e074      	b.n	8008f80 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2221      	movs	r2, #33	@ 0x21
 8008ea2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008ea6:	f7f9 fdfb 	bl	8002aa0 <HAL_GetTick>
 8008eaa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	88fa      	ldrh	r2, [r7, #6]
 8008eb0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	88fa      	ldrh	r2, [r7, #6]
 8008eb8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	689b      	ldr	r3, [r3, #8]
 8008ec0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ec4:	d108      	bne.n	8008ed8 <HAL_UART_Transmit+0x6c>
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	691b      	ldr	r3, [r3, #16]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d104      	bne.n	8008ed8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008ece:	2300      	movs	r3, #0
 8008ed0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	61bb      	str	r3, [r7, #24]
 8008ed6:	e003      	b.n	8008ee0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008edc:	2300      	movs	r3, #0
 8008ede:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008ee0:	e030      	b.n	8008f44 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	9300      	str	r3, [sp, #0]
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	2180      	movs	r1, #128	@ 0x80
 8008eec:	68f8      	ldr	r0, [r7, #12]
 8008eee:	f000 fc93 	bl	8009818 <UART_WaitOnFlagUntilTimeout>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d005      	beq.n	8008f04 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2220      	movs	r2, #32
 8008efc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008f00:	2303      	movs	r3, #3
 8008f02:	e03d      	b.n	8008f80 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008f04:	69fb      	ldr	r3, [r7, #28]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d10b      	bne.n	8008f22 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008f0a:	69bb      	ldr	r3, [r7, #24]
 8008f0c:	881a      	ldrh	r2, [r3, #0]
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f16:	b292      	uxth	r2, r2
 8008f18:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008f1a:	69bb      	ldr	r3, [r7, #24]
 8008f1c:	3302      	adds	r3, #2
 8008f1e:	61bb      	str	r3, [r7, #24]
 8008f20:	e007      	b.n	8008f32 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008f22:	69fb      	ldr	r3, [r7, #28]
 8008f24:	781a      	ldrb	r2, [r3, #0]
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008f2c:	69fb      	ldr	r3, [r7, #28]
 8008f2e:	3301      	adds	r3, #1
 8008f30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008f38:	b29b      	uxth	r3, r3
 8008f3a:	3b01      	subs	r3, #1
 8008f3c:	b29a      	uxth	r2, r3
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008f4a:	b29b      	uxth	r3, r3
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d1c8      	bne.n	8008ee2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	9300      	str	r3, [sp, #0]
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	2200      	movs	r2, #0
 8008f58:	2140      	movs	r1, #64	@ 0x40
 8008f5a:	68f8      	ldr	r0, [r7, #12]
 8008f5c:	f000 fc5c 	bl	8009818 <UART_WaitOnFlagUntilTimeout>
 8008f60:	4603      	mov	r3, r0
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d005      	beq.n	8008f72 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2220      	movs	r2, #32
 8008f6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008f6e:	2303      	movs	r3, #3
 8008f70:	e006      	b.n	8008f80 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2220      	movs	r2, #32
 8008f76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	e000      	b.n	8008f80 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008f7e:	2302      	movs	r3, #2
  }
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3720      	adds	r7, #32
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f8c:	b08c      	sub	sp, #48	@ 0x30
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f92:	2300      	movs	r3, #0
 8008f94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008f98:	697b      	ldr	r3, [r7, #20]
 8008f9a:	689a      	ldr	r2, [r3, #8]
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	691b      	ldr	r3, [r3, #16]
 8008fa0:	431a      	orrs	r2, r3
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	431a      	orrs	r2, r3
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	69db      	ldr	r3, [r3, #28]
 8008fac:	4313      	orrs	r3, r2
 8008fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008fb0:	697b      	ldr	r3, [r7, #20]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681a      	ldr	r2, [r3, #0]
 8008fb6:	4baa      	ldr	r3, [pc, #680]	@ (8009260 <UART_SetConfig+0x2d8>)
 8008fb8:	4013      	ands	r3, r2
 8008fba:	697a      	ldr	r2, [r7, #20]
 8008fbc:	6812      	ldr	r2, [r2, #0]
 8008fbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008fc0:	430b      	orrs	r3, r1
 8008fc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	68da      	ldr	r2, [r3, #12]
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	430a      	orrs	r2, r1
 8008fd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	699b      	ldr	r3, [r3, #24]
 8008fde:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a9f      	ldr	r2, [pc, #636]	@ (8009264 <UART_SetConfig+0x2dc>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d004      	beq.n	8008ff4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	6a1b      	ldr	r3, [r3, #32]
 8008fee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ff0:	4313      	orrs	r3, r2
 8008ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	689b      	ldr	r3, [r3, #8]
 8008ffa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008ffe:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009002:	697a      	ldr	r2, [r7, #20]
 8009004:	6812      	ldr	r2, [r2, #0]
 8009006:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009008:	430b      	orrs	r3, r1
 800900a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009012:	f023 010f 	bic.w	r1, r3, #15
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	430a      	orrs	r2, r1
 8009020:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a90      	ldr	r2, [pc, #576]	@ (8009268 <UART_SetConfig+0x2e0>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d125      	bne.n	8009078 <UART_SetConfig+0xf0>
 800902c:	4b8f      	ldr	r3, [pc, #572]	@ (800926c <UART_SetConfig+0x2e4>)
 800902e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009032:	f003 0303 	and.w	r3, r3, #3
 8009036:	2b03      	cmp	r3, #3
 8009038:	d81a      	bhi.n	8009070 <UART_SetConfig+0xe8>
 800903a:	a201      	add	r2, pc, #4	@ (adr r2, 8009040 <UART_SetConfig+0xb8>)
 800903c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009040:	08009051 	.word	0x08009051
 8009044:	08009061 	.word	0x08009061
 8009048:	08009059 	.word	0x08009059
 800904c:	08009069 	.word	0x08009069
 8009050:	2301      	movs	r3, #1
 8009052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009056:	e116      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009058:	2302      	movs	r3, #2
 800905a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800905e:	e112      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009060:	2304      	movs	r3, #4
 8009062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009066:	e10e      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009068:	2308      	movs	r3, #8
 800906a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800906e:	e10a      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009070:	2310      	movs	r3, #16
 8009072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009076:	e106      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a7c      	ldr	r2, [pc, #496]	@ (8009270 <UART_SetConfig+0x2e8>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d138      	bne.n	80090f4 <UART_SetConfig+0x16c>
 8009082:	4b7a      	ldr	r3, [pc, #488]	@ (800926c <UART_SetConfig+0x2e4>)
 8009084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009088:	f003 030c 	and.w	r3, r3, #12
 800908c:	2b0c      	cmp	r3, #12
 800908e:	d82d      	bhi.n	80090ec <UART_SetConfig+0x164>
 8009090:	a201      	add	r2, pc, #4	@ (adr r2, 8009098 <UART_SetConfig+0x110>)
 8009092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009096:	bf00      	nop
 8009098:	080090cd 	.word	0x080090cd
 800909c:	080090ed 	.word	0x080090ed
 80090a0:	080090ed 	.word	0x080090ed
 80090a4:	080090ed 	.word	0x080090ed
 80090a8:	080090dd 	.word	0x080090dd
 80090ac:	080090ed 	.word	0x080090ed
 80090b0:	080090ed 	.word	0x080090ed
 80090b4:	080090ed 	.word	0x080090ed
 80090b8:	080090d5 	.word	0x080090d5
 80090bc:	080090ed 	.word	0x080090ed
 80090c0:	080090ed 	.word	0x080090ed
 80090c4:	080090ed 	.word	0x080090ed
 80090c8:	080090e5 	.word	0x080090e5
 80090cc:	2300      	movs	r3, #0
 80090ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090d2:	e0d8      	b.n	8009286 <UART_SetConfig+0x2fe>
 80090d4:	2302      	movs	r3, #2
 80090d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090da:	e0d4      	b.n	8009286 <UART_SetConfig+0x2fe>
 80090dc:	2304      	movs	r3, #4
 80090de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090e2:	e0d0      	b.n	8009286 <UART_SetConfig+0x2fe>
 80090e4:	2308      	movs	r3, #8
 80090e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ea:	e0cc      	b.n	8009286 <UART_SetConfig+0x2fe>
 80090ec:	2310      	movs	r3, #16
 80090ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090f2:	e0c8      	b.n	8009286 <UART_SetConfig+0x2fe>
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a5e      	ldr	r2, [pc, #376]	@ (8009274 <UART_SetConfig+0x2ec>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d125      	bne.n	800914a <UART_SetConfig+0x1c2>
 80090fe:	4b5b      	ldr	r3, [pc, #364]	@ (800926c <UART_SetConfig+0x2e4>)
 8009100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009104:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009108:	2b30      	cmp	r3, #48	@ 0x30
 800910a:	d016      	beq.n	800913a <UART_SetConfig+0x1b2>
 800910c:	2b30      	cmp	r3, #48	@ 0x30
 800910e:	d818      	bhi.n	8009142 <UART_SetConfig+0x1ba>
 8009110:	2b20      	cmp	r3, #32
 8009112:	d00a      	beq.n	800912a <UART_SetConfig+0x1a2>
 8009114:	2b20      	cmp	r3, #32
 8009116:	d814      	bhi.n	8009142 <UART_SetConfig+0x1ba>
 8009118:	2b00      	cmp	r3, #0
 800911a:	d002      	beq.n	8009122 <UART_SetConfig+0x19a>
 800911c:	2b10      	cmp	r3, #16
 800911e:	d008      	beq.n	8009132 <UART_SetConfig+0x1aa>
 8009120:	e00f      	b.n	8009142 <UART_SetConfig+0x1ba>
 8009122:	2300      	movs	r3, #0
 8009124:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009128:	e0ad      	b.n	8009286 <UART_SetConfig+0x2fe>
 800912a:	2302      	movs	r3, #2
 800912c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009130:	e0a9      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009132:	2304      	movs	r3, #4
 8009134:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009138:	e0a5      	b.n	8009286 <UART_SetConfig+0x2fe>
 800913a:	2308      	movs	r3, #8
 800913c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009140:	e0a1      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009142:	2310      	movs	r3, #16
 8009144:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009148:	e09d      	b.n	8009286 <UART_SetConfig+0x2fe>
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4a4a      	ldr	r2, [pc, #296]	@ (8009278 <UART_SetConfig+0x2f0>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d125      	bne.n	80091a0 <UART_SetConfig+0x218>
 8009154:	4b45      	ldr	r3, [pc, #276]	@ (800926c <UART_SetConfig+0x2e4>)
 8009156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800915a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800915e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009160:	d016      	beq.n	8009190 <UART_SetConfig+0x208>
 8009162:	2bc0      	cmp	r3, #192	@ 0xc0
 8009164:	d818      	bhi.n	8009198 <UART_SetConfig+0x210>
 8009166:	2b80      	cmp	r3, #128	@ 0x80
 8009168:	d00a      	beq.n	8009180 <UART_SetConfig+0x1f8>
 800916a:	2b80      	cmp	r3, #128	@ 0x80
 800916c:	d814      	bhi.n	8009198 <UART_SetConfig+0x210>
 800916e:	2b00      	cmp	r3, #0
 8009170:	d002      	beq.n	8009178 <UART_SetConfig+0x1f0>
 8009172:	2b40      	cmp	r3, #64	@ 0x40
 8009174:	d008      	beq.n	8009188 <UART_SetConfig+0x200>
 8009176:	e00f      	b.n	8009198 <UART_SetConfig+0x210>
 8009178:	2300      	movs	r3, #0
 800917a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800917e:	e082      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009180:	2302      	movs	r3, #2
 8009182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009186:	e07e      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009188:	2304      	movs	r3, #4
 800918a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800918e:	e07a      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009190:	2308      	movs	r3, #8
 8009192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009196:	e076      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009198:	2310      	movs	r3, #16
 800919a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800919e:	e072      	b.n	8009286 <UART_SetConfig+0x2fe>
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a35      	ldr	r2, [pc, #212]	@ (800927c <UART_SetConfig+0x2f4>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d12a      	bne.n	8009200 <UART_SetConfig+0x278>
 80091aa:	4b30      	ldr	r3, [pc, #192]	@ (800926c <UART_SetConfig+0x2e4>)
 80091ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80091b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091b8:	d01a      	beq.n	80091f0 <UART_SetConfig+0x268>
 80091ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091be:	d81b      	bhi.n	80091f8 <UART_SetConfig+0x270>
 80091c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091c4:	d00c      	beq.n	80091e0 <UART_SetConfig+0x258>
 80091c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091ca:	d815      	bhi.n	80091f8 <UART_SetConfig+0x270>
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d003      	beq.n	80091d8 <UART_SetConfig+0x250>
 80091d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091d4:	d008      	beq.n	80091e8 <UART_SetConfig+0x260>
 80091d6:	e00f      	b.n	80091f8 <UART_SetConfig+0x270>
 80091d8:	2300      	movs	r3, #0
 80091da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091de:	e052      	b.n	8009286 <UART_SetConfig+0x2fe>
 80091e0:	2302      	movs	r3, #2
 80091e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091e6:	e04e      	b.n	8009286 <UART_SetConfig+0x2fe>
 80091e8:	2304      	movs	r3, #4
 80091ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091ee:	e04a      	b.n	8009286 <UART_SetConfig+0x2fe>
 80091f0:	2308      	movs	r3, #8
 80091f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091f6:	e046      	b.n	8009286 <UART_SetConfig+0x2fe>
 80091f8:	2310      	movs	r3, #16
 80091fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091fe:	e042      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	4a17      	ldr	r2, [pc, #92]	@ (8009264 <UART_SetConfig+0x2dc>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d13a      	bne.n	8009280 <UART_SetConfig+0x2f8>
 800920a:	4b18      	ldr	r3, [pc, #96]	@ (800926c <UART_SetConfig+0x2e4>)
 800920c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009210:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009214:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009218:	d01a      	beq.n	8009250 <UART_SetConfig+0x2c8>
 800921a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800921e:	d81b      	bhi.n	8009258 <UART_SetConfig+0x2d0>
 8009220:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009224:	d00c      	beq.n	8009240 <UART_SetConfig+0x2b8>
 8009226:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800922a:	d815      	bhi.n	8009258 <UART_SetConfig+0x2d0>
 800922c:	2b00      	cmp	r3, #0
 800922e:	d003      	beq.n	8009238 <UART_SetConfig+0x2b0>
 8009230:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009234:	d008      	beq.n	8009248 <UART_SetConfig+0x2c0>
 8009236:	e00f      	b.n	8009258 <UART_SetConfig+0x2d0>
 8009238:	2300      	movs	r3, #0
 800923a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800923e:	e022      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009240:	2302      	movs	r3, #2
 8009242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009246:	e01e      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009248:	2304      	movs	r3, #4
 800924a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800924e:	e01a      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009250:	2308      	movs	r3, #8
 8009252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009256:	e016      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009258:	2310      	movs	r3, #16
 800925a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800925e:	e012      	b.n	8009286 <UART_SetConfig+0x2fe>
 8009260:	cfff69f3 	.word	0xcfff69f3
 8009264:	40008000 	.word	0x40008000
 8009268:	40013800 	.word	0x40013800
 800926c:	40021000 	.word	0x40021000
 8009270:	40004400 	.word	0x40004400
 8009274:	40004800 	.word	0x40004800
 8009278:	40004c00 	.word	0x40004c00
 800927c:	40005000 	.word	0x40005000
 8009280:	2310      	movs	r3, #16
 8009282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009286:	697b      	ldr	r3, [r7, #20]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4aae      	ldr	r2, [pc, #696]	@ (8009544 <UART_SetConfig+0x5bc>)
 800928c:	4293      	cmp	r3, r2
 800928e:	f040 8097 	bne.w	80093c0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009292:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009296:	2b08      	cmp	r3, #8
 8009298:	d823      	bhi.n	80092e2 <UART_SetConfig+0x35a>
 800929a:	a201      	add	r2, pc, #4	@ (adr r2, 80092a0 <UART_SetConfig+0x318>)
 800929c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092a0:	080092c5 	.word	0x080092c5
 80092a4:	080092e3 	.word	0x080092e3
 80092a8:	080092cd 	.word	0x080092cd
 80092ac:	080092e3 	.word	0x080092e3
 80092b0:	080092d3 	.word	0x080092d3
 80092b4:	080092e3 	.word	0x080092e3
 80092b8:	080092e3 	.word	0x080092e3
 80092bc:	080092e3 	.word	0x080092e3
 80092c0:	080092db 	.word	0x080092db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092c4:	f7fc fb5a 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 80092c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80092ca:	e010      	b.n	80092ee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092cc:	4b9e      	ldr	r3, [pc, #632]	@ (8009548 <UART_SetConfig+0x5c0>)
 80092ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80092d0:	e00d      	b.n	80092ee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092d2:	f7fc fabb 	bl	800584c <HAL_RCC_GetSysClockFreq>
 80092d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80092d8:	e009      	b.n	80092ee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80092e0:	e005      	b.n	80092ee <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80092e2:	2300      	movs	r3, #0
 80092e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80092e6:	2301      	movs	r3, #1
 80092e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80092ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80092ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	f000 8130 	beq.w	8009556 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092fa:	4a94      	ldr	r2, [pc, #592]	@ (800954c <UART_SetConfig+0x5c4>)
 80092fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009300:	461a      	mov	r2, r3
 8009302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009304:	fbb3 f3f2 	udiv	r3, r3, r2
 8009308:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	685a      	ldr	r2, [r3, #4]
 800930e:	4613      	mov	r3, r2
 8009310:	005b      	lsls	r3, r3, #1
 8009312:	4413      	add	r3, r2
 8009314:	69ba      	ldr	r2, [r7, #24]
 8009316:	429a      	cmp	r2, r3
 8009318:	d305      	bcc.n	8009326 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800931a:	697b      	ldr	r3, [r7, #20]
 800931c:	685b      	ldr	r3, [r3, #4]
 800931e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009320:	69ba      	ldr	r2, [r7, #24]
 8009322:	429a      	cmp	r2, r3
 8009324:	d903      	bls.n	800932e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009326:	2301      	movs	r3, #1
 8009328:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800932c:	e113      	b.n	8009556 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800932e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009330:	2200      	movs	r2, #0
 8009332:	60bb      	str	r3, [r7, #8]
 8009334:	60fa      	str	r2, [r7, #12]
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800933a:	4a84      	ldr	r2, [pc, #528]	@ (800954c <UART_SetConfig+0x5c4>)
 800933c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009340:	b29b      	uxth	r3, r3
 8009342:	2200      	movs	r2, #0
 8009344:	603b      	str	r3, [r7, #0]
 8009346:	607a      	str	r2, [r7, #4]
 8009348:	e9d7 2300 	ldrd	r2, r3, [r7]
 800934c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009350:	f7f6 ff54 	bl	80001fc <__aeabi_uldivmod>
 8009354:	4602      	mov	r2, r0
 8009356:	460b      	mov	r3, r1
 8009358:	4610      	mov	r0, r2
 800935a:	4619      	mov	r1, r3
 800935c:	f04f 0200 	mov.w	r2, #0
 8009360:	f04f 0300 	mov.w	r3, #0
 8009364:	020b      	lsls	r3, r1, #8
 8009366:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800936a:	0202      	lsls	r2, r0, #8
 800936c:	6979      	ldr	r1, [r7, #20]
 800936e:	6849      	ldr	r1, [r1, #4]
 8009370:	0849      	lsrs	r1, r1, #1
 8009372:	2000      	movs	r0, #0
 8009374:	460c      	mov	r4, r1
 8009376:	4605      	mov	r5, r0
 8009378:	eb12 0804 	adds.w	r8, r2, r4
 800937c:	eb43 0905 	adc.w	r9, r3, r5
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	469a      	mov	sl, r3
 8009388:	4693      	mov	fp, r2
 800938a:	4652      	mov	r2, sl
 800938c:	465b      	mov	r3, fp
 800938e:	4640      	mov	r0, r8
 8009390:	4649      	mov	r1, r9
 8009392:	f7f6 ff33 	bl	80001fc <__aeabi_uldivmod>
 8009396:	4602      	mov	r2, r0
 8009398:	460b      	mov	r3, r1
 800939a:	4613      	mov	r3, r2
 800939c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800939e:	6a3b      	ldr	r3, [r7, #32]
 80093a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093a4:	d308      	bcc.n	80093b8 <UART_SetConfig+0x430>
 80093a6:	6a3b      	ldr	r3, [r7, #32]
 80093a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093ac:	d204      	bcs.n	80093b8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	6a3a      	ldr	r2, [r7, #32]
 80093b4:	60da      	str	r2, [r3, #12]
 80093b6:	e0ce      	b.n	8009556 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80093b8:	2301      	movs	r3, #1
 80093ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80093be:	e0ca      	b.n	8009556 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	69db      	ldr	r3, [r3, #28]
 80093c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093c8:	d166      	bne.n	8009498 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80093ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80093ce:	2b08      	cmp	r3, #8
 80093d0:	d827      	bhi.n	8009422 <UART_SetConfig+0x49a>
 80093d2:	a201      	add	r2, pc, #4	@ (adr r2, 80093d8 <UART_SetConfig+0x450>)
 80093d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093d8:	080093fd 	.word	0x080093fd
 80093dc:	08009405 	.word	0x08009405
 80093e0:	0800940d 	.word	0x0800940d
 80093e4:	08009423 	.word	0x08009423
 80093e8:	08009413 	.word	0x08009413
 80093ec:	08009423 	.word	0x08009423
 80093f0:	08009423 	.word	0x08009423
 80093f4:	08009423 	.word	0x08009423
 80093f8:	0800941b 	.word	0x0800941b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093fc:	f7fc fabe 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 8009400:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009402:	e014      	b.n	800942e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009404:	f7fc fad0 	bl	80059a8 <HAL_RCC_GetPCLK2Freq>
 8009408:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800940a:	e010      	b.n	800942e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800940c:	4b4e      	ldr	r3, [pc, #312]	@ (8009548 <UART_SetConfig+0x5c0>)
 800940e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009410:	e00d      	b.n	800942e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009412:	f7fc fa1b 	bl	800584c <HAL_RCC_GetSysClockFreq>
 8009416:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009418:	e009      	b.n	800942e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800941a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800941e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009420:	e005      	b.n	800942e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009422:	2300      	movs	r3, #0
 8009424:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009426:	2301      	movs	r3, #1
 8009428:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800942c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800942e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009430:	2b00      	cmp	r3, #0
 8009432:	f000 8090 	beq.w	8009556 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800943a:	4a44      	ldr	r2, [pc, #272]	@ (800954c <UART_SetConfig+0x5c4>)
 800943c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009440:	461a      	mov	r2, r3
 8009442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009444:	fbb3 f3f2 	udiv	r3, r3, r2
 8009448:	005a      	lsls	r2, r3, #1
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	085b      	lsrs	r3, r3, #1
 8009450:	441a      	add	r2, r3
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	fbb2 f3f3 	udiv	r3, r2, r3
 800945a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800945c:	6a3b      	ldr	r3, [r7, #32]
 800945e:	2b0f      	cmp	r3, #15
 8009460:	d916      	bls.n	8009490 <UART_SetConfig+0x508>
 8009462:	6a3b      	ldr	r3, [r7, #32]
 8009464:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009468:	d212      	bcs.n	8009490 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800946a:	6a3b      	ldr	r3, [r7, #32]
 800946c:	b29b      	uxth	r3, r3
 800946e:	f023 030f 	bic.w	r3, r3, #15
 8009472:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009474:	6a3b      	ldr	r3, [r7, #32]
 8009476:	085b      	lsrs	r3, r3, #1
 8009478:	b29b      	uxth	r3, r3
 800947a:	f003 0307 	and.w	r3, r3, #7
 800947e:	b29a      	uxth	r2, r3
 8009480:	8bfb      	ldrh	r3, [r7, #30]
 8009482:	4313      	orrs	r3, r2
 8009484:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	8bfa      	ldrh	r2, [r7, #30]
 800948c:	60da      	str	r2, [r3, #12]
 800948e:	e062      	b.n	8009556 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009496:	e05e      	b.n	8009556 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009498:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800949c:	2b08      	cmp	r3, #8
 800949e:	d828      	bhi.n	80094f2 <UART_SetConfig+0x56a>
 80094a0:	a201      	add	r2, pc, #4	@ (adr r2, 80094a8 <UART_SetConfig+0x520>)
 80094a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094a6:	bf00      	nop
 80094a8:	080094cd 	.word	0x080094cd
 80094ac:	080094d5 	.word	0x080094d5
 80094b0:	080094dd 	.word	0x080094dd
 80094b4:	080094f3 	.word	0x080094f3
 80094b8:	080094e3 	.word	0x080094e3
 80094bc:	080094f3 	.word	0x080094f3
 80094c0:	080094f3 	.word	0x080094f3
 80094c4:	080094f3 	.word	0x080094f3
 80094c8:	080094eb 	.word	0x080094eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094cc:	f7fc fa56 	bl	800597c <HAL_RCC_GetPCLK1Freq>
 80094d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80094d2:	e014      	b.n	80094fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094d4:	f7fc fa68 	bl	80059a8 <HAL_RCC_GetPCLK2Freq>
 80094d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80094da:	e010      	b.n	80094fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80094dc:	4b1a      	ldr	r3, [pc, #104]	@ (8009548 <UART_SetConfig+0x5c0>)
 80094de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80094e0:	e00d      	b.n	80094fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094e2:	f7fc f9b3 	bl	800584c <HAL_RCC_GetSysClockFreq>
 80094e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80094e8:	e009      	b.n	80094fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80094f0:	e005      	b.n	80094fe <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80094f2:	2300      	movs	r3, #0
 80094f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80094f6:	2301      	movs	r3, #1
 80094f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80094fc:	bf00      	nop
    }

    if (pclk != 0U)
 80094fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009500:	2b00      	cmp	r3, #0
 8009502:	d028      	beq.n	8009556 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009508:	4a10      	ldr	r2, [pc, #64]	@ (800954c <UART_SetConfig+0x5c4>)
 800950a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800950e:	461a      	mov	r2, r3
 8009510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009512:	fbb3 f2f2 	udiv	r2, r3, r2
 8009516:	697b      	ldr	r3, [r7, #20]
 8009518:	685b      	ldr	r3, [r3, #4]
 800951a:	085b      	lsrs	r3, r3, #1
 800951c:	441a      	add	r2, r3
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	685b      	ldr	r3, [r3, #4]
 8009522:	fbb2 f3f3 	udiv	r3, r2, r3
 8009526:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009528:	6a3b      	ldr	r3, [r7, #32]
 800952a:	2b0f      	cmp	r3, #15
 800952c:	d910      	bls.n	8009550 <UART_SetConfig+0x5c8>
 800952e:	6a3b      	ldr	r3, [r7, #32]
 8009530:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009534:	d20c      	bcs.n	8009550 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009536:	6a3b      	ldr	r3, [r7, #32]
 8009538:	b29a      	uxth	r2, r3
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	60da      	str	r2, [r3, #12]
 8009540:	e009      	b.n	8009556 <UART_SetConfig+0x5ce>
 8009542:	bf00      	nop
 8009544:	40008000 	.word	0x40008000
 8009548:	00f42400 	.word	0x00f42400
 800954c:	0800a7d8 	.word	0x0800a7d8
      }
      else
      {
        ret = HAL_ERROR;
 8009550:	2301      	movs	r3, #1
 8009552:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009556:	697b      	ldr	r3, [r7, #20]
 8009558:	2201      	movs	r2, #1
 800955a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	2201      	movs	r2, #1
 8009562:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	2200      	movs	r2, #0
 800956a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	2200      	movs	r2, #0
 8009570:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009572:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009576:	4618      	mov	r0, r3
 8009578:	3730      	adds	r7, #48	@ 0x30
 800957a:	46bd      	mov	sp, r7
 800957c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009580 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009580:	b480      	push	{r7}
 8009582:	b083      	sub	sp, #12
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800958c:	f003 0308 	and.w	r3, r3, #8
 8009590:	2b00      	cmp	r3, #0
 8009592:	d00a      	beq.n	80095aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	430a      	orrs	r2, r1
 80095a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ae:	f003 0301 	and.w	r3, r3, #1
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d00a      	beq.n	80095cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	685b      	ldr	r3, [r3, #4]
 80095bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	430a      	orrs	r2, r1
 80095ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095d0:	f003 0302 	and.w	r3, r3, #2
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d00a      	beq.n	80095ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	685b      	ldr	r3, [r3, #4]
 80095de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	430a      	orrs	r2, r1
 80095ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095f2:	f003 0304 	and.w	r3, r3, #4
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d00a      	beq.n	8009610 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	430a      	orrs	r2, r1
 800960e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009614:	f003 0310 	and.w	r3, r3, #16
 8009618:	2b00      	cmp	r3, #0
 800961a:	d00a      	beq.n	8009632 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	689b      	ldr	r3, [r3, #8]
 8009622:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	430a      	orrs	r2, r1
 8009630:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009636:	f003 0320 	and.w	r3, r3, #32
 800963a:	2b00      	cmp	r3, #0
 800963c:	d00a      	beq.n	8009654 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	430a      	orrs	r2, r1
 8009652:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800965c:	2b00      	cmp	r3, #0
 800965e:	d01a      	beq.n	8009696 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	430a      	orrs	r2, r1
 8009674:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800967a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800967e:	d10a      	bne.n	8009696 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	430a      	orrs	r2, r1
 8009694:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800969a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d00a      	beq.n	80096b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	430a      	orrs	r2, r1
 80096b6:	605a      	str	r2, [r3, #4]
  }
}
 80096b8:	bf00      	nop
 80096ba:	370c      	adds	r7, #12
 80096bc:	46bd      	mov	sp, r7
 80096be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c2:	4770      	bx	lr

080096c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b098      	sub	sp, #96	@ 0x60
 80096c8:	af02      	add	r7, sp, #8
 80096ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2200      	movs	r2, #0
 80096d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80096d4:	f7f9 f9e4 	bl	8002aa0 <HAL_GetTick>
 80096d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f003 0308 	and.w	r3, r3, #8
 80096e4:	2b08      	cmp	r3, #8
 80096e6:	d12f      	bne.n	8009748 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80096e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80096ec:	9300      	str	r3, [sp, #0]
 80096ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096f0:	2200      	movs	r2, #0
 80096f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f000 f88e 	bl	8009818 <UART_WaitOnFlagUntilTimeout>
 80096fc:	4603      	mov	r3, r0
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d022      	beq.n	8009748 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800970a:	e853 3f00 	ldrex	r3, [r3]
 800970e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009712:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009716:	653b      	str	r3, [r7, #80]	@ 0x50
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	461a      	mov	r2, r3
 800971e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009720:	647b      	str	r3, [r7, #68]	@ 0x44
 8009722:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009724:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009726:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009728:	e841 2300 	strex	r3, r2, [r1]
 800972c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800972e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009730:	2b00      	cmp	r3, #0
 8009732:	d1e6      	bne.n	8009702 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2220      	movs	r2, #32
 8009738:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2200      	movs	r2, #0
 8009740:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009744:	2303      	movs	r3, #3
 8009746:	e063      	b.n	8009810 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f003 0304 	and.w	r3, r3, #4
 8009752:	2b04      	cmp	r3, #4
 8009754:	d149      	bne.n	80097ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009756:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800975a:	9300      	str	r3, [sp, #0]
 800975c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800975e:	2200      	movs	r2, #0
 8009760:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f000 f857 	bl	8009818 <UART_WaitOnFlagUntilTimeout>
 800976a:	4603      	mov	r3, r0
 800976c:	2b00      	cmp	r3, #0
 800976e:	d03c      	beq.n	80097ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009778:	e853 3f00 	ldrex	r3, [r3]
 800977c:	623b      	str	r3, [r7, #32]
   return(result);
 800977e:	6a3b      	ldr	r3, [r7, #32]
 8009780:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009784:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	461a      	mov	r2, r3
 800978c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800978e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009790:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009792:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009794:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009796:	e841 2300 	strex	r3, r2, [r1]
 800979a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800979c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d1e6      	bne.n	8009770 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	3308      	adds	r3, #8
 80097a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	e853 3f00 	ldrex	r3, [r3]
 80097b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	f023 0301 	bic.w	r3, r3, #1
 80097b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	3308      	adds	r3, #8
 80097c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097c2:	61fa      	str	r2, [r7, #28]
 80097c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c6:	69b9      	ldr	r1, [r7, #24]
 80097c8:	69fa      	ldr	r2, [r7, #28]
 80097ca:	e841 2300 	strex	r3, r2, [r1]
 80097ce:	617b      	str	r3, [r7, #20]
   return(result);
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d1e5      	bne.n	80097a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2220      	movs	r2, #32
 80097da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80097e6:	2303      	movs	r3, #3
 80097e8:	e012      	b.n	8009810 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2220      	movs	r2, #32
 80097ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2220      	movs	r2, #32
 80097f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2200      	movs	r2, #0
 80097fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2200      	movs	r2, #0
 8009804:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2200      	movs	r2, #0
 800980a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800980e:	2300      	movs	r3, #0
}
 8009810:	4618      	mov	r0, r3
 8009812:	3758      	adds	r7, #88	@ 0x58
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b084      	sub	sp, #16
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	603b      	str	r3, [r7, #0]
 8009824:	4613      	mov	r3, r2
 8009826:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009828:	e04f      	b.n	80098ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800982a:	69bb      	ldr	r3, [r7, #24]
 800982c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009830:	d04b      	beq.n	80098ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009832:	f7f9 f935 	bl	8002aa0 <HAL_GetTick>
 8009836:	4602      	mov	r2, r0
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	1ad3      	subs	r3, r2, r3
 800983c:	69ba      	ldr	r2, [r7, #24]
 800983e:	429a      	cmp	r2, r3
 8009840:	d302      	bcc.n	8009848 <UART_WaitOnFlagUntilTimeout+0x30>
 8009842:	69bb      	ldr	r3, [r7, #24]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d101      	bne.n	800984c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009848:	2303      	movs	r3, #3
 800984a:	e04e      	b.n	80098ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f003 0304 	and.w	r3, r3, #4
 8009856:	2b00      	cmp	r3, #0
 8009858:	d037      	beq.n	80098ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	2b80      	cmp	r3, #128	@ 0x80
 800985e:	d034      	beq.n	80098ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	2b40      	cmp	r3, #64	@ 0x40
 8009864:	d031      	beq.n	80098ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	69db      	ldr	r3, [r3, #28]
 800986c:	f003 0308 	and.w	r3, r3, #8
 8009870:	2b08      	cmp	r3, #8
 8009872:	d110      	bne.n	8009896 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	2208      	movs	r2, #8
 800987a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800987c:	68f8      	ldr	r0, [r7, #12]
 800987e:	f000 f838 	bl	80098f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2208      	movs	r2, #8
 8009886:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	2200      	movs	r2, #0
 800988e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009892:	2301      	movs	r3, #1
 8009894:	e029      	b.n	80098ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	69db      	ldr	r3, [r3, #28]
 800989c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80098a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098a4:	d111      	bne.n	80098ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80098ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80098b0:	68f8      	ldr	r0, [r7, #12]
 80098b2:	f000 f81e 	bl	80098f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2220      	movs	r2, #32
 80098ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	2200      	movs	r2, #0
 80098c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80098c6:	2303      	movs	r3, #3
 80098c8:	e00f      	b.n	80098ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	69da      	ldr	r2, [r3, #28]
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	4013      	ands	r3, r2
 80098d4:	68ba      	ldr	r2, [r7, #8]
 80098d6:	429a      	cmp	r2, r3
 80098d8:	bf0c      	ite	eq
 80098da:	2301      	moveq	r3, #1
 80098dc:	2300      	movne	r3, #0
 80098de:	b2db      	uxtb	r3, r3
 80098e0:	461a      	mov	r2, r3
 80098e2:	79fb      	ldrb	r3, [r7, #7]
 80098e4:	429a      	cmp	r2, r3
 80098e6:	d0a0      	beq.n	800982a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80098e8:	2300      	movs	r3, #0
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3710      	adds	r7, #16
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}

080098f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80098f2:	b480      	push	{r7}
 80098f4:	b095      	sub	sp, #84	@ 0x54
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009900:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009902:	e853 3f00 	ldrex	r3, [r3]
 8009906:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800990a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800990e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	461a      	mov	r2, r3
 8009916:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009918:	643b      	str	r3, [r7, #64]	@ 0x40
 800991a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800991c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800991e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009920:	e841 2300 	strex	r3, r2, [r1]
 8009924:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009928:	2b00      	cmp	r3, #0
 800992a:	d1e6      	bne.n	80098fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	3308      	adds	r3, #8
 8009932:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009934:	6a3b      	ldr	r3, [r7, #32]
 8009936:	e853 3f00 	ldrex	r3, [r3]
 800993a:	61fb      	str	r3, [r7, #28]
   return(result);
 800993c:	69fb      	ldr	r3, [r7, #28]
 800993e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009942:	f023 0301 	bic.w	r3, r3, #1
 8009946:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	3308      	adds	r3, #8
 800994e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009950:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009952:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009954:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009956:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009958:	e841 2300 	strex	r3, r2, [r1]
 800995c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800995e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009960:	2b00      	cmp	r3, #0
 8009962:	d1e3      	bne.n	800992c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009968:	2b01      	cmp	r3, #1
 800996a:	d118      	bne.n	800999e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	e853 3f00 	ldrex	r3, [r3]
 8009978:	60bb      	str	r3, [r7, #8]
   return(result);
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	f023 0310 	bic.w	r3, r3, #16
 8009980:	647b      	str	r3, [r7, #68]	@ 0x44
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	461a      	mov	r2, r3
 8009988:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800998a:	61bb      	str	r3, [r7, #24]
 800998c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800998e:	6979      	ldr	r1, [r7, #20]
 8009990:	69ba      	ldr	r2, [r7, #24]
 8009992:	e841 2300 	strex	r3, r2, [r1]
 8009996:	613b      	str	r3, [r7, #16]
   return(result);
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d1e6      	bne.n	800996c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2220      	movs	r2, #32
 80099a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2200      	movs	r2, #0
 80099aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2200      	movs	r2, #0
 80099b0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80099b2:	bf00      	nop
 80099b4:	3754      	adds	r7, #84	@ 0x54
 80099b6:	46bd      	mov	sp, r7
 80099b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099bc:	4770      	bx	lr

080099be <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80099be:	b480      	push	{r7}
 80099c0:	b085      	sub	sp, #20
 80099c2:	af00      	add	r7, sp, #0
 80099c4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	d101      	bne.n	80099d4 <HAL_UARTEx_DisableFifoMode+0x16>
 80099d0:	2302      	movs	r3, #2
 80099d2:	e027      	b.n	8009a24 <HAL_UARTEx_DisableFifoMode+0x66>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2201      	movs	r2, #1
 80099d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2224      	movs	r2, #36	@ 0x24
 80099e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f022 0201 	bic.w	r2, r2, #1
 80099fa:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009a02:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2200      	movs	r2, #0
 8009a08:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	68fa      	ldr	r2, [r7, #12]
 8009a10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2220      	movs	r2, #32
 8009a16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a22:	2300      	movs	r3, #0
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3714      	adds	r7, #20
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2e:	4770      	bx	lr

08009a30 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b084      	sub	sp, #16
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009a40:	2b01      	cmp	r3, #1
 8009a42:	d101      	bne.n	8009a48 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009a44:	2302      	movs	r3, #2
 8009a46:	e02d      	b.n	8009aa4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2224      	movs	r2, #36	@ 0x24
 8009a54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	681a      	ldr	r2, [r3, #0]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f022 0201 	bic.w	r2, r2, #1
 8009a6e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	689b      	ldr	r3, [r3, #8]
 8009a76:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	683a      	ldr	r2, [r7, #0]
 8009a80:	430a      	orrs	r2, r1
 8009a82:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f000 f84f 	bl	8009b28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	68fa      	ldr	r2, [r7, #12]
 8009a90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2220      	movs	r2, #32
 8009a96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009aa2:	2300      	movs	r3, #0
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	3710      	adds	r7, #16
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b084      	sub	sp, #16
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d101      	bne.n	8009ac4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009ac0:	2302      	movs	r3, #2
 8009ac2:	e02d      	b.n	8009b20 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2224      	movs	r2, #36	@ 0x24
 8009ad0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	681a      	ldr	r2, [r3, #0]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f022 0201 	bic.w	r2, r2, #1
 8009aea:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	683a      	ldr	r2, [r7, #0]
 8009afc:	430a      	orrs	r2, r1
 8009afe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 f811 	bl	8009b28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68fa      	ldr	r2, [r7, #12]
 8009b0c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2220      	movs	r2, #32
 8009b12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b1e:	2300      	movs	r3, #0
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3710      	adds	r7, #16
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}

08009b28 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b085      	sub	sp, #20
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d108      	bne.n	8009b4a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2201      	movs	r2, #1
 8009b44:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009b48:	e031      	b.n	8009bae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009b4a:	2308      	movs	r3, #8
 8009b4c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009b4e:	2308      	movs	r3, #8
 8009b50:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	689b      	ldr	r3, [r3, #8]
 8009b58:	0e5b      	lsrs	r3, r3, #25
 8009b5a:	b2db      	uxtb	r3, r3
 8009b5c:	f003 0307 	and.w	r3, r3, #7
 8009b60:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	689b      	ldr	r3, [r3, #8]
 8009b68:	0f5b      	lsrs	r3, r3, #29
 8009b6a:	b2db      	uxtb	r3, r3
 8009b6c:	f003 0307 	and.w	r3, r3, #7
 8009b70:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009b72:	7bbb      	ldrb	r3, [r7, #14]
 8009b74:	7b3a      	ldrb	r2, [r7, #12]
 8009b76:	4911      	ldr	r1, [pc, #68]	@ (8009bbc <UARTEx_SetNbDataToProcess+0x94>)
 8009b78:	5c8a      	ldrb	r2, [r1, r2]
 8009b7a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009b7e:	7b3a      	ldrb	r2, [r7, #12]
 8009b80:	490f      	ldr	r1, [pc, #60]	@ (8009bc0 <UARTEx_SetNbDataToProcess+0x98>)
 8009b82:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009b84:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b88:	b29a      	uxth	r2, r3
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009b90:	7bfb      	ldrb	r3, [r7, #15]
 8009b92:	7b7a      	ldrb	r2, [r7, #13]
 8009b94:	4909      	ldr	r1, [pc, #36]	@ (8009bbc <UARTEx_SetNbDataToProcess+0x94>)
 8009b96:	5c8a      	ldrb	r2, [r1, r2]
 8009b98:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009b9c:	7b7a      	ldrb	r2, [r7, #13]
 8009b9e:	4908      	ldr	r1, [pc, #32]	@ (8009bc0 <UARTEx_SetNbDataToProcess+0x98>)
 8009ba0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009ba2:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ba6:	b29a      	uxth	r2, r3
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009bae:	bf00      	nop
 8009bb0:	3714      	adds	r7, #20
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb8:	4770      	bx	lr
 8009bba:	bf00      	nop
 8009bbc:	0800a7f0 	.word	0x0800a7f0
 8009bc0:	0800a7f8 	.word	0x0800a7f8

08009bc4 <std>:
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	b510      	push	{r4, lr}
 8009bc8:	4604      	mov	r4, r0
 8009bca:	e9c0 3300 	strd	r3, r3, [r0]
 8009bce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009bd2:	6083      	str	r3, [r0, #8]
 8009bd4:	8181      	strh	r1, [r0, #12]
 8009bd6:	6643      	str	r3, [r0, #100]	@ 0x64
 8009bd8:	81c2      	strh	r2, [r0, #14]
 8009bda:	6183      	str	r3, [r0, #24]
 8009bdc:	4619      	mov	r1, r3
 8009bde:	2208      	movs	r2, #8
 8009be0:	305c      	adds	r0, #92	@ 0x5c
 8009be2:	f000 f90f 	bl	8009e04 <memset>
 8009be6:	4b0d      	ldr	r3, [pc, #52]	@ (8009c1c <std+0x58>)
 8009be8:	6263      	str	r3, [r4, #36]	@ 0x24
 8009bea:	4b0d      	ldr	r3, [pc, #52]	@ (8009c20 <std+0x5c>)
 8009bec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009bee:	4b0d      	ldr	r3, [pc, #52]	@ (8009c24 <std+0x60>)
 8009bf0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8009c28 <std+0x64>)
 8009bf4:	6323      	str	r3, [r4, #48]	@ 0x30
 8009bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8009c2c <std+0x68>)
 8009bf8:	6224      	str	r4, [r4, #32]
 8009bfa:	429c      	cmp	r4, r3
 8009bfc:	d006      	beq.n	8009c0c <std+0x48>
 8009bfe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009c02:	4294      	cmp	r4, r2
 8009c04:	d002      	beq.n	8009c0c <std+0x48>
 8009c06:	33d0      	adds	r3, #208	@ 0xd0
 8009c08:	429c      	cmp	r4, r3
 8009c0a:	d105      	bne.n	8009c18 <std+0x54>
 8009c0c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009c10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c14:	f000 b928 	b.w	8009e68 <__retarget_lock_init_recursive>
 8009c18:	bd10      	pop	{r4, pc}
 8009c1a:	bf00      	nop
 8009c1c:	0800a141 	.word	0x0800a141
 8009c20:	0800a163 	.word	0x0800a163
 8009c24:	0800a19b 	.word	0x0800a19b
 8009c28:	0800a1bf 	.word	0x0800a1bf
 8009c2c:	20040be0 	.word	0x20040be0

08009c30 <stdio_exit_handler>:
 8009c30:	4a02      	ldr	r2, [pc, #8]	@ (8009c3c <stdio_exit_handler+0xc>)
 8009c32:	4903      	ldr	r1, [pc, #12]	@ (8009c40 <stdio_exit_handler+0x10>)
 8009c34:	4803      	ldr	r0, [pc, #12]	@ (8009c44 <stdio_exit_handler+0x14>)
 8009c36:	f000 b869 	b.w	8009d0c <_fwalk_sglue>
 8009c3a:	bf00      	nop
 8009c3c:	2004000c 	.word	0x2004000c
 8009c40:	0800a0d9 	.word	0x0800a0d9
 8009c44:	2004001c 	.word	0x2004001c

08009c48 <cleanup_stdio>:
 8009c48:	6841      	ldr	r1, [r0, #4]
 8009c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8009c7c <cleanup_stdio+0x34>)
 8009c4c:	4299      	cmp	r1, r3
 8009c4e:	b510      	push	{r4, lr}
 8009c50:	4604      	mov	r4, r0
 8009c52:	d001      	beq.n	8009c58 <cleanup_stdio+0x10>
 8009c54:	f000 fa40 	bl	800a0d8 <_fflush_r>
 8009c58:	68a1      	ldr	r1, [r4, #8]
 8009c5a:	4b09      	ldr	r3, [pc, #36]	@ (8009c80 <cleanup_stdio+0x38>)
 8009c5c:	4299      	cmp	r1, r3
 8009c5e:	d002      	beq.n	8009c66 <cleanup_stdio+0x1e>
 8009c60:	4620      	mov	r0, r4
 8009c62:	f000 fa39 	bl	800a0d8 <_fflush_r>
 8009c66:	68e1      	ldr	r1, [r4, #12]
 8009c68:	4b06      	ldr	r3, [pc, #24]	@ (8009c84 <cleanup_stdio+0x3c>)
 8009c6a:	4299      	cmp	r1, r3
 8009c6c:	d004      	beq.n	8009c78 <cleanup_stdio+0x30>
 8009c6e:	4620      	mov	r0, r4
 8009c70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c74:	f000 ba30 	b.w	800a0d8 <_fflush_r>
 8009c78:	bd10      	pop	{r4, pc}
 8009c7a:	bf00      	nop
 8009c7c:	20040be0 	.word	0x20040be0
 8009c80:	20040c48 	.word	0x20040c48
 8009c84:	20040cb0 	.word	0x20040cb0

08009c88 <global_stdio_init.part.0>:
 8009c88:	b510      	push	{r4, lr}
 8009c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8009cb8 <global_stdio_init.part.0+0x30>)
 8009c8c:	4c0b      	ldr	r4, [pc, #44]	@ (8009cbc <global_stdio_init.part.0+0x34>)
 8009c8e:	4a0c      	ldr	r2, [pc, #48]	@ (8009cc0 <global_stdio_init.part.0+0x38>)
 8009c90:	601a      	str	r2, [r3, #0]
 8009c92:	4620      	mov	r0, r4
 8009c94:	2200      	movs	r2, #0
 8009c96:	2104      	movs	r1, #4
 8009c98:	f7ff ff94 	bl	8009bc4 <std>
 8009c9c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	2109      	movs	r1, #9
 8009ca4:	f7ff ff8e 	bl	8009bc4 <std>
 8009ca8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009cac:	2202      	movs	r2, #2
 8009cae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cb2:	2112      	movs	r1, #18
 8009cb4:	f7ff bf86 	b.w	8009bc4 <std>
 8009cb8:	20040d18 	.word	0x20040d18
 8009cbc:	20040be0 	.word	0x20040be0
 8009cc0:	08009c31 	.word	0x08009c31

08009cc4 <__sfp_lock_acquire>:
 8009cc4:	4801      	ldr	r0, [pc, #4]	@ (8009ccc <__sfp_lock_acquire+0x8>)
 8009cc6:	f000 b8d0 	b.w	8009e6a <__retarget_lock_acquire_recursive>
 8009cca:	bf00      	nop
 8009ccc:	20040d1d 	.word	0x20040d1d

08009cd0 <__sfp_lock_release>:
 8009cd0:	4801      	ldr	r0, [pc, #4]	@ (8009cd8 <__sfp_lock_release+0x8>)
 8009cd2:	f000 b8cb 	b.w	8009e6c <__retarget_lock_release_recursive>
 8009cd6:	bf00      	nop
 8009cd8:	20040d1d 	.word	0x20040d1d

08009cdc <__sinit>:
 8009cdc:	b510      	push	{r4, lr}
 8009cde:	4604      	mov	r4, r0
 8009ce0:	f7ff fff0 	bl	8009cc4 <__sfp_lock_acquire>
 8009ce4:	6a23      	ldr	r3, [r4, #32]
 8009ce6:	b11b      	cbz	r3, 8009cf0 <__sinit+0x14>
 8009ce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cec:	f7ff bff0 	b.w	8009cd0 <__sfp_lock_release>
 8009cf0:	4b04      	ldr	r3, [pc, #16]	@ (8009d04 <__sinit+0x28>)
 8009cf2:	6223      	str	r3, [r4, #32]
 8009cf4:	4b04      	ldr	r3, [pc, #16]	@ (8009d08 <__sinit+0x2c>)
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d1f5      	bne.n	8009ce8 <__sinit+0xc>
 8009cfc:	f7ff ffc4 	bl	8009c88 <global_stdio_init.part.0>
 8009d00:	e7f2      	b.n	8009ce8 <__sinit+0xc>
 8009d02:	bf00      	nop
 8009d04:	08009c49 	.word	0x08009c49
 8009d08:	20040d18 	.word	0x20040d18

08009d0c <_fwalk_sglue>:
 8009d0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d10:	4607      	mov	r7, r0
 8009d12:	4688      	mov	r8, r1
 8009d14:	4614      	mov	r4, r2
 8009d16:	2600      	movs	r6, #0
 8009d18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d1c:	f1b9 0901 	subs.w	r9, r9, #1
 8009d20:	d505      	bpl.n	8009d2e <_fwalk_sglue+0x22>
 8009d22:	6824      	ldr	r4, [r4, #0]
 8009d24:	2c00      	cmp	r4, #0
 8009d26:	d1f7      	bne.n	8009d18 <_fwalk_sglue+0xc>
 8009d28:	4630      	mov	r0, r6
 8009d2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d2e:	89ab      	ldrh	r3, [r5, #12]
 8009d30:	2b01      	cmp	r3, #1
 8009d32:	d907      	bls.n	8009d44 <_fwalk_sglue+0x38>
 8009d34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d38:	3301      	adds	r3, #1
 8009d3a:	d003      	beq.n	8009d44 <_fwalk_sglue+0x38>
 8009d3c:	4629      	mov	r1, r5
 8009d3e:	4638      	mov	r0, r7
 8009d40:	47c0      	blx	r8
 8009d42:	4306      	orrs	r6, r0
 8009d44:	3568      	adds	r5, #104	@ 0x68
 8009d46:	e7e9      	b.n	8009d1c <_fwalk_sglue+0x10>

08009d48 <_puts_r>:
 8009d48:	6a03      	ldr	r3, [r0, #32]
 8009d4a:	b570      	push	{r4, r5, r6, lr}
 8009d4c:	6884      	ldr	r4, [r0, #8]
 8009d4e:	4605      	mov	r5, r0
 8009d50:	460e      	mov	r6, r1
 8009d52:	b90b      	cbnz	r3, 8009d58 <_puts_r+0x10>
 8009d54:	f7ff ffc2 	bl	8009cdc <__sinit>
 8009d58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d5a:	07db      	lsls	r3, r3, #31
 8009d5c:	d405      	bmi.n	8009d6a <_puts_r+0x22>
 8009d5e:	89a3      	ldrh	r3, [r4, #12]
 8009d60:	0598      	lsls	r0, r3, #22
 8009d62:	d402      	bmi.n	8009d6a <_puts_r+0x22>
 8009d64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d66:	f000 f880 	bl	8009e6a <__retarget_lock_acquire_recursive>
 8009d6a:	89a3      	ldrh	r3, [r4, #12]
 8009d6c:	0719      	lsls	r1, r3, #28
 8009d6e:	d502      	bpl.n	8009d76 <_puts_r+0x2e>
 8009d70:	6923      	ldr	r3, [r4, #16]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d135      	bne.n	8009de2 <_puts_r+0x9a>
 8009d76:	4621      	mov	r1, r4
 8009d78:	4628      	mov	r0, r5
 8009d7a:	f000 fa63 	bl	800a244 <__swsetup_r>
 8009d7e:	b380      	cbz	r0, 8009de2 <_puts_r+0x9a>
 8009d80:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8009d84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d86:	07da      	lsls	r2, r3, #31
 8009d88:	d405      	bmi.n	8009d96 <_puts_r+0x4e>
 8009d8a:	89a3      	ldrh	r3, [r4, #12]
 8009d8c:	059b      	lsls	r3, r3, #22
 8009d8e:	d402      	bmi.n	8009d96 <_puts_r+0x4e>
 8009d90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d92:	f000 f86b 	bl	8009e6c <__retarget_lock_release_recursive>
 8009d96:	4628      	mov	r0, r5
 8009d98:	bd70      	pop	{r4, r5, r6, pc}
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	da04      	bge.n	8009da8 <_puts_r+0x60>
 8009d9e:	69a2      	ldr	r2, [r4, #24]
 8009da0:	429a      	cmp	r2, r3
 8009da2:	dc17      	bgt.n	8009dd4 <_puts_r+0x8c>
 8009da4:	290a      	cmp	r1, #10
 8009da6:	d015      	beq.n	8009dd4 <_puts_r+0x8c>
 8009da8:	6823      	ldr	r3, [r4, #0]
 8009daa:	1c5a      	adds	r2, r3, #1
 8009dac:	6022      	str	r2, [r4, #0]
 8009dae:	7019      	strb	r1, [r3, #0]
 8009db0:	68a3      	ldr	r3, [r4, #8]
 8009db2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009db6:	3b01      	subs	r3, #1
 8009db8:	60a3      	str	r3, [r4, #8]
 8009dba:	2900      	cmp	r1, #0
 8009dbc:	d1ed      	bne.n	8009d9a <_puts_r+0x52>
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	da11      	bge.n	8009de6 <_puts_r+0x9e>
 8009dc2:	4622      	mov	r2, r4
 8009dc4:	210a      	movs	r1, #10
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	f000 f9fd 	bl	800a1c6 <__swbuf_r>
 8009dcc:	3001      	adds	r0, #1
 8009dce:	d0d7      	beq.n	8009d80 <_puts_r+0x38>
 8009dd0:	250a      	movs	r5, #10
 8009dd2:	e7d7      	b.n	8009d84 <_puts_r+0x3c>
 8009dd4:	4622      	mov	r2, r4
 8009dd6:	4628      	mov	r0, r5
 8009dd8:	f000 f9f5 	bl	800a1c6 <__swbuf_r>
 8009ddc:	3001      	adds	r0, #1
 8009dde:	d1e7      	bne.n	8009db0 <_puts_r+0x68>
 8009de0:	e7ce      	b.n	8009d80 <_puts_r+0x38>
 8009de2:	3e01      	subs	r6, #1
 8009de4:	e7e4      	b.n	8009db0 <_puts_r+0x68>
 8009de6:	6823      	ldr	r3, [r4, #0]
 8009de8:	1c5a      	adds	r2, r3, #1
 8009dea:	6022      	str	r2, [r4, #0]
 8009dec:	220a      	movs	r2, #10
 8009dee:	701a      	strb	r2, [r3, #0]
 8009df0:	e7ee      	b.n	8009dd0 <_puts_r+0x88>
	...

08009df4 <puts>:
 8009df4:	4b02      	ldr	r3, [pc, #8]	@ (8009e00 <puts+0xc>)
 8009df6:	4601      	mov	r1, r0
 8009df8:	6818      	ldr	r0, [r3, #0]
 8009dfa:	f7ff bfa5 	b.w	8009d48 <_puts_r>
 8009dfe:	bf00      	nop
 8009e00:	20040018 	.word	0x20040018

08009e04 <memset>:
 8009e04:	4402      	add	r2, r0
 8009e06:	4603      	mov	r3, r0
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d100      	bne.n	8009e0e <memset+0xa>
 8009e0c:	4770      	bx	lr
 8009e0e:	f803 1b01 	strb.w	r1, [r3], #1
 8009e12:	e7f9      	b.n	8009e08 <memset+0x4>

08009e14 <__errno>:
 8009e14:	4b01      	ldr	r3, [pc, #4]	@ (8009e1c <__errno+0x8>)
 8009e16:	6818      	ldr	r0, [r3, #0]
 8009e18:	4770      	bx	lr
 8009e1a:	bf00      	nop
 8009e1c:	20040018 	.word	0x20040018

08009e20 <__libc_init_array>:
 8009e20:	b570      	push	{r4, r5, r6, lr}
 8009e22:	4d0d      	ldr	r5, [pc, #52]	@ (8009e58 <__libc_init_array+0x38>)
 8009e24:	4c0d      	ldr	r4, [pc, #52]	@ (8009e5c <__libc_init_array+0x3c>)
 8009e26:	1b64      	subs	r4, r4, r5
 8009e28:	10a4      	asrs	r4, r4, #2
 8009e2a:	2600      	movs	r6, #0
 8009e2c:	42a6      	cmp	r6, r4
 8009e2e:	d109      	bne.n	8009e44 <__libc_init_array+0x24>
 8009e30:	4d0b      	ldr	r5, [pc, #44]	@ (8009e60 <__libc_init_array+0x40>)
 8009e32:	4c0c      	ldr	r4, [pc, #48]	@ (8009e64 <__libc_init_array+0x44>)
 8009e34:	f000 fb80 	bl	800a538 <_init>
 8009e38:	1b64      	subs	r4, r4, r5
 8009e3a:	10a4      	asrs	r4, r4, #2
 8009e3c:	2600      	movs	r6, #0
 8009e3e:	42a6      	cmp	r6, r4
 8009e40:	d105      	bne.n	8009e4e <__libc_init_array+0x2e>
 8009e42:	bd70      	pop	{r4, r5, r6, pc}
 8009e44:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e48:	4798      	blx	r3
 8009e4a:	3601      	adds	r6, #1
 8009e4c:	e7ee      	b.n	8009e2c <__libc_init_array+0xc>
 8009e4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e52:	4798      	blx	r3
 8009e54:	3601      	adds	r6, #1
 8009e56:	e7f2      	b.n	8009e3e <__libc_init_array+0x1e>
 8009e58:	0800a808 	.word	0x0800a808
 8009e5c:	0800a808 	.word	0x0800a808
 8009e60:	0800a808 	.word	0x0800a808
 8009e64:	0800a80c 	.word	0x0800a80c

08009e68 <__retarget_lock_init_recursive>:
 8009e68:	4770      	bx	lr

08009e6a <__retarget_lock_acquire_recursive>:
 8009e6a:	4770      	bx	lr

08009e6c <__retarget_lock_release_recursive>:
 8009e6c:	4770      	bx	lr

08009e6e <memcpy>:
 8009e6e:	440a      	add	r2, r1
 8009e70:	4291      	cmp	r1, r2
 8009e72:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009e76:	d100      	bne.n	8009e7a <memcpy+0xc>
 8009e78:	4770      	bx	lr
 8009e7a:	b510      	push	{r4, lr}
 8009e7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e80:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e84:	4291      	cmp	r1, r2
 8009e86:	d1f9      	bne.n	8009e7c <memcpy+0xe>
 8009e88:	bd10      	pop	{r4, pc}
	...

08009e8c <sbrk_aligned>:
 8009e8c:	b570      	push	{r4, r5, r6, lr}
 8009e8e:	4e0f      	ldr	r6, [pc, #60]	@ (8009ecc <sbrk_aligned+0x40>)
 8009e90:	460c      	mov	r4, r1
 8009e92:	6831      	ldr	r1, [r6, #0]
 8009e94:	4605      	mov	r5, r0
 8009e96:	b911      	cbnz	r1, 8009e9e <sbrk_aligned+0x12>
 8009e98:	f000 fac0 	bl	800a41c <_sbrk_r>
 8009e9c:	6030      	str	r0, [r6, #0]
 8009e9e:	4621      	mov	r1, r4
 8009ea0:	4628      	mov	r0, r5
 8009ea2:	f000 fabb 	bl	800a41c <_sbrk_r>
 8009ea6:	1c43      	adds	r3, r0, #1
 8009ea8:	d103      	bne.n	8009eb2 <sbrk_aligned+0x26>
 8009eaa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009eae:	4620      	mov	r0, r4
 8009eb0:	bd70      	pop	{r4, r5, r6, pc}
 8009eb2:	1cc4      	adds	r4, r0, #3
 8009eb4:	f024 0403 	bic.w	r4, r4, #3
 8009eb8:	42a0      	cmp	r0, r4
 8009eba:	d0f8      	beq.n	8009eae <sbrk_aligned+0x22>
 8009ebc:	1a21      	subs	r1, r4, r0
 8009ebe:	4628      	mov	r0, r5
 8009ec0:	f000 faac 	bl	800a41c <_sbrk_r>
 8009ec4:	3001      	adds	r0, #1
 8009ec6:	d1f2      	bne.n	8009eae <sbrk_aligned+0x22>
 8009ec8:	e7ef      	b.n	8009eaa <sbrk_aligned+0x1e>
 8009eca:	bf00      	nop
 8009ecc:	20040d20 	.word	0x20040d20

08009ed0 <_malloc_r>:
 8009ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ed4:	1ccd      	adds	r5, r1, #3
 8009ed6:	f025 0503 	bic.w	r5, r5, #3
 8009eda:	3508      	adds	r5, #8
 8009edc:	2d0c      	cmp	r5, #12
 8009ede:	bf38      	it	cc
 8009ee0:	250c      	movcc	r5, #12
 8009ee2:	2d00      	cmp	r5, #0
 8009ee4:	4606      	mov	r6, r0
 8009ee6:	db01      	blt.n	8009eec <_malloc_r+0x1c>
 8009ee8:	42a9      	cmp	r1, r5
 8009eea:	d904      	bls.n	8009ef6 <_malloc_r+0x26>
 8009eec:	230c      	movs	r3, #12
 8009eee:	6033      	str	r3, [r6, #0]
 8009ef0:	2000      	movs	r0, #0
 8009ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ef6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009fcc <_malloc_r+0xfc>
 8009efa:	f000 f915 	bl	800a128 <__malloc_lock>
 8009efe:	f8d8 3000 	ldr.w	r3, [r8]
 8009f02:	461c      	mov	r4, r3
 8009f04:	bb44      	cbnz	r4, 8009f58 <_malloc_r+0x88>
 8009f06:	4629      	mov	r1, r5
 8009f08:	4630      	mov	r0, r6
 8009f0a:	f7ff ffbf 	bl	8009e8c <sbrk_aligned>
 8009f0e:	1c43      	adds	r3, r0, #1
 8009f10:	4604      	mov	r4, r0
 8009f12:	d158      	bne.n	8009fc6 <_malloc_r+0xf6>
 8009f14:	f8d8 4000 	ldr.w	r4, [r8]
 8009f18:	4627      	mov	r7, r4
 8009f1a:	2f00      	cmp	r7, #0
 8009f1c:	d143      	bne.n	8009fa6 <_malloc_r+0xd6>
 8009f1e:	2c00      	cmp	r4, #0
 8009f20:	d04b      	beq.n	8009fba <_malloc_r+0xea>
 8009f22:	6823      	ldr	r3, [r4, #0]
 8009f24:	4639      	mov	r1, r7
 8009f26:	4630      	mov	r0, r6
 8009f28:	eb04 0903 	add.w	r9, r4, r3
 8009f2c:	f000 fa76 	bl	800a41c <_sbrk_r>
 8009f30:	4581      	cmp	r9, r0
 8009f32:	d142      	bne.n	8009fba <_malloc_r+0xea>
 8009f34:	6821      	ldr	r1, [r4, #0]
 8009f36:	1a6d      	subs	r5, r5, r1
 8009f38:	4629      	mov	r1, r5
 8009f3a:	4630      	mov	r0, r6
 8009f3c:	f7ff ffa6 	bl	8009e8c <sbrk_aligned>
 8009f40:	3001      	adds	r0, #1
 8009f42:	d03a      	beq.n	8009fba <_malloc_r+0xea>
 8009f44:	6823      	ldr	r3, [r4, #0]
 8009f46:	442b      	add	r3, r5
 8009f48:	6023      	str	r3, [r4, #0]
 8009f4a:	f8d8 3000 	ldr.w	r3, [r8]
 8009f4e:	685a      	ldr	r2, [r3, #4]
 8009f50:	bb62      	cbnz	r2, 8009fac <_malloc_r+0xdc>
 8009f52:	f8c8 7000 	str.w	r7, [r8]
 8009f56:	e00f      	b.n	8009f78 <_malloc_r+0xa8>
 8009f58:	6822      	ldr	r2, [r4, #0]
 8009f5a:	1b52      	subs	r2, r2, r5
 8009f5c:	d420      	bmi.n	8009fa0 <_malloc_r+0xd0>
 8009f5e:	2a0b      	cmp	r2, #11
 8009f60:	d917      	bls.n	8009f92 <_malloc_r+0xc2>
 8009f62:	1961      	adds	r1, r4, r5
 8009f64:	42a3      	cmp	r3, r4
 8009f66:	6025      	str	r5, [r4, #0]
 8009f68:	bf18      	it	ne
 8009f6a:	6059      	strne	r1, [r3, #4]
 8009f6c:	6863      	ldr	r3, [r4, #4]
 8009f6e:	bf08      	it	eq
 8009f70:	f8c8 1000 	streq.w	r1, [r8]
 8009f74:	5162      	str	r2, [r4, r5]
 8009f76:	604b      	str	r3, [r1, #4]
 8009f78:	4630      	mov	r0, r6
 8009f7a:	f000 f8db 	bl	800a134 <__malloc_unlock>
 8009f7e:	f104 000b 	add.w	r0, r4, #11
 8009f82:	1d23      	adds	r3, r4, #4
 8009f84:	f020 0007 	bic.w	r0, r0, #7
 8009f88:	1ac2      	subs	r2, r0, r3
 8009f8a:	bf1c      	itt	ne
 8009f8c:	1a1b      	subne	r3, r3, r0
 8009f8e:	50a3      	strne	r3, [r4, r2]
 8009f90:	e7af      	b.n	8009ef2 <_malloc_r+0x22>
 8009f92:	6862      	ldr	r2, [r4, #4]
 8009f94:	42a3      	cmp	r3, r4
 8009f96:	bf0c      	ite	eq
 8009f98:	f8c8 2000 	streq.w	r2, [r8]
 8009f9c:	605a      	strne	r2, [r3, #4]
 8009f9e:	e7eb      	b.n	8009f78 <_malloc_r+0xa8>
 8009fa0:	4623      	mov	r3, r4
 8009fa2:	6864      	ldr	r4, [r4, #4]
 8009fa4:	e7ae      	b.n	8009f04 <_malloc_r+0x34>
 8009fa6:	463c      	mov	r4, r7
 8009fa8:	687f      	ldr	r7, [r7, #4]
 8009faa:	e7b6      	b.n	8009f1a <_malloc_r+0x4a>
 8009fac:	461a      	mov	r2, r3
 8009fae:	685b      	ldr	r3, [r3, #4]
 8009fb0:	42a3      	cmp	r3, r4
 8009fb2:	d1fb      	bne.n	8009fac <_malloc_r+0xdc>
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	6053      	str	r3, [r2, #4]
 8009fb8:	e7de      	b.n	8009f78 <_malloc_r+0xa8>
 8009fba:	230c      	movs	r3, #12
 8009fbc:	6033      	str	r3, [r6, #0]
 8009fbe:	4630      	mov	r0, r6
 8009fc0:	f000 f8b8 	bl	800a134 <__malloc_unlock>
 8009fc4:	e794      	b.n	8009ef0 <_malloc_r+0x20>
 8009fc6:	6005      	str	r5, [r0, #0]
 8009fc8:	e7d6      	b.n	8009f78 <_malloc_r+0xa8>
 8009fca:	bf00      	nop
 8009fcc:	20040d24 	.word	0x20040d24

08009fd0 <__sflush_r>:
 8009fd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fd8:	0716      	lsls	r6, r2, #28
 8009fda:	4605      	mov	r5, r0
 8009fdc:	460c      	mov	r4, r1
 8009fde:	d454      	bmi.n	800a08a <__sflush_r+0xba>
 8009fe0:	684b      	ldr	r3, [r1, #4]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	dc02      	bgt.n	8009fec <__sflush_r+0x1c>
 8009fe6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	dd48      	ble.n	800a07e <__sflush_r+0xae>
 8009fec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009fee:	2e00      	cmp	r6, #0
 8009ff0:	d045      	beq.n	800a07e <__sflush_r+0xae>
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009ff8:	682f      	ldr	r7, [r5, #0]
 8009ffa:	6a21      	ldr	r1, [r4, #32]
 8009ffc:	602b      	str	r3, [r5, #0]
 8009ffe:	d030      	beq.n	800a062 <__sflush_r+0x92>
 800a000:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a002:	89a3      	ldrh	r3, [r4, #12]
 800a004:	0759      	lsls	r1, r3, #29
 800a006:	d505      	bpl.n	800a014 <__sflush_r+0x44>
 800a008:	6863      	ldr	r3, [r4, #4]
 800a00a:	1ad2      	subs	r2, r2, r3
 800a00c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a00e:	b10b      	cbz	r3, 800a014 <__sflush_r+0x44>
 800a010:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a012:	1ad2      	subs	r2, r2, r3
 800a014:	2300      	movs	r3, #0
 800a016:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a018:	6a21      	ldr	r1, [r4, #32]
 800a01a:	4628      	mov	r0, r5
 800a01c:	47b0      	blx	r6
 800a01e:	1c43      	adds	r3, r0, #1
 800a020:	89a3      	ldrh	r3, [r4, #12]
 800a022:	d106      	bne.n	800a032 <__sflush_r+0x62>
 800a024:	6829      	ldr	r1, [r5, #0]
 800a026:	291d      	cmp	r1, #29
 800a028:	d82b      	bhi.n	800a082 <__sflush_r+0xb2>
 800a02a:	4a2a      	ldr	r2, [pc, #168]	@ (800a0d4 <__sflush_r+0x104>)
 800a02c:	40ca      	lsrs	r2, r1
 800a02e:	07d6      	lsls	r6, r2, #31
 800a030:	d527      	bpl.n	800a082 <__sflush_r+0xb2>
 800a032:	2200      	movs	r2, #0
 800a034:	6062      	str	r2, [r4, #4]
 800a036:	04d9      	lsls	r1, r3, #19
 800a038:	6922      	ldr	r2, [r4, #16]
 800a03a:	6022      	str	r2, [r4, #0]
 800a03c:	d504      	bpl.n	800a048 <__sflush_r+0x78>
 800a03e:	1c42      	adds	r2, r0, #1
 800a040:	d101      	bne.n	800a046 <__sflush_r+0x76>
 800a042:	682b      	ldr	r3, [r5, #0]
 800a044:	b903      	cbnz	r3, 800a048 <__sflush_r+0x78>
 800a046:	6560      	str	r0, [r4, #84]	@ 0x54
 800a048:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a04a:	602f      	str	r7, [r5, #0]
 800a04c:	b1b9      	cbz	r1, 800a07e <__sflush_r+0xae>
 800a04e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a052:	4299      	cmp	r1, r3
 800a054:	d002      	beq.n	800a05c <__sflush_r+0x8c>
 800a056:	4628      	mov	r0, r5
 800a058:	f000 fa24 	bl	800a4a4 <_free_r>
 800a05c:	2300      	movs	r3, #0
 800a05e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a060:	e00d      	b.n	800a07e <__sflush_r+0xae>
 800a062:	2301      	movs	r3, #1
 800a064:	4628      	mov	r0, r5
 800a066:	47b0      	blx	r6
 800a068:	4602      	mov	r2, r0
 800a06a:	1c50      	adds	r0, r2, #1
 800a06c:	d1c9      	bne.n	800a002 <__sflush_r+0x32>
 800a06e:	682b      	ldr	r3, [r5, #0]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d0c6      	beq.n	800a002 <__sflush_r+0x32>
 800a074:	2b1d      	cmp	r3, #29
 800a076:	d001      	beq.n	800a07c <__sflush_r+0xac>
 800a078:	2b16      	cmp	r3, #22
 800a07a:	d11e      	bne.n	800a0ba <__sflush_r+0xea>
 800a07c:	602f      	str	r7, [r5, #0]
 800a07e:	2000      	movs	r0, #0
 800a080:	e022      	b.n	800a0c8 <__sflush_r+0xf8>
 800a082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a086:	b21b      	sxth	r3, r3
 800a088:	e01b      	b.n	800a0c2 <__sflush_r+0xf2>
 800a08a:	690f      	ldr	r7, [r1, #16]
 800a08c:	2f00      	cmp	r7, #0
 800a08e:	d0f6      	beq.n	800a07e <__sflush_r+0xae>
 800a090:	0793      	lsls	r3, r2, #30
 800a092:	680e      	ldr	r6, [r1, #0]
 800a094:	bf08      	it	eq
 800a096:	694b      	ldreq	r3, [r1, #20]
 800a098:	600f      	str	r7, [r1, #0]
 800a09a:	bf18      	it	ne
 800a09c:	2300      	movne	r3, #0
 800a09e:	eba6 0807 	sub.w	r8, r6, r7
 800a0a2:	608b      	str	r3, [r1, #8]
 800a0a4:	f1b8 0f00 	cmp.w	r8, #0
 800a0a8:	dde9      	ble.n	800a07e <__sflush_r+0xae>
 800a0aa:	6a21      	ldr	r1, [r4, #32]
 800a0ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a0ae:	4643      	mov	r3, r8
 800a0b0:	463a      	mov	r2, r7
 800a0b2:	4628      	mov	r0, r5
 800a0b4:	47b0      	blx	r6
 800a0b6:	2800      	cmp	r0, #0
 800a0b8:	dc08      	bgt.n	800a0cc <__sflush_r+0xfc>
 800a0ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0c2:	81a3      	strh	r3, [r4, #12]
 800a0c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a0c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0cc:	4407      	add	r7, r0
 800a0ce:	eba8 0800 	sub.w	r8, r8, r0
 800a0d2:	e7e7      	b.n	800a0a4 <__sflush_r+0xd4>
 800a0d4:	20400001 	.word	0x20400001

0800a0d8 <_fflush_r>:
 800a0d8:	b538      	push	{r3, r4, r5, lr}
 800a0da:	690b      	ldr	r3, [r1, #16]
 800a0dc:	4605      	mov	r5, r0
 800a0de:	460c      	mov	r4, r1
 800a0e0:	b913      	cbnz	r3, 800a0e8 <_fflush_r+0x10>
 800a0e2:	2500      	movs	r5, #0
 800a0e4:	4628      	mov	r0, r5
 800a0e6:	bd38      	pop	{r3, r4, r5, pc}
 800a0e8:	b118      	cbz	r0, 800a0f2 <_fflush_r+0x1a>
 800a0ea:	6a03      	ldr	r3, [r0, #32]
 800a0ec:	b90b      	cbnz	r3, 800a0f2 <_fflush_r+0x1a>
 800a0ee:	f7ff fdf5 	bl	8009cdc <__sinit>
 800a0f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d0f3      	beq.n	800a0e2 <_fflush_r+0xa>
 800a0fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a0fc:	07d0      	lsls	r0, r2, #31
 800a0fe:	d404      	bmi.n	800a10a <_fflush_r+0x32>
 800a100:	0599      	lsls	r1, r3, #22
 800a102:	d402      	bmi.n	800a10a <_fflush_r+0x32>
 800a104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a106:	f7ff feb0 	bl	8009e6a <__retarget_lock_acquire_recursive>
 800a10a:	4628      	mov	r0, r5
 800a10c:	4621      	mov	r1, r4
 800a10e:	f7ff ff5f 	bl	8009fd0 <__sflush_r>
 800a112:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a114:	07da      	lsls	r2, r3, #31
 800a116:	4605      	mov	r5, r0
 800a118:	d4e4      	bmi.n	800a0e4 <_fflush_r+0xc>
 800a11a:	89a3      	ldrh	r3, [r4, #12]
 800a11c:	059b      	lsls	r3, r3, #22
 800a11e:	d4e1      	bmi.n	800a0e4 <_fflush_r+0xc>
 800a120:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a122:	f7ff fea3 	bl	8009e6c <__retarget_lock_release_recursive>
 800a126:	e7dd      	b.n	800a0e4 <_fflush_r+0xc>

0800a128 <__malloc_lock>:
 800a128:	4801      	ldr	r0, [pc, #4]	@ (800a130 <__malloc_lock+0x8>)
 800a12a:	f7ff be9e 	b.w	8009e6a <__retarget_lock_acquire_recursive>
 800a12e:	bf00      	nop
 800a130:	20040d1c 	.word	0x20040d1c

0800a134 <__malloc_unlock>:
 800a134:	4801      	ldr	r0, [pc, #4]	@ (800a13c <__malloc_unlock+0x8>)
 800a136:	f7ff be99 	b.w	8009e6c <__retarget_lock_release_recursive>
 800a13a:	bf00      	nop
 800a13c:	20040d1c 	.word	0x20040d1c

0800a140 <__sread>:
 800a140:	b510      	push	{r4, lr}
 800a142:	460c      	mov	r4, r1
 800a144:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a148:	f000 f956 	bl	800a3f8 <_read_r>
 800a14c:	2800      	cmp	r0, #0
 800a14e:	bfab      	itete	ge
 800a150:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a152:	89a3      	ldrhlt	r3, [r4, #12]
 800a154:	181b      	addge	r3, r3, r0
 800a156:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a15a:	bfac      	ite	ge
 800a15c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a15e:	81a3      	strhlt	r3, [r4, #12]
 800a160:	bd10      	pop	{r4, pc}

0800a162 <__swrite>:
 800a162:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a166:	461f      	mov	r7, r3
 800a168:	898b      	ldrh	r3, [r1, #12]
 800a16a:	05db      	lsls	r3, r3, #23
 800a16c:	4605      	mov	r5, r0
 800a16e:	460c      	mov	r4, r1
 800a170:	4616      	mov	r6, r2
 800a172:	d505      	bpl.n	800a180 <__swrite+0x1e>
 800a174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a178:	2302      	movs	r3, #2
 800a17a:	2200      	movs	r2, #0
 800a17c:	f000 f92a 	bl	800a3d4 <_lseek_r>
 800a180:	89a3      	ldrh	r3, [r4, #12]
 800a182:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a186:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a18a:	81a3      	strh	r3, [r4, #12]
 800a18c:	4632      	mov	r2, r6
 800a18e:	463b      	mov	r3, r7
 800a190:	4628      	mov	r0, r5
 800a192:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a196:	f000 b951 	b.w	800a43c <_write_r>

0800a19a <__sseek>:
 800a19a:	b510      	push	{r4, lr}
 800a19c:	460c      	mov	r4, r1
 800a19e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1a2:	f000 f917 	bl	800a3d4 <_lseek_r>
 800a1a6:	1c43      	adds	r3, r0, #1
 800a1a8:	89a3      	ldrh	r3, [r4, #12]
 800a1aa:	bf15      	itete	ne
 800a1ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a1ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a1b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a1b6:	81a3      	strheq	r3, [r4, #12]
 800a1b8:	bf18      	it	ne
 800a1ba:	81a3      	strhne	r3, [r4, #12]
 800a1bc:	bd10      	pop	{r4, pc}

0800a1be <__sclose>:
 800a1be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1c2:	f000 b94d 	b.w	800a460 <_close_r>

0800a1c6 <__swbuf_r>:
 800a1c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1c8:	460e      	mov	r6, r1
 800a1ca:	4614      	mov	r4, r2
 800a1cc:	4605      	mov	r5, r0
 800a1ce:	b118      	cbz	r0, 800a1d8 <__swbuf_r+0x12>
 800a1d0:	6a03      	ldr	r3, [r0, #32]
 800a1d2:	b90b      	cbnz	r3, 800a1d8 <__swbuf_r+0x12>
 800a1d4:	f7ff fd82 	bl	8009cdc <__sinit>
 800a1d8:	69a3      	ldr	r3, [r4, #24]
 800a1da:	60a3      	str	r3, [r4, #8]
 800a1dc:	89a3      	ldrh	r3, [r4, #12]
 800a1de:	071a      	lsls	r2, r3, #28
 800a1e0:	d501      	bpl.n	800a1e6 <__swbuf_r+0x20>
 800a1e2:	6923      	ldr	r3, [r4, #16]
 800a1e4:	b943      	cbnz	r3, 800a1f8 <__swbuf_r+0x32>
 800a1e6:	4621      	mov	r1, r4
 800a1e8:	4628      	mov	r0, r5
 800a1ea:	f000 f82b 	bl	800a244 <__swsetup_r>
 800a1ee:	b118      	cbz	r0, 800a1f8 <__swbuf_r+0x32>
 800a1f0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a1f4:	4638      	mov	r0, r7
 800a1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1f8:	6823      	ldr	r3, [r4, #0]
 800a1fa:	6922      	ldr	r2, [r4, #16]
 800a1fc:	1a98      	subs	r0, r3, r2
 800a1fe:	6963      	ldr	r3, [r4, #20]
 800a200:	b2f6      	uxtb	r6, r6
 800a202:	4283      	cmp	r3, r0
 800a204:	4637      	mov	r7, r6
 800a206:	dc05      	bgt.n	800a214 <__swbuf_r+0x4e>
 800a208:	4621      	mov	r1, r4
 800a20a:	4628      	mov	r0, r5
 800a20c:	f7ff ff64 	bl	800a0d8 <_fflush_r>
 800a210:	2800      	cmp	r0, #0
 800a212:	d1ed      	bne.n	800a1f0 <__swbuf_r+0x2a>
 800a214:	68a3      	ldr	r3, [r4, #8]
 800a216:	3b01      	subs	r3, #1
 800a218:	60a3      	str	r3, [r4, #8]
 800a21a:	6823      	ldr	r3, [r4, #0]
 800a21c:	1c5a      	adds	r2, r3, #1
 800a21e:	6022      	str	r2, [r4, #0]
 800a220:	701e      	strb	r6, [r3, #0]
 800a222:	6962      	ldr	r2, [r4, #20]
 800a224:	1c43      	adds	r3, r0, #1
 800a226:	429a      	cmp	r2, r3
 800a228:	d004      	beq.n	800a234 <__swbuf_r+0x6e>
 800a22a:	89a3      	ldrh	r3, [r4, #12]
 800a22c:	07db      	lsls	r3, r3, #31
 800a22e:	d5e1      	bpl.n	800a1f4 <__swbuf_r+0x2e>
 800a230:	2e0a      	cmp	r6, #10
 800a232:	d1df      	bne.n	800a1f4 <__swbuf_r+0x2e>
 800a234:	4621      	mov	r1, r4
 800a236:	4628      	mov	r0, r5
 800a238:	f7ff ff4e 	bl	800a0d8 <_fflush_r>
 800a23c:	2800      	cmp	r0, #0
 800a23e:	d0d9      	beq.n	800a1f4 <__swbuf_r+0x2e>
 800a240:	e7d6      	b.n	800a1f0 <__swbuf_r+0x2a>
	...

0800a244 <__swsetup_r>:
 800a244:	b538      	push	{r3, r4, r5, lr}
 800a246:	4b29      	ldr	r3, [pc, #164]	@ (800a2ec <__swsetup_r+0xa8>)
 800a248:	4605      	mov	r5, r0
 800a24a:	6818      	ldr	r0, [r3, #0]
 800a24c:	460c      	mov	r4, r1
 800a24e:	b118      	cbz	r0, 800a258 <__swsetup_r+0x14>
 800a250:	6a03      	ldr	r3, [r0, #32]
 800a252:	b90b      	cbnz	r3, 800a258 <__swsetup_r+0x14>
 800a254:	f7ff fd42 	bl	8009cdc <__sinit>
 800a258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a25c:	0719      	lsls	r1, r3, #28
 800a25e:	d422      	bmi.n	800a2a6 <__swsetup_r+0x62>
 800a260:	06da      	lsls	r2, r3, #27
 800a262:	d407      	bmi.n	800a274 <__swsetup_r+0x30>
 800a264:	2209      	movs	r2, #9
 800a266:	602a      	str	r2, [r5, #0]
 800a268:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a26c:	81a3      	strh	r3, [r4, #12]
 800a26e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a272:	e033      	b.n	800a2dc <__swsetup_r+0x98>
 800a274:	0758      	lsls	r0, r3, #29
 800a276:	d512      	bpl.n	800a29e <__swsetup_r+0x5a>
 800a278:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a27a:	b141      	cbz	r1, 800a28e <__swsetup_r+0x4a>
 800a27c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a280:	4299      	cmp	r1, r3
 800a282:	d002      	beq.n	800a28a <__swsetup_r+0x46>
 800a284:	4628      	mov	r0, r5
 800a286:	f000 f90d 	bl	800a4a4 <_free_r>
 800a28a:	2300      	movs	r3, #0
 800a28c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a28e:	89a3      	ldrh	r3, [r4, #12]
 800a290:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a294:	81a3      	strh	r3, [r4, #12]
 800a296:	2300      	movs	r3, #0
 800a298:	6063      	str	r3, [r4, #4]
 800a29a:	6923      	ldr	r3, [r4, #16]
 800a29c:	6023      	str	r3, [r4, #0]
 800a29e:	89a3      	ldrh	r3, [r4, #12]
 800a2a0:	f043 0308 	orr.w	r3, r3, #8
 800a2a4:	81a3      	strh	r3, [r4, #12]
 800a2a6:	6923      	ldr	r3, [r4, #16]
 800a2a8:	b94b      	cbnz	r3, 800a2be <__swsetup_r+0x7a>
 800a2aa:	89a3      	ldrh	r3, [r4, #12]
 800a2ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a2b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2b4:	d003      	beq.n	800a2be <__swsetup_r+0x7a>
 800a2b6:	4621      	mov	r1, r4
 800a2b8:	4628      	mov	r0, r5
 800a2ba:	f000 f83f 	bl	800a33c <__smakebuf_r>
 800a2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2c2:	f013 0201 	ands.w	r2, r3, #1
 800a2c6:	d00a      	beq.n	800a2de <__swsetup_r+0x9a>
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	60a2      	str	r2, [r4, #8]
 800a2cc:	6962      	ldr	r2, [r4, #20]
 800a2ce:	4252      	negs	r2, r2
 800a2d0:	61a2      	str	r2, [r4, #24]
 800a2d2:	6922      	ldr	r2, [r4, #16]
 800a2d4:	b942      	cbnz	r2, 800a2e8 <__swsetup_r+0xa4>
 800a2d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a2da:	d1c5      	bne.n	800a268 <__swsetup_r+0x24>
 800a2dc:	bd38      	pop	{r3, r4, r5, pc}
 800a2de:	0799      	lsls	r1, r3, #30
 800a2e0:	bf58      	it	pl
 800a2e2:	6962      	ldrpl	r2, [r4, #20]
 800a2e4:	60a2      	str	r2, [r4, #8]
 800a2e6:	e7f4      	b.n	800a2d2 <__swsetup_r+0x8e>
 800a2e8:	2000      	movs	r0, #0
 800a2ea:	e7f7      	b.n	800a2dc <__swsetup_r+0x98>
 800a2ec:	20040018 	.word	0x20040018

0800a2f0 <__swhatbuf_r>:
 800a2f0:	b570      	push	{r4, r5, r6, lr}
 800a2f2:	460c      	mov	r4, r1
 800a2f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2f8:	2900      	cmp	r1, #0
 800a2fa:	b096      	sub	sp, #88	@ 0x58
 800a2fc:	4615      	mov	r5, r2
 800a2fe:	461e      	mov	r6, r3
 800a300:	da0d      	bge.n	800a31e <__swhatbuf_r+0x2e>
 800a302:	89a3      	ldrh	r3, [r4, #12]
 800a304:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a308:	f04f 0100 	mov.w	r1, #0
 800a30c:	bf14      	ite	ne
 800a30e:	2340      	movne	r3, #64	@ 0x40
 800a310:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a314:	2000      	movs	r0, #0
 800a316:	6031      	str	r1, [r6, #0]
 800a318:	602b      	str	r3, [r5, #0]
 800a31a:	b016      	add	sp, #88	@ 0x58
 800a31c:	bd70      	pop	{r4, r5, r6, pc}
 800a31e:	466a      	mov	r2, sp
 800a320:	f000 f8ae 	bl	800a480 <_fstat_r>
 800a324:	2800      	cmp	r0, #0
 800a326:	dbec      	blt.n	800a302 <__swhatbuf_r+0x12>
 800a328:	9901      	ldr	r1, [sp, #4]
 800a32a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a32e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a332:	4259      	negs	r1, r3
 800a334:	4159      	adcs	r1, r3
 800a336:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a33a:	e7eb      	b.n	800a314 <__swhatbuf_r+0x24>

0800a33c <__smakebuf_r>:
 800a33c:	898b      	ldrh	r3, [r1, #12]
 800a33e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a340:	079d      	lsls	r5, r3, #30
 800a342:	4606      	mov	r6, r0
 800a344:	460c      	mov	r4, r1
 800a346:	d507      	bpl.n	800a358 <__smakebuf_r+0x1c>
 800a348:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a34c:	6023      	str	r3, [r4, #0]
 800a34e:	6123      	str	r3, [r4, #16]
 800a350:	2301      	movs	r3, #1
 800a352:	6163      	str	r3, [r4, #20]
 800a354:	b003      	add	sp, #12
 800a356:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a358:	ab01      	add	r3, sp, #4
 800a35a:	466a      	mov	r2, sp
 800a35c:	f7ff ffc8 	bl	800a2f0 <__swhatbuf_r>
 800a360:	9f00      	ldr	r7, [sp, #0]
 800a362:	4605      	mov	r5, r0
 800a364:	4639      	mov	r1, r7
 800a366:	4630      	mov	r0, r6
 800a368:	f7ff fdb2 	bl	8009ed0 <_malloc_r>
 800a36c:	b948      	cbnz	r0, 800a382 <__smakebuf_r+0x46>
 800a36e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a372:	059a      	lsls	r2, r3, #22
 800a374:	d4ee      	bmi.n	800a354 <__smakebuf_r+0x18>
 800a376:	f023 0303 	bic.w	r3, r3, #3
 800a37a:	f043 0302 	orr.w	r3, r3, #2
 800a37e:	81a3      	strh	r3, [r4, #12]
 800a380:	e7e2      	b.n	800a348 <__smakebuf_r+0xc>
 800a382:	89a3      	ldrh	r3, [r4, #12]
 800a384:	6020      	str	r0, [r4, #0]
 800a386:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a38a:	81a3      	strh	r3, [r4, #12]
 800a38c:	9b01      	ldr	r3, [sp, #4]
 800a38e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a392:	b15b      	cbz	r3, 800a3ac <__smakebuf_r+0x70>
 800a394:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a398:	4630      	mov	r0, r6
 800a39a:	f000 f80b 	bl	800a3b4 <_isatty_r>
 800a39e:	b128      	cbz	r0, 800a3ac <__smakebuf_r+0x70>
 800a3a0:	89a3      	ldrh	r3, [r4, #12]
 800a3a2:	f023 0303 	bic.w	r3, r3, #3
 800a3a6:	f043 0301 	orr.w	r3, r3, #1
 800a3aa:	81a3      	strh	r3, [r4, #12]
 800a3ac:	89a3      	ldrh	r3, [r4, #12]
 800a3ae:	431d      	orrs	r5, r3
 800a3b0:	81a5      	strh	r5, [r4, #12]
 800a3b2:	e7cf      	b.n	800a354 <__smakebuf_r+0x18>

0800a3b4 <_isatty_r>:
 800a3b4:	b538      	push	{r3, r4, r5, lr}
 800a3b6:	4d06      	ldr	r5, [pc, #24]	@ (800a3d0 <_isatty_r+0x1c>)
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	4604      	mov	r4, r0
 800a3bc:	4608      	mov	r0, r1
 800a3be:	602b      	str	r3, [r5, #0]
 800a3c0:	f7f7 faa4 	bl	800190c <_isatty>
 800a3c4:	1c43      	adds	r3, r0, #1
 800a3c6:	d102      	bne.n	800a3ce <_isatty_r+0x1a>
 800a3c8:	682b      	ldr	r3, [r5, #0]
 800a3ca:	b103      	cbz	r3, 800a3ce <_isatty_r+0x1a>
 800a3cc:	6023      	str	r3, [r4, #0]
 800a3ce:	bd38      	pop	{r3, r4, r5, pc}
 800a3d0:	20040d28 	.word	0x20040d28

0800a3d4 <_lseek_r>:
 800a3d4:	b538      	push	{r3, r4, r5, lr}
 800a3d6:	4d07      	ldr	r5, [pc, #28]	@ (800a3f4 <_lseek_r+0x20>)
 800a3d8:	4604      	mov	r4, r0
 800a3da:	4608      	mov	r0, r1
 800a3dc:	4611      	mov	r1, r2
 800a3de:	2200      	movs	r2, #0
 800a3e0:	602a      	str	r2, [r5, #0]
 800a3e2:	461a      	mov	r2, r3
 800a3e4:	f7f7 fa9d 	bl	8001922 <_lseek>
 800a3e8:	1c43      	adds	r3, r0, #1
 800a3ea:	d102      	bne.n	800a3f2 <_lseek_r+0x1e>
 800a3ec:	682b      	ldr	r3, [r5, #0]
 800a3ee:	b103      	cbz	r3, 800a3f2 <_lseek_r+0x1e>
 800a3f0:	6023      	str	r3, [r4, #0]
 800a3f2:	bd38      	pop	{r3, r4, r5, pc}
 800a3f4:	20040d28 	.word	0x20040d28

0800a3f8 <_read_r>:
 800a3f8:	b538      	push	{r3, r4, r5, lr}
 800a3fa:	4d07      	ldr	r5, [pc, #28]	@ (800a418 <_read_r+0x20>)
 800a3fc:	4604      	mov	r4, r0
 800a3fe:	4608      	mov	r0, r1
 800a400:	4611      	mov	r1, r2
 800a402:	2200      	movs	r2, #0
 800a404:	602a      	str	r2, [r5, #0]
 800a406:	461a      	mov	r2, r3
 800a408:	f7f7 fa2b 	bl	8001862 <_read>
 800a40c:	1c43      	adds	r3, r0, #1
 800a40e:	d102      	bne.n	800a416 <_read_r+0x1e>
 800a410:	682b      	ldr	r3, [r5, #0]
 800a412:	b103      	cbz	r3, 800a416 <_read_r+0x1e>
 800a414:	6023      	str	r3, [r4, #0]
 800a416:	bd38      	pop	{r3, r4, r5, pc}
 800a418:	20040d28 	.word	0x20040d28

0800a41c <_sbrk_r>:
 800a41c:	b538      	push	{r3, r4, r5, lr}
 800a41e:	4d06      	ldr	r5, [pc, #24]	@ (800a438 <_sbrk_r+0x1c>)
 800a420:	2300      	movs	r3, #0
 800a422:	4604      	mov	r4, r0
 800a424:	4608      	mov	r0, r1
 800a426:	602b      	str	r3, [r5, #0]
 800a428:	f7f7 fa88 	bl	800193c <_sbrk>
 800a42c:	1c43      	adds	r3, r0, #1
 800a42e:	d102      	bne.n	800a436 <_sbrk_r+0x1a>
 800a430:	682b      	ldr	r3, [r5, #0]
 800a432:	b103      	cbz	r3, 800a436 <_sbrk_r+0x1a>
 800a434:	6023      	str	r3, [r4, #0]
 800a436:	bd38      	pop	{r3, r4, r5, pc}
 800a438:	20040d28 	.word	0x20040d28

0800a43c <_write_r>:
 800a43c:	b538      	push	{r3, r4, r5, lr}
 800a43e:	4d07      	ldr	r5, [pc, #28]	@ (800a45c <_write_r+0x20>)
 800a440:	4604      	mov	r4, r0
 800a442:	4608      	mov	r0, r1
 800a444:	4611      	mov	r1, r2
 800a446:	2200      	movs	r2, #0
 800a448:	602a      	str	r2, [r5, #0]
 800a44a:	461a      	mov	r2, r3
 800a44c:	f7f7 fa26 	bl	800189c <_write>
 800a450:	1c43      	adds	r3, r0, #1
 800a452:	d102      	bne.n	800a45a <_write_r+0x1e>
 800a454:	682b      	ldr	r3, [r5, #0]
 800a456:	b103      	cbz	r3, 800a45a <_write_r+0x1e>
 800a458:	6023      	str	r3, [r4, #0]
 800a45a:	bd38      	pop	{r3, r4, r5, pc}
 800a45c:	20040d28 	.word	0x20040d28

0800a460 <_close_r>:
 800a460:	b538      	push	{r3, r4, r5, lr}
 800a462:	4d06      	ldr	r5, [pc, #24]	@ (800a47c <_close_r+0x1c>)
 800a464:	2300      	movs	r3, #0
 800a466:	4604      	mov	r4, r0
 800a468:	4608      	mov	r0, r1
 800a46a:	602b      	str	r3, [r5, #0]
 800a46c:	f7f7 fa32 	bl	80018d4 <_close>
 800a470:	1c43      	adds	r3, r0, #1
 800a472:	d102      	bne.n	800a47a <_close_r+0x1a>
 800a474:	682b      	ldr	r3, [r5, #0]
 800a476:	b103      	cbz	r3, 800a47a <_close_r+0x1a>
 800a478:	6023      	str	r3, [r4, #0]
 800a47a:	bd38      	pop	{r3, r4, r5, pc}
 800a47c:	20040d28 	.word	0x20040d28

0800a480 <_fstat_r>:
 800a480:	b538      	push	{r3, r4, r5, lr}
 800a482:	4d07      	ldr	r5, [pc, #28]	@ (800a4a0 <_fstat_r+0x20>)
 800a484:	2300      	movs	r3, #0
 800a486:	4604      	mov	r4, r0
 800a488:	4608      	mov	r0, r1
 800a48a:	4611      	mov	r1, r2
 800a48c:	602b      	str	r3, [r5, #0]
 800a48e:	f7f7 fa2d 	bl	80018ec <_fstat>
 800a492:	1c43      	adds	r3, r0, #1
 800a494:	d102      	bne.n	800a49c <_fstat_r+0x1c>
 800a496:	682b      	ldr	r3, [r5, #0]
 800a498:	b103      	cbz	r3, 800a49c <_fstat_r+0x1c>
 800a49a:	6023      	str	r3, [r4, #0]
 800a49c:	bd38      	pop	{r3, r4, r5, pc}
 800a49e:	bf00      	nop
 800a4a0:	20040d28 	.word	0x20040d28

0800a4a4 <_free_r>:
 800a4a4:	b538      	push	{r3, r4, r5, lr}
 800a4a6:	4605      	mov	r5, r0
 800a4a8:	2900      	cmp	r1, #0
 800a4aa:	d041      	beq.n	800a530 <_free_r+0x8c>
 800a4ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4b0:	1f0c      	subs	r4, r1, #4
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	bfb8      	it	lt
 800a4b6:	18e4      	addlt	r4, r4, r3
 800a4b8:	f7ff fe36 	bl	800a128 <__malloc_lock>
 800a4bc:	4a1d      	ldr	r2, [pc, #116]	@ (800a534 <_free_r+0x90>)
 800a4be:	6813      	ldr	r3, [r2, #0]
 800a4c0:	b933      	cbnz	r3, 800a4d0 <_free_r+0x2c>
 800a4c2:	6063      	str	r3, [r4, #4]
 800a4c4:	6014      	str	r4, [r2, #0]
 800a4c6:	4628      	mov	r0, r5
 800a4c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4cc:	f7ff be32 	b.w	800a134 <__malloc_unlock>
 800a4d0:	42a3      	cmp	r3, r4
 800a4d2:	d908      	bls.n	800a4e6 <_free_r+0x42>
 800a4d4:	6820      	ldr	r0, [r4, #0]
 800a4d6:	1821      	adds	r1, r4, r0
 800a4d8:	428b      	cmp	r3, r1
 800a4da:	bf01      	itttt	eq
 800a4dc:	6819      	ldreq	r1, [r3, #0]
 800a4de:	685b      	ldreq	r3, [r3, #4]
 800a4e0:	1809      	addeq	r1, r1, r0
 800a4e2:	6021      	streq	r1, [r4, #0]
 800a4e4:	e7ed      	b.n	800a4c2 <_free_r+0x1e>
 800a4e6:	461a      	mov	r2, r3
 800a4e8:	685b      	ldr	r3, [r3, #4]
 800a4ea:	b10b      	cbz	r3, 800a4f0 <_free_r+0x4c>
 800a4ec:	42a3      	cmp	r3, r4
 800a4ee:	d9fa      	bls.n	800a4e6 <_free_r+0x42>
 800a4f0:	6811      	ldr	r1, [r2, #0]
 800a4f2:	1850      	adds	r0, r2, r1
 800a4f4:	42a0      	cmp	r0, r4
 800a4f6:	d10b      	bne.n	800a510 <_free_r+0x6c>
 800a4f8:	6820      	ldr	r0, [r4, #0]
 800a4fa:	4401      	add	r1, r0
 800a4fc:	1850      	adds	r0, r2, r1
 800a4fe:	4283      	cmp	r3, r0
 800a500:	6011      	str	r1, [r2, #0]
 800a502:	d1e0      	bne.n	800a4c6 <_free_r+0x22>
 800a504:	6818      	ldr	r0, [r3, #0]
 800a506:	685b      	ldr	r3, [r3, #4]
 800a508:	6053      	str	r3, [r2, #4]
 800a50a:	4408      	add	r0, r1
 800a50c:	6010      	str	r0, [r2, #0]
 800a50e:	e7da      	b.n	800a4c6 <_free_r+0x22>
 800a510:	d902      	bls.n	800a518 <_free_r+0x74>
 800a512:	230c      	movs	r3, #12
 800a514:	602b      	str	r3, [r5, #0]
 800a516:	e7d6      	b.n	800a4c6 <_free_r+0x22>
 800a518:	6820      	ldr	r0, [r4, #0]
 800a51a:	1821      	adds	r1, r4, r0
 800a51c:	428b      	cmp	r3, r1
 800a51e:	bf04      	itt	eq
 800a520:	6819      	ldreq	r1, [r3, #0]
 800a522:	685b      	ldreq	r3, [r3, #4]
 800a524:	6063      	str	r3, [r4, #4]
 800a526:	bf04      	itt	eq
 800a528:	1809      	addeq	r1, r1, r0
 800a52a:	6021      	streq	r1, [r4, #0]
 800a52c:	6054      	str	r4, [r2, #4]
 800a52e:	e7ca      	b.n	800a4c6 <_free_r+0x22>
 800a530:	bd38      	pop	{r3, r4, r5, pc}
 800a532:	bf00      	nop
 800a534:	20040d24 	.word	0x20040d24

0800a538 <_init>:
 800a538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a53a:	bf00      	nop
 800a53c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a53e:	bc08      	pop	{r3}
 800a540:	469e      	mov	lr, r3
 800a542:	4770      	bx	lr

0800a544 <_fini>:
 800a544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a546:	bf00      	nop
 800a548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a54a:	bc08      	pop	{r3}
 800a54c:	469e      	mov	lr, r3
 800a54e:	4770      	bx	lr
