# ğŸ”§ [RTL Design and Synthesis Workshop Using Sky130](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/)

Welcome to the **RTL Workshop** â€“ a hands-on learning series focused on **Verilog RTL design**, **simulation**, **logic synthesis**, and **digital circuit optimization** using the **Sky130 open-source PDK**.  
This workshop is structured over multiple days, each offering practical labs, code examples, and in-depth explanations.

---

## ğŸ“š Table of Contents

- [ğŸ“˜ About This Workshop](#about-this-workshop)
- [ğŸ”§ Prerequisites](#prerequisites)
- [ğŸ“… Workshop Structure](#workshop-structure)
- [ğŸ“„ License](#license)
- [ğŸ™ Acknowledgements](#acknowledgements)

---

## ğŸ“˜ About This Workshop

This workshop is ideal for **students**, **hobbyists**, and **engineers** who want to gain hands-on experience with:

- âœ… **Verilog RTL design and simulation**
- âœ… Simulation using **Icarus Verilog** and waveform viewing with **GTKWave**
- âœ… Logic synthesis using **Yosys** and the **SKY130** open-source PDK
- âœ… Digital design fundamentals, including:
  - ğŸ“Œ Testbenches
  - ğŸ“Œ Timing libraries
  - ğŸ“Œ Efficient D flip-flop coding
  - ğŸ“Œ Optimization for area and performance

---

## ğŸ”§ Prerequisites

Before starting, make sure you have the following:

- ğŸ“– Basic understanding of digital logic (gates, flip-flops, multiplexers, etc.)
- ğŸ’» Familiarity with Linux shell commands
- ğŸ§ A Linux system or **WSL** on Windows/macOS
- ğŸ”§ Required tools installed:
  - `git`
  - `iverilog`
  - `gtkwave`
  - `yosys`
  - A text editor (VS Code, Vim, Nano, etc.)

---

## ğŸ“… Workshop Structure

The workshop is organized by day. Each day has its own directory with a `README.md` file, code examples, and step-by-step labs.

### ğŸ—“ï¸ Modules:

- [Day 1: Introduction to Verilog RTL Design & Synthesis](Day_1/README.md)
- [Day 2: Timing Libraries, Synthesis Approaches, and Efficient Flip-Flop Coding](Day_2/README.md)
- [Day 3: Combinational and Sequential Optimization](Day_3/README.md)
- [Day 4: Gate-Level Simulation (GLS), Blocking vs. Non-Blocking in Verilog, and Synthesis-Simulation Mismatch](Day_4/README.md)
- [Day 5: Optimization in Synthesis](Day_5/README.md)

Each day includes:

- ğŸ“– Concept explanations
- ğŸ”¬ Hands-on labs
- ğŸ’¡ Best practices & tips

---

## ğŸ“„ License

This project is licensed under the **Attribution 4.0 International License**.  
For more details, refer to the [LICENSE](./LICENSE) file.

---

## ğŸ™ Acknowledgements

Special thanks to:

- ğŸ‘¨â€ğŸ« [Shon Taware](https://www.linkedin.com/in/shon-taware/)
- ğŸ‘¨â€ğŸ’» [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/)
- ğŸ§° The open-source community behind:
  - **Yosys**
  - **Sky130 PDK**

---

![Author: Ahtesham](https://img.shields.io/badge/author-Ahtesham-blue)

