// Seed: 3503321193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  assign module_1.id_0 = 0;
  id_7(
      id_2, 1, 1'b0, 1
  );
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1,
    output wand id_2
);
  assign id_0 = 1 - 1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output wand id_3,
    output supply1 id_4,
    input wand id_5,
    input wire id_6,
    input uwire id_7,
    input uwire id_8,
    input wand id_9,
    input tri1 id_10,
    output tri1 id_11,
    output supply0 id_12,
    output uwire id_13,
    output wand id_14,
    output tri1 id_15,
    output tri1 id_16,
    input wor id_17
    , id_40,
    input tri1 id_18,
    input supply0 id_19
    , id_41,
    input supply1 id_20,
    output wire id_21,
    input supply1 id_22,
    output supply0 id_23,
    input wor id_24,
    input tri1 id_25,
    input supply0 id_26,
    output wand id_27,
    input wand id_28,
    output wor id_29,
    input tri0 id_30
    , id_42,
    input uwire id_31,
    input wor id_32,
    input uwire id_33,
    input wor id_34,
    input supply1 id_35,
    input wor id_36,
    output wor id_37,
    input wire id_38
);
  final $display(1);
  assign module_3.type_9 = 0;
  assign id_23 = 1 & 1;
endmodule
module module_3 (
    output supply1 id_0,
    output wand id_1,
    output wire id_2,
    output wand id_3,
    output logic id_4,
    input tri id_5,
    input tri1 id_6,
    output wor id_7
);
  always @(posedge id_6) begin : LABEL_0
    id_4 <= 1;
  end
  module_2 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_0,
      id_3,
      id_6,
      id_5,
      id_6,
      id_6,
      id_5,
      id_6,
      id_7,
      id_3,
      id_3,
      id_2,
      id_2,
      id_0,
      id_6,
      id_5,
      id_6,
      id_6,
      id_3,
      id_6,
      id_7,
      id_6,
      id_6,
      id_5,
      id_1,
      id_5,
      id_0,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_2,
      id_5
  );
endmodule
