Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 19 19:09:55 2025
| Host         : LAPTOP-DHS056N6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file image_rotator_design_wrapper_timing_summary_routed.rpt -pb image_rotator_design_wrapper_timing_summary_routed.pb -rpx image_rotator_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : image_rotator_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.601    -3701.610                   2708                44532        0.023        0.000                      0                44532        3.750        0.000                       0                 10084  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -6.601    -3701.610                   2708                44434        0.023        0.000                      0                44434        3.750        0.000                       0                 10084  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.793        0.000                      0                   98        1.836        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2708  Failing Endpoints,  Worst Slack       -6.601ns,  Total Violation    -3701.610ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.601ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.491ns  (logic 7.888ns (47.831%)  route 8.603ns (52.169%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.659     2.953    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y17         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456     3.409 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/Q
                         net (fo=6, routed)           0.670     4.079    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[0]
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.203 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.203    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.735    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.849    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.963    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.077    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.348 f  image_rotator_design_i/axi_image_rotator_0/inst/_i_19/CO[0]
                         net (fo=17, routed)          0.887     6.235    image_rotator_design_i/axi_image_rotator_0/inst/_i_19_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I2_O)        0.373     6.608 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_1/O
                         net (fo=16, routed)          0.413     7.021    image_rotator_design_i/axi_image_rotator_0/inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    10.862 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           1.095    11.957    image_rotator_design_i/axi_image_rotator_0/inst/I13[0]
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.081 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.081    image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.687 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__4/i__carry/O[3]
                         net (fo=2048, routed)        2.366    15.053    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_2304_2367_3_5/ADDRC3
    SLICE_X34Y9          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.306    15.359 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_2304_2367_3_5/RAMC/O
                         net (fo=1, routed)           1.423    16.782    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_2304_2367_3_5_n_2
    SLICE_X33Y22         LUT6 (Prop_lut6_I5_O)        0.124    16.906 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[5]_i_107/O
                         net (fo=1, routed)           0.000    16.906    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[5]_i_107_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    17.151 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]_i_48/O
                         net (fo=1, routed)           0.000    17.151    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]_i_48_n_0
    SLICE_X33Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    17.255 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]_i_19/O
                         net (fo=1, routed)           1.054    18.309    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]_i_19_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.316    18.625 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[5]_i_5/O
                         net (fo=1, routed)           0.695    19.320    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[5]_i_5_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124    19.444 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[5]_i_1/O
                         net (fo=1, routed)           0.000    19.444    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[5]
    SLICE_X28Y28         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.559    12.738    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X28Y28         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]/C
                         clock pessimism              0.230    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X28Y28         FDCE (Setup_fdce_C_D)        0.029    12.843    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -19.444    
  -------------------------------------------------------------------
                         slack                                 -6.601    

Slack (VIOLATED) :        -6.536ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.440ns  (logic 7.888ns (47.980%)  route 8.552ns (52.020%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.659     2.953    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y17         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456     3.409 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/Q
                         net (fo=6, routed)           0.670     4.079    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[0]
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.203 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.203    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.735    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.849    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.963    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.077    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.348 f  image_rotator_design_i/axi_image_rotator_0/inst/_i_19/CO[0]
                         net (fo=17, routed)          0.887     6.235    image_rotator_design_i/axi_image_rotator_0/inst/_i_19_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I2_O)        0.373     6.608 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_1/O
                         net (fo=16, routed)          0.413     7.021    image_rotator_design_i/axi_image_rotator_0/inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    10.862 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           1.095    11.957    image_rotator_design_i/axi_image_rotator_0/inst/I13[0]
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.081 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.081    image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.687 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__4/i__carry/O[3]
                         net (fo=2048, routed)        2.423    15.110    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_2368_2431_7_7/DPRA3
    SLICE_X6Y12          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.306    15.416 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_2368_2431_7_7/DP/O
                         net (fo=1, routed)           1.154    16.570    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_2368_2431_7_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I3_O)        0.124    16.694 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[7]_i_92/O
                         net (fo=1, routed)           0.000    16.694    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[7]_i_92_n_0
    SLICE_X5Y20          MUXF7 (Prop_muxf7_I1_O)      0.245    16.939 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]_i_41/O
                         net (fo=1, routed)           0.000    16.939    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]_i_41_n_0
    SLICE_X5Y20          MUXF8 (Prop_muxf8_I0_O)      0.104    17.043 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]_i_16/O
                         net (fo=1, routed)           1.284    18.327    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]_i_16_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I1_O)        0.316    18.643 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[7]_i_5/O
                         net (fo=1, routed)           0.626    19.269    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[7]_i_5_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I2_O)        0.124    19.393 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[7]_i_2/O
                         net (fo=1, routed)           0.000    19.393    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[7]
    SLICE_X17Y33         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.573    12.752    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X17Y33         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X17Y33         FDCE (Setup_fdce_C_D)        0.029    12.857    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -19.393    
  -------------------------------------------------------------------
                         slack                                 -6.536    

Slack (VIOLATED) :        -6.510ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.411ns  (logic 7.888ns (48.066%)  route 8.523ns (51.934%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.659     2.953    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y17         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456     3.409 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/Q
                         net (fo=6, routed)           0.670     4.079    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[0]
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.203 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.203    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.735    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.849    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.963    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.077    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.348 f  image_rotator_design_i/axi_image_rotator_0/inst/_i_19/CO[0]
                         net (fo=17, routed)          0.887     6.235    image_rotator_design_i/axi_image_rotator_0/inst/_i_19_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I2_O)        0.373     6.608 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_1/O
                         net (fo=16, routed)          0.413     7.021    image_rotator_design_i/axi_image_rotator_0/inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    10.862 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           1.095    11.957    image_rotator_design_i/axi_image_rotator_0/inst/I13[0]
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.081 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.081    image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.687 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__4/i__carry/O[3]
                         net (fo=2048, routed)        2.328    15.015    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_256_319_6_6/DPRA3
    SLICE_X42Y54         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.306    15.321 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_256_319_6_6/DP/O
                         net (fo=1, routed)           1.301    16.621    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_256_319_6_6_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I5_O)        0.124    16.745 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[6]_i_115/O
                         net (fo=1, routed)           0.000    16.745    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[6]_i_115_n_0
    SLICE_X31Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    16.990 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]_i_52/O
                         net (fo=1, routed)           0.000    16.990    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]_i_52_n_0
    SLICE_X31Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    17.094 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]_i_21/O
                         net (fo=1, routed)           1.397    18.491    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]_i_21_n_0
    SLICE_X15Y31         LUT6 (Prop_lut6_I5_O)        0.316    18.807 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[6]_i_5/O
                         net (fo=1, routed)           0.433    19.240    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[6]_i_5_n_0
    SLICE_X15Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.364 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[6]_i_1/O
                         net (fo=1, routed)           0.000    19.364    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[6]
    SLICE_X15Y31         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.570    12.750    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X15Y31         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X15Y31         FDCE (Setup_fdce_C_D)        0.029    12.854    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -19.364    
  -------------------------------------------------------------------
                         slack                                 -6.510    

Slack (VIOLATED) :        -6.353ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.167ns  (logic 7.845ns (48.525%)  route 8.322ns (51.475%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.659     2.953    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y17         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456     3.409 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/Q
                         net (fo=6, routed)           0.670     4.079    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[0]
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.203 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.203    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.735    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.849    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.963    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.077    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.348 f  image_rotator_design_i/axi_image_rotator_0/inst/_i_19/CO[0]
                         net (fo=17, routed)          0.887     6.235    image_rotator_design_i/axi_image_rotator_0/inst/_i_19_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I2_O)        0.373     6.608 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_1/O
                         net (fo=16, routed)          0.413     7.021    image_rotator_design_i/axi_image_rotator_0/inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    10.862 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           1.095    11.957    image_rotator_design_i/axi_image_rotator_0/inst/I13[0]
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.081 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.081    image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.687 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__4/i__carry/O[3]
                         net (fo=2048, routed)        2.327    15.014    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_2752_2815_3_5/ADDRA3
    SLICE_X58Y40         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.306    15.320 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_2752_2815_3_5/RAMA/O
                         net (fo=1, routed)           1.481    16.801    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_2752_2815_3_5_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I0_O)        0.124    16.925 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[3]_i_76/O
                         net (fo=1, routed)           0.000    16.925    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[3]_i_76_n_0
    SLICE_X37Y31         MUXF7 (Prop_muxf7_I0_O)      0.212    17.137 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]_i_33/O
                         net (fo=1, routed)           0.000    17.137    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]_i_33_n_0
    SLICE_X37Y31         MUXF8 (Prop_muxf8_I1_O)      0.094    17.231 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]_i_11/O
                         net (fo=1, routed)           0.801    18.032    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]_i_11_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.316    18.348 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[3]_i_3/O
                         net (fo=1, routed)           0.648    18.996    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg0[3]
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124    19.120 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[3]_i_1/O
                         net (fo=1, routed)           0.000    19.120    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[3]
    SLICE_X33Y27         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.481    12.660    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X33Y27         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]/C
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X33Y27         FDCE (Setup_fdce_C_D)        0.031    12.767    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -19.120    
  -------------------------------------------------------------------
                         slack                                 -6.353    

Slack (VIOLATED) :        -6.335ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.160ns  (logic 7.818ns (48.380%)  route 8.342ns (51.620%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.659     2.953    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y17         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456     3.409 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/Q
                         net (fo=6, routed)           0.670     4.079    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[0]
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.203 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.203    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.735    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.849    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.963    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.077    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.348 f  image_rotator_design_i/axi_image_rotator_0/inst/_i_19/CO[0]
                         net (fo=17, routed)          0.887     6.235    image_rotator_design_i/axi_image_rotator_0/inst/_i_19_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I2_O)        0.373     6.608 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_1/O
                         net (fo=16, routed)          0.413     7.021    image_rotator_design_i/axi_image_rotator_0/inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    10.862 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           1.095    11.957    image_rotator_design_i/axi_image_rotator_0/inst/I13[0]
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.081 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.081    image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.628 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__4/i__carry/O[2]
                         net (fo=2048, routed)        2.295    14.923    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_1152_1215_0_2/ADDRA2
    SLICE_X62Y33         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.302    15.225 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_1152_1215_0_2/RAMA/O
                         net (fo=1, routed)           1.418    16.643    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_1152_1215_0_2_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    16.767 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[0]_i_62/O
                         net (fo=1, routed)           0.000    16.767    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[0]_i_62_n_0
    SLICE_X37Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    17.005 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]_i_26/O
                         net (fo=1, routed)           0.000    17.005    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]_i_26_n_0
    SLICE_X37Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    17.109 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]_i_8/O
                         net (fo=1, routed)           0.573    17.683    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]_i_8_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.316    17.999 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[0]_i_2/O
                         net (fo=1, routed)           0.990    18.989    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[0]_i_2_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.124    19.113 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000    19.113    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[0]
    SLICE_X33Y38         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.492    12.672    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X33Y38         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]/C
                         clock pessimism              0.230    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X33Y38         FDCE (Setup_fdce_C_D)        0.031    12.778    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -19.113    
  -------------------------------------------------------------------
                         slack                                 -6.335    

Slack (VIOLATED) :        -6.320ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.188ns  (logic 7.881ns (48.683%)  route 8.307ns (51.317%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.659     2.953    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y17         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456     3.409 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/Q
                         net (fo=6, routed)           0.670     4.079    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[0]
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.203 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.203    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.735    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.849    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.963    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.077    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.348 f  image_rotator_design_i/axi_image_rotator_0/inst/_i_19/CO[0]
                         net (fo=17, routed)          0.887     6.235    image_rotator_design_i/axi_image_rotator_0/inst/_i_19_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I2_O)        0.373     6.608 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_1/O
                         net (fo=16, routed)          0.413     7.021    image_rotator_design_i/axi_image_rotator_0/inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    10.862 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           1.095    11.957    image_rotator_design_i/axi_image_rotator_0/inst/I13[0]
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.081 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.081    image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.687 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__4/i__carry/O[3]
                         net (fo=2048, routed)        2.331    15.018    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_3072_3135_3_5/ADDRB3
    SLICE_X36Y7          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.306    15.324 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_3072_3135_3_5/RAMB/O
                         net (fo=1, routed)           1.192    16.516    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_3072_3135_3_5_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.640 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[4]_i_102/O
                         net (fo=1, routed)           0.000    16.640    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[4]_i_102_n_0
    SLICE_X35Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    16.878 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]_i_46/O
                         net (fo=1, routed)           0.000    16.878    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]_i_46_n_0
    SLICE_X35Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    16.982 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]_i_18/O
                         net (fo=1, routed)           1.293    18.275    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]_i_18_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.316    18.591 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[4]_i_5/O
                         net (fo=1, routed)           0.426    19.017    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[4]_i_5_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.141 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[4]_i_1/O
                         net (fo=1, routed)           0.000    19.141    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[4]
    SLICE_X34Y29         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.485    12.665    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X34Y29         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]/C
                         clock pessimism              0.230    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X34Y29         FDCE (Setup_fdce_C_D)        0.081    12.821    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -19.141    
  -------------------------------------------------------------------
                         slack                                 -6.320    

Slack (VIOLATED) :        -6.264ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.167ns  (logic 7.888ns (48.791%)  route 8.279ns (51.209%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.659     2.953    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y17         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456     3.409 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/Q
                         net (fo=6, routed)           0.670     4.079    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[0]
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.203 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.203    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.735    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.849    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.963    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.077    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.348 f  image_rotator_design_i/axi_image_rotator_0/inst/_i_19/CO[0]
                         net (fo=17, routed)          0.887     6.235    image_rotator_design_i/axi_image_rotator_0/inst/_i_19_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I2_O)        0.373     6.608 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_1/O
                         net (fo=16, routed)          0.413     7.021    image_rotator_design_i/axi_image_rotator_0/inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    10.862 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           1.095    11.957    image_rotator_design_i/axi_image_rotator_0/inst/I13[0]
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.081 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.081    image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.687 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__4/i__carry/O[3]
                         net (fo=2048, routed)        2.409    15.096    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_1344_1407_0_2/ADDRC3
    SLICE_X32Y65         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.306    15.402 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_1344_1407_0_2/RAMC/O
                         net (fo=1, routed)           1.318    16.721    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_1344_1407_0_2_n_2
    SLICE_X27Y52         LUT6 (Prop_lut6_I3_O)        0.124    16.845 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[2]_i_111/O
                         net (fo=1, routed)           0.000    16.845    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[2]_i_111_n_0
    SLICE_X27Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    17.090 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]_i_50/O
                         net (fo=1, routed)           0.000    17.090    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]_i_50_n_0
    SLICE_X27Y52         MUXF8 (Prop_muxf8_I0_O)      0.104    17.194 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]_i_20/O
                         net (fo=1, routed)           1.055    18.249    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]_i_20_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I3_O)        0.316    18.565 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[2]_i_5/O
                         net (fo=1, routed)           0.431    18.996    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[2]_i_5_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I5_O)        0.124    19.120 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[2]_i_1/O
                         net (fo=1, routed)           0.000    19.120    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[2]
    SLICE_X25Y39         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.570    12.750    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X25Y39         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X25Y39         FDCE (Setup_fdce_C_D)        0.031    12.856    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -19.120    
  -------------------------------------------------------------------
                         slack                                 -6.264    

Slack (VIOLATED) :        -6.230ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.132ns  (logic 8.102ns (50.225%)  route 8.030ns (49.775%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=1 LUT2=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.659     2.953    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y17         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456     3.409 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/Q
                         net (fo=6, routed)           0.670     4.079    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[0]
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.203 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.203    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_i_4_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.735    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.849    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.963    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__1_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.077    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_carry__2_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.348 f  image_rotator_design_i/axi_image_rotator_0/inst/_i_19/CO[0]
                         net (fo=17, routed)          0.887     6.235    image_rotator_design_i/axi_image_rotator_0/inst/_i_19_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I2_O)        0.373     6.608 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_1/O
                         net (fo=16, routed)          0.413     7.021    image_rotator_design_i/axi_image_rotator_0/inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841    10.862 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           1.095    11.957    image_rotator_design_i/axi_image_rotator_0/inst/I13[0]
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.081 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.081    image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_4__1_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.613 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.613    image_rotator_design_i/axi_image_rotator_0/inst/_inferred__4/i__carry_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.947 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__4/i__carry__0/O[1]
                         net (fo=2048, routed)        1.851    14.798    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_3648_3711_0_2/ADDRB5
    SLICE_X42Y45         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.101 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_3648_3711_0_2/RAMB/O
                         net (fo=1, routed)           1.428    16.529    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_3648_3711_0_2_n_1
    SLICE_X31Y40         LUT6 (Prop_lut6_I3_O)        0.124    16.653 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[1]_i_72/O
                         net (fo=1, routed)           0.000    16.653    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[1]_i_72_n_0
    SLICE_X31Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    16.865 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]_i_31/O
                         net (fo=1, routed)           0.000    16.865    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]_i_31_n_0
    SLICE_X31Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    16.959 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]_i_10/O
                         net (fo=1, routed)           1.031    17.990    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]_i_10_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.316    18.306 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[1]_i_3/O
                         net (fo=1, routed)           0.655    18.961    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg0[1]
    SLICE_X27Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.085 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[1]_i_1/O
                         net (fo=1, routed)           0.000    19.085    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[1]
    SLICE_X27Y38         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.569    12.748    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X27Y38         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X27Y38         FDCE (Setup_fdce_C_D)        0.031    12.855    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -19.085    
  -------------------------------------------------------------------
                         slack                                 -6.230    

Slack (VIOLATED) :        -4.852ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_384_447_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 0.456ns (3.123%)  route 14.147ns (96.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.668     2.962    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y4          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.456     3.418 r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[1]/Q
                         net (fo=4098, routed)       14.147    17.565    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_384_447_0_2/ADDRD1
    SLICE_X30Y68         RAMD64E                                      r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_384_447_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.515    12.694    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_384_447_0_2/WCLK
    SLICE_X30Y68         RAMD64E                                      r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_384_447_0_2/RAMA/CLK
                         clock pessimism              0.115    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X30Y68         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    12.713    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_384_447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -17.565    
  -------------------------------------------------------------------
                         slack                                 -4.852    

Slack (VIOLATED) :        -4.852ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_384_447_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 0.456ns (3.123%)  route 14.147ns (96.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.668     2.962    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y4          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.456     3.418 r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[1]/Q
                         net (fo=4098, routed)       14.147    17.565    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_384_447_0_2/ADDRD1
    SLICE_X30Y68         RAMD64E                                      r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_384_447_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.515    12.694    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_384_447_0_2/WCLK
    SLICE_X30Y68         RAMD64E                                      r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_384_447_0_2/RAMB/CLK
                         clock pessimism              0.115    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X30Y68         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    12.713    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_384_447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -17.565    
  -------------------------------------------------------------------
                         slack                                 -4.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1066]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.292%)  route 0.161ns (55.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.553     0.889    image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X51Y50         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1066]/Q
                         net (fo=2, routed)           0.161     1.178    image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[8]
    SLICE_X51Y49         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1066]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.826     1.192    image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X51Y49         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1066]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)        -0.007     1.155    image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1066]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 image_rotator_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.992%)  route 0.171ns (51.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.549     0.885    image_rotator_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X46Y81         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  image_rotator_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[22]/Q
                         net (fo=1, routed)           0.171     1.219    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[22]
    SLICE_X50Y82         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.812     1.178    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y82         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.053     1.196    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.083%)  route 0.211ns (59.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.546     0.882    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y79         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/Q
                         net (fo=1, routed)           0.211     1.233    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[25]
    SLICE_X51Y78         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.808     1.174    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y78         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.070     1.209    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.583     0.919    image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X55Y49         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.115    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X54Y49         RAMD32                                       r  image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.851     1.217    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X54Y49         RAMD32                                       r  image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.285     0.932    
    SLICE_X54Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.079    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 image_rotator_design_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.576     0.912    image_rotator_design_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X55Y56         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  image_rotator_design_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.108    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X54Y56         RAMD32                                       r  image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.845     1.211    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X54Y56         RAMD32                                       r  image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.286     0.925    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.072    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.616%)  route 0.224ns (61.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.546     0.882    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X47Y78         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/Q
                         net (fo=1, routed)           0.224     1.247    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[27]
    SLICE_X51Y76         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.805     1.171    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y76         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.070     1.206    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 image_rotator_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1070]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.307%)  route 0.209ns (59.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.565     0.901    image_rotator_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X35Y48         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  image_rotator_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1070]/Q
                         net (fo=2, routed)           0.209     1.250    image_rotator_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/Q[12]
    SLICE_X35Y51         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1070]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.826     1.192    image_rotator_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X35Y51         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1070]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.047     1.209    image_rotator_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1070]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1088]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.215ns (52.121%)  route 0.198ns (47.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.559     0.895    image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X50Y48         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1088]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1088]/Q
                         net (fo=1, routed)           0.198     1.256    image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg_n_0_[1088]
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.051     1.307 r  image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1088]_i_1/O
                         net (fo=1, routed)           0.000     1.307    image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1088]_i_1_n_0
    SLICE_X51Y50         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.821     1.187    image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X51Y50         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.107     1.264    image_rotator_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.462%)  route 0.233ns (64.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.580     0.916    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X61Y52         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][6]/Q
                         net (fo=1, routed)           0.233     1.277    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB36_X3Y10         RAMB36E1                                     r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.888     1.254    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y10         RAMB36E1                                     r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.990    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.243     1.233    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 image_rotator_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.490%)  route 0.225ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.548     0.884    image_rotator_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X44Y80         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  image_rotator_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[21]/Q
                         net (fo=1, routed)           0.225     1.250    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[21]
    SLICE_X50Y82         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.812     1.178    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y82         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.060     1.203    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y77    image_rotator_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y77    image_rotator_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y75    image_rotator_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y75    image_rotator_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y75    image_rotator_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[11]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y36    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y36    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y36    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y36    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y36    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_2240_2303_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y36    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_2240_2303_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y36    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_2240_2303_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y36    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_2240_2303_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y13    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_3392_3455_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y13    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_3392_3455_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y18    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_1984_2047_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y18    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_1984_2047_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y18    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_1984_2047_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y52    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_320_383_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y52    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_320_383_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y52    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_320_383_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y52    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_320_383_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y39     image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_704_767_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y39     image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_704_767_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y39     image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_704_767_3_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 0.580ns (7.699%)  route 6.954ns (92.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          3.475     6.877    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.001 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          3.479    10.480    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X46Y8          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.493    12.672    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X46Y8          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[31]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X46Y8          FDCE (Recov_fdce_C_CLR)     -0.361    12.272    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[31]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 0.580ns (7.699%)  route 6.954ns (92.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          3.475     6.877    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.001 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          3.479    10.480    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X46Y8          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.493    12.672    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X46Y8          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[30]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X46Y8          FDCE (Recov_fdce_C_CLR)     -0.319    12.314    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[30]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 0.580ns (7.846%)  route 6.812ns (92.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          3.475     6.877    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.001 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          3.337    10.338    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X46Y7          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.493    12.672    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X46Y7          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[25]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X46Y7          FDCE (Recov_fdce_C_CLR)     -0.361    12.272    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[25]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 0.580ns (7.846%)  route 6.812ns (92.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          3.475     6.877    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.001 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          3.337    10.338    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X46Y7          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.493    12.672    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X46Y7          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[27]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X46Y7          FDCE (Recov_fdce_C_CLR)     -0.361    12.272    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[27]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 0.580ns (7.846%)  route 6.812ns (92.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          3.475     6.877    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.001 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          3.337    10.338    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X46Y7          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.493    12.672    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X46Y7          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[29]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X46Y7          FDCE (Recov_fdce_C_CLR)     -0.361    12.272    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[29]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 0.580ns (7.846%)  route 6.812ns (92.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          3.475     6.877    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.001 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          3.337    10.338    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X46Y7          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.493    12.672    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X46Y7          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[24]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X46Y7          FDCE (Recov_fdce_C_CLR)     -0.319    12.314    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[24]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 0.580ns (7.846%)  route 6.812ns (92.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          3.475     6.877    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.001 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          3.337    10.338    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X46Y7          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.493    12.672    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X46Y7          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[26]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X46Y7          FDCE (Recov_fdce_C_CLR)     -0.319    12.314    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[26]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 0.580ns (7.846%)  route 6.812ns (92.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          3.475     6.877    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.001 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          3.337    10.338    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X46Y7          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.493    12.672    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X46Y7          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[28]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X46Y7          FDCE (Recov_fdce_C_CLR)     -0.319    12.314    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[28]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tvalid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 0.580ns (7.992%)  route 6.677ns (92.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          3.475     6.877    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.001 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          3.202    10.203    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X48Y21         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.481    12.660    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X48Y21         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tvalid_reg/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X48Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 0.580ns (7.992%)  route 6.677ns (92.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          3.475     6.877    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.001 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          3.202    10.203    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X48Y21         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       1.481    12.660    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X48Y21         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/state_reg[0]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X48Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    image_rotator_design_i/axi_image_rotator_0/inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  2.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.836ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.186ns (9.231%)  route 1.829ns (90.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.557     0.893    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.458     2.491    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.536 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          0.371     2.908    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X33Y38         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.828     1.194    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X33Y38         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]/C
                         clock pessimism             -0.030     1.164    
    SLICE_X33Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.909ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.186ns (8.838%)  route 1.919ns (91.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.557     0.893    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.458     2.491    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.536 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          0.461     2.997    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X34Y29         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.819     1.185    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X34Y29         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]/C
                         clock pessimism             -0.030     1.155    
    SLICE_X34Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             2.167ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.186ns (7.868%)  route 2.178ns (92.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.557     0.893    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.458     2.491    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.536 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          0.720     3.257    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X28Y28         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.846     1.212    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X28Y28         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X28Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.090    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.186ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.186ns (7.770%)  route 2.208ns (92.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.557     0.893    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.458     2.491    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.536 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          0.750     3.286    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X27Y38         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.857     1.223    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X27Y38         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]/C
                         clock pessimism             -0.030     1.193    
    SLICE_X27Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.228ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.186ns (7.635%)  route 2.250ns (92.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.557     0.893    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.458     2.491    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.536 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          0.792     3.329    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X25Y39         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.857     1.223    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X25Y39         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]/C
                         clock pessimism             -0.030     1.193    
    SLICE_X25Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.186ns (7.531%)  route 2.284ns (92.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.557     0.893    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.458     2.491    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.536 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          0.826     3.362    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X37Y18         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.820     1.186    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X37Y18         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[11]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X37Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.186ns (7.531%)  route 2.284ns (92.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.557     0.893    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.458     2.491    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.536 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          0.826     3.362    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X37Y18         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.820     1.186    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X37Y18         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[9]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X37Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.186ns (7.375%)  route 2.336ns (92.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.557     0.893    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.458     2.491    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.536 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          0.878     3.415    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X38Y17         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.821     1.187    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X38Y17         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[0]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X38Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.090    image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.186ns (7.375%)  route 2.336ns (92.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.557     0.893    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.458     2.491    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.536 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          0.878     3.415    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X38Y17         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.821     1.187    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X38Y17         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[4]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X38Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.090    image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.186ns (7.375%)  route 2.336ns (92.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.557     0.893    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.458     2.491    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X45Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.536 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=98, routed)          0.878     3.415    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X38Y17         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10085, routed)       0.821     1.187    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X38Y17         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[5]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X38Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.090    image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  2.325    





