<profile>

<section name = "Vitis HLS Report for 'matrixmul'" level="0">
<item name = "Date">Sat Jul 19 17:49:55 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">MM_FifoInterface</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.108 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">33, 33, 0.330 us, 0.330 us, 27, 27, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_Col">31, 31, 8, 3, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 66, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 224, -</column>
<column name="Register">-, -, 116, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8s_8s_16_1_1_U1">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U3">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U2">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19_fu_198_p2">+, 0, 0, 12, 4, 1</column>
<column name="j_fu_178_p2">+, 0, 0, 9, 2, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_181">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_437">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_441">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op40_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln19_fu_204_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="icmp_ln21_fu_184_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln16_fu_170_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_0_blk_n">9, 2, 1, 2</column>
<column name="a_1_blk_n">9, 2, 1, 2</column>
<column name="a_2_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_6_phi_fu_124_p6">20, 4, 8, 32</column>
<column name="ap_phi_mux_icmp_ln214_phi_fu_114_p4">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_empty_5_reg_146">20, 4, 8, 32</column>
<column name="ap_phi_reg_pp0_iter1_empty_reg_135">20, 4, 8, 32</column>
<column name="ap_sig_allocacmp_j3_load">9, 2, 2, 4</column>
<column name="b_0_blk_n">9, 2, 1, 2</column>
<column name="b_1_blk_n">9, 2, 1, 2</column>
<column name="b_2_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten2_fu_60">9, 2, 4, 8</column>
<column name="j3_fu_64">9, 2, 2, 4</column>
<column name="res_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_0_read_reg_316">8, 0, 8, 0</column>
<column name="a_1_read_reg_321">8, 0, 8, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_5_reg_146">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_reg_135">8, 0, 8, 0</column>
<column name="b_0_read_1_reg_302">8, 0, 8, 0</column>
<column name="b_0_read_reg_287">8, 0, 8, 0</column>
<column name="b_1_read_1_reg_297">8, 0, 8, 0</column>
<column name="b_1_read_reg_282">8, 0, 8, 0</column>
<column name="b_2_read_1_reg_307">8, 0, 8, 0</column>
<column name="b_2_read_reg_292">8, 0, 8, 0</column>
<column name="icmp_ln19_reg_312">1, 0, 1, 0</column>
<column name="icmp_ln19_reg_312_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln21_reg_277">1, 0, 1, 0</column>
<column name="indvar_flatten2_fu_60">4, 0, 4, 0</column>
<column name="j3_fu_64">2, 0, 2, 0</column>
<column name="mul_ln26_1_reg_346">16, 0, 16, 0</column>
<column name="select_ln16_reg_273">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="b_1_dout">in, 8, ap_fifo, b_1, pointer</column>
<column name="b_1_empty_n">in, 1, ap_fifo, b_1, pointer</column>
<column name="b_1_read">out, 1, ap_fifo, b_1, pointer</column>
<column name="b_0_dout">in, 8, ap_fifo, b_0, pointer</column>
<column name="b_0_empty_n">in, 1, ap_fifo, b_0, pointer</column>
<column name="b_0_read">out, 1, ap_fifo, b_0, pointer</column>
<column name="b_2_dout">in, 8, ap_fifo, b_2, pointer</column>
<column name="b_2_empty_n">in, 1, ap_fifo, b_2, pointer</column>
<column name="b_2_read">out, 1, ap_fifo, b_2, pointer</column>
<column name="a_0_dout">in, 8, ap_fifo, a_0, pointer</column>
<column name="a_0_empty_n">in, 1, ap_fifo, a_0, pointer</column>
<column name="a_0_read">out, 1, ap_fifo, a_0, pointer</column>
<column name="a_1_dout">in, 8, ap_fifo, a_1, pointer</column>
<column name="a_1_empty_n">in, 1, ap_fifo, a_1, pointer</column>
<column name="a_1_read">out, 1, ap_fifo, a_1, pointer</column>
<column name="a_2_dout">in, 8, ap_fifo, a_2, pointer</column>
<column name="a_2_empty_n">in, 1, ap_fifo, a_2, pointer</column>
<column name="a_2_read">out, 1, ap_fifo, a_2, pointer</column>
<column name="res_din">out, 16, ap_fifo, res, pointer</column>
<column name="res_full_n">in, 1, ap_fifo, res, pointer</column>
<column name="res_write">out, 1, ap_fifo, res, pointer</column>
</table>
</item>
</section>
</profile>
