{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494379965025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494379965028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  9 19:32:44 2017 " "Processing started: Tue May  9 19:32:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494379965028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494379965028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494379965028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494379965746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494379965747 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevator.v(120) " "Verilog HDL information at elevator.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1494380012456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.v 6 6 " "Found 6 design units, including 6 entities, in source file elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevator " "Found entity 1: elevator" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494380012464 ""} { "Info" "ISGN_ENTITY_NAME" "2 elevator_car_driver " "Found entity 2: elevator_car_driver" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494380012464 ""} { "Info" "ISGN_ENTITY_NAME" "3 sequence_detector " "Found entity 3: sequence_detector" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494380012464 ""} { "Info" "ISGN_ENTITY_NAME" "4 testbench_single_request " "Found entity 4: testbench_single_request" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494380012464 ""} { "Info" "ISGN_ENTITY_NAME" "5 testbench_car_driver " "Found entity 5: testbench_car_driver" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494380012464 ""} { "Info" "ISGN_ENTITY_NAME" "6 sequence_detector_testbench " "Found entity 6: sequence_detector_testbench" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494380012464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494380012464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator " "Elaborating entity \"elevator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494380012585 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[9..3\] elevator.v(5) " "Output port \"leds\[9..3\]\" at elevator.v(5) has no driver" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1494380012593 "|elevator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elevator_car_driver elevator_car_driver:cd0 " "Elaborating entity \"elevator_car_driver\" for hierarchy \"elevator_car_driver:cd0\"" {  } { { "elevator.v" "cd0" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494380012614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 elevator.v(125) " "Verilog HDL assignment warning at elevator.v(125): truncated value with size 32 to match size of target (5)" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494380012616 "|elevator|elevator_car_driver:cd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 elevator.v(127) " "Verilog HDL assignment warning at elevator.v(127): truncated value with size 32 to match size of target (5)" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494380012617 "|elevator|elevator_car_driver:cd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence_detector sequence_detector:sd0 " "Elaborating entity \"sequence_detector\" for hierarchy \"sequence_detector:sd0\"" {  } { { "elevator.v" "sd0" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494380012629 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] VCC " "Pin \"leds\[2\]\" is stuck at VCC" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494380013995 "|elevator|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494380013995 "|elevator|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494380013995 "|elevator|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494380013995 "|elevator|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494380013995 "|elevator|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494380013995 "|elevator|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494380013995 "|elevator|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494380013995 "|elevator|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494380013995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1494380014224 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494380014669 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/output_files/elevator.map.smsg " "Generated suppressed messages file /home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/output_files/elevator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494380014734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494380014952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494380014952 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494380015129 "|elevator|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494380015129 "|elevator|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494380015129 "|elevator|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494380015129 "|elevator|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494380015129 "|elevator|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494380015129 "|elevator|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "elevator.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494380015129 "|elevator|switches[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1494380015129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494380015132 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494380015132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494380015132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494380015132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494380015161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  9 19:33:35 2017 " "Processing ended: Tue May  9 19:33:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494380015161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494380015161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494380015161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494380015161 ""}
