
---------- Begin Simulation Statistics ----------
final_tick                               2542192568500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223044                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   223042                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.82                       # Real time elapsed on the host
host_tick_rate                              647437257                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196940                       # Number of instructions simulated
sim_ops                                       4196940                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012183                       # Number of seconds simulated
sim_ticks                                 12182723500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.907511                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  371768                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               760145                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2686                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115746                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            950461                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30928                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          223772                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           192844                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1157190                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72059                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30216                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196940                       # Number of instructions committed
system.cpu.committedOps                       4196940                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.802239                       # CPI: cycles per instruction
system.cpu.discardedOps                        315944                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619128                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480039                       # DTB hits
system.cpu.dtb.data_misses                       8466                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417406                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875712                       # DTB read hits
system.cpu.dtb.read_misses                       7598                       # DTB read misses
system.cpu.dtb.write_accesses                  201722                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604327                       # DTB write hits
system.cpu.dtb.write_misses                       868                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18262                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3697229                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1167665                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687717                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17103207                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172347                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  991813                       # ITB accesses
system.cpu.itb.fetch_acv                          463                       # ITB acv
system.cpu.itb.fetch_hits                      985979                       # ITB hits
system.cpu.itb.fetch_misses                      5834                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11224727000     92.10%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9227000      0.08%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19546000      0.16%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               933616000      7.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12187116000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8211693000     67.38%     67.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3975423000     32.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24351647                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85405      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542055     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839536     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592669     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196940                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7248440                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318479                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22718457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22718457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22718457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22718457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116504.907692                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116504.907692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116504.907692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116504.907692                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12958488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12958488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12958488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12958488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66453.784615                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66453.784615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66453.784615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66453.784615                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22368960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22368960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide       116505                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total       116505                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12758991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12758991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66453.078125                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66453.078125                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.297748                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539680519000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.297748                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206109                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206109                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130994                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34901                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88957                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34558                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28968                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28968                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89547                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41341                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11420288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11420288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18153849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160271                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002702                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051908                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159838     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160271                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837295534                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378286000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474876000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5727040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10226496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5727040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5727040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34901                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34901                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470095213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369330881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839426094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470095213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470095213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183346852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183346852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183346852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470095213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369330881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022772946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000197944250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7485                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7485                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414603                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114233                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159789                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123646                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159789                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123646                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10396                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2013                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5793                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043043500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4844162250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13675.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32425.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105679                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81954                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159789                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123646                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.031287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.885950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.540836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35479     42.56%     42.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24742     29.68%     72.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10040     12.04%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4769      5.72%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2501      3.00%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1436      1.72%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          986      1.18%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          559      0.67%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2845      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.958049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.382443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.638357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1347     18.00%     18.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5651     75.50%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           308      4.11%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78      1.04%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            27      0.36%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           21      0.28%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7485                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6692     89.41%     89.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      1.08%     90.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              450      6.01%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              188      2.51%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.91%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7485                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9561152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7782976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10226496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7913344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12182718500                       # Total gap between requests
system.mem_ctrls.avgGap                      42982.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5093760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7782976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418113404.609404504299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366698956.928637504578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638853537.142166972160                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123646                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2587862000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256300250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299044465250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28919.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32093.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2418553.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320336100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170239905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569436420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315350640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5338350390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        182712960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7857723375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.989060                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    421878250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11354205250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274918560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146099910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497229600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319448340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5261402670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247511040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7707907080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.691621                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    591632500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11184451000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12175523500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1711931                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1711931                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1711931                       # number of overall hits
system.cpu.icache.overall_hits::total         1711931                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89548                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89548                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89548                       # number of overall misses
system.cpu.icache.overall_misses::total         89548                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5517603000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5517603000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5517603000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5517603000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1801479                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1801479                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1801479                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1801479                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049708                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049708                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049708                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049708                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61616.149998                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61616.149998                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61616.149998                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61616.149998                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88957                       # number of writebacks
system.cpu.icache.writebacks::total             88957                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89548                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89548                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89548                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89548                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5428056000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5428056000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5428056000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5428056000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049708                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049708                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049708                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049708                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60616.161165                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60616.161165                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60616.161165                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60616.161165                       # average overall mshr miss latency
system.cpu.icache.replacements                  88957                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1711931                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1711931                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89548                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89548                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5517603000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5517603000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1801479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1801479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61616.149998                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61616.149998                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5428056000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5428056000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60616.161165                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60616.161165                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.833543                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1763874                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89035                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.811018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.833543                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3692505                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3692505                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336986                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336986                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336986                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336986                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106061                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106061                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106061                       # number of overall misses
system.cpu.dcache.overall_misses::total        106061                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6791410000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6791410000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6791410000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6791410000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443047                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443047                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443047                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443047                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073498                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073498                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073498                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073498                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64033.056449                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64033.056449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64033.056449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64033.056449                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34725                       # number of writebacks
system.cpu.dcache.writebacks::total             34725                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36621                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36621                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4417602500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4417602500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4417602500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4417602500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048120                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63617.547523                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63617.547523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63617.547523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63617.547523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69280                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3326392500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3326392500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67033.280938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67033.280938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9164                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9164                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2702355000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2702355000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66792.431845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66792.431845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3465017500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3465017500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61395.114993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61395.114993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1715247500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1715247500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59185.242055                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59185.242055                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10309                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10309                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64199000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64199000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078731                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078731                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72870.601589                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72870.601589                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63318000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63318000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078731                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078731                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71870.601589                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71870.601589                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542192568500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.364135                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398471                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69280                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.185782                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.364135                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001026                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001026                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2603535050500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 288126                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   288126                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   132.56                       # Real time elapsed on the host
host_tick_rate                              445309449                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38194282                       # Number of instructions simulated
sim_ops                                      38194282                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059031                       # Number of seconds simulated
sim_ticks                                 59030754000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.224683                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2768074                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4596245                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             112830                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            570337                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4689056                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             160241                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          839426                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           679185                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6682112                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1123113                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        89906                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33258051                       # Number of instructions committed
system.cpu.committedOps                      33258051                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.527977                       # CPI: cycles per instruction
system.cpu.discardedOps                       3199045                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6441029                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                      9701194                       # DTB hits
system.cpu.dtb.data_misses                      14519                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3640694                       # DTB read accesses
system.cpu.dtb.read_acv                            36                       # DTB read access violations
system.cpu.dtb.read_hits                      5492609                       # DTB read hits
system.cpu.dtb.read_misses                      12932                       # DTB read misses
system.cpu.dtb.write_accesses                 2800335                       # DTB write accesses
system.cpu.dtb.write_acv                           34                       # DTB write access violations
system.cpu.dtb.write_hits                     4208585                       # DTB write hits
system.cpu.dtb.write_misses                      1587                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613730                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           27203600                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7987474                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4523042                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63327680                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283449                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10560906                       # ITB accesses
system.cpu.itb.fetch_acv                         1159                       # ITB acv
system.cpu.itb.fetch_hits                    10556320                       # ITB hits
system.cpu.itb.fetch_misses                      4586                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   323      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15726     27.96%     28.55% # number of callpals executed
system.cpu.kern.callpal::rdps                     724      1.29%     29.84% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.84% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.84% # number of callpals executed
system.cpu.kern.callpal::rti                     1603      2.85%     32.69% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.56% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.57% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.43%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56248                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63504                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6971     39.80%     39.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.73%     40.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      61      0.35%     40.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10357     59.13%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17516                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6600     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.95%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       61      0.46%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6601     49.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13389                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49745048000     84.27%     84.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               235460500      0.40%     84.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                73642500      0.12%     84.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8979099000     15.21%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          59033250000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946780                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637347                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764387                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1094                      
system.cpu.kern.mode_good::user                  1071                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1877                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1071                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  49                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.582845                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.469388                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.730063                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33339634500     56.48%     56.48% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24667217500     41.79%     98.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1026398000      1.74%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      323                       # number of times the context was actually changed
system.cpu.numCycles                        117333643                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328014      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18476557     55.56%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533674      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282156      3.86%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456878     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429285     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771585      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771874      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184509      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33258051                       # Class of committed instruction
system.cpu.quiesceCycles                       727865                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        54005963                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          754                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       759728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1518798                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15476605536                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15476605536                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15476605536                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15476605536                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118040.206051                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118040.206051                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118040.206051                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118040.206051                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1103                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   30                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    36.766667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8913557559                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8913557559                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8913557559                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8913557559                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67983.781616                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67983.781616                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67983.781616                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67983.781616                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     34960381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     34960381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117711.720539                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117711.720539                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20110381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20110381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67711.720539                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67711.720539                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15441645155                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15441645155                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118040.951833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118040.951833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8893447178                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8893447178                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67984.399294                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67984.399294                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1525                       # Transaction distribution
system.membus.trans_dist::ReadResp             519023                       # Transaction distribution
system.membus.trans_dist::WriteReq               2246                       # Transaction distribution
system.membus.trans_dist::WriteResp              2246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267449                       # Transaction distribution
system.membus.trans_dist::WritebackClean       365572                       # Transaction distribution
system.membus.trans_dist::CleanEvict           126046                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               44                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110823                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110823                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         365573                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151925                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1096702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1096702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       787325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       794867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2153801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46792256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46792256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25541184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25548875                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80713739                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              361                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            762952                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001051                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032405                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  762150     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     802      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              762952                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7054500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4122449886                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1659628                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1410521000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1919830000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23395648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16796672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40192704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23395648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23395648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17116736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17116736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          365557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          262448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              628011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267449                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267449                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         396329818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         284541038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             680877361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    396329818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        396329818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      289963025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            289963025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      289963025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        396329818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        284541038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            970840386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    565003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    271386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    260358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000271565250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34560                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34561                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1545690                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             534045                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      628011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     632682                       # Number of write requests accepted
system.mem_ctrls.readBursts                    628011                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   632682                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96261                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 67679                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            51290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30639                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7418627250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2658750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17388939750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13951.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32701.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       550                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   383669                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  416737                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                628011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               632682                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  495512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       296337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.866109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.899779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.381577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       123546     41.69%     41.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        84235     28.43%     70.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34028     11.48%     81.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14767      4.98%     86.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8631      2.91%     89.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4808      1.62%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3005      1.01%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2468      0.83%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20849      7.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       296337                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.385868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.850295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8386     24.26%     24.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4382     12.68%     36.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18450     53.38%     90.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1547      4.48%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           652      1.89%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           363      1.05%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           240      0.69%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           123      0.36%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           113      0.33%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            84      0.24%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            65      0.19%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            38      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           23      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           16      0.05%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           16      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           14      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           12      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           26      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34561                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.348061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.313177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.660256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         34117     98.72%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           389      1.13%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            31      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             6      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             6      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::204-207            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34560                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34032000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6160704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36159488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40192704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40491648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       576.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       612.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    680.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    685.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59030754000                       # Total gap between requests
system.mem_ctrls.avgGap                      46824.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17368704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16662912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36159488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 294231444.172303795815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 282275100.196077466011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6505.083773790184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 612553381.920210599899                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       365557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       262448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       632682                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9187015500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8201255000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       669250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1496723289000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25131.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31249.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    111541.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2365680.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1141436100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            606664905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2007261060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1519735140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4659585840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24292140300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2212793760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36439617105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.298859                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5518851250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1971060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51544809250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            974695680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            518036475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1789840920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1429841520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4659585840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24435816210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2091803520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35899620165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.151137                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5196427500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1971060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51867233000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1822                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1822                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133062                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133062                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7542                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382291                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               829500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5296000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683204536                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5500500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              545500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     1044834.254144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    4423684.321693                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        92000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     84746500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60964252000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    378230000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14222233                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14222233                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14222233                       # number of overall hits
system.cpu.icache.overall_hits::total        14222233                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       365573                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         365573                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       365573                       # number of overall misses
system.cpu.icache.overall_misses::total        365573                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20604651500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20604651500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20604651500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20604651500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14587806                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14587806                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14587806                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14587806                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025060                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025060                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56362.618410                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56362.618410                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56362.618410                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56362.618410                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       365572                       # number of writebacks
system.cpu.icache.writebacks::total            365572                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       365573                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       365573                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       365573                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       365573                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20239078500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20239078500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20239078500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20239078500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025060                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025060                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55362.618410                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55362.618410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55362.618410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55362.618410                       # average overall mshr miss latency
system.cpu.icache.replacements                 365572                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14222233                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14222233                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       365573                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        365573                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20604651500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20604651500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14587806                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14587806                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56362.618410                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56362.618410                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       365573                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       365573                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20239078500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20239078500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55362.618410                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55362.618410                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999809                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14635962                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            365572                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.035785                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29541185                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29541185                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9078961                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9078961                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9078961                       # number of overall hits
system.cpu.dcache.overall_hits::total         9078961                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       368552                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         368552                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       368552                       # number of overall misses
system.cpu.dcache.overall_misses::total        368552                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23353396500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23353396500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23353396500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23353396500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9447513                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9447513                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9447513                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9447513                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039010                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039010                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039010                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63365.268673                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63365.268673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63365.268673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63365.268673                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136633                       # number of writebacks
system.cpu.dcache.writebacks::total            136633                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107940                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107940                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       260612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       260612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       260612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       260612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3771                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3771                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16340420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16340420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16340420500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16340420500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256932500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256932500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027585                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027585                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027585                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027585                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62700.184566                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62700.184566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62700.184566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62700.184566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68133.784142                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68133.784142                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 262382                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5210138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5210138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       153158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        153158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10162499000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10162499000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5363296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5363296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66353.040651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66353.040651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3402                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3402                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149756                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149756                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9794857500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9794857500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256932500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256932500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027922                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027922                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65405.442854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65405.442854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168480.327869                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168480.327869                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13190897500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13190897500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61240.784330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61240.784330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104538                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104538                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2246                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2246                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6545563000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6545563000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59045.635780                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59045.635780                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106830                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106830                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146246500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146246500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017384                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017384                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77379.100529                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77379.100529                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    143973500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    143973500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017320                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017320                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76459.638874                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76459.638874                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108581                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108581                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108581                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108581                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  61342482000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.618193                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9328200                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            262451                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.542635                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.618193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          379                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19592079                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19592079                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3132431044000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 321904                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758144                       # Number of bytes of host memory used
host_op_rate                                   321904                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1643.12                       # Real time elapsed on the host
host_tick_rate                              321884825                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   528927008                       # Number of instructions simulated
sim_ops                                     528927008                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.528896                       # Number of seconds simulated
sim_ticks                                528895993500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.320341                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                35989435                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             48424744                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              18719                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           9097374                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          58672036                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             550555                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2538636                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1988081                       # Number of indirect misses.
system.cpu.branchPred.lookups                68359895                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3284497                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       162622                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   490732726                       # Number of instructions committed
system.cpu.committedOps                     490732726                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.126824                       # CPI: cycles per instruction
system.cpu.discardedOps                      29153613                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                138469777                       # DTB accesses
system.cpu.dtb.data_acv                           126                       # DTB access violations
system.cpu.dtb.data_hits                    140949714                       # DTB hits
system.cpu.dtb.data_misses                     258995                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 99273980                       # DTB read accesses
system.cpu.dtb.read_acv                           125                       # DTB read access violations
system.cpu.dtb.read_hits                    100079203                       # DTB read hits
system.cpu.dtb.read_misses                     213184                       # DTB read misses
system.cpu.dtb.write_accesses                39195797                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    40870511                       # DTB write hits
system.cpu.dtb.write_misses                     45811                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            90224423                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          307812597                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         120848154                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         47234037                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       348766556                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.470185                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               145253627                       # ITB accesses
system.cpu.itb.fetch_acv                          945                       # ITB acv
system.cpu.itb.fetch_hits                   145245043                       # ITB hits
system.cpu.itb.fetch_misses                      8584                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   306      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19414     18.30%     18.59% # number of callpals executed
system.cpu.kern.callpal::rdps                    1287      1.21%     19.80% # number of callpals executed
system.cpu.kern.callpal::rti                     2289      2.16%     21.96% # number of callpals executed
system.cpu.kern.callpal::callsys                  519      0.49%     22.45% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     22.45% # number of callpals executed
system.cpu.kern.callpal::rdunique               82290     77.55%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 106108                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     226070                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       64                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7985     35.86%     35.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      22      0.10%     35.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     541      2.43%     38.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13718     61.61%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22266                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7984     48.30%     48.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       22      0.13%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      541      3.27%     51.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7984     48.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16531                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             517950789500     98.04%     98.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                43023500      0.01%     98.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               754218500      0.14%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9564737500      1.81%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         528312769000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999875                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.582009                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.742432                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2251                      
system.cpu.kern.mode_good::user                  2243                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2572                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2243                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.875194                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.930550                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        27386798000      5.18%      5.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         493582620000     93.43%     98.61% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7343223000      1.39%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      306                       # number of times the context was actually changed
system.cpu.numCycles                       1043702234                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        64                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            34630243      7.06%      7.06% # Class of committed instruction
system.cpu.op_class_0::IntAlu               241962571     49.31%     56.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                1693290      0.35%     56.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.71% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              49708814     10.13%     66.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11176149      2.28%     69.12% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2125683      0.43%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11405352      2.32%     71.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1060425      0.22%     72.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               270817      0.06%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::MemRead               63016061     12.84%     84.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite              34860076      7.10%     92.09% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          31871589      6.49%     98.58% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5581206      1.14%     99.72% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1370450      0.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                490732726                       # Class of committed instruction
system.cpu.quiesceCycles                     14089682                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       694935678                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          178                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3548107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7096167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1463362591                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1463362591                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1463362591                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1463362591                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118146.503391                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118146.503391                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118146.503391                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118146.503391                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           146                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    48.666667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    843363119                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    843363119                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    843363119                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    843363119                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68090.030599                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68090.030599                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68090.030599                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68090.030599                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4112982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4112982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 120970.058824                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120970.058824                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2412982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2412982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 70970.058824                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70970.058824                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1459249609                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1459249609                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118138.731299                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118138.731299                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    840950137                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    840950137                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68082.103060                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68082.103060                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 245                       # Transaction distribution
system.membus.trans_dist::ReadResp            2292914                       # Transaction distribution
system.membus.trans_dist::WriteReq                892                       # Transaction distribution
system.membus.trans_dist::WriteResp               892                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1779479                       # Transaction distribution
system.membus.trans_dist::WritebackClean       516698                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1251882                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1243038                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1243038                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         516698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1775972                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1550033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1550033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9056900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9059174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10633979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     66133440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     66133440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5566                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    306308864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    306314430                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               373238398                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              121                       # Total snoops (count)
system.membus.snoopTraffic                       7744                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3549197                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007082                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3549019     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     178      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3549197                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2455000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17160014296                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             188732                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16039077250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2725469250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33064768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      193212800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          226277568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33064768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33064768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    113886656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       113886656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          516637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3018950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3535587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1779479                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1779479                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          62516579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         365313412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             427829991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     62516579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62516579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      215329020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            215329020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      215329020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         62516579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        365313412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            643159011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2148054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    408026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2756531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011716030500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       131219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       131218                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8584486                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2019490                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3535587                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2296081                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3535587                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2296081                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 371030                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                148027                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            224383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            145584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            190287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            237695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            274270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            150291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            166185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            209569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            217214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            156153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           206337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           172531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           264084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           162457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           176814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           210703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            176957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            106524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            147356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            190525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            177677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            148096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            120855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           151165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           178232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           101578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           121984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           156274                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37803155250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15822785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             97138599000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11945.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30695.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        48                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2329588                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1647902                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3535587                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2296081                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3047513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  113151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 118059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 134150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 132918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 131682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 131851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 132028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 132330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 131792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 131706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 131672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 131406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 131308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 131343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    131                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1335128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.659772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.579122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.563429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       531354     39.80%     39.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       370622     27.76%     67.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       139152     10.42%     77.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        73246      5.49%     83.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62444      4.68%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24174      1.81%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16756      1.26%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12945      0.97%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       104435      7.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1335128                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       131218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.116265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.417702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        130936     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          206      0.16%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           52      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        131218                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       131219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.348670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.907963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        110319     84.07%     84.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         19875     15.15%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           991      0.76%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            23      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        131219                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              202531648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23745920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               137475968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               226277568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            146949184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       382.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       259.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    427.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    277.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  528895949500                       # Total gap between requests
system.mem_ctrls.avgGap                      90693.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     26113664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    176417984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    137475968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 49373911.545805647969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 333558934.399452924728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 259930061.277728289366                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       516637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3018950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2296081                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13541629750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  83596969250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12872938414000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26211.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27690.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5606482.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4965998520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2639494605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11183332020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5237518320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41750651280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     181249156890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50465192640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       297491344275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.476078                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 129190514250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17661020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 382044459250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4566829680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2427327540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11411604960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5975380980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41750651280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     179937225510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51569976960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       297638996910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.755250                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 132027686000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17661020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 379207287500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13244                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13244                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2274                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5566                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796366                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1456500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1382000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64577591                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              826500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              102000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               31500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 128                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     110108585.937500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    305440850.917910                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       198500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974238000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    521849044000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7046949500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    146689861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        146689861                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    146689861                       # number of overall hits
system.cpu.icache.overall_hits::total       146689861                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       516697                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         516697                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       516697                       # number of overall misses
system.cpu.icache.overall_misses::total        516697                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  29876271000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  29876271000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  29876271000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  29876271000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    147206558                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    147206558                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    147206558                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    147206558                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003510                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003510                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003510                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003510                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57821.645955                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57821.645955                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57821.645955                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57821.645955                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       516698                       # number of writebacks
system.cpu.icache.writebacks::total            516698                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       516697                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       516697                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       516697                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       516697                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  29359573000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  29359573000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  29359573000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  29359573000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003510                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003510                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003510                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003510                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56821.644020                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56821.644020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56821.644020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56821.644020                       # average overall mshr miss latency
system.cpu.icache.replacements                 516698                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    146689861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       146689861                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       516697                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        516697                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  29876271000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  29876271000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    147206558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    147206558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57821.645955                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57821.645955                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       516697                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       516697                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  29359573000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  29359573000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003510                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003510                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56821.644020                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56821.644020                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           147214840                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            517210                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            284.632625                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         294929814                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        294929814                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    126479845                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        126479845                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    126479845                       # number of overall hits
system.cpu.dcache.overall_hits::total       126479845                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4132501                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4132501                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4132501                       # number of overall misses
system.cpu.dcache.overall_misses::total       4132501                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 249208406500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 249208406500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 249208406500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 249208406500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    130612346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    130612346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    130612346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    130612346                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031639                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031639                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031639                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031639                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60304.499987                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60304.499987                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60304.499987                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60304.499987                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1767127                       # number of writebacks
system.cpu.dcache.writebacks::total           1767127                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1116591                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1116591                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1116591                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1116591                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3015910                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3015910                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3015910                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3015910                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1137                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1137                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 176516901500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 176516901500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 176516901500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 176516901500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     42039500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     42039500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023091                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023091                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023091                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023091                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58528.570647                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58528.570647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58528.570647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58528.570647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 36974.054529                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 36974.054529                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3018975                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     88417615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        88417615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1879949                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1879949                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 109570676500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 109570676500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     90297564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     90297564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58283.855839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58283.855839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       106983                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       106983                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1772966                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1772966                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 101554979500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 101554979500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     42039500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     42039500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57279.710666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57279.710666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 171589.795918                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171589.795918                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     38062230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38062230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2252552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2252552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 139637730000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 139637730000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     40314782                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     40314782                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.055874                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.055874                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61990.901875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61990.901875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1009608                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1009608                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1242944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1242944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          892                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          892                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  74961922000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  74961922000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60309.975349                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60309.975349                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        76764                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        76764                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3067                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3067                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    235195000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    235195000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        79831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        79831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.038419                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038419                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76685.686338                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76685.686338                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3066                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3066                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    232067500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    232067500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.038406                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038406                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75690.639269                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75690.639269                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        79719                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        79719                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        79719                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        79719                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 528895993500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           129916166                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3019999                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.018612                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          709                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         264562767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        264562767                       # Number of data accesses

---------- End Simulation Statistics   ----------
