-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\pulse_detector_v4_4\HDL_Discrete_FIR_Filter.vhd
-- Created: 2022-07-05 22:17:10
-- 
-- Generated by MATLAB 9.3 and HDL Coder 3.11
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: HDL_Discrete_FIR_Filter
-- Source Path: pulse_detector_v4_4/Pulse Detector/HDL Discrete FIR Filter
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY HDL_Discrete_FIR_Filter IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        HDL_Discrete_FIR_Filter_in_re     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        HDL_Discrete_FIR_Filter_in_im     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        HDL_Discrete_FIR_Filter_out_re    :   OUT   std_logic_vector(39 DOWNTO 0);  -- sfix40_En37
        HDL_Discrete_FIR_Filter_out_im    :   OUT   std_logic_vector(39 DOWNTO 0)  -- sfix40_En37
        );
END HDL_Discrete_FIR_Filter;


ARCHITECTURE rtl OF HDL_Discrete_FIR_Filter IS

  -- Signals
  SIGNAL HDL_Discrete_FIR_Filter_in_re_signed : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL HDL_Discrete_FIR_Filter_in_im_signed : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL coeff1_re                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff1_im                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp              : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_1            : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_2            : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_3            : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product1_re                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product1_im                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL finalsum_cast1_re                : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL finalsum_cast1_im                : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff2_re                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff2_im                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_4            : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_5            : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_6            : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_7            : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product2_re                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product2_im                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_1_cast1_re                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_1_cast1_im                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff3_re                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff3_im                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_8            : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_9            : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_10           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_11           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product3_re                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product3_im                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_2_cast1_re                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_2_cast1_im                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff4_re                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff4_im                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_12           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_13           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_14           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_15           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product4_re                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product4_im                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_3_cast1_re                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_3_cast1_im                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff5_re                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff5_im                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_16           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_17           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_18           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_19           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product5_re                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product5_im                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_4_cast1_re                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_4_cast1_im                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff6_re                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff6_im                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_20           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_21           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_22           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_23           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product6_re                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product6_im                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_5_cast1_re                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_5_cast1_im                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff7_re                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff7_im                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_24           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_25           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_26           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_27           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product7_re                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product7_im                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_6_cast1_re                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_6_cast1_im                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff8_re                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff8_im                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_28           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_29           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_30           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_31           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product8_re                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product8_im                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_7_cast1_re                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_7_cast1_im                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff9_re                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff9_im                        : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_32           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_33           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_34           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_35           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product9_re                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product9_im                      : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_8_cast1_re                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_8_cast1_im                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff10_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff10_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_36           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_37           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_38           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_39           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product10_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product10_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_9_cast1_re                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_9_cast1_im                   : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff11_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff11_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_40           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_41           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_42           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_43           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product11_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product11_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_10_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_10_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff12_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff12_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_44           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_45           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_46           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_47           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product12_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product12_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_11_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_11_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff13_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff13_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_48           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_49           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_50           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_51           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product13_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product13_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_12_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_12_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff14_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff14_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_52           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_53           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_54           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_55           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product14_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product14_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_13_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_13_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff15_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff15_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_56           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_57           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_58           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_59           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product15_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product15_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_14_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_14_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff16_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff16_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_60           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_61           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_62           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_63           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product16_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product16_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_15_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_15_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff17_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff17_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_64           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_65           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_66           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_67           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product17_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product17_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_16_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_16_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff18_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff18_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_68           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_69           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_70           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_71           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product18_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product18_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_17_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_17_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff19_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff19_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_72           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_73           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_74           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_75           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product19_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product19_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_18_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_18_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff20_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff20_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_76           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_77           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_78           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_79           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product20_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product20_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_19_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_19_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff21_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff21_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_80           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_81           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_82           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_83           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product21_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product21_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_20_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_20_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff22_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff22_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_84           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_85           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_86           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_87           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product22_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product22_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_21_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_21_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff23_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff23_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_88           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_89           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_90           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_91           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product23_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product23_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_22_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_22_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff24_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff24_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_92           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_93           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_94           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_95           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product24_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product24_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_23_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_23_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff25_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff25_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_96           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_97           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_98           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_99           : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product25_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product25_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_24_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_24_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff26_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff26_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_100          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_101          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_102          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_103          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product26_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product26_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_25_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_25_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff27_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff27_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_104          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_105          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_106          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_107          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product27_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product27_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_26_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_26_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff28_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff28_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_108          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_109          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_110          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_111          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product28_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product28_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_27_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_27_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff29_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff29_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_112          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_113          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_114          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_115          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product29_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product29_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_28_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_28_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff30_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff30_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_116          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_117          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_118          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_119          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product30_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product30_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_29_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_29_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff31_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff31_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_120          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_121          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_122          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_123          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product31_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product31_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_30_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_30_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff32_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff32_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_124          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_125          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_126          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_127          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product32_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product32_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_31_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_31_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff33_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff33_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_128          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_129          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_130          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_131          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product33_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product33_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_32_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_32_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff34_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff34_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_132          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_133          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_134          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_135          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product34_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product34_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_33_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_33_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff35_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff35_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_136          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_137          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_138          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_139          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product35_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product35_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_34_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_34_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff36_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff36_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_140          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_141          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_142          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_143          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product36_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product36_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_35_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_35_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff37_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff37_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_144          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_145          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_146          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_147          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product37_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product37_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_36_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_36_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff38_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff38_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_148          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_149          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_150          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_151          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product38_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product38_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_37_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_37_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff39_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff39_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_152          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_153          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_154          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_155          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product39_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product39_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_38_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_38_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff40_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff40_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_156          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_157          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_158          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_159          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product40_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product40_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_39_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_39_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff41_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff41_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_160          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_161          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_162          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_163          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product41_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product41_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_40_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_40_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff42_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff42_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_164          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_165          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_166          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_167          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product42_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product42_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_41_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_41_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff43_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff43_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_168          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_169          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_170          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_171          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product43_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product43_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_42_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_42_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff44_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff44_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_172          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_173          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_174          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_175          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product44_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product44_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_43_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_43_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff45_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff45_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_176          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_177          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_178          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_179          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product45_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product45_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_44_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_44_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff46_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff46_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_180          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_181          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_182          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_183          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product46_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product46_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_45_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_45_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff47_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff47_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_184          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_185          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_186          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_187          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product47_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product47_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_46_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_46_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff48_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff48_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_188          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_189          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_190          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_191          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product48_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product48_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_47_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_47_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff49_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff49_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_192          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_193          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_194          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_195          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product49_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product49_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_48_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_48_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff50_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff50_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_196          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_197          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_198          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_199          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product50_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product50_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_49_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_49_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff51_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff51_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_200          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_201          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_202          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_203          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product51_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product51_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_50_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_50_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff52_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff52_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_204          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_205          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_206          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_207          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product52_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product52_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_51_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_51_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff53_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff53_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_208          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_209          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_210          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_211          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product53_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product53_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_52_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_52_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff54_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff54_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_212          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_213          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_214          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_215          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product54_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product54_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_53_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_53_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff55_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff55_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_216          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_217          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_218          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_219          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product55_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product55_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_54_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_54_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff56_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff56_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_220          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_221          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_222          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_223          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product56_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product56_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_55_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_55_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff57_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff57_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_224          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_225          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_226          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_227          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product57_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product57_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_56_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_56_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff58_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff58_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_228          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_229          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_230          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_231          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product58_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product58_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_57_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_57_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff59_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff59_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_232          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_233          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_234          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_235          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product59_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product59_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_58_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_58_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff60_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff60_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_236          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_237          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_238          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_239          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product60_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product60_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_59_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_59_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff61_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff61_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_240          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_241          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_242          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_243          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product61_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product61_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_60_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_60_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff62_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff62_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_244          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_245          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_246          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_247          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product62_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product62_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_61_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_61_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff63_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff63_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_248          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_249          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_250          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_251          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product63_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product63_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_62_cast1_re                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_62_cast1_im                  : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL coeff64_re                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL coeff64_im                       : signed(17 DOWNTO 0);  -- sfix18_En23
  SIGNAL multiplier_mul_temp_252          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_253          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_254          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL multiplier_mul_temp_255          : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product64_re                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL product64_im                     : signed(33 DOWNTO 0);  -- sfix34_En37
  SIGNAL sum_63_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_63_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_63_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_63_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_1                 : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_2                 : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_3                 : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_62_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_62_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_62_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_62_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_62_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_62_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_4                 : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_5                 : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_6                 : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_7                 : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_61_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_61_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_61_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_61_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_61_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_61_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_8                 : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_9                 : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_10                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_11                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_60_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_60_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_60_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_60_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_60_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_60_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_12                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_13                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_14                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_15                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_59_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_59_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_59_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_59_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_59_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_59_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_16                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_17                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_18                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_19                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_58_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_58_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_58_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_58_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_58_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_58_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_20                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_21                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_22                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_23                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_57_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_57_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_57_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_57_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_57_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_57_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_24                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_25                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_26                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_27                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_56_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_56_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_56_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_56_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_56_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_56_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_28                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_29                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_30                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_31                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_55_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_55_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_55_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_55_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_55_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_55_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_32                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_33                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_34                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_35                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_54_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_54_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_54_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_54_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_54_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_54_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_36                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_37                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_38                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_39                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_53_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_53_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_53_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_53_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_53_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_53_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_40                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_41                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_42                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_43                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_52_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_52_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_52_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_52_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_52_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_52_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_44                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_45                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_46                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_47                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_51_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_51_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_51_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_51_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_51_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_51_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_48                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_49                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_50                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_51                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_50_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_50_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_50_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_50_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_50_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_50_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_52                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_53                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_54                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_55                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_49_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_49_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_49_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_49_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_49_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_49_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_56                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_57                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_58                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_59                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_48_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_48_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_48_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_48_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_48_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_48_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_60                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_61                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_62                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_63                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_47_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_47_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_47_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_47_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_47_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_47_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_64                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_65                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_66                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_67                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_46_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_46_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_46_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_46_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_46_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_46_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_68                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_69                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_70                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_71                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_45_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_45_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_45_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_45_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_45_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_45_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_72                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_73                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_74                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_75                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_44_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_44_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_44_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_44_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_44_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_44_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_76                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_77                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_78                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_79                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_43_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_43_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_43_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_43_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_43_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_43_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_80                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_81                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_82                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_83                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_42_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_42_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_42_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_42_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_42_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_42_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_84                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_85                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_86                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_87                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_41_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_41_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_41_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_41_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_41_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_41_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_88                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_89                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_90                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_91                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_40_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_40_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_40_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_40_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_40_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_40_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_92                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_93                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_94                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_95                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_39_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_39_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_39_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_39_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_39_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_39_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_96                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_97                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_98                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_99                : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_38_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_38_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_38_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_38_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_38_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_38_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_100               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_101               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_102               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_103               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_37_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_37_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_37_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_37_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_37_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_37_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_104               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_105               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_106               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_107               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_36_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_36_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_36_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_36_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_36_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_36_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_108               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_109               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_110               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_111               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_35_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_35_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_35_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_35_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_35_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_35_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_112               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_113               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_114               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_115               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_34_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_34_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_34_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_34_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_34_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_34_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_116               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_117               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_118               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_119               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_33_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_33_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_33_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_33_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_33_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_33_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_120               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_121               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_122               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_123               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_32_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_32_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_32_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_32_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_32_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_32_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_124               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_125               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_126               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_127               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_31_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_31_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_31_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_31_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_31_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_31_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_128               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_129               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_130               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_131               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_30_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_30_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_30_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_30_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_30_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_30_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_132               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_133               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_134               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_135               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_29_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_29_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_29_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_29_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_29_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_29_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_136               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_137               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_138               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_139               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_28_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_28_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_28_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_28_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_28_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_28_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_140               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_141               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_142               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_143               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_27_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_27_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_27_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_27_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_27_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_27_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_144               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_145               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_146               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_147               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_26_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_26_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_26_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_26_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_26_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_26_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_148               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_149               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_150               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_151               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_25_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_25_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_25_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_25_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_25_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_25_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_152               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_153               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_154               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_155               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_24_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_24_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_24_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_24_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_24_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_24_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_156               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_157               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_158               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_159               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_23_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_23_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_23_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_23_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_23_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_23_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_160               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_161               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_162               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_163               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_22_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_22_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_22_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_22_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_22_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_22_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_164               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_165               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_166               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_167               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_21_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_21_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_21_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_21_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_21_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_21_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_168               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_169               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_170               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_171               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_20_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_20_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_20_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_20_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_20_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_20_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_172               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_173               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_174               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_175               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_19_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_19_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_19_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_19_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_19_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_19_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_176               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_177               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_178               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_179               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_18_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_18_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_18_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_18_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_18_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_18_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_180               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_181               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_182               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_183               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_17_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_17_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_17_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_17_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_17_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_17_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_184               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_185               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_186               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_187               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_16_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_16_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_16_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_16_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_16_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_16_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_188               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_189               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_190               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_191               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_15_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_15_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_15_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_15_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_15_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_15_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_192               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_193               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_194               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_195               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_14_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_14_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_14_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_14_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_14_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_14_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_196               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_197               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_198               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_199               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_13_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_13_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_13_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_13_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_13_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_13_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_200               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_201               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_202               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_203               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_12_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_12_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_12_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_12_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_12_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_12_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_204               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_205               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_206               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_207               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_11_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_11_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_11_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_11_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_11_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_11_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_208               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_209               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_210               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_211               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_10_temp_re                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_10_temp_im                   : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_10_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_10_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_10_re                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_10_im                        : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_212               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_213               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_214               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_215               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_9_temp_re                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_9_temp_im                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_9_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_9_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_9_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_9_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_216               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_217               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_218               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_219               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_8_temp_re                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_8_temp_im                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_8_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_8_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_8_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_8_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_220               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_221               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_222               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_223               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_7_temp_re                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_7_temp_im                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_7_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_7_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_7_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_7_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_224               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_225               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_226               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_227               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_6_temp_re                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_6_temp_im                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_6_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_6_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_6_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_6_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_228               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_229               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_230               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_231               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_5_temp_re                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_5_temp_im                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_5_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_5_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_5_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_5_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_232               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_233               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_234               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_235               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_4_temp_re                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_4_temp_im                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_4_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_4_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_4_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_4_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_236               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_237               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_238               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_239               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_3_temp_re                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_3_temp_im                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_3_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_3_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_3_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_3_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_240               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_241               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_242               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_243               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_2_temp_re                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_2_temp_im                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_2_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_2_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_2_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_2_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_244               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_245               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_246               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_247               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_1_temp_re                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_1_temp_im                    : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL sum_1_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL sum_1_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_1_re                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL del_1_im                         : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL adder_add_cast_248               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_249               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_250               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL adder_add_cast_251               : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL finalsum_temp_re                 : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL finalsum_temp_im                 : signed(40 DOWNTO 0);  -- sfix41_En37
  SIGNAL finalsum_re                      : signed(39 DOWNTO 0);  -- sfix40_En37
  SIGNAL finalsum_im                      : signed(39 DOWNTO 0);  -- sfix40_En37

BEGIN
  HDL_Discrete_FIR_Filter_in_re_signed <= signed(HDL_Discrete_FIR_Filter_in_re);

  HDL_Discrete_FIR_Filter_in_im_signed <= signed(HDL_Discrete_FIR_Filter_in_im);

  coeff1_re <= to_signed(-16#0A10A#, 18);
  coeff1_im <= to_signed(16#1E604#, 18);

  multiplier_mul_temp <= HDL_Discrete_FIR_Filter_in_re_signed * coeff1_re;
  multiplier_mul_temp_1 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff1_im;
  product1_re <= multiplier_mul_temp - multiplier_mul_temp_1;
  multiplier_mul_temp_2 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff1_re;
  multiplier_mul_temp_3 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff1_im;
  product1_im <= multiplier_mul_temp_2 + multiplier_mul_temp_3;

  finalsum_cast1_re <= resize(product1_re, 40);
  finalsum_cast1_im <= resize(product1_im, 40);

  coeff2_re <= to_signed(-16#1FFA4#, 18);
  coeff2_im <= to_signed(16#01329#, 18);

  multiplier_mul_temp_4 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff2_re;
  multiplier_mul_temp_5 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff2_im;
  product2_re <= multiplier_mul_temp_4 - multiplier_mul_temp_5;
  multiplier_mul_temp_6 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff2_re;
  multiplier_mul_temp_7 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff2_im;
  product2_im <= multiplier_mul_temp_6 + multiplier_mul_temp_7;

  sum_1_cast1_re <= resize(product2_re, 40);
  sum_1_cast1_im <= resize(product2_im, 40);

  coeff3_re <= to_signed(-16#01063#, 18);
  coeff3_im <= to_signed(-16#1FFBD#, 18);

  multiplier_mul_temp_8 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff3_re;
  multiplier_mul_temp_9 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff3_im;
  product3_re <= multiplier_mul_temp_8 - multiplier_mul_temp_9;
  multiplier_mul_temp_10 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff3_re;
  multiplier_mul_temp_11 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff3_im;
  product3_im <= multiplier_mul_temp_10 + multiplier_mul_temp_11;

  sum_2_cast1_re <= resize(product3_re, 40);
  sum_2_cast1_im <= resize(product3_im, 40);

  coeff4_re <= to_signed(16#00413#, 18);
  coeff4_im <= to_signed(16#1FFFC#, 18);

  multiplier_mul_temp_12 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff4_re;
  multiplier_mul_temp_13 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff4_im;
  product4_re <= multiplier_mul_temp_12 - multiplier_mul_temp_13;
  multiplier_mul_temp_14 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff4_re;
  multiplier_mul_temp_15 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff4_im;
  product4_im <= multiplier_mul_temp_14 + multiplier_mul_temp_15;

  sum_3_cast1_re <= resize(product4_re, 40);
  sum_3_cast1_im <= resize(product4_im, 40);

  coeff5_re <= to_signed(16#053DE#, 18);
  coeff5_im <= to_signed(-16#1F916#, 18);

  multiplier_mul_temp_16 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff5_re;
  multiplier_mul_temp_17 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff5_im;
  product5_re <= multiplier_mul_temp_16 - multiplier_mul_temp_17;
  multiplier_mul_temp_18 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff5_re;
  multiplier_mul_temp_19 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff5_im;
  product5_im <= multiplier_mul_temp_18 + multiplier_mul_temp_19;

  sum_4_cast1_re <= resize(product5_re, 40);
  sum_4_cast1_im <= resize(product5_im, 40);

  coeff6_re <= to_signed(-16#1B843#, 18);
  coeff6_im <= to_signed(16#1055F#, 18);

  multiplier_mul_temp_20 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff6_re;
  multiplier_mul_temp_21 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff6_im;
  product6_re <= multiplier_mul_temp_20 - multiplier_mul_temp_21;
  multiplier_mul_temp_22 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff6_re;
  multiplier_mul_temp_23 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff6_im;
  product6_im <= multiplier_mul_temp_22 + multiplier_mul_temp_23;

  sum_5_cast1_re <= resize(product6_re, 40);
  sum_5_cast1_im <= resize(product6_im, 40);

  coeff7_re <= to_signed(-16#11364#, 18);
  coeff7_im <= to_signed(-16#1AFA1#, 18);

  multiplier_mul_temp_24 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff7_re;
  multiplier_mul_temp_25 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff7_im;
  product7_re <= multiplier_mul_temp_24 - multiplier_mul_temp_25;
  multiplier_mul_temp_26 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff7_re;
  multiplier_mul_temp_27 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff7_im;
  product7_im <= multiplier_mul_temp_26 + multiplier_mul_temp_27;

  sum_6_cast1_re <= resize(product7_re, 40);
  sum_6_cast1_im <= resize(product7_im, 40);

  coeff8_re <= to_signed(16#1EFB6#, 18);
  coeff8_im <= to_signed(16#08020#, 18);

  multiplier_mul_temp_28 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff8_re;
  multiplier_mul_temp_29 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff8_im;
  product8_re <= multiplier_mul_temp_28 - multiplier_mul_temp_29;
  multiplier_mul_temp_30 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff8_re;
  multiplier_mul_temp_31 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff8_im;
  product8_im <= multiplier_mul_temp_30 + multiplier_mul_temp_31;

  sum_7_cast1_re <= resize(product8_re, 40);
  sum_7_cast1_im <= resize(product8_im, 40);

  coeff9_re <= to_signed(-16#1FFF9#, 18);
  coeff9_im <= to_signed(-16#00543#, 18);

  multiplier_mul_temp_32 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff9_re;
  multiplier_mul_temp_33 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff9_im;
  product9_re <= multiplier_mul_temp_32 - multiplier_mul_temp_33;
  multiplier_mul_temp_34 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff9_re;
  multiplier_mul_temp_35 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff9_im;
  product9_im <= multiplier_mul_temp_34 + multiplier_mul_temp_35;

  sum_8_cast1_re <= resize(product9_re, 40);
  sum_8_cast1_im <= resize(product9_im, 40);

  coeff10_re <= to_signed(16#1776F#, 18);
  coeff10_im <= to_signed(-16#15C21#, 18);

  multiplier_mul_temp_36 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff10_re;
  multiplier_mul_temp_37 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff10_im;
  product10_re <= multiplier_mul_temp_36 - multiplier_mul_temp_37;
  multiplier_mul_temp_38 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff10_re;
  multiplier_mul_temp_39 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff10_im;
  product10_im <= multiplier_mul_temp_38 + multiplier_mul_temp_39;

  sum_9_cast1_re <= resize(product10_re, 40);
  sum_9_cast1_im <= resize(product10_im, 40);

  coeff11_re <= to_signed(16#10B36#, 18);
  coeff11_im <= to_signed(-16#1B4BD#, 18);

  multiplier_mul_temp_40 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff11_re;
  multiplier_mul_temp_41 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff11_im;
  product11_re <= multiplier_mul_temp_40 - multiplier_mul_temp_41;
  multiplier_mul_temp_42 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff11_re;
  multiplier_mul_temp_43 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff11_im;
  product11_im <= multiplier_mul_temp_42 + multiplier_mul_temp_43;

  sum_10_cast1_re <= resize(product11_re, 40);
  sum_10_cast1_im <= resize(product11_im, 40);

  coeff12_re <= to_signed(-16#11F87#, 18);
  coeff12_im <= to_signed(16#1A7A4#, 18);

  multiplier_mul_temp_44 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff12_re;
  multiplier_mul_temp_45 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff12_im;
  product12_re <= multiplier_mul_temp_44 - multiplier_mul_temp_45;
  multiplier_mul_temp_46 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff12_re;
  multiplier_mul_temp_47 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff12_im;
  product12_im <= multiplier_mul_temp_46 + multiplier_mul_temp_47;

  sum_11_cast1_re <= resize(product12_re, 40);
  sum_11_cast1_im <= resize(product12_im, 40);

  coeff13_re <= to_signed(-16#0DADD#, 18);
  coeff13_im <= to_signed(16#1CEDD#, 18);

  multiplier_mul_temp_48 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff13_re;
  multiplier_mul_temp_49 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff13_im;
  product13_re <= multiplier_mul_temp_48 - multiplier_mul_temp_49;
  multiplier_mul_temp_50 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff13_re;
  multiplier_mul_temp_51 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff13_im;
  product13_im <= multiplier_mul_temp_50 + multiplier_mul_temp_51;

  sum_12_cast1_re <= resize(product13_re, 40);
  sum_12_cast1_im <= resize(product13_im, 40);

  coeff14_re <= to_signed(-16#0535A#, 18);
  coeff14_im <= to_signed(-16#1F92C#, 18);

  multiplier_mul_temp_52 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff14_re;
  multiplier_mul_temp_53 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff14_im;
  product14_re <= multiplier_mul_temp_52 - multiplier_mul_temp_53;
  multiplier_mul_temp_54 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff14_re;
  multiplier_mul_temp_55 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff14_im;
  product14_im <= multiplier_mul_temp_54 + multiplier_mul_temp_55;

  sum_13_cast1_re <= resize(product14_re, 40);
  sum_13_cast1_im <= resize(product14_im, 40);

  coeff15_re <= to_signed(16#00F13#, 18);
  coeff15_im <= to_signed(16#1FFC7#, 18);

  multiplier_mul_temp_56 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff15_re;
  multiplier_mul_temp_57 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff15_im;
  product15_re <= multiplier_mul_temp_56 - multiplier_mul_temp_57;
  multiplier_mul_temp_58 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff15_re;
  multiplier_mul_temp_59 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff15_im;
  product15_im <= multiplier_mul_temp_58 + multiplier_mul_temp_59;

  sum_14_cast1_re <= resize(product15_re, 40);
  sum_14_cast1_im <= resize(product15_im, 40);

  coeff16_re <= to_signed(-16#0814F#, 18);
  coeff16_im <= to_signed(16#1EF67#, 18);

  multiplier_mul_temp_60 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff16_re;
  multiplier_mul_temp_61 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff16_im;
  product16_re <= multiplier_mul_temp_60 - multiplier_mul_temp_61;
  multiplier_mul_temp_62 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff16_re;
  multiplier_mul_temp_63 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff16_im;
  product16_im <= multiplier_mul_temp_62 + multiplier_mul_temp_63;

  sum_15_cast1_re <= resize(product16_re, 40);
  sum_15_cast1_im <= resize(product16_im, 40);

  coeff17_re <= to_signed(-16#13676#, 18);
  coeff17_im <= to_signed(16#19722#, 18);

  multiplier_mul_temp_64 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff17_re;
  multiplier_mul_temp_65 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff17_im;
  product17_re <= multiplier_mul_temp_64 - multiplier_mul_temp_65;
  multiplier_mul_temp_66 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff17_re;
  multiplier_mul_temp_67 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff17_im;
  product17_im <= multiplier_mul_temp_66 + multiplier_mul_temp_67;

  sum_16_cast1_re <= resize(product17_re, 40);
  sum_16_cast1_im <= resize(product17_im, 40);

  coeff18_re <= to_signed(-16#1E25E#, 18);
  coeff18_im <= to_signed(-16#0ABA9#, 18);

  multiplier_mul_temp_68 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff18_re;
  multiplier_mul_temp_69 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff18_im;
  product18_re <= multiplier_mul_temp_68 - multiplier_mul_temp_69;
  multiplier_mul_temp_70 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff18_re;
  multiplier_mul_temp_71 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff18_im;
  product18_im <= multiplier_mul_temp_70 + multiplier_mul_temp_71;

  sum_17_cast1_re <= resize(product18_re, 40);
  sum_17_cast1_im <= resize(product18_im, 40);

  coeff19_re <= to_signed(-16#1FEF1#, 18);
  coeff19_im <= to_signed(-16#020E8#, 18);

  multiplier_mul_temp_72 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff19_re;
  multiplier_mul_temp_73 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff19_im;
  product19_re <= multiplier_mul_temp_72 - multiplier_mul_temp_73;
  multiplier_mul_temp_74 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff19_re;
  multiplier_mul_temp_75 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff19_im;
  product19_im <= multiplier_mul_temp_74 + multiplier_mul_temp_75;

  sum_18_cast1_re <= resize(product19_re, 40);
  sum_18_cast1_im <= resize(product19_im, 40);

  coeff20_re <= to_signed(16#0C5CC#, 18);
  coeff20_im <= to_signed(-16#1D840#, 18);

  multiplier_mul_temp_76 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff20_re;
  multiplier_mul_temp_77 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff20_im;
  product20_re <= multiplier_mul_temp_76 - multiplier_mul_temp_77;
  multiplier_mul_temp_78 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff20_re;
  multiplier_mul_temp_79 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff20_im;
  product20_im <= multiplier_mul_temp_78 + multiplier_mul_temp_79;

  sum_19_cast1_re <= resize(product20_re, 40);
  sum_19_cast1_im <= resize(product20_im, 40);

  coeff21_re <= to_signed(16#08F76#, 18);
  coeff21_im <= to_signed(16#1EB7E#, 18);

  multiplier_mul_temp_80 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff21_re;
  multiplier_mul_temp_81 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff21_im;
  product21_re <= multiplier_mul_temp_80 - multiplier_mul_temp_81;
  multiplier_mul_temp_82 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff21_re;
  multiplier_mul_temp_83 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff21_im;
  product21_im <= multiplier_mul_temp_82 + multiplier_mul_temp_83;

  sum_20_cast1_re <= resize(product21_re, 40);
  sum_20_cast1_im <= resize(product21_im, 40);

  coeff22_re <= to_signed(16#031D7#, 18);
  coeff22_im <= to_signed(16#1FD92#, 18);

  multiplier_mul_temp_84 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff22_re;
  multiplier_mul_temp_85 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff22_im;
  product22_re <= multiplier_mul_temp_84 - multiplier_mul_temp_85;
  multiplier_mul_temp_86 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff22_re;
  multiplier_mul_temp_87 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff22_im;
  product22_im <= multiplier_mul_temp_86 + multiplier_mul_temp_87;

  sum_21_cast1_re <= resize(product22_re, 40);
  sum_21_cast1_im <= resize(product22_im, 40);

  coeff23_re <= to_signed(-16#178A5#, 18);
  coeff23_im <= to_signed(-16#15AD1#, 18);

  multiplier_mul_temp_88 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff23_re;
  multiplier_mul_temp_89 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff23_im;
  product23_re <= multiplier_mul_temp_88 - multiplier_mul_temp_89;
  multiplier_mul_temp_90 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff23_re;
  multiplier_mul_temp_91 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff23_im;
  product23_im <= multiplier_mul_temp_90 + multiplier_mul_temp_91;

  sum_22_cast1_re <= resize(product23_re, 40);
  sum_22_cast1_im <= resize(product23_im, 40);

  coeff24_re <= to_signed(-16#1DA8B#, 18);
  coeff24_im <= to_signed(-16#0C03B#, 18);

  multiplier_mul_temp_92 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff24_re;
  multiplier_mul_temp_93 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff24_im;
  product24_re <= multiplier_mul_temp_92 - multiplier_mul_temp_93;
  multiplier_mul_temp_94 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff24_re;
  multiplier_mul_temp_95 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff24_im;
  product24_im <= multiplier_mul_temp_94 + multiplier_mul_temp_95;

  sum_23_cast1_re <= resize(product24_re, 40);
  sum_23_cast1_im <= resize(product24_im, 40);

  coeff25_re <= to_signed(16#1F40E#, 18);
  coeff25_im <= to_signed(-16#06DF3#, 18);

  multiplier_mul_temp_96 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff25_re;
  multiplier_mul_temp_97 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff25_im;
  product25_re <= multiplier_mul_temp_96 - multiplier_mul_temp_97;
  multiplier_mul_temp_98 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff25_re;
  multiplier_mul_temp_99 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff25_im;
  product25_im <= multiplier_mul_temp_98 + multiplier_mul_temp_99;

  sum_24_cast1_re <= resize(product25_re, 40);
  sum_24_cast1_im <= resize(product25_im, 40);

  coeff26_re <= to_signed(16#1E729#, 18);
  coeff26_im <= to_signed(16#09D8A#, 18);

  multiplier_mul_temp_100 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff26_re;
  multiplier_mul_temp_101 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff26_im;
  product26_re <= multiplier_mul_temp_100 - multiplier_mul_temp_101;
  multiplier_mul_temp_102 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff26_re;
  multiplier_mul_temp_103 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff26_im;
  product26_im <= multiplier_mul_temp_102 + multiplier_mul_temp_103;

  sum_25_cast1_re <= resize(product26_re, 40);
  sum_25_cast1_im <= resize(product26_im, 40);

  coeff27_re <= to_signed(-16#0D185#, 18);
  coeff27_im <= to_signed(-16#1D32B#, 18);

  multiplier_mul_temp_104 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff27_re;
  multiplier_mul_temp_105 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff27_im;
  product27_re <= multiplier_mul_temp_104 - multiplier_mul_temp_105;
  multiplier_mul_temp_106 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff27_re;
  multiplier_mul_temp_107 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff27_im;
  product27_im <= multiplier_mul_temp_106 + multiplier_mul_temp_107;

  sum_26_cast1_re <= resize(product27_re, 40);
  sum_26_cast1_im <= resize(product27_im, 40);

  coeff28_re <= to_signed(-16#0ADF4#, 18);
  coeff28_im <= to_signed(16#1E18B#, 18);

  multiplier_mul_temp_108 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff28_re;
  multiplier_mul_temp_109 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff28_im;
  product28_re <= multiplier_mul_temp_108 - multiplier_mul_temp_109;
  multiplier_mul_temp_110 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff28_re;
  multiplier_mul_temp_111 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff28_im;
  product28_im <= multiplier_mul_temp_110 + multiplier_mul_temp_111;

  sum_27_cast1_re <= resize(product28_re, 40);
  sum_27_cast1_im <= resize(product28_im, 40);

  coeff29_re <= to_signed(16#0E403#, 18);
  coeff29_im <= to_signed(16#1CA6D#, 18);

  multiplier_mul_temp_112 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff29_re;
  multiplier_mul_temp_113 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff29_im;
  product29_re <= multiplier_mul_temp_112 - multiplier_mul_temp_113;
  multiplier_mul_temp_114 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff29_re;
  multiplier_mul_temp_115 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff29_im;
  product29_im <= multiplier_mul_temp_114 + multiplier_mul_temp_115;

  sum_28_cast1_re <= resize(product29_re, 40);
  sum_28_cast1_im <= resize(product29_im, 40);

  coeff30_re <= to_signed(16#1A393#, 18);
  coeff30_im <= to_signed(-16#1256F#, 18);

  multiplier_mul_temp_116 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff30_re;
  multiplier_mul_temp_117 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff30_im;
  product30_re <= multiplier_mul_temp_116 - multiplier_mul_temp_117;
  multiplier_mul_temp_118 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff30_re;
  multiplier_mul_temp_119 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff30_im;
  product30_im <= multiplier_mul_temp_118 + multiplier_mul_temp_119;

  sum_29_cast1_re <= resize(product30_re, 40);
  sum_29_cast1_im <= resize(product30_im, 40);

  coeff31_re <= to_signed(16#1EA9B#, 18);
  coeff31_im <= to_signed(-16#09275#, 18);

  multiplier_mul_temp_120 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff31_re;
  multiplier_mul_temp_121 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff31_im;
  product31_re <= multiplier_mul_temp_120 - multiplier_mul_temp_121;
  multiplier_mul_temp_122 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff31_re;
  multiplier_mul_temp_123 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff31_im;
  product31_im <= multiplier_mul_temp_122 + multiplier_mul_temp_123;

  sum_30_cast1_re <= resize(product31_re, 40);
  sum_30_cast1_im <= resize(product31_im, 40);

  coeff32_re <= to_signed(-16#05633#, 18);
  coeff32_im <= to_signed(-16#1F8B1#, 18);

  multiplier_mul_temp_124 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff32_re;
  multiplier_mul_temp_125 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff32_im;
  product32_re <= multiplier_mul_temp_124 - multiplier_mul_temp_125;
  multiplier_mul_temp_126 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff32_re;
  multiplier_mul_temp_127 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff32_im;
  product32_im <= multiplier_mul_temp_126 + multiplier_mul_temp_127;

  sum_31_cast1_re <= resize(product32_re, 40);
  sum_31_cast1_im <= resize(product32_im, 40);

  coeff33_re <= to_signed(16#1F5CB#, 18);
  coeff33_im <= to_signed(-16#065B9#, 18);

  multiplier_mul_temp_128 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff33_re;
  multiplier_mul_temp_129 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff33_im;
  product33_re <= multiplier_mul_temp_128 - multiplier_mul_temp_129;
  multiplier_mul_temp_130 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff33_re;
  multiplier_mul_temp_131 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff33_im;
  product33_im <= multiplier_mul_temp_130 + multiplier_mul_temp_131;

  sum_32_cast1_re <= resize(product33_re, 40);
  sum_32_cast1_im <= resize(product33_im, 40);

  coeff34_re <= to_signed(-16#08B9C#, 18);
  coeff34_im <= to_signed(16#1EC99#, 18);

  multiplier_mul_temp_132 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff34_re;
  multiplier_mul_temp_133 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff34_im;
  product34_re <= multiplier_mul_temp_132 - multiplier_mul_temp_133;
  multiplier_mul_temp_134 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff34_re;
  multiplier_mul_temp_135 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff34_im;
  product34_im <= multiplier_mul_temp_134 + multiplier_mul_temp_135;

  sum_33_cast1_re <= resize(product34_re, 40);
  sum_33_cast1_im <= resize(product34_im, 40);

  coeff35_re <= to_signed(16#0F34E#, 18);
  coeff35_im <= to_signed(-16#1C27F#, 18);

  multiplier_mul_temp_136 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff35_re;
  multiplier_mul_temp_137 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff35_im;
  product35_re <= multiplier_mul_temp_136 - multiplier_mul_temp_137;
  multiplier_mul_temp_138 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff35_re;
  multiplier_mul_temp_139 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff35_im;
  product35_im <= multiplier_mul_temp_138 + multiplier_mul_temp_139;

  sum_34_cast1_re <= resize(product35_re, 40);
  sum_34_cast1_im <= resize(product35_im, 40);

  coeff36_re <= to_signed(-16#11E84#, 18);
  coeff36_im <= to_signed(16#1A854#, 18);

  multiplier_mul_temp_140 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff36_re;
  multiplier_mul_temp_141 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff36_im;
  product36_re <= multiplier_mul_temp_140 - multiplier_mul_temp_141;
  multiplier_mul_temp_142 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff36_re;
  multiplier_mul_temp_143 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff36_im;
  product36_im <= multiplier_mul_temp_142 + multiplier_mul_temp_143;

  sum_35_cast1_re <= resize(product36_re, 40);
  sum_35_cast1_im <= resize(product36_im, 40);

  coeff37_re <= to_signed(-16#18F08#, 18);
  coeff37_im <= to_signed(-16#140CF#, 18);

  multiplier_mul_temp_144 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff37_re;
  multiplier_mul_temp_145 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff37_im;
  product37_re <= multiplier_mul_temp_144 - multiplier_mul_temp_145;
  multiplier_mul_temp_146 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff37_re;
  multiplier_mul_temp_147 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff37_im;
  product37_im <= multiplier_mul_temp_146 + multiplier_mul_temp_147;

  sum_36_cast1_re <= resize(product37_re, 40);
  sum_36_cast1_im <= resize(product37_im, 40);

  coeff38_re <= to_signed(-16#01616#, 18);
  coeff38_im <= to_signed(16#1FF86#, 18);

  multiplier_mul_temp_148 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff38_re;
  multiplier_mul_temp_149 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff38_im;
  product38_re <= multiplier_mul_temp_148 - multiplier_mul_temp_149;
  multiplier_mul_temp_150 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff38_re;
  multiplier_mul_temp_151 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff38_im;
  product38_im <= multiplier_mul_temp_150 + multiplier_mul_temp_151;

  sum_37_cast1_re <= resize(product38_re, 40);
  sum_37_cast1_im <= resize(product38_im, 40);

  coeff39_re <= to_signed(16#018E4#, 18);
  coeff39_im <= to_signed(16#1FF65#, 18);

  multiplier_mul_temp_152 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff39_re;
  multiplier_mul_temp_153 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff39_im;
  product39_re <= multiplier_mul_temp_152 - multiplier_mul_temp_153;
  multiplier_mul_temp_154 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff39_re;
  multiplier_mul_temp_155 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff39_im;
  product39_im <= multiplier_mul_temp_154 + multiplier_mul_temp_155;

  sum_38_cast1_re <= resize(product39_re, 40);
  sum_38_cast1_im <= resize(product39_im, 40);

  coeff40_re <= to_signed(-16#0DDAC#, 18);
  coeff40_im <= to_signed(16#1CD86#, 18);

  multiplier_mul_temp_156 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff40_re;
  multiplier_mul_temp_157 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff40_im;
  product40_re <= multiplier_mul_temp_156 - multiplier_mul_temp_157;
  multiplier_mul_temp_158 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff40_re;
  multiplier_mul_temp_159 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff40_im;
  product40_im <= multiplier_mul_temp_158 + multiplier_mul_temp_159;

  sum_39_cast1_re <= resize(product40_re, 40);
  sum_39_cast1_im <= resize(product40_im, 40);

  coeff41_re <= to_signed(16#1D498#, 18);
  coeff41_im <= to_signed(16#0CE4F#, 18);

  multiplier_mul_temp_160 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff41_re;
  multiplier_mul_temp_161 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff41_im;
  product41_re <= multiplier_mul_temp_160 - multiplier_mul_temp_161;
  multiplier_mul_temp_162 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff41_re;
  multiplier_mul_temp_163 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff41_im;
  product41_im <= multiplier_mul_temp_162 + multiplier_mul_temp_163;

  sum_40_cast1_re <= resize(product41_re, 40);
  sum_40_cast1_im <= resize(product41_im, 40);

  coeff42_re <= to_signed(16#12AAD#, 18);
  coeff42_im <= to_signed(16#19FDB#, 18);

  multiplier_mul_temp_164 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff42_re;
  multiplier_mul_temp_165 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff42_im;
  product42_re <= multiplier_mul_temp_164 - multiplier_mul_temp_165;
  multiplier_mul_temp_166 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff42_re;
  multiplier_mul_temp_167 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff42_im;
  product42_im <= multiplier_mul_temp_166 + multiplier_mul_temp_167;

  sum_41_cast1_re <= resize(product42_re, 40);
  sum_41_cast1_im <= resize(product42_im, 40);

  coeff43_re <= to_signed(16#1F32A#, 18);
  coeff43_im <= to_signed(-16#071EC#, 18);

  multiplier_mul_temp_168 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff43_re;
  multiplier_mul_temp_169 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff43_im;
  product43_re <= multiplier_mul_temp_168 - multiplier_mul_temp_169;
  multiplier_mul_temp_170 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff43_re;
  multiplier_mul_temp_171 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff43_im;
  product43_im <= multiplier_mul_temp_170 + multiplier_mul_temp_171;

  sum_42_cast1_re <= resize(product43_re, 40);
  sum_42_cast1_im <= resize(product43_im, 40);

  coeff44_re <= to_signed(-16#11DD0#, 18);
  coeff44_im <= to_signed(16#1A8CD#, 18);

  multiplier_mul_temp_172 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff44_re;
  multiplier_mul_temp_173 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff44_im;
  product44_re <= multiplier_mul_temp_172 - multiplier_mul_temp_173;
  multiplier_mul_temp_174 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff44_re;
  multiplier_mul_temp_175 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff44_im;
  product44_im <= multiplier_mul_temp_174 + multiplier_mul_temp_175;

  sum_43_cast1_re <= resize(product44_re, 40);
  sum_43_cast1_im <= resize(product44_im, 40);

  coeff45_re <= to_signed(16#1EF82#, 18);
  coeff45_im <= to_signed(16#080E9#, 18);

  multiplier_mul_temp_176 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff45_re;
  multiplier_mul_temp_177 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff45_im;
  product45_re <= multiplier_mul_temp_176 - multiplier_mul_temp_177;
  multiplier_mul_temp_178 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff45_re;
  multiplier_mul_temp_179 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff45_im;
  product45_im <= multiplier_mul_temp_178 + multiplier_mul_temp_179;

  sum_44_cast1_re <= resize(product45_re, 40);
  sum_44_cast1_im <= resize(product45_im, 40);

  coeff46_re <= to_signed(16#08632#, 18);
  coeff46_im <= to_signed(16#1EE1A#, 18);

  multiplier_mul_temp_180 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff46_re;
  multiplier_mul_temp_181 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff46_im;
  product46_re <= multiplier_mul_temp_180 - multiplier_mul_temp_181;
  multiplier_mul_temp_182 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff46_re;
  multiplier_mul_temp_183 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff46_im;
  product46_im <= multiplier_mul_temp_182 + multiplier_mul_temp_183;

  sum_45_cast1_re <= resize(product46_re, 40);
  sum_45_cast1_im <= resize(product46_im, 40);

  coeff47_re <= to_signed(16#1B9E6#, 18);
  coeff47_im <= to_signed(16#10297#, 18);

  multiplier_mul_temp_184 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff47_re;
  multiplier_mul_temp_185 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff47_im;
  product47_re <= multiplier_mul_temp_184 - multiplier_mul_temp_185;
  multiplier_mul_temp_186 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff47_re;
  multiplier_mul_temp_187 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff47_im;
  product47_im <= multiplier_mul_temp_186 + multiplier_mul_temp_187;

  sum_46_cast1_re <= resize(product47_re, 40);
  sum_46_cast1_im <= resize(product47_im, 40);

  coeff48_re <= to_signed(-16#1C35F#, 18);
  coeff48_im <= to_signed(-16#0F1AD#, 18);

  multiplier_mul_temp_188 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff48_re;
  multiplier_mul_temp_189 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff48_im;
  product48_re <= multiplier_mul_temp_188 - multiplier_mul_temp_189;
  multiplier_mul_temp_190 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff48_re;
  multiplier_mul_temp_191 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff48_im;
  product48_im <= multiplier_mul_temp_190 + multiplier_mul_temp_191;

  sum_47_cast1_re <= resize(product48_re, 40);
  sum_47_cast1_im <= resize(product48_im, 40);

  coeff49_re <= to_signed(16#141AA#, 18);
  coeff49_im <= to_signed(-16#18E58#, 18);

  multiplier_mul_temp_192 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff49_re;
  multiplier_mul_temp_193 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff49_im;
  product49_re <= multiplier_mul_temp_192 - multiplier_mul_temp_193;
  multiplier_mul_temp_194 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff49_re;
  multiplier_mul_temp_195 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff49_im;
  product49_im <= multiplier_mul_temp_194 + multiplier_mul_temp_195;

  sum_48_cast1_re <= resize(product49_re, 40);
  sum_48_cast1_im <= resize(product49_im, 40);

  coeff50_re <= to_signed(16#09F13#, 18);
  coeff50_im <= to_signed(16#1E6A9#, 18);

  multiplier_mul_temp_196 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff50_re;
  multiplier_mul_temp_197 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff50_im;
  product50_re <= multiplier_mul_temp_196 - multiplier_mul_temp_197;
  multiplier_mul_temp_198 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff50_re;
  multiplier_mul_temp_199 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff50_im;
  product50_im <= multiplier_mul_temp_198 + multiplier_mul_temp_199;

  sum_49_cast1_re <= resize(product50_re, 40);
  sum_49_cast1_im <= resize(product50_im, 40);

  coeff51_re <= to_signed(-16#1FDD7#, 18);
  coeff51_im <= to_signed(-16#02EFB#, 18);

  multiplier_mul_temp_200 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff51_re;
  multiplier_mul_temp_201 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff51_im;
  product51_re <= multiplier_mul_temp_200 - multiplier_mul_temp_201;
  multiplier_mul_temp_202 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff51_re;
  multiplier_mul_temp_203 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff51_im;
  product51_im <= multiplier_mul_temp_202 + multiplier_mul_temp_203;

  sum_50_cast1_re <= resize(product51_re, 40);
  sum_50_cast1_im <= resize(product51_im, 40);

  coeff52_re <= to_signed(16#1ED92#, 18);
  coeff52_im <= to_signed(16#08823#, 18);

  multiplier_mul_temp_204 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff52_re;
  multiplier_mul_temp_205 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff52_im;
  product52_re <= multiplier_mul_temp_204 - multiplier_mul_temp_205;
  multiplier_mul_temp_206 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff52_re;
  multiplier_mul_temp_207 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff52_im;
  product52_im <= multiplier_mul_temp_206 + multiplier_mul_temp_207;

  sum_51_cast1_re <= resize(product52_re, 40);
  sum_51_cast1_im <= resize(product52_im, 40);

  coeff53_re <= to_signed(16#1F749#, 18);
  coeff53_im <= to_signed(16#05E11#, 18);

  multiplier_mul_temp_208 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff53_re;
  multiplier_mul_temp_209 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff53_im;
  product53_re <= multiplier_mul_temp_208 - multiplier_mul_temp_209;
  multiplier_mul_temp_210 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff53_re;
  multiplier_mul_temp_211 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff53_im;
  product53_im <= multiplier_mul_temp_210 + multiplier_mul_temp_211;

  sum_52_cast1_re <= resize(product53_re, 40);
  sum_52_cast1_im <= resize(product53_im, 40);

  coeff54_re <= to_signed(16#118CC#, 18);
  coeff54_im <= to_signed(-16#1AC22#, 18);

  multiplier_mul_temp_212 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff54_re;
  multiplier_mul_temp_213 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff54_im;
  product54_re <= multiplier_mul_temp_212 - multiplier_mul_temp_213;
  multiplier_mul_temp_214 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff54_re;
  multiplier_mul_temp_215 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff54_im;
  product54_im <= multiplier_mul_temp_214 + multiplier_mul_temp_215;

  sum_53_cast1_re <= resize(product54_re, 40);
  sum_53_cast1_im <= resize(product54_im, 40);

  coeff55_re <= to_signed(16#1F397#, 18);
  coeff55_im <= to_signed(16#0700A#, 18);

  multiplier_mul_temp_216 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff55_re;
  multiplier_mul_temp_217 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff55_im;
  product55_re <= multiplier_mul_temp_216 - multiplier_mul_temp_217;
  multiplier_mul_temp_218 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff55_re;
  multiplier_mul_temp_219 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff55_im;
  product55_im <= multiplier_mul_temp_218 + multiplier_mul_temp_219;

  sum_54_cast1_re <= resize(product55_re, 40);
  sum_54_cast1_im <= resize(product55_im, 40);

  coeff56_re <= to_signed(16#1EDDC#, 18);
  coeff56_im <= to_signed(16#08715#, 18);

  multiplier_mul_temp_220 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff56_re;
  multiplier_mul_temp_221 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff56_im;
  product56_re <= multiplier_mul_temp_220 - multiplier_mul_temp_221;
  multiplier_mul_temp_222 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff56_re;
  multiplier_mul_temp_223 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff56_im;
  product56_im <= multiplier_mul_temp_222 + multiplier_mul_temp_223;

  sum_55_cast1_re <= resize(product56_re, 40);
  sum_55_cast1_im <= resize(product56_im, 40);

  coeff57_re <= to_signed(-16#1E9F3#, 18);
  coeff57_im <= to_signed(16#094A5#, 18);

  multiplier_mul_temp_224 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff57_re;
  multiplier_mul_temp_225 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff57_im;
  product57_re <= multiplier_mul_temp_224 - multiplier_mul_temp_225;
  multiplier_mul_temp_226 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff57_re;
  multiplier_mul_temp_227 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff57_im;
  product57_im <= multiplier_mul_temp_226 + multiplier_mul_temp_227;

  sum_56_cast1_re <= resize(product57_re, 40);
  sum_56_cast1_im <= resize(product57_im, 40);

  coeff58_re <= to_signed(-16#05B30#, 18);
  coeff58_im <= to_signed(-16#1F7D0#, 18);

  multiplier_mul_temp_228 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff58_re;
  multiplier_mul_temp_229 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff58_im;
  product58_re <= multiplier_mul_temp_228 - multiplier_mul_temp_229;
  multiplier_mul_temp_230 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff58_re;
  multiplier_mul_temp_231 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff58_im;
  product58_im <= multiplier_mul_temp_230 + multiplier_mul_temp_231;

  sum_57_cast1_re <= resize(product58_re, 40);
  sum_57_cast1_im <= resize(product58_im, 40);

  coeff59_re <= to_signed(16#1A2D1#, 18);
  coeff59_im <= to_signed(-16#12682#, 18);

  multiplier_mul_temp_232 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff59_re;
  multiplier_mul_temp_233 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff59_im;
  product59_re <= multiplier_mul_temp_232 - multiplier_mul_temp_233;
  multiplier_mul_temp_234 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff59_re;
  multiplier_mul_temp_235 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff59_im;
  product59_im <= multiplier_mul_temp_234 + multiplier_mul_temp_235;

  sum_58_cast1_re <= resize(product59_re, 40);
  sum_58_cast1_im <= resize(product59_im, 40);

  coeff60_re <= to_signed(-16#158EB#, 18);
  coeff60_im <= to_signed(16#17A63#, 18);

  multiplier_mul_temp_236 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff60_re;
  multiplier_mul_temp_237 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff60_im;
  product60_re <= multiplier_mul_temp_236 - multiplier_mul_temp_237;
  multiplier_mul_temp_238 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff60_re;
  multiplier_mul_temp_239 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff60_im;
  product60_im <= multiplier_mul_temp_238 + multiplier_mul_temp_239;

  sum_59_cast1_re <= resize(product60_re, 40);
  sum_59_cast1_im <= resize(product60_im, 40);

  coeff61_re <= to_signed(16#1B604#, 18);
  coeff61_im <= to_signed(16#1091D#, 18);

  multiplier_mul_temp_240 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff61_re;
  multiplier_mul_temp_241 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff61_im;
  product61_re <= multiplier_mul_temp_240 - multiplier_mul_temp_241;
  multiplier_mul_temp_242 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff61_re;
  multiplier_mul_temp_243 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff61_im;
  product61_im <= multiplier_mul_temp_242 + multiplier_mul_temp_243;

  sum_60_cast1_re <= resize(product61_re, 40);
  sum_60_cast1_im <= resize(product61_im, 40);

  coeff62_re <= to_signed(16#1657E#, 18);
  coeff62_im <= to_signed(-16#16E88#, 18);

  multiplier_mul_temp_244 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff62_re;
  multiplier_mul_temp_245 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff62_im;
  product62_re <= multiplier_mul_temp_244 - multiplier_mul_temp_245;
  multiplier_mul_temp_246 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff62_re;
  multiplier_mul_temp_247 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff62_im;
  product62_im <= multiplier_mul_temp_246 + multiplier_mul_temp_247;

  sum_61_cast1_re <= resize(product62_re, 40);
  sum_61_cast1_im <= resize(product62_im, 40);

  coeff63_re <= to_signed(16#1A8E4#, 18);
  coeff63_im <= to_signed(16#11DAD#, 18);

  multiplier_mul_temp_248 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff63_re;
  multiplier_mul_temp_249 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff63_im;
  product63_re <= multiplier_mul_temp_248 - multiplier_mul_temp_249;
  multiplier_mul_temp_250 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff63_re;
  multiplier_mul_temp_251 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff63_im;
  product63_im <= multiplier_mul_temp_250 + multiplier_mul_temp_251;

  sum_62_cast1_re <= resize(product63_re, 40);
  sum_62_cast1_im <= resize(product63_im, 40);

  coeff64_re <= to_signed(16#0CA86#, 18);
  coeff64_im <= to_signed(16#1D63E#, 18);

  multiplier_mul_temp_252 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff64_re;
  multiplier_mul_temp_253 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff64_im;
  product64_re <= multiplier_mul_temp_252 - multiplier_mul_temp_253;
  multiplier_mul_temp_254 <= HDL_Discrete_FIR_Filter_in_im_signed * coeff64_re;
  multiplier_mul_temp_255 <= HDL_Discrete_FIR_Filter_in_re_signed * coeff64_im;
  product64_im <= multiplier_mul_temp_254 + multiplier_mul_temp_255;

  sum_63_re <= resize(product64_re, 40);
  sum_63_im <= resize(product64_im, 40);

  intdelay_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_63_re <= to_signed(0, 40);
      del_63_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_63_re <= sum_63_re;
        del_63_im <= sum_63_im;
      END IF;
    END IF;
  END PROCESS intdelay_process;


  adder_add_cast <= resize(sum_62_cast1_re, 41);
  adder_add_cast_1 <= resize(del_63_re, 41);
  sum_62_temp_re <= adder_add_cast + adder_add_cast_1;
  adder_add_cast_2 <= resize(sum_62_cast1_im, 41);
  adder_add_cast_3 <= resize(del_63_im, 41);
  sum_62_temp_im <= adder_add_cast_2 + adder_add_cast_3;

  sum_62_re <= sum_62_temp_re(39 DOWNTO 0);
  sum_62_im <= sum_62_temp_im(39 DOWNTO 0);

  intdelay_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_62_re <= to_signed(0, 40);
      del_62_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_62_re <= sum_62_re;
        del_62_im <= sum_62_im;
      END IF;
    END IF;
  END PROCESS intdelay_1_process;


  adder_add_cast_4 <= resize(sum_61_cast1_re, 41);
  adder_add_cast_5 <= resize(del_62_re, 41);
  sum_61_temp_re <= adder_add_cast_4 + adder_add_cast_5;
  adder_add_cast_6 <= resize(sum_61_cast1_im, 41);
  adder_add_cast_7 <= resize(del_62_im, 41);
  sum_61_temp_im <= adder_add_cast_6 + adder_add_cast_7;

  sum_61_re <= sum_61_temp_re(39 DOWNTO 0);
  sum_61_im <= sum_61_temp_im(39 DOWNTO 0);

  intdelay_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_61_re <= to_signed(0, 40);
      del_61_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_61_re <= sum_61_re;
        del_61_im <= sum_61_im;
      END IF;
    END IF;
  END PROCESS intdelay_2_process;


  adder_add_cast_8 <= resize(sum_60_cast1_re, 41);
  adder_add_cast_9 <= resize(del_61_re, 41);
  sum_60_temp_re <= adder_add_cast_8 + adder_add_cast_9;
  adder_add_cast_10 <= resize(sum_60_cast1_im, 41);
  adder_add_cast_11 <= resize(del_61_im, 41);
  sum_60_temp_im <= adder_add_cast_10 + adder_add_cast_11;

  sum_60_re <= sum_60_temp_re(39 DOWNTO 0);
  sum_60_im <= sum_60_temp_im(39 DOWNTO 0);

  intdelay_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_60_re <= to_signed(0, 40);
      del_60_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_60_re <= sum_60_re;
        del_60_im <= sum_60_im;
      END IF;
    END IF;
  END PROCESS intdelay_3_process;


  adder_add_cast_12 <= resize(sum_59_cast1_re, 41);
  adder_add_cast_13 <= resize(del_60_re, 41);
  sum_59_temp_re <= adder_add_cast_12 + adder_add_cast_13;
  adder_add_cast_14 <= resize(sum_59_cast1_im, 41);
  adder_add_cast_15 <= resize(del_60_im, 41);
  sum_59_temp_im <= adder_add_cast_14 + adder_add_cast_15;

  sum_59_re <= sum_59_temp_re(39 DOWNTO 0);
  sum_59_im <= sum_59_temp_im(39 DOWNTO 0);

  intdelay_4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_59_re <= to_signed(0, 40);
      del_59_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_59_re <= sum_59_re;
        del_59_im <= sum_59_im;
      END IF;
    END IF;
  END PROCESS intdelay_4_process;


  adder_add_cast_16 <= resize(sum_58_cast1_re, 41);
  adder_add_cast_17 <= resize(del_59_re, 41);
  sum_58_temp_re <= adder_add_cast_16 + adder_add_cast_17;
  adder_add_cast_18 <= resize(sum_58_cast1_im, 41);
  adder_add_cast_19 <= resize(del_59_im, 41);
  sum_58_temp_im <= adder_add_cast_18 + adder_add_cast_19;

  sum_58_re <= sum_58_temp_re(39 DOWNTO 0);
  sum_58_im <= sum_58_temp_im(39 DOWNTO 0);

  intdelay_5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_58_re <= to_signed(0, 40);
      del_58_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_58_re <= sum_58_re;
        del_58_im <= sum_58_im;
      END IF;
    END IF;
  END PROCESS intdelay_5_process;


  adder_add_cast_20 <= resize(sum_57_cast1_re, 41);
  adder_add_cast_21 <= resize(del_58_re, 41);
  sum_57_temp_re <= adder_add_cast_20 + adder_add_cast_21;
  adder_add_cast_22 <= resize(sum_57_cast1_im, 41);
  adder_add_cast_23 <= resize(del_58_im, 41);
  sum_57_temp_im <= adder_add_cast_22 + adder_add_cast_23;

  sum_57_re <= sum_57_temp_re(39 DOWNTO 0);
  sum_57_im <= sum_57_temp_im(39 DOWNTO 0);

  intdelay_6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_57_re <= to_signed(0, 40);
      del_57_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_57_re <= sum_57_re;
        del_57_im <= sum_57_im;
      END IF;
    END IF;
  END PROCESS intdelay_6_process;


  adder_add_cast_24 <= resize(sum_56_cast1_re, 41);
  adder_add_cast_25 <= resize(del_57_re, 41);
  sum_56_temp_re <= adder_add_cast_24 + adder_add_cast_25;
  adder_add_cast_26 <= resize(sum_56_cast1_im, 41);
  adder_add_cast_27 <= resize(del_57_im, 41);
  sum_56_temp_im <= adder_add_cast_26 + adder_add_cast_27;

  sum_56_re <= sum_56_temp_re(39 DOWNTO 0);
  sum_56_im <= sum_56_temp_im(39 DOWNTO 0);

  intdelay_7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_56_re <= to_signed(0, 40);
      del_56_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_56_re <= sum_56_re;
        del_56_im <= sum_56_im;
      END IF;
    END IF;
  END PROCESS intdelay_7_process;


  adder_add_cast_28 <= resize(sum_55_cast1_re, 41);
  adder_add_cast_29 <= resize(del_56_re, 41);
  sum_55_temp_re <= adder_add_cast_28 + adder_add_cast_29;
  adder_add_cast_30 <= resize(sum_55_cast1_im, 41);
  adder_add_cast_31 <= resize(del_56_im, 41);
  sum_55_temp_im <= adder_add_cast_30 + adder_add_cast_31;

  sum_55_re <= sum_55_temp_re(39 DOWNTO 0);
  sum_55_im <= sum_55_temp_im(39 DOWNTO 0);

  intdelay_8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_55_re <= to_signed(0, 40);
      del_55_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_55_re <= sum_55_re;
        del_55_im <= sum_55_im;
      END IF;
    END IF;
  END PROCESS intdelay_8_process;


  adder_add_cast_32 <= resize(sum_54_cast1_re, 41);
  adder_add_cast_33 <= resize(del_55_re, 41);
  sum_54_temp_re <= adder_add_cast_32 + adder_add_cast_33;
  adder_add_cast_34 <= resize(sum_54_cast1_im, 41);
  adder_add_cast_35 <= resize(del_55_im, 41);
  sum_54_temp_im <= adder_add_cast_34 + adder_add_cast_35;

  sum_54_re <= sum_54_temp_re(39 DOWNTO 0);
  sum_54_im <= sum_54_temp_im(39 DOWNTO 0);

  intdelay_9_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_54_re <= to_signed(0, 40);
      del_54_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_54_re <= sum_54_re;
        del_54_im <= sum_54_im;
      END IF;
    END IF;
  END PROCESS intdelay_9_process;


  adder_add_cast_36 <= resize(sum_53_cast1_re, 41);
  adder_add_cast_37 <= resize(del_54_re, 41);
  sum_53_temp_re <= adder_add_cast_36 + adder_add_cast_37;
  adder_add_cast_38 <= resize(sum_53_cast1_im, 41);
  adder_add_cast_39 <= resize(del_54_im, 41);
  sum_53_temp_im <= adder_add_cast_38 + adder_add_cast_39;

  sum_53_re <= sum_53_temp_re(39 DOWNTO 0);
  sum_53_im <= sum_53_temp_im(39 DOWNTO 0);

  intdelay_10_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_53_re <= to_signed(0, 40);
      del_53_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_53_re <= sum_53_re;
        del_53_im <= sum_53_im;
      END IF;
    END IF;
  END PROCESS intdelay_10_process;


  adder_add_cast_40 <= resize(sum_52_cast1_re, 41);
  adder_add_cast_41 <= resize(del_53_re, 41);
  sum_52_temp_re <= adder_add_cast_40 + adder_add_cast_41;
  adder_add_cast_42 <= resize(sum_52_cast1_im, 41);
  adder_add_cast_43 <= resize(del_53_im, 41);
  sum_52_temp_im <= adder_add_cast_42 + adder_add_cast_43;

  sum_52_re <= sum_52_temp_re(39 DOWNTO 0);
  sum_52_im <= sum_52_temp_im(39 DOWNTO 0);

  intdelay_11_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_52_re <= to_signed(0, 40);
      del_52_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_52_re <= sum_52_re;
        del_52_im <= sum_52_im;
      END IF;
    END IF;
  END PROCESS intdelay_11_process;


  adder_add_cast_44 <= resize(sum_51_cast1_re, 41);
  adder_add_cast_45 <= resize(del_52_re, 41);
  sum_51_temp_re <= adder_add_cast_44 + adder_add_cast_45;
  adder_add_cast_46 <= resize(sum_51_cast1_im, 41);
  adder_add_cast_47 <= resize(del_52_im, 41);
  sum_51_temp_im <= adder_add_cast_46 + adder_add_cast_47;

  sum_51_re <= sum_51_temp_re(39 DOWNTO 0);
  sum_51_im <= sum_51_temp_im(39 DOWNTO 0);

  intdelay_12_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_51_re <= to_signed(0, 40);
      del_51_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_51_re <= sum_51_re;
        del_51_im <= sum_51_im;
      END IF;
    END IF;
  END PROCESS intdelay_12_process;


  adder_add_cast_48 <= resize(sum_50_cast1_re, 41);
  adder_add_cast_49 <= resize(del_51_re, 41);
  sum_50_temp_re <= adder_add_cast_48 + adder_add_cast_49;
  adder_add_cast_50 <= resize(sum_50_cast1_im, 41);
  adder_add_cast_51 <= resize(del_51_im, 41);
  sum_50_temp_im <= adder_add_cast_50 + adder_add_cast_51;

  sum_50_re <= sum_50_temp_re(39 DOWNTO 0);
  sum_50_im <= sum_50_temp_im(39 DOWNTO 0);

  intdelay_13_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_50_re <= to_signed(0, 40);
      del_50_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_50_re <= sum_50_re;
        del_50_im <= sum_50_im;
      END IF;
    END IF;
  END PROCESS intdelay_13_process;


  adder_add_cast_52 <= resize(sum_49_cast1_re, 41);
  adder_add_cast_53 <= resize(del_50_re, 41);
  sum_49_temp_re <= adder_add_cast_52 + adder_add_cast_53;
  adder_add_cast_54 <= resize(sum_49_cast1_im, 41);
  adder_add_cast_55 <= resize(del_50_im, 41);
  sum_49_temp_im <= adder_add_cast_54 + adder_add_cast_55;

  sum_49_re <= sum_49_temp_re(39 DOWNTO 0);
  sum_49_im <= sum_49_temp_im(39 DOWNTO 0);

  intdelay_14_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_49_re <= to_signed(0, 40);
      del_49_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_49_re <= sum_49_re;
        del_49_im <= sum_49_im;
      END IF;
    END IF;
  END PROCESS intdelay_14_process;


  adder_add_cast_56 <= resize(sum_48_cast1_re, 41);
  adder_add_cast_57 <= resize(del_49_re, 41);
  sum_48_temp_re <= adder_add_cast_56 + adder_add_cast_57;
  adder_add_cast_58 <= resize(sum_48_cast1_im, 41);
  adder_add_cast_59 <= resize(del_49_im, 41);
  sum_48_temp_im <= adder_add_cast_58 + adder_add_cast_59;

  sum_48_re <= sum_48_temp_re(39 DOWNTO 0);
  sum_48_im <= sum_48_temp_im(39 DOWNTO 0);

  intdelay_15_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_48_re <= to_signed(0, 40);
      del_48_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_48_re <= sum_48_re;
        del_48_im <= sum_48_im;
      END IF;
    END IF;
  END PROCESS intdelay_15_process;


  adder_add_cast_60 <= resize(sum_47_cast1_re, 41);
  adder_add_cast_61 <= resize(del_48_re, 41);
  sum_47_temp_re <= adder_add_cast_60 + adder_add_cast_61;
  adder_add_cast_62 <= resize(sum_47_cast1_im, 41);
  adder_add_cast_63 <= resize(del_48_im, 41);
  sum_47_temp_im <= adder_add_cast_62 + adder_add_cast_63;

  sum_47_re <= sum_47_temp_re(39 DOWNTO 0);
  sum_47_im <= sum_47_temp_im(39 DOWNTO 0);

  intdelay_16_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_47_re <= to_signed(0, 40);
      del_47_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_47_re <= sum_47_re;
        del_47_im <= sum_47_im;
      END IF;
    END IF;
  END PROCESS intdelay_16_process;


  adder_add_cast_64 <= resize(sum_46_cast1_re, 41);
  adder_add_cast_65 <= resize(del_47_re, 41);
  sum_46_temp_re <= adder_add_cast_64 + adder_add_cast_65;
  adder_add_cast_66 <= resize(sum_46_cast1_im, 41);
  adder_add_cast_67 <= resize(del_47_im, 41);
  sum_46_temp_im <= adder_add_cast_66 + adder_add_cast_67;

  sum_46_re <= sum_46_temp_re(39 DOWNTO 0);
  sum_46_im <= sum_46_temp_im(39 DOWNTO 0);

  intdelay_17_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_46_re <= to_signed(0, 40);
      del_46_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_46_re <= sum_46_re;
        del_46_im <= sum_46_im;
      END IF;
    END IF;
  END PROCESS intdelay_17_process;


  adder_add_cast_68 <= resize(sum_45_cast1_re, 41);
  adder_add_cast_69 <= resize(del_46_re, 41);
  sum_45_temp_re <= adder_add_cast_68 + adder_add_cast_69;
  adder_add_cast_70 <= resize(sum_45_cast1_im, 41);
  adder_add_cast_71 <= resize(del_46_im, 41);
  sum_45_temp_im <= adder_add_cast_70 + adder_add_cast_71;

  sum_45_re <= sum_45_temp_re(39 DOWNTO 0);
  sum_45_im <= sum_45_temp_im(39 DOWNTO 0);

  intdelay_18_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_45_re <= to_signed(0, 40);
      del_45_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_45_re <= sum_45_re;
        del_45_im <= sum_45_im;
      END IF;
    END IF;
  END PROCESS intdelay_18_process;


  adder_add_cast_72 <= resize(sum_44_cast1_re, 41);
  adder_add_cast_73 <= resize(del_45_re, 41);
  sum_44_temp_re <= adder_add_cast_72 + adder_add_cast_73;
  adder_add_cast_74 <= resize(sum_44_cast1_im, 41);
  adder_add_cast_75 <= resize(del_45_im, 41);
  sum_44_temp_im <= adder_add_cast_74 + adder_add_cast_75;

  sum_44_re <= sum_44_temp_re(39 DOWNTO 0);
  sum_44_im <= sum_44_temp_im(39 DOWNTO 0);

  intdelay_19_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_44_re <= to_signed(0, 40);
      del_44_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_44_re <= sum_44_re;
        del_44_im <= sum_44_im;
      END IF;
    END IF;
  END PROCESS intdelay_19_process;


  adder_add_cast_76 <= resize(sum_43_cast1_re, 41);
  adder_add_cast_77 <= resize(del_44_re, 41);
  sum_43_temp_re <= adder_add_cast_76 + adder_add_cast_77;
  adder_add_cast_78 <= resize(sum_43_cast1_im, 41);
  adder_add_cast_79 <= resize(del_44_im, 41);
  sum_43_temp_im <= adder_add_cast_78 + adder_add_cast_79;

  sum_43_re <= sum_43_temp_re(39 DOWNTO 0);
  sum_43_im <= sum_43_temp_im(39 DOWNTO 0);

  intdelay_20_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_43_re <= to_signed(0, 40);
      del_43_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_43_re <= sum_43_re;
        del_43_im <= sum_43_im;
      END IF;
    END IF;
  END PROCESS intdelay_20_process;


  adder_add_cast_80 <= resize(sum_42_cast1_re, 41);
  adder_add_cast_81 <= resize(del_43_re, 41);
  sum_42_temp_re <= adder_add_cast_80 + adder_add_cast_81;
  adder_add_cast_82 <= resize(sum_42_cast1_im, 41);
  adder_add_cast_83 <= resize(del_43_im, 41);
  sum_42_temp_im <= adder_add_cast_82 + adder_add_cast_83;

  sum_42_re <= sum_42_temp_re(39 DOWNTO 0);
  sum_42_im <= sum_42_temp_im(39 DOWNTO 0);

  intdelay_21_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_42_re <= to_signed(0, 40);
      del_42_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_42_re <= sum_42_re;
        del_42_im <= sum_42_im;
      END IF;
    END IF;
  END PROCESS intdelay_21_process;


  adder_add_cast_84 <= resize(sum_41_cast1_re, 41);
  adder_add_cast_85 <= resize(del_42_re, 41);
  sum_41_temp_re <= adder_add_cast_84 + adder_add_cast_85;
  adder_add_cast_86 <= resize(sum_41_cast1_im, 41);
  adder_add_cast_87 <= resize(del_42_im, 41);
  sum_41_temp_im <= adder_add_cast_86 + adder_add_cast_87;

  sum_41_re <= sum_41_temp_re(39 DOWNTO 0);
  sum_41_im <= sum_41_temp_im(39 DOWNTO 0);

  intdelay_22_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_41_re <= to_signed(0, 40);
      del_41_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_41_re <= sum_41_re;
        del_41_im <= sum_41_im;
      END IF;
    END IF;
  END PROCESS intdelay_22_process;


  adder_add_cast_88 <= resize(sum_40_cast1_re, 41);
  adder_add_cast_89 <= resize(del_41_re, 41);
  sum_40_temp_re <= adder_add_cast_88 + adder_add_cast_89;
  adder_add_cast_90 <= resize(sum_40_cast1_im, 41);
  adder_add_cast_91 <= resize(del_41_im, 41);
  sum_40_temp_im <= adder_add_cast_90 + adder_add_cast_91;

  sum_40_re <= sum_40_temp_re(39 DOWNTO 0);
  sum_40_im <= sum_40_temp_im(39 DOWNTO 0);

  intdelay_23_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_40_re <= to_signed(0, 40);
      del_40_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_40_re <= sum_40_re;
        del_40_im <= sum_40_im;
      END IF;
    END IF;
  END PROCESS intdelay_23_process;


  adder_add_cast_92 <= resize(sum_39_cast1_re, 41);
  adder_add_cast_93 <= resize(del_40_re, 41);
  sum_39_temp_re <= adder_add_cast_92 + adder_add_cast_93;
  adder_add_cast_94 <= resize(sum_39_cast1_im, 41);
  adder_add_cast_95 <= resize(del_40_im, 41);
  sum_39_temp_im <= adder_add_cast_94 + adder_add_cast_95;

  sum_39_re <= sum_39_temp_re(39 DOWNTO 0);
  sum_39_im <= sum_39_temp_im(39 DOWNTO 0);

  intdelay_24_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_39_re <= to_signed(0, 40);
      del_39_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_39_re <= sum_39_re;
        del_39_im <= sum_39_im;
      END IF;
    END IF;
  END PROCESS intdelay_24_process;


  adder_add_cast_96 <= resize(sum_38_cast1_re, 41);
  adder_add_cast_97 <= resize(del_39_re, 41);
  sum_38_temp_re <= adder_add_cast_96 + adder_add_cast_97;
  adder_add_cast_98 <= resize(sum_38_cast1_im, 41);
  adder_add_cast_99 <= resize(del_39_im, 41);
  sum_38_temp_im <= adder_add_cast_98 + adder_add_cast_99;

  sum_38_re <= sum_38_temp_re(39 DOWNTO 0);
  sum_38_im <= sum_38_temp_im(39 DOWNTO 0);

  intdelay_25_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_38_re <= to_signed(0, 40);
      del_38_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_38_re <= sum_38_re;
        del_38_im <= sum_38_im;
      END IF;
    END IF;
  END PROCESS intdelay_25_process;


  adder_add_cast_100 <= resize(sum_37_cast1_re, 41);
  adder_add_cast_101 <= resize(del_38_re, 41);
  sum_37_temp_re <= adder_add_cast_100 + adder_add_cast_101;
  adder_add_cast_102 <= resize(sum_37_cast1_im, 41);
  adder_add_cast_103 <= resize(del_38_im, 41);
  sum_37_temp_im <= adder_add_cast_102 + adder_add_cast_103;

  sum_37_re <= sum_37_temp_re(39 DOWNTO 0);
  sum_37_im <= sum_37_temp_im(39 DOWNTO 0);

  intdelay_26_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_37_re <= to_signed(0, 40);
      del_37_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_37_re <= sum_37_re;
        del_37_im <= sum_37_im;
      END IF;
    END IF;
  END PROCESS intdelay_26_process;


  adder_add_cast_104 <= resize(sum_36_cast1_re, 41);
  adder_add_cast_105 <= resize(del_37_re, 41);
  sum_36_temp_re <= adder_add_cast_104 + adder_add_cast_105;
  adder_add_cast_106 <= resize(sum_36_cast1_im, 41);
  adder_add_cast_107 <= resize(del_37_im, 41);
  sum_36_temp_im <= adder_add_cast_106 + adder_add_cast_107;

  sum_36_re <= sum_36_temp_re(39 DOWNTO 0);
  sum_36_im <= sum_36_temp_im(39 DOWNTO 0);

  intdelay_27_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_36_re <= to_signed(0, 40);
      del_36_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_36_re <= sum_36_re;
        del_36_im <= sum_36_im;
      END IF;
    END IF;
  END PROCESS intdelay_27_process;


  adder_add_cast_108 <= resize(sum_35_cast1_re, 41);
  adder_add_cast_109 <= resize(del_36_re, 41);
  sum_35_temp_re <= adder_add_cast_108 + adder_add_cast_109;
  adder_add_cast_110 <= resize(sum_35_cast1_im, 41);
  adder_add_cast_111 <= resize(del_36_im, 41);
  sum_35_temp_im <= adder_add_cast_110 + adder_add_cast_111;

  sum_35_re <= sum_35_temp_re(39 DOWNTO 0);
  sum_35_im <= sum_35_temp_im(39 DOWNTO 0);

  intdelay_28_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_35_re <= to_signed(0, 40);
      del_35_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_35_re <= sum_35_re;
        del_35_im <= sum_35_im;
      END IF;
    END IF;
  END PROCESS intdelay_28_process;


  adder_add_cast_112 <= resize(sum_34_cast1_re, 41);
  adder_add_cast_113 <= resize(del_35_re, 41);
  sum_34_temp_re <= adder_add_cast_112 + adder_add_cast_113;
  adder_add_cast_114 <= resize(sum_34_cast1_im, 41);
  adder_add_cast_115 <= resize(del_35_im, 41);
  sum_34_temp_im <= adder_add_cast_114 + adder_add_cast_115;

  sum_34_re <= sum_34_temp_re(39 DOWNTO 0);
  sum_34_im <= sum_34_temp_im(39 DOWNTO 0);

  intdelay_29_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_34_re <= to_signed(0, 40);
      del_34_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_34_re <= sum_34_re;
        del_34_im <= sum_34_im;
      END IF;
    END IF;
  END PROCESS intdelay_29_process;


  adder_add_cast_116 <= resize(sum_33_cast1_re, 41);
  adder_add_cast_117 <= resize(del_34_re, 41);
  sum_33_temp_re <= adder_add_cast_116 + adder_add_cast_117;
  adder_add_cast_118 <= resize(sum_33_cast1_im, 41);
  adder_add_cast_119 <= resize(del_34_im, 41);
  sum_33_temp_im <= adder_add_cast_118 + adder_add_cast_119;

  sum_33_re <= sum_33_temp_re(39 DOWNTO 0);
  sum_33_im <= sum_33_temp_im(39 DOWNTO 0);

  intdelay_30_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_33_re <= to_signed(0, 40);
      del_33_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_33_re <= sum_33_re;
        del_33_im <= sum_33_im;
      END IF;
    END IF;
  END PROCESS intdelay_30_process;


  adder_add_cast_120 <= resize(sum_32_cast1_re, 41);
  adder_add_cast_121 <= resize(del_33_re, 41);
  sum_32_temp_re <= adder_add_cast_120 + adder_add_cast_121;
  adder_add_cast_122 <= resize(sum_32_cast1_im, 41);
  adder_add_cast_123 <= resize(del_33_im, 41);
  sum_32_temp_im <= adder_add_cast_122 + adder_add_cast_123;

  sum_32_re <= sum_32_temp_re(39 DOWNTO 0);
  sum_32_im <= sum_32_temp_im(39 DOWNTO 0);

  intdelay_31_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_32_re <= to_signed(0, 40);
      del_32_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_32_re <= sum_32_re;
        del_32_im <= sum_32_im;
      END IF;
    END IF;
  END PROCESS intdelay_31_process;


  adder_add_cast_124 <= resize(sum_31_cast1_re, 41);
  adder_add_cast_125 <= resize(del_32_re, 41);
  sum_31_temp_re <= adder_add_cast_124 + adder_add_cast_125;
  adder_add_cast_126 <= resize(sum_31_cast1_im, 41);
  adder_add_cast_127 <= resize(del_32_im, 41);
  sum_31_temp_im <= adder_add_cast_126 + adder_add_cast_127;

  sum_31_re <= sum_31_temp_re(39 DOWNTO 0);
  sum_31_im <= sum_31_temp_im(39 DOWNTO 0);

  intdelay_32_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_31_re <= to_signed(0, 40);
      del_31_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_31_re <= sum_31_re;
        del_31_im <= sum_31_im;
      END IF;
    END IF;
  END PROCESS intdelay_32_process;


  adder_add_cast_128 <= resize(sum_30_cast1_re, 41);
  adder_add_cast_129 <= resize(del_31_re, 41);
  sum_30_temp_re <= adder_add_cast_128 + adder_add_cast_129;
  adder_add_cast_130 <= resize(sum_30_cast1_im, 41);
  adder_add_cast_131 <= resize(del_31_im, 41);
  sum_30_temp_im <= adder_add_cast_130 + adder_add_cast_131;

  sum_30_re <= sum_30_temp_re(39 DOWNTO 0);
  sum_30_im <= sum_30_temp_im(39 DOWNTO 0);

  intdelay_33_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_30_re <= to_signed(0, 40);
      del_30_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_30_re <= sum_30_re;
        del_30_im <= sum_30_im;
      END IF;
    END IF;
  END PROCESS intdelay_33_process;


  adder_add_cast_132 <= resize(sum_29_cast1_re, 41);
  adder_add_cast_133 <= resize(del_30_re, 41);
  sum_29_temp_re <= adder_add_cast_132 + adder_add_cast_133;
  adder_add_cast_134 <= resize(sum_29_cast1_im, 41);
  adder_add_cast_135 <= resize(del_30_im, 41);
  sum_29_temp_im <= adder_add_cast_134 + adder_add_cast_135;

  sum_29_re <= sum_29_temp_re(39 DOWNTO 0);
  sum_29_im <= sum_29_temp_im(39 DOWNTO 0);

  intdelay_34_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_29_re <= to_signed(0, 40);
      del_29_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_29_re <= sum_29_re;
        del_29_im <= sum_29_im;
      END IF;
    END IF;
  END PROCESS intdelay_34_process;


  adder_add_cast_136 <= resize(sum_28_cast1_re, 41);
  adder_add_cast_137 <= resize(del_29_re, 41);
  sum_28_temp_re <= adder_add_cast_136 + adder_add_cast_137;
  adder_add_cast_138 <= resize(sum_28_cast1_im, 41);
  adder_add_cast_139 <= resize(del_29_im, 41);
  sum_28_temp_im <= adder_add_cast_138 + adder_add_cast_139;

  sum_28_re <= sum_28_temp_re(39 DOWNTO 0);
  sum_28_im <= sum_28_temp_im(39 DOWNTO 0);

  intdelay_35_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_28_re <= to_signed(0, 40);
      del_28_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_28_re <= sum_28_re;
        del_28_im <= sum_28_im;
      END IF;
    END IF;
  END PROCESS intdelay_35_process;


  adder_add_cast_140 <= resize(sum_27_cast1_re, 41);
  adder_add_cast_141 <= resize(del_28_re, 41);
  sum_27_temp_re <= adder_add_cast_140 + adder_add_cast_141;
  adder_add_cast_142 <= resize(sum_27_cast1_im, 41);
  adder_add_cast_143 <= resize(del_28_im, 41);
  sum_27_temp_im <= adder_add_cast_142 + adder_add_cast_143;

  sum_27_re <= sum_27_temp_re(39 DOWNTO 0);
  sum_27_im <= sum_27_temp_im(39 DOWNTO 0);

  intdelay_36_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_27_re <= to_signed(0, 40);
      del_27_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_27_re <= sum_27_re;
        del_27_im <= sum_27_im;
      END IF;
    END IF;
  END PROCESS intdelay_36_process;


  adder_add_cast_144 <= resize(sum_26_cast1_re, 41);
  adder_add_cast_145 <= resize(del_27_re, 41);
  sum_26_temp_re <= adder_add_cast_144 + adder_add_cast_145;
  adder_add_cast_146 <= resize(sum_26_cast1_im, 41);
  adder_add_cast_147 <= resize(del_27_im, 41);
  sum_26_temp_im <= adder_add_cast_146 + adder_add_cast_147;

  sum_26_re <= sum_26_temp_re(39 DOWNTO 0);
  sum_26_im <= sum_26_temp_im(39 DOWNTO 0);

  intdelay_37_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_26_re <= to_signed(0, 40);
      del_26_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_26_re <= sum_26_re;
        del_26_im <= sum_26_im;
      END IF;
    END IF;
  END PROCESS intdelay_37_process;


  adder_add_cast_148 <= resize(sum_25_cast1_re, 41);
  adder_add_cast_149 <= resize(del_26_re, 41);
  sum_25_temp_re <= adder_add_cast_148 + adder_add_cast_149;
  adder_add_cast_150 <= resize(sum_25_cast1_im, 41);
  adder_add_cast_151 <= resize(del_26_im, 41);
  sum_25_temp_im <= adder_add_cast_150 + adder_add_cast_151;

  sum_25_re <= sum_25_temp_re(39 DOWNTO 0);
  sum_25_im <= sum_25_temp_im(39 DOWNTO 0);

  intdelay_38_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_25_re <= to_signed(0, 40);
      del_25_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_25_re <= sum_25_re;
        del_25_im <= sum_25_im;
      END IF;
    END IF;
  END PROCESS intdelay_38_process;


  adder_add_cast_152 <= resize(sum_24_cast1_re, 41);
  adder_add_cast_153 <= resize(del_25_re, 41);
  sum_24_temp_re <= adder_add_cast_152 + adder_add_cast_153;
  adder_add_cast_154 <= resize(sum_24_cast1_im, 41);
  adder_add_cast_155 <= resize(del_25_im, 41);
  sum_24_temp_im <= adder_add_cast_154 + adder_add_cast_155;

  sum_24_re <= sum_24_temp_re(39 DOWNTO 0);
  sum_24_im <= sum_24_temp_im(39 DOWNTO 0);

  intdelay_39_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_24_re <= to_signed(0, 40);
      del_24_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_24_re <= sum_24_re;
        del_24_im <= sum_24_im;
      END IF;
    END IF;
  END PROCESS intdelay_39_process;


  adder_add_cast_156 <= resize(sum_23_cast1_re, 41);
  adder_add_cast_157 <= resize(del_24_re, 41);
  sum_23_temp_re <= adder_add_cast_156 + adder_add_cast_157;
  adder_add_cast_158 <= resize(sum_23_cast1_im, 41);
  adder_add_cast_159 <= resize(del_24_im, 41);
  sum_23_temp_im <= adder_add_cast_158 + adder_add_cast_159;

  sum_23_re <= sum_23_temp_re(39 DOWNTO 0);
  sum_23_im <= sum_23_temp_im(39 DOWNTO 0);

  intdelay_40_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_23_re <= to_signed(0, 40);
      del_23_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_23_re <= sum_23_re;
        del_23_im <= sum_23_im;
      END IF;
    END IF;
  END PROCESS intdelay_40_process;


  adder_add_cast_160 <= resize(sum_22_cast1_re, 41);
  adder_add_cast_161 <= resize(del_23_re, 41);
  sum_22_temp_re <= adder_add_cast_160 + adder_add_cast_161;
  adder_add_cast_162 <= resize(sum_22_cast1_im, 41);
  adder_add_cast_163 <= resize(del_23_im, 41);
  sum_22_temp_im <= adder_add_cast_162 + adder_add_cast_163;

  sum_22_re <= sum_22_temp_re(39 DOWNTO 0);
  sum_22_im <= sum_22_temp_im(39 DOWNTO 0);

  intdelay_41_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_22_re <= to_signed(0, 40);
      del_22_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_22_re <= sum_22_re;
        del_22_im <= sum_22_im;
      END IF;
    END IF;
  END PROCESS intdelay_41_process;


  adder_add_cast_164 <= resize(sum_21_cast1_re, 41);
  adder_add_cast_165 <= resize(del_22_re, 41);
  sum_21_temp_re <= adder_add_cast_164 + adder_add_cast_165;
  adder_add_cast_166 <= resize(sum_21_cast1_im, 41);
  adder_add_cast_167 <= resize(del_22_im, 41);
  sum_21_temp_im <= adder_add_cast_166 + adder_add_cast_167;

  sum_21_re <= sum_21_temp_re(39 DOWNTO 0);
  sum_21_im <= sum_21_temp_im(39 DOWNTO 0);

  intdelay_42_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_21_re <= to_signed(0, 40);
      del_21_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_21_re <= sum_21_re;
        del_21_im <= sum_21_im;
      END IF;
    END IF;
  END PROCESS intdelay_42_process;


  adder_add_cast_168 <= resize(sum_20_cast1_re, 41);
  adder_add_cast_169 <= resize(del_21_re, 41);
  sum_20_temp_re <= adder_add_cast_168 + adder_add_cast_169;
  adder_add_cast_170 <= resize(sum_20_cast1_im, 41);
  adder_add_cast_171 <= resize(del_21_im, 41);
  sum_20_temp_im <= adder_add_cast_170 + adder_add_cast_171;

  sum_20_re <= sum_20_temp_re(39 DOWNTO 0);
  sum_20_im <= sum_20_temp_im(39 DOWNTO 0);

  intdelay_43_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_20_re <= to_signed(0, 40);
      del_20_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_20_re <= sum_20_re;
        del_20_im <= sum_20_im;
      END IF;
    END IF;
  END PROCESS intdelay_43_process;


  adder_add_cast_172 <= resize(sum_19_cast1_re, 41);
  adder_add_cast_173 <= resize(del_20_re, 41);
  sum_19_temp_re <= adder_add_cast_172 + adder_add_cast_173;
  adder_add_cast_174 <= resize(sum_19_cast1_im, 41);
  adder_add_cast_175 <= resize(del_20_im, 41);
  sum_19_temp_im <= adder_add_cast_174 + adder_add_cast_175;

  sum_19_re <= sum_19_temp_re(39 DOWNTO 0);
  sum_19_im <= sum_19_temp_im(39 DOWNTO 0);

  intdelay_44_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_19_re <= to_signed(0, 40);
      del_19_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_19_re <= sum_19_re;
        del_19_im <= sum_19_im;
      END IF;
    END IF;
  END PROCESS intdelay_44_process;


  adder_add_cast_176 <= resize(sum_18_cast1_re, 41);
  adder_add_cast_177 <= resize(del_19_re, 41);
  sum_18_temp_re <= adder_add_cast_176 + adder_add_cast_177;
  adder_add_cast_178 <= resize(sum_18_cast1_im, 41);
  adder_add_cast_179 <= resize(del_19_im, 41);
  sum_18_temp_im <= adder_add_cast_178 + adder_add_cast_179;

  sum_18_re <= sum_18_temp_re(39 DOWNTO 0);
  sum_18_im <= sum_18_temp_im(39 DOWNTO 0);

  intdelay_45_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_18_re <= to_signed(0, 40);
      del_18_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_18_re <= sum_18_re;
        del_18_im <= sum_18_im;
      END IF;
    END IF;
  END PROCESS intdelay_45_process;


  adder_add_cast_180 <= resize(sum_17_cast1_re, 41);
  adder_add_cast_181 <= resize(del_18_re, 41);
  sum_17_temp_re <= adder_add_cast_180 + adder_add_cast_181;
  adder_add_cast_182 <= resize(sum_17_cast1_im, 41);
  adder_add_cast_183 <= resize(del_18_im, 41);
  sum_17_temp_im <= adder_add_cast_182 + adder_add_cast_183;

  sum_17_re <= sum_17_temp_re(39 DOWNTO 0);
  sum_17_im <= sum_17_temp_im(39 DOWNTO 0);

  intdelay_46_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_17_re <= to_signed(0, 40);
      del_17_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_17_re <= sum_17_re;
        del_17_im <= sum_17_im;
      END IF;
    END IF;
  END PROCESS intdelay_46_process;


  adder_add_cast_184 <= resize(sum_16_cast1_re, 41);
  adder_add_cast_185 <= resize(del_17_re, 41);
  sum_16_temp_re <= adder_add_cast_184 + adder_add_cast_185;
  adder_add_cast_186 <= resize(sum_16_cast1_im, 41);
  adder_add_cast_187 <= resize(del_17_im, 41);
  sum_16_temp_im <= adder_add_cast_186 + adder_add_cast_187;

  sum_16_re <= sum_16_temp_re(39 DOWNTO 0);
  sum_16_im <= sum_16_temp_im(39 DOWNTO 0);

  intdelay_47_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_16_re <= to_signed(0, 40);
      del_16_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_16_re <= sum_16_re;
        del_16_im <= sum_16_im;
      END IF;
    END IF;
  END PROCESS intdelay_47_process;


  adder_add_cast_188 <= resize(sum_15_cast1_re, 41);
  adder_add_cast_189 <= resize(del_16_re, 41);
  sum_15_temp_re <= adder_add_cast_188 + adder_add_cast_189;
  adder_add_cast_190 <= resize(sum_15_cast1_im, 41);
  adder_add_cast_191 <= resize(del_16_im, 41);
  sum_15_temp_im <= adder_add_cast_190 + adder_add_cast_191;

  sum_15_re <= sum_15_temp_re(39 DOWNTO 0);
  sum_15_im <= sum_15_temp_im(39 DOWNTO 0);

  intdelay_48_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_15_re <= to_signed(0, 40);
      del_15_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_15_re <= sum_15_re;
        del_15_im <= sum_15_im;
      END IF;
    END IF;
  END PROCESS intdelay_48_process;


  adder_add_cast_192 <= resize(sum_14_cast1_re, 41);
  adder_add_cast_193 <= resize(del_15_re, 41);
  sum_14_temp_re <= adder_add_cast_192 + adder_add_cast_193;
  adder_add_cast_194 <= resize(sum_14_cast1_im, 41);
  adder_add_cast_195 <= resize(del_15_im, 41);
  sum_14_temp_im <= adder_add_cast_194 + adder_add_cast_195;

  sum_14_re <= sum_14_temp_re(39 DOWNTO 0);
  sum_14_im <= sum_14_temp_im(39 DOWNTO 0);

  intdelay_49_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_14_re <= to_signed(0, 40);
      del_14_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_14_re <= sum_14_re;
        del_14_im <= sum_14_im;
      END IF;
    END IF;
  END PROCESS intdelay_49_process;


  adder_add_cast_196 <= resize(sum_13_cast1_re, 41);
  adder_add_cast_197 <= resize(del_14_re, 41);
  sum_13_temp_re <= adder_add_cast_196 + adder_add_cast_197;
  adder_add_cast_198 <= resize(sum_13_cast1_im, 41);
  adder_add_cast_199 <= resize(del_14_im, 41);
  sum_13_temp_im <= adder_add_cast_198 + adder_add_cast_199;

  sum_13_re <= sum_13_temp_re(39 DOWNTO 0);
  sum_13_im <= sum_13_temp_im(39 DOWNTO 0);

  intdelay_50_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_13_re <= to_signed(0, 40);
      del_13_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_13_re <= sum_13_re;
        del_13_im <= sum_13_im;
      END IF;
    END IF;
  END PROCESS intdelay_50_process;


  adder_add_cast_200 <= resize(sum_12_cast1_re, 41);
  adder_add_cast_201 <= resize(del_13_re, 41);
  sum_12_temp_re <= adder_add_cast_200 + adder_add_cast_201;
  adder_add_cast_202 <= resize(sum_12_cast1_im, 41);
  adder_add_cast_203 <= resize(del_13_im, 41);
  sum_12_temp_im <= adder_add_cast_202 + adder_add_cast_203;

  sum_12_re <= sum_12_temp_re(39 DOWNTO 0);
  sum_12_im <= sum_12_temp_im(39 DOWNTO 0);

  intdelay_51_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_12_re <= to_signed(0, 40);
      del_12_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_12_re <= sum_12_re;
        del_12_im <= sum_12_im;
      END IF;
    END IF;
  END PROCESS intdelay_51_process;


  adder_add_cast_204 <= resize(sum_11_cast1_re, 41);
  adder_add_cast_205 <= resize(del_12_re, 41);
  sum_11_temp_re <= adder_add_cast_204 + adder_add_cast_205;
  adder_add_cast_206 <= resize(sum_11_cast1_im, 41);
  adder_add_cast_207 <= resize(del_12_im, 41);
  sum_11_temp_im <= adder_add_cast_206 + adder_add_cast_207;

  sum_11_re <= sum_11_temp_re(39 DOWNTO 0);
  sum_11_im <= sum_11_temp_im(39 DOWNTO 0);

  intdelay_52_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_11_re <= to_signed(0, 40);
      del_11_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_11_re <= sum_11_re;
        del_11_im <= sum_11_im;
      END IF;
    END IF;
  END PROCESS intdelay_52_process;


  adder_add_cast_208 <= resize(sum_10_cast1_re, 41);
  adder_add_cast_209 <= resize(del_11_re, 41);
  sum_10_temp_re <= adder_add_cast_208 + adder_add_cast_209;
  adder_add_cast_210 <= resize(sum_10_cast1_im, 41);
  adder_add_cast_211 <= resize(del_11_im, 41);
  sum_10_temp_im <= adder_add_cast_210 + adder_add_cast_211;

  sum_10_re <= sum_10_temp_re(39 DOWNTO 0);
  sum_10_im <= sum_10_temp_im(39 DOWNTO 0);

  intdelay_53_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_10_re <= to_signed(0, 40);
      del_10_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_10_re <= sum_10_re;
        del_10_im <= sum_10_im;
      END IF;
    END IF;
  END PROCESS intdelay_53_process;


  adder_add_cast_212 <= resize(sum_9_cast1_re, 41);
  adder_add_cast_213 <= resize(del_10_re, 41);
  sum_9_temp_re <= adder_add_cast_212 + adder_add_cast_213;
  adder_add_cast_214 <= resize(sum_9_cast1_im, 41);
  adder_add_cast_215 <= resize(del_10_im, 41);
  sum_9_temp_im <= adder_add_cast_214 + adder_add_cast_215;

  sum_9_re <= sum_9_temp_re(39 DOWNTO 0);
  sum_9_im <= sum_9_temp_im(39 DOWNTO 0);

  intdelay_54_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_9_re <= to_signed(0, 40);
      del_9_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_9_re <= sum_9_re;
        del_9_im <= sum_9_im;
      END IF;
    END IF;
  END PROCESS intdelay_54_process;


  adder_add_cast_216 <= resize(sum_8_cast1_re, 41);
  adder_add_cast_217 <= resize(del_9_re, 41);
  sum_8_temp_re <= adder_add_cast_216 + adder_add_cast_217;
  adder_add_cast_218 <= resize(sum_8_cast1_im, 41);
  adder_add_cast_219 <= resize(del_9_im, 41);
  sum_8_temp_im <= adder_add_cast_218 + adder_add_cast_219;

  sum_8_re <= sum_8_temp_re(39 DOWNTO 0);
  sum_8_im <= sum_8_temp_im(39 DOWNTO 0);

  intdelay_55_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_8_re <= to_signed(0, 40);
      del_8_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_8_re <= sum_8_re;
        del_8_im <= sum_8_im;
      END IF;
    END IF;
  END PROCESS intdelay_55_process;


  adder_add_cast_220 <= resize(sum_7_cast1_re, 41);
  adder_add_cast_221 <= resize(del_8_re, 41);
  sum_7_temp_re <= adder_add_cast_220 + adder_add_cast_221;
  adder_add_cast_222 <= resize(sum_7_cast1_im, 41);
  adder_add_cast_223 <= resize(del_8_im, 41);
  sum_7_temp_im <= adder_add_cast_222 + adder_add_cast_223;

  sum_7_re <= sum_7_temp_re(39 DOWNTO 0);
  sum_7_im <= sum_7_temp_im(39 DOWNTO 0);

  intdelay_56_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_7_re <= to_signed(0, 40);
      del_7_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_7_re <= sum_7_re;
        del_7_im <= sum_7_im;
      END IF;
    END IF;
  END PROCESS intdelay_56_process;


  adder_add_cast_224 <= resize(sum_6_cast1_re, 41);
  adder_add_cast_225 <= resize(del_7_re, 41);
  sum_6_temp_re <= adder_add_cast_224 + adder_add_cast_225;
  adder_add_cast_226 <= resize(sum_6_cast1_im, 41);
  adder_add_cast_227 <= resize(del_7_im, 41);
  sum_6_temp_im <= adder_add_cast_226 + adder_add_cast_227;

  sum_6_re <= sum_6_temp_re(39 DOWNTO 0);
  sum_6_im <= sum_6_temp_im(39 DOWNTO 0);

  intdelay_57_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_6_re <= to_signed(0, 40);
      del_6_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_6_re <= sum_6_re;
        del_6_im <= sum_6_im;
      END IF;
    END IF;
  END PROCESS intdelay_57_process;


  adder_add_cast_228 <= resize(sum_5_cast1_re, 41);
  adder_add_cast_229 <= resize(del_6_re, 41);
  sum_5_temp_re <= adder_add_cast_228 + adder_add_cast_229;
  adder_add_cast_230 <= resize(sum_5_cast1_im, 41);
  adder_add_cast_231 <= resize(del_6_im, 41);
  sum_5_temp_im <= adder_add_cast_230 + adder_add_cast_231;

  sum_5_re <= sum_5_temp_re(39 DOWNTO 0);
  sum_5_im <= sum_5_temp_im(39 DOWNTO 0);

  intdelay_58_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_5_re <= to_signed(0, 40);
      del_5_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_5_re <= sum_5_re;
        del_5_im <= sum_5_im;
      END IF;
    END IF;
  END PROCESS intdelay_58_process;


  adder_add_cast_232 <= resize(sum_4_cast1_re, 41);
  adder_add_cast_233 <= resize(del_5_re, 41);
  sum_4_temp_re <= adder_add_cast_232 + adder_add_cast_233;
  adder_add_cast_234 <= resize(sum_4_cast1_im, 41);
  adder_add_cast_235 <= resize(del_5_im, 41);
  sum_4_temp_im <= adder_add_cast_234 + adder_add_cast_235;

  sum_4_re <= sum_4_temp_re(39 DOWNTO 0);
  sum_4_im <= sum_4_temp_im(39 DOWNTO 0);

  intdelay_59_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_4_re <= to_signed(0, 40);
      del_4_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_4_re <= sum_4_re;
        del_4_im <= sum_4_im;
      END IF;
    END IF;
  END PROCESS intdelay_59_process;


  adder_add_cast_236 <= resize(sum_3_cast1_re, 41);
  adder_add_cast_237 <= resize(del_4_re, 41);
  sum_3_temp_re <= adder_add_cast_236 + adder_add_cast_237;
  adder_add_cast_238 <= resize(sum_3_cast1_im, 41);
  adder_add_cast_239 <= resize(del_4_im, 41);
  sum_3_temp_im <= adder_add_cast_238 + adder_add_cast_239;

  sum_3_re <= sum_3_temp_re(39 DOWNTO 0);
  sum_3_im <= sum_3_temp_im(39 DOWNTO 0);

  intdelay_60_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_3_re <= to_signed(0, 40);
      del_3_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_3_re <= sum_3_re;
        del_3_im <= sum_3_im;
      END IF;
    END IF;
  END PROCESS intdelay_60_process;


  adder_add_cast_240 <= resize(sum_2_cast1_re, 41);
  adder_add_cast_241 <= resize(del_3_re, 41);
  sum_2_temp_re <= adder_add_cast_240 + adder_add_cast_241;
  adder_add_cast_242 <= resize(sum_2_cast1_im, 41);
  adder_add_cast_243 <= resize(del_3_im, 41);
  sum_2_temp_im <= adder_add_cast_242 + adder_add_cast_243;

  sum_2_re <= sum_2_temp_re(39 DOWNTO 0);
  sum_2_im <= sum_2_temp_im(39 DOWNTO 0);

  intdelay_61_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_2_re <= to_signed(0, 40);
      del_2_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_2_re <= sum_2_re;
        del_2_im <= sum_2_im;
      END IF;
    END IF;
  END PROCESS intdelay_61_process;


  adder_add_cast_244 <= resize(sum_1_cast1_re, 41);
  adder_add_cast_245 <= resize(del_2_re, 41);
  sum_1_temp_re <= adder_add_cast_244 + adder_add_cast_245;
  adder_add_cast_246 <= resize(sum_1_cast1_im, 41);
  adder_add_cast_247 <= resize(del_2_im, 41);
  sum_1_temp_im <= adder_add_cast_246 + adder_add_cast_247;

  sum_1_re <= sum_1_temp_re(39 DOWNTO 0);
  sum_1_im <= sum_1_temp_im(39 DOWNTO 0);

  intdelay_62_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      del_1_re <= to_signed(0, 40);
      del_1_im <= to_signed(0, 40);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        del_1_re <= sum_1_re;
        del_1_im <= sum_1_im;
      END IF;
    END IF;
  END PROCESS intdelay_62_process;


  adder_add_cast_248 <= resize(finalsum_cast1_re, 41);
  adder_add_cast_249 <= resize(del_1_re, 41);
  finalsum_temp_re <= adder_add_cast_248 + adder_add_cast_249;
  adder_add_cast_250 <= resize(finalsum_cast1_im, 41);
  adder_add_cast_251 <= resize(del_1_im, 41);
  finalsum_temp_im <= adder_add_cast_250 + adder_add_cast_251;

  finalsum_re <= finalsum_temp_re(39 DOWNTO 0);
  finalsum_im <= finalsum_temp_im(39 DOWNTO 0);

  HDL_Discrete_FIR_Filter_out_re <= std_logic_vector(finalsum_re);

  HDL_Discrete_FIR_Filter_out_im <= std_logic_vector(finalsum_im);

END rtl;

