[0m[[0m[31merror[0m] [0m[0mC:\Users\yuda\Desktop\soDLA\src\main\scala\nvdla\bdma\NV_NVDLA_BDMA_load.scala:147:45: value reg2dp_src_surf_stride is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val bdma2mcif_rd_req_valid: chisel3.core.Bool; val bdma2mcif_rd_req_ready: chisel3.core.Bool; val bdma2mcif_rd_req_pd: chisel3.core.UInt; val bdma2cvif_rd_req_valid: Option[chisel3.core.Bool]; val bdma2cvif_rd_req_ready: Option[chisel3.core.Bool]; val bdma2cvif_rd_req_pd: Option[chisel3.core.UInt]; val ld2st_wr_pvld: chisel3.core.Bool; val ld2st_wr_prdy: chisel3.core.Bool; val ld2st_wr_pd: chisel3.core.UInt; val reg2dp_cmd_dst_ram_type: chisel3.core.Bool; val reg2dp_cmd_interrupt: chisel3.core.Bool; val reg2dp_cmd_interrupt_ptr: chisel3.core.Bool; val reg2dp_cmd_src_ram_type: chisel3.core.Bool; val reg2dp_dst_addr_high_v8: chisel3.core.UInt; val reg2dp_dst_addr_low_v32: chisel3.core.UInt; val reg2dp_dst_line_stride: chisel3.core.UInt; val reg2dp_dst_surf_stride: chisel3.core.UInt; val reg2dp_line_repeat_number: chisel3.core.UInt; val reg2dp_line_size: chisel3.core.UInt; val reg2dp_src_addr_high_v8: chisel3.core.UInt; val reg2dp_src_addr_low_v32: chisel3.core.UInt; val reg2dp_src_line_stride: chisel3.core.UInt; val reg2dp_surf_repeat_number: chisel3.core.UInt; val csb2ld_vld: chisel3.core.Bool; val csb2ld_rdy: chisel3.core.Bool; val ld2csb_grp0_dma_stall_inc: chisel3.core.Bool; val ld2csb_grp1_dma_stall_inc: chisel3.core.Bool; val ld2csb_idle: chisel3.core.Bool; val ld2st_wr_idle: chisel3.core.Bool; val st2ld_load_idle: chisel3.core.Bool; val ld2gate_slcg_en: chisel3.core.Bool}[0m
[0m[[0m[31merror[0m] [0m[0m    val reg2dp_src_surf_stride_ext = Cat(io.reg2dp_src_surf_stride, "h0".asUInt(5.W))[0m
[0m[[0m[31merror[0m] [0m[0m                                            ^[0m
[0m[[0m[31merror[0m] [0m[0mone error found[0m
