<stg><name>dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23></name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="384" op_0_bw="384" op_1_bw="384">
<![CDATA[
entry:2 %layer22_out_read = read i384 @_ssdm_op_Read.ap_fifo.volatile.i384P0A, i384 %layer22_out

]]></Node>
<StgValue><ssdm name="layer22_out_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="384">
<![CDATA[
entry:3 %data_V = trunc i384 %layer22_out_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %data_V_63 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 372, i32 377

]]></Node>
<StgValue><ssdm name="data_V_63"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %data_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 378, i32 383

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %data_V_3 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %data_V_4 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 12, i32 17

]]></Node>
<StgValue><ssdm name="data_V_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %data_V_5 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 18, i32 23

]]></Node>
<StgValue><ssdm name="data_V_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %data_V_6 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 24, i32 29

]]></Node>
<StgValue><ssdm name="data_V_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %data_V_7 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 30, i32 35

]]></Node>
<StgValue><ssdm name="data_V_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %data_V_8 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 36, i32 41

]]></Node>
<StgValue><ssdm name="data_V_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %data_V_9 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="data_V_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %data_V_10 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 48, i32 53

]]></Node>
<StgValue><ssdm name="data_V_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %data_V_11 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 54, i32 59

]]></Node>
<StgValue><ssdm name="data_V_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %data_V_12 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 60, i32 65

]]></Node>
<StgValue><ssdm name="data_V_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %data_V_13 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 66, i32 71

]]></Node>
<StgValue><ssdm name="data_V_13"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %data_V_14 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 72, i32 77

]]></Node>
<StgValue><ssdm name="data_V_14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %data_V_15 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 78, i32 83

]]></Node>
<StgValue><ssdm name="data_V_15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %data_V_16 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 84, i32 89

]]></Node>
<StgValue><ssdm name="data_V_16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %data_V_17 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 90, i32 95

]]></Node>
<StgValue><ssdm name="data_V_17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %data_V_18 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 96, i32 101

]]></Node>
<StgValue><ssdm name="data_V_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %data_V_19 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 102, i32 107

]]></Node>
<StgValue><ssdm name="data_V_19"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %data_V_20 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 108, i32 113

]]></Node>
<StgValue><ssdm name="data_V_20"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %data_V_21 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 114, i32 119

]]></Node>
<StgValue><ssdm name="data_V_21"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %data_V_22 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 120, i32 125

]]></Node>
<StgValue><ssdm name="data_V_22"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:26 %data_V_23 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 126, i32 131

]]></Node>
<StgValue><ssdm name="data_V_23"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %data_V_24 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 132, i32 137

]]></Node>
<StgValue><ssdm name="data_V_24"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:28 %data_V_25 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 138, i32 143

]]></Node>
<StgValue><ssdm name="data_V_25"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %data_V_26 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 144, i32 149

]]></Node>
<StgValue><ssdm name="data_V_26"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %data_V_27 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 150, i32 155

]]></Node>
<StgValue><ssdm name="data_V_27"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %data_V_28 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 156, i32 161

]]></Node>
<StgValue><ssdm name="data_V_28"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %data_V_29 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 162, i32 167

]]></Node>
<StgValue><ssdm name="data_V_29"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %data_V_30 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 168, i32 173

]]></Node>
<StgValue><ssdm name="data_V_30"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %data_V_31 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 174, i32 179

]]></Node>
<StgValue><ssdm name="data_V_31"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %data_V_32 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 180, i32 185

]]></Node>
<StgValue><ssdm name="data_V_32"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %data_V_33 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 186, i32 191

]]></Node>
<StgValue><ssdm name="data_V_33"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:37 %data_V_34 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 192, i32 197

]]></Node>
<StgValue><ssdm name="data_V_34"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %data_V_35 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 198, i32 203

]]></Node>
<StgValue><ssdm name="data_V_35"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %data_V_36 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 204, i32 209

]]></Node>
<StgValue><ssdm name="data_V_36"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:40 %data_V_37 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 210, i32 215

]]></Node>
<StgValue><ssdm name="data_V_37"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:41 %data_V_38 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 216, i32 221

]]></Node>
<StgValue><ssdm name="data_V_38"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:42 %data_V_39 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 222, i32 227

]]></Node>
<StgValue><ssdm name="data_V_39"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:43 %data_V_40 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 228, i32 233

]]></Node>
<StgValue><ssdm name="data_V_40"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:44 %data_V_41 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 234, i32 239

]]></Node>
<StgValue><ssdm name="data_V_41"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:45 %data_V_42 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 240, i32 245

]]></Node>
<StgValue><ssdm name="data_V_42"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %data_V_43 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 246, i32 251

]]></Node>
<StgValue><ssdm name="data_V_43"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:47 %data_V_44 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 252, i32 257

]]></Node>
<StgValue><ssdm name="data_V_44"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:48 %data_V_45 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 258, i32 263

]]></Node>
<StgValue><ssdm name="data_V_45"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:49 %data_V_46 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 264, i32 269

]]></Node>
<StgValue><ssdm name="data_V_46"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:50 %data_V_47 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 270, i32 275

]]></Node>
<StgValue><ssdm name="data_V_47"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:51 %data_V_48 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 276, i32 281

]]></Node>
<StgValue><ssdm name="data_V_48"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %data_V_49 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 282, i32 287

]]></Node>
<StgValue><ssdm name="data_V_49"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:53 %data_V_50 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 288, i32 293

]]></Node>
<StgValue><ssdm name="data_V_50"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:54 %data_V_51 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 294, i32 299

]]></Node>
<StgValue><ssdm name="data_V_51"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %data_V_52 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 300, i32 305

]]></Node>
<StgValue><ssdm name="data_V_52"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %data_V_53 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 306, i32 311

]]></Node>
<StgValue><ssdm name="data_V_53"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57 %data_V_54 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 312, i32 317

]]></Node>
<StgValue><ssdm name="data_V_54"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:58 %data_V_55 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 318, i32 323

]]></Node>
<StgValue><ssdm name="data_V_55"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:59 %data_V_56 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 324, i32 329

]]></Node>
<StgValue><ssdm name="data_V_56"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:60 %data_V_57 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 330, i32 335

]]></Node>
<StgValue><ssdm name="data_V_57"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:61 %data_V_58 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 336, i32 341

]]></Node>
<StgValue><ssdm name="data_V_58"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %data_V_59 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 342, i32 347

]]></Node>
<StgValue><ssdm name="data_V_59"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:63 %data_V_60 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 348, i32 353

]]></Node>
<StgValue><ssdm name="data_V_60"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:64 %data_V_61 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 354, i32 359

]]></Node>
<StgValue><ssdm name="data_V_61"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:65 %data_V_62 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 360, i32 365

]]></Node>
<StgValue><ssdm name="data_V_62"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:66 %data_V_2 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 366, i32 371

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="160" op_0_bw="160" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6" op_31_bw="6" op_32_bw="6" op_33_bw="6" op_34_bw="6" op_35_bw="6" op_36_bw="6" op_37_bw="6" op_38_bw="6" op_39_bw="6" op_40_bw="6" op_41_bw="6" op_42_bw="6" op_43_bw="6" op_44_bw="6" op_45_bw="6" op_46_bw="6" op_47_bw="6" op_48_bw="6" op_49_bw="6" op_50_bw="6" op_51_bw="6" op_52_bw="6" op_53_bw="6" op_54_bw="6" op_55_bw="6" op_56_bw="6" op_57_bw="6" op_58_bw="6" op_59_bw="6" op_60_bw="6" op_61_bw="6" op_62_bw="6" op_63_bw="6" op_64_bw="6">
<![CDATA[
entry:67 %call_ret = call i160 @dense_wrapper<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23>, i6 %data_V, i6 %data_V_3, i6 %data_V_4, i6 %data_V_5, i6 %data_V_6, i6 %data_V_7, i6 %data_V_8, i6 %data_V_9, i6 %data_V_10, i6 %data_V_11, i6 %data_V_12, i6 %data_V_13, i6 %data_V_14, i6 %data_V_15, i6 %data_V_16, i6 %data_V_17, i6 %data_V_18, i6 %data_V_19, i6 %data_V_20, i6 %data_V_21, i6 %data_V_22, i6 %data_V_23, i6 %data_V_24, i6 %data_V_25, i6 %data_V_26, i6 %data_V_27, i6 %data_V_28, i6 %data_V_29, i6 %data_V_30, i6 %data_V_31, i6 %data_V_32, i6 %data_V_33, i6 %data_V_34, i6 %data_V_35, i6 %data_V_36, i6 %data_V_37, i6 %data_V_38, i6 %data_V_39, i6 %data_V_40, i6 %data_V_41, i6 %data_V_42, i6 %data_V_43, i6 %data_V_44, i6 %data_V_45, i6 %data_V_46, i6 %data_V_47, i6 %data_V_48, i6 %data_V_49, i6 %data_V_50, i6 %data_V_51, i6 %data_V_52, i6 %data_V_53, i6 %data_V_54, i6 %data_V_55, i6 %data_V_56, i6 %data_V_57, i6 %data_V_58, i6 %data_V_59, i6 %data_V_60, i6 %data_V_61, i6 %data_V_62, i6 %data_V_2, i6 %data_V_63, i6 %data_V_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="160" op_0_bw="160" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6" op_31_bw="6" op_32_bw="6" op_33_bw="6" op_34_bw="6" op_35_bw="6" op_36_bw="6" op_37_bw="6" op_38_bw="6" op_39_bw="6" op_40_bw="6" op_41_bw="6" op_42_bw="6" op_43_bw="6" op_44_bw="6" op_45_bw="6" op_46_bw="6" op_47_bw="6" op_48_bw="6" op_49_bw="6" op_50_bw="6" op_51_bw="6" op_52_bw="6" op_53_bw="6" op_54_bw="6" op_55_bw="6" op_56_bw="6" op_57_bw="6" op_58_bw="6" op_59_bw="6" op_60_bw="6" op_61_bw="6" op_62_bw="6" op_63_bw="6" op_64_bw="6">
<![CDATA[
entry:67 %call_ret = call i160 @dense_wrapper<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23>, i6 %data_V, i6 %data_V_3, i6 %data_V_4, i6 %data_V_5, i6 %data_V_6, i6 %data_V_7, i6 %data_V_8, i6 %data_V_9, i6 %data_V_10, i6 %data_V_11, i6 %data_V_12, i6 %data_V_13, i6 %data_V_14, i6 %data_V_15, i6 %data_V_16, i6 %data_V_17, i6 %data_V_18, i6 %data_V_19, i6 %data_V_20, i6 %data_V_21, i6 %data_V_22, i6 %data_V_23, i6 %data_V_24, i6 %data_V_25, i6 %data_V_26, i6 %data_V_27, i6 %data_V_28, i6 %data_V_29, i6 %data_V_30, i6 %data_V_31, i6 %data_V_32, i6 %data_V_33, i6 %data_V_34, i6 %data_V_35, i6 %data_V_36, i6 %data_V_37, i6 %data_V_38, i6 %data_V_39, i6 %data_V_40, i6 %data_V_41, i6 %data_V_42, i6 %data_V_43, i6 %data_V_44, i6 %data_V_45, i6 %data_V_46, i6 %data_V_47, i6 %data_V_48, i6 %data_V_49, i6 %data_V_50, i6 %data_V_51, i6 %data_V_52, i6 %data_V_53, i6 %data_V_54, i6 %data_V_55, i6 %data_V_56, i6 %data_V_57, i6 %data_V_58, i6 %data_V_59, i6 %data_V_60, i6 %data_V_61, i6 %data_V_62, i6 %data_V_2, i6 %data_V_63, i6 %data_V_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="160">
<![CDATA[
entry:68 %res_V = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="160">
<![CDATA[
entry:69 %res_V_1 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="res_V_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="160">
<![CDATA[
entry:70 %res_V_2 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="res_V_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="160">
<![CDATA[
entry:71 %res_V_3 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="res_V_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="160">
<![CDATA[
entry:72 %res_V_4 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="res_V_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="160">
<![CDATA[
entry:73 %res_V_5 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="res_V_5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="160">
<![CDATA[
entry:74 %res_V_6 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="res_V_6"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="160">
<![CDATA[
entry:75 %res_V_7 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="res_V_7"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="160">
<![CDATA[
entry:76 %res_V_8 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="res_V_8"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="160">
<![CDATA[
entry:77 %res_V_9 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="res_V_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer23_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="384" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %layer22_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
entry:78 %p_01 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %res_V_9, i16 %res_V_8, i16 %res_V_7, i16 %res_V_6, i16 %res_V_5, i16 %res_V_4, i16 %res_V_3, i16 %res_V_2, i16 %res_V_1, i16 %res_V

]]></Node>
<StgValue><ssdm name="p_01"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="160">
<![CDATA[
entry:79 %write_ln62 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %layer23_out, i160 %p_01

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
entry:80 %ret_ln64 = ret

]]></Node>
<StgValue><ssdm name="ret_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
