
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Sun Apr 24 15:16:02 2016
# Target Board:  Custom
# Family:    spartan3adsp
# Device:    xc3sd3400a
# Package:   fg676
# Speed Grade:  -5
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 75.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT mpmc_0_DDR2_Clk_pin = mpmc_0_DDR2_Clk, DIR = O, VEC = [1:0], SIGIS = CLK
 PORT mpmc_0_DDR2_Clk_n_pin = mpmc_0_DDR2_Clk_n, DIR = O, VEC = [1:0], SIGIS = CLK
 PORT mpmc_0_DDR2_CE_pin = mpmc_0_DDR2_CE, DIR = O
 PORT mpmc_0_DDR2_CS_n_pin = mpmc_0_DDR2_CS_n, DIR = O
 PORT mpmc_0_DDR2_ODT_pin = mpmc_0_DDR2_ODT, DIR = O
 PORT mpmc_0_DDR2_RAS_n_pin = mpmc_0_DDR2_RAS_n, DIR = O
 PORT mpmc_0_DDR2_CAS_n_pin = mpmc_0_DDR2_CAS_n, DIR = O
 PORT mpmc_0_DDR2_WE_n_pin = mpmc_0_DDR2_WE_n, DIR = O
 PORT mpmc_0_DDR2_BankAddr_pin = mpmc_0_DDR2_BankAddr, DIR = O, VEC = [2:0]
 PORT mpmc_0_DDR2_Addr_pin = mpmc_0_DDR2_Addr, DIR = O, VEC = [13:0]
 PORT mpmc_0_DDR2_DQ = mpmc_0_DDR2_DQ, DIR = IO, VEC = [31:0]
 PORT mpmc_0_DDR2_DM_pin = mpmc_0_DDR2_DM, DIR = O, VEC = [3:0]
 PORT mpmc_0_DDR2_DQS = mpmc_0_DDR2_DQS, DIR = IO, VEC = [3:0]
 PORT mpmc_0_DDR2_DQS_n = mpmc_0_DDR2_DQS_n, DIR = IO, VEC = [3:0]
 PORT mpmc_0_DDR2_DQS_Div_O_pin = mpmc_0_DDR2_DQS_Div_O, DIR = O
 PORT mpmc_0_DDR2_DQS_Div_I_pin = mpmc_0_DDR2_DQS_Div_I, DIR = I
 PORT xps_sd_if_net_0_SD_cmd_pin = xps_sd_if_net_0_SD_cmd, DIR = IO
 PORT xps_sd_if_net_0_SD_data_pin = xps_sd_if_net_0_SD_data, DIR = IO, VEC = [3:0]
 PORT xps_sd_if_net_0_SD_protect_pin = xps_sd_if_net_0_SD_protect, DIR = I
 PORT xps_sd_if_net_0_SD_clk_pin = xps_sd_if_net_0_SD_clk, DIR = O
 PORT xps_sd_if_net_0_SD_inserted_pin = xps_sd_if_net_0_SD_inserted, DIR = I
 PORT xps_ps2_0_PS2_1_DATA_pin = xps_ps2_0_PS2_1_DATA, DIR = IO
 PORT xps_ps2_0_PS2_1_CLK_pin = xps_ps2_0_PS2_1_CLK, DIR = IO
 PORT xps_ps2_0_PS2_2_DATA_pin = xps_ps2_0_PS2_2_DATA, DIR = IO
 PORT xps_ps2_0_PS2_2_CLK_pin = xps_ps2_0_PS2_2_CLK, DIR = IO
 PORT xps_ll_temac_0_MDIO_0 = xps_ll_temac_0_MDIO_0, DIR = IO
 PORT xps_ll_temac_0_TemacPhy_RST_n_pin = xps_ll_temac_0_TemacPhy_RST_n, DIR = O
 PORT xps_ll_temac_0_MII_TX_CLK_0_pin = xps_ll_temac_0_MII_TX_CLK_0, DIR = I
 PORT xps_ll_temac_0_MDC_0_pin = xps_ll_temac_0_MDC_0, DIR = O
 PORT xps_ll_temac_0_MII_TX_EN_0_pin = xps_ll_temac_0_MII_TX_EN_0, DIR = O
 PORT xps_ll_temac_0_MII_TX_ER_0_pin = xps_ll_temac_0_MII_TX_ER_0, DIR = O
 PORT xps_ll_temac_0_MII_RXD_0_pin = xps_ll_temac_0_MII_RXD_0, DIR = I, VEC = [3:0]
 PORT xps_ll_temac_0_MII_RX_DV_0_pin = xps_ll_temac_0_MII_RX_DV_0, DIR = I
 PORT xps_ll_temac_0_MII_RX_ER_0_pin = xps_ll_temac_0_MII_RX_ER_0, DIR = I
 PORT xps_ll_temac_0_MII_RX_CLK_0_pin = xps_ll_temac_0_MII_RX_CLK_0, DIR = I
 PORT xps_ll_temac_0_MII_TXD_0_pin = xps_ll_temac_0_MII_TXD_0, DIR = O, VEC = [3:0]
 PORT xps_ll_temac_1_MDC_0_pin = xps_ll_temac_1_MDC_0, DIR = O
 PORT xps_ll_temac_1_MII_TX_CLK_0_pin = xps_ll_temac_1_MII_TX_CLK_0, DIR = I
 PORT xps_ll_temac_1_MDIO_0 = xps_ll_temac_1_MDIO_0, DIR = IO
 PORT xps_ll_temac_1_MII_TXD_0_pin = xps_ll_temac_1_MII_TXD_0, DIR = O, VEC = [3:0]
 PORT xps_ll_temac_1_MII_TX_EN_0_pin = xps_ll_temac_1_MII_TX_EN_0, DIR = O
 PORT xps_ll_temac_1_MII_TX_ER_0_pin = xps_ll_temac_1_MII_TX_ER_0, DIR = O
 PORT xps_ll_temac_1_MII_RXD_0_pin = xps_ll_temac_1_MII_RXD_0, DIR = I, VEC = [3:0]
 PORT xps_ll_temac_1_MII_RX_DV_0_pin = xps_ll_temac_1_MII_RX_DV_0, DIR = I
 PORT xps_ll_temac_1_MII_RX_ER_0_pin = xps_ll_temac_1_MII_RX_ER_0, DIR = I
 PORT xps_ll_temac_1_MII_RX_CLK_0_pin = xps_ll_temac_1_MII_RX_CLK_0, DIR = I
 PORT xps_ll_temac_1_TemacPhy_RST_n_pin = xps_ll_temac_1_TemacPhy_RST_n, DIR = O
 PORT plbv46_pci_0_AD = plbv46_pci_0_AD, DIR = IO, VEC = [31:0]
 PORT plbv46_pci_0_CBE = plbv46_pci_0_CBE, DIR = IO, VEC = [3:0]
 PORT plbv46_pci_0_PAR = plbv46_pci_0_PAR, DIR = IO
 PORT plbv46_pci_0_FRAME_N = plbv46_pci_0_FRAME_N, DIR = IO
 PORT plbv46_pci_0_TRDY_N = plbv46_pci_0_TRDY_N, DIR = IO
 PORT plbv46_pci_0_IRDY_N = plbv46_pci_0_IRDY_N, DIR = IO
 PORT plbv46_pci_0_STOP_N = plbv46_pci_0_STOP_N, DIR = IO
 PORT plbv46_pci_0_DEVSEL_N = plbv46_pci_0_DEVSEL_N, DIR = IO
 PORT plbv46_pci_0_PERR_N = plbv46_pci_0_PERR_N, DIR = IO
 PORT plbv46_pci_0_SERR_N = plbv46_pci_0_SERR_N, DIR = IO
 PORT plbv46_pci_0_PCLK_pin = plbv46_pci_0_PCLK, DIR = I, SIGIS = CLK
 PORT pci_arb_req_n_pin = pci_arb_req_n, DIR = I, SIGIS = NONE, VEC = [1:4]
 PORT pci_arb_gnt_n_pin = pci_arb_gnt_n, DIR = O, SIGIS = NONE, VEC = [1:4]
 PORT opb_ac97_controller_ref_0_Sync_pin = opb_ac97_controller_ref_0_Sync, DIR = O
 PORT opb_ac97_controller_ref_0_SData_Out_pin = opb_ac97_controller_ref_0_SData_Out, DIR = O
 PORT opb_ac97_controller_ref_0_SData_In_pin = opb_ac97_controller_ref_0_SData_In, DIR = I
 PORT opb_ac97_controller_ref_0_Bit_Clk_pin = opb_ac97_controller_ref_0_Bit_Clk, DIR = I, SIGIS = CLK
 PORT xps_uartlite_0_RX_pin = xps_uartlite_0_RX, DIR = I
 PORT xps_uartlite_0_TX_pin = xps_uartlite_0_TX, DIR = O
 PORT xps_spi_0_MISO = xps_spi_0_MISO, DIR = IO
 PORT xps_spi_0_MOSI = xps_spi_0_MOSI, DIR = IO
 PORT xps_spi_0_SS = xps_spi_0_SS, DIR = IO, VEC = [0:0]
 PORT xps_spi_0_SCK = xps_spi_0_SCK, DIR = IO
 PORT xps_iic_0_Scl = xps_iic_0_Scl, DIR = IO
 PORT xps_iic_0_Sda = xps_iic_0_Sda, DIR = IO
 PORT xps_mch_emc_0d_Mem_DQ_pin = xps_mch_emc_0d_Mem_DQ, DIR = IO, VEC = [0:15]
 PORT xps_mch_emc_0d_Mem_A_pin = xps_mch_emc_0d_Mem_A, DIR = O, VEC = [3:29]
 PORT xps_mch_emc_0d_Mem_OEN_pin = xps_mch_emc_0d_Mem_OEN, DIR = O, VEC = [0:0]
 PORT xps_mch_emc_0d_Mem_RPN_pin = xps_mch_emc_0d_Mem_RPN, DIR = O
 PORT xps_mch_emc_0d_Mem_WEN_pin = xps_mch_emc_0d_Mem_WEN, DIR = O
 PORT xps_mch_emc_0d_Mem_CEN_pin = xps_mch_emc_0d_Mem_CEN, DIR = O, VEC = [0:0]
 PORT xps_epc_0_PRH_Rd_n_pin = xps_epc_0_PRH_Rd_n, DIR = O
 PORT xps_epc_0_PRH_Wr_n_pin = xps_epc_0_PRH_Wr_n, DIR = O
 PORT xps_epc_0_PRH_Data = xps_epc_0_PRH_Data, DIR = IO, VEC = [0:15]
 PORT xps_epc_0_PRH_CS_n_pin = xps_epc_0_PRH_CS_n, DIR = O, VEC = [0:0]
 PORT util_bus_split_0_Out1_pin = util_bus_split_0_Out1, DIR = O, VEC = [0:1]
 PORT usb_int = usb_int_ExternalPort_0, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH
 PORT xps_epc_1_PRH_Data_pin = xps_epc_1_PRH_Data, DIR = IO, VEC = [0:15]
 PORT xps_epc_1_PRH_Rd_n_pin = xps_epc_1_PRH_Rd_n, DIR = O
 PORT xps_epc_1_PRH_Wr_n_pin = xps_epc_1_PRH_Wr_n, DIR = O
 PORT xps_epc_1_PRH_CS_n_pin = xps_epc_1_PRH_CS_n, DIR = O
 PORT util_bus_split_1_Out1_pin = util_bus_split_1_Out1, DIR = O, VEC = [0:1]
 PORT xps_sysace_0_SysACE_MPA_pin = xps_sysace_0_SysACE_MPA, DIR = O, VEC = [6:0]
 PORT xps_sysace_0_SysACE_MPD_pin = xps_sysace_0_SysACE_MPD, DIR = IO, VEC = [15:0]
 PORT xps_sysace_0_SysACE_CLK_pin = net_xps_sysace_0_SysACE_CLK_pin, DIR = I
 PORT xps_sysace_0_SysACE_MPIRQ_pin = net_xps_sysace_0_SysACE_MPIRQ_pin, DIR = I
 PORT xps_sysace_0_SysACE_OEN_pin = xps_sysace_0_SysACE_OEN, DIR = O
 PORT xps_sysace_0_SysACE_WEN_pin = xps_sysace_0_SysACE_WEN, DIR = O
 PORT xps_sysace_0_SysACE_CEN_pin = xps_sysace_0_SysACE_CEN, DIR = O
 PORT xps_uartlite_1_RX_pin = xps_uartlite_1_RX, DIR = I
 PORT xps_uartlite_1_TX_pin = xps_uartlite_1_TX, DIR = O
 PORT xps_uartlite_2_RX_pin = xps_uartlite_2_RX, DIR = I
 PORT xps_uartlite_2_TX_pin = xps_uartlite_2_TX, DIR = O
 PORT xps_spi_1_SS = xps_spi_1_SS, DIR = IO, VEC = [0:0]
 PORT xps_spi_1_SCK = xps_spi_1_SCK, DIR = IO
 PORT xps_spi_1_MISO = xps_spi_1_MISO, DIR = IO
 PORT xps_spi_1_MOSI = xps_spi_1_MOSI, DIR = IO
 PORT xps_gpio_0_GPIO2_IO_I_pin = xps_gpio_0_GPIO2_IO_I, DIR = I, VEC = [0:5]
 PORT xps_gpio_0_GPIO_IO_pin = xps_gpio_0_GPIO_IO, DIR = IO, VEC = [0:3]
 PORT xps_uart16550_0_ctsN_pin = xps_uart16550_0_ctsN, DIR = I
 PORT xps_uart16550_0_dcdN_pin = net_xps_uart16550_0_dcdN_pin, DIR = I
 PORT xps_uart16550_0_dtrN_pin = xps_uart16550_0_dtrN, DIR = O
 PORT xps_uart16550_0_dsrN_pin = net_xps_uart16550_0_dsrN_pin, DIR = I
 PORT xps_uart16550_0_rtsN_pin = xps_uart16550_0_rtsN, DIR = O
 PORT xps_uart16550_0_riN_pin = net_xps_uart16550_0_riN_pin, DIR = I
 PORT xps_uart16550_0_sin_pin = xps_uart16550_0_sin, DIR = I
 PORT xps_uart16550_0_sout_pin = xps_uart16550_0_sout, DIR = O
 PORT fle_tonegen_0_BuzzerOUT_pin = BuzzerOUT, DIR = O
 PORT PCI_INTA_N = PCI_INTA_N_net, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_LOW, INTERRUPT_PRIORITY = MEDIUM
 PORT PCI_INTB_N = PCI_INTB_N_net, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_LOW, INTERRUPT_PRIORITY = MEDIUM
 PORT PCI_INTC_N = PCI_INTC_N_net, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_LOW, INTERRUPT_PRIORITY = MEDIUM
 PORT PCI_INTD_N = PCI_INTD_N_net, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_LOW, INTERRUPT_PRIORITY = MEDIUM


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_AREA_OPTIMIZED = 0
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 16384
 PARAMETER C_ICACHE_LINE_LEN = 8
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 32768
 PARAMETER C_DCACHE_LINE_LEN = 8
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_USE_WRITEBACK = 1
 PARAMETER C_IPLB_BUS_EXCEPTION = 1
 PARAMETER C_DPLB_BUS_EXCEPTION = 1
 PARAMETER C_ILL_OPCODE_EXCEPTION = 1
 PARAMETER C_OPCODE_0x0_ILLEGAL = 1
 PARAMETER C_UNALIGNED_EXCEPTIONS = 1
 PARAMETER C_USE_DIV = 1
 PARAMETER C_ICACHE_BASEADDR = 0xe0000000
 PARAMETER C_DCACHE_BASEADDR = 0xe0000000
 PARAMETER C_USE_FPU = 2
 PARAMETER C_USE_HW_MUL = 2
 PARAMETER C_FSL_LINKS = 0
 PARAMETER C_USE_MSR_INSTR = 1
 PARAMETER C_USE_PCMP_INSTR = 1
 PARAMETER C_NUMBER_OF_PC_BRK = 1
 PARAMETER C_USE_MMU = 3
 PARAMETER C_MMU_ZONES = 2
 PARAMETER C_ICACHE_HIGHADDR = 0xffffffff
 PARAMETER C_DCACHE_HIGHADDR = 0xffffffff
 PARAMETER C_ICACHE_STREAMS = 1
 PARAMETER C_ICACHE_VICTIMS = 8
 PARAMETER C_PVR = 2
 PARAMETER C_DIV_ZERO_EXCEPTION = 1
 PARAMETER C_DCACHE_VICTIMS = 8
 PARAMETER C_FPU_EXCEPTION = 0
 PARAMETER C_MMU_DTLB_SIZE = 4
 PARAMETER C_MMU_ITLB_SIZE = 2
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE IXCL = microblaze_0_IXCL
 BUS_INTERFACE DXCL = microblaze_0_DXCL
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = microblaze_0_Interrupt
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_75_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_75_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_75_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007FFF
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007FFF
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_timer
 PARAMETER INSTANCE = xps_timer_0
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x83c00000
 PARAMETER C_HIGHADDR = 0x83c0ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Interrupt = xps_timer_0_Interrupt
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 75000000
 PARAMETER C_CLKOUT0_FREQ = 75000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKOUT1_FREQ = 150000000
 PARAMETER C_CLKOUT1_GROUP = DCM0
 PARAMETER C_CLKOUT2_FREQ = 150000000
 PARAMETER C_CLKOUT2_PHASE = 90
 PARAMETER C_CLKOUT2_GROUP = DCM0
 PARAMETER C_CLKOUT3_FREQ = 200000000
 PARAMETER C_CLKOUT4_FREQ = 0
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_75_0000MHz
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
 PORT CLKOUT1 = clock_generator_0_CLKOUT1
 PORT CLKOUT2 = clock_generator_0_CLKOUT2
 PORT CLKOUT3 = clock_generator_0_CLKOUT3
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_75_0000MHz
 PORT Ext_Reset_In = sys_rst_s
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Intr = xps_ps2_0_IP2INTC_Irpt_2 & xps_ps2_0_IP2INTC_Irpt_1 & xps_sd_if_net_0_IP2INTC_Irpt & xps_ll_temac_1_TemacIntc0_Irpt & xps_ll_temac_0_TemacIntc0_Irpt & xps_timer_0_Interrupt & mpmc_0_SDMA2_Tx_IntOut & mpmc_0_SDMA2_Rx_IntOut & mpmc_0_SDMA3_Tx_IntOut & mpmc_0_SDMA3_Rx_IntOut & plbv46_pci_0_IP2INTC_Irpt & xps_timebase_wdt_0_Timebase_Interrupt & xps_timebase_wdt_0_WDT_Interrupt & opb_ac97_controller_ref_0_Playback_Interrupt & opb_ac97_controller_ref_0_Record_Interrupt & xps_uartlite_0_Interrupt & xps_iic_0_IIC2INTC_Irpt & xps_spi_0_IP2INTC_Irpt & usb_int_ExternalPort_0 & xps_sysace_0_SysACE_IRQ & xps_gpio_0_IP2INTC_Irpt & xps_spi_1_IP2INTC_Irpt & xps_uart16550_0_IP2INTC_Irpt & xps_uartlite_2_Interrupt & xps_uartlite_1_Interrupt & PCI_INTA_N_net & PCI_INTB_N_net & PCI_INTC_N_net & PCI_INTD_N_net
 PORT Irq = microblaze_0_Interrupt
END

BEGIN mpmc
 PARAMETER INSTANCE = mpmc_0
 PARAMETER HW_VER = 6.06.a
 PARAMETER C_MEM_PARTNO = CUSTOM
 PARAMETER C_MEM_DATA_WIDTH = 32
 PARAMETER C_XCL0_B_IN_USE = 1
 PARAMETER C_PIM0_BASETYPE = 1
 PARAMETER C_MEM_CLK_WIDTH = 2
 PARAMETER C_MEM_PART_DATA_DEPTH = 32
 PARAMETER C_MEM_PART_DATA_WIDTH = 16
 PARAMETER C_MEM_PART_NUM_BANK_BITS = 3
 PARAMETER C_MEM_PART_NUM_ROW_BITS = 14
 PARAMETER C_MEM_PART_NUM_COL_BITS = 10
 PARAMETER C_MEM_PART_CAS_A_FMAX = 200
 PARAMETER C_MEM_PART_CAS_A = 3
 PARAMETER C_MEM_PART_TRRD = 10000
 PARAMETER C_MEM_PART_TRCD = 15000
 PARAMETER C_MEM_PART_TCCD = 2
 PARAMETER C_MEM_PART_TWR = 15000
 PARAMETER C_MEM_PART_TWTR = 7500
 PARAMETER C_MEM_PART_TREFI = 7800000
 PARAMETER C_MEM_PART_TRFC = 127500
 PARAMETER C_MEM_PART_TRP = 15000
 PARAMETER C_MEM_PART_TRC = 55000
 PARAMETER C_MEM_PART_TRASMAX = 70000000
 PARAMETER C_MEM_PART_TRAS = 40000
 PARAMETER C_XCL0_WRITEXFER = 2
 PARAMETER C_XCL0_PIPE_STAGES = 3
 PARAMETER C_XCL0_B_WRITEXFER = 2
 PARAMETER C_NUM_PORTS = 5
 PARAMETER C_PIM1_BASETYPE = 2
 PARAMETER C_SPLB1_NATIVE_DWIDTH = 64
 PARAMETER C_SDMA2_PI2LL_CLK_RATIO = 2
 PARAMETER C_PIM2_BASETYPE = 3
 PARAMETER C_SDMA3_PI2LL_CLK_RATIO = 2
 PARAMETER C_PIM3_BASETYPE = 3
 PARAMETER C_PIM4_BASETYPE = 2
 PARAMETER C_SPLB4_NATIVE_DWIDTH = 64
 PARAMETER C_MPMC_BASEADDR = 0xe0000000
 PARAMETER C_MPMC_HIGHADDR = 0xffffffff
 PARAMETER C_SDMA_CTRL_BASEADDR = 0x84600000
 PARAMETER C_SDMA_CTRL_HIGHADDR = 0x8460ffff
 BUS_INTERFACE XCL0 = microblaze_0_IXCL
 BUS_INTERFACE XCL0_B = microblaze_0_DXCL
 BUS_INTERFACE SPLB1 = plb_v46_0
 BUS_INTERFACE SDMA_CTRL2 = mb_plb
 BUS_INTERFACE SDMA_LL2 = xps_ll_temac_0_LLINK0
 BUS_INTERFACE SDMA_CTRL3 = mb_plb
 BUS_INTERFACE SDMA_LL3 = xps_ll_temac_1_LLINK0
 BUS_INTERFACE SPLB4 = plb_v46_1
 PORT MPMC_Clk0 = clock_generator_0_CLKOUT1
 PORT MPMC_Clk90 = clock_generator_0_CLKOUT2
 PORT MPMC_Rst = sys_periph_reset
 PORT DDR2_Clk = mpmc_0_DDR2_Clk
 PORT DDR2_Clk_n = mpmc_0_DDR2_Clk_n
 PORT DDR2_CE = mpmc_0_DDR2_CE
 PORT DDR2_CS_n = mpmc_0_DDR2_CS_n
 PORT DDR2_ODT = mpmc_0_DDR2_ODT
 PORT DDR2_RAS_n = mpmc_0_DDR2_RAS_n
 PORT DDR2_CAS_n = mpmc_0_DDR2_CAS_n
 PORT DDR2_WE_n = mpmc_0_DDR2_WE_n
 PORT DDR2_BankAddr = mpmc_0_DDR2_BankAddr
 PORT DDR2_Addr = mpmc_0_DDR2_Addr
 PORT DDR2_DQ = mpmc_0_DDR2_DQ
 PORT DDR2_DM = mpmc_0_DDR2_DM
 PORT DDR2_DQS = mpmc_0_DDR2_DQS
 PORT DDR2_DQS_n = mpmc_0_DDR2_DQS_n
 PORT DDR2_DQS_Div_O = mpmc_0_DDR2_DQS_Div_O
 PORT DDR2_DQS_Div_I = mpmc_0_DDR2_DQS_Div_I
 PORT SDMA2_Tx_IntOut = mpmc_0_SDMA2_Tx_IntOut
 PORT SDMA2_Rx_IntOut = mpmc_0_SDMA2_Rx_IntOut
 PORT SDMA2_Clk = clk_75_0000MHz
 PORT SDMA3_Tx_IntOut = mpmc_0_SDMA3_Tx_IntOut
 PORT SDMA3_Rx_IntOut = mpmc_0_SDMA3_Rx_IntOut
 PORT SDMA3_Clk = clk_75_0000MHz
END

BEGIN xps_sd_if_net
 PARAMETER INSTANCE = xps_sd_if_net_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_MPLB_P2P = 1
 PARAMETER C_INCLUDE_DMA = 1
 PARAMETER C_BASEADDR = 0x86e00000
 PARAMETER C_HIGHADDR = 0x86e0ffff
 BUS_INTERFACE MPLB = plb_v46_0
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = xps_sd_if_net_0_IP2INTC_Irpt
 PORT SD_cmd = xps_sd_if_net_0_SD_cmd
 PORT SD_data = xps_sd_if_net_0_SD_data
 PORT SD_protect = xps_sd_if_net_0_SD_protect
 PORT SD_clk = xps_sd_if_net_0_SD_clk
 PORT SD_inserted = xps_sd_if_net_0_SD_inserted
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb_v46_0
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_75_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN xps_ps2
 PARAMETER INSTANCE = xps_ps2_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_BASEADDR = 0x86a00000
 PARAMETER C_HIGHADDR = 0x86a0ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt_2 = xps_ps2_0_IP2INTC_Irpt_2
 PORT IP2INTC_Irpt_1 = xps_ps2_0_IP2INTC_Irpt_1
 PORT PS2_1_DATA = xps_ps2_0_PS2_1_DATA
 PORT PS2_1_CLK = xps_ps2_0_PS2_1_CLK
 PORT PS2_2_DATA = xps_ps2_0_PS2_2_DATA
 PORT PS2_2_CLK = xps_ps2_0_PS2_2_CLK
END

BEGIN xps_ll_temac
 PARAMETER INSTANCE = xps_ll_temac_0
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_TEMAC_TYPE = 2
 PARAMETER C_BUS2CORE_CLK_RATIO = 1
 PARAMETER C_PHY_TYPE = 0
 PARAMETER C_TEMAC0_TXFIFO = 16384
 PARAMETER C_TEMAC0_RXFIFO = 16384
 PARAMETER C_TEMAC0_TXCSUM = 1
 PARAMETER C_TEMAC0_RXCSUM = 1
 PARAMETER C_BASEADDR = 0x87100000
 PARAMETER C_HIGHADDR = 0x8717ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE LLINK0 = xps_ll_temac_0_LLINK0
 PORT TemacIntc0_Irpt = xps_ll_temac_0_TemacIntc0_Irpt
 PORT LlinkTemac0_CLK = clk_75_0000MHz
 PORT REFCLK = clock_generator_0_CLKOUT3
 PORT GTX_CLK_0 = clk_75_0000MHz
 PORT MDIO_0 = xps_ll_temac_0_MDIO_0
 PORT TemacPhy_RST_n = xps_ll_temac_0_TemacPhy_RST_n
 PORT MII_TX_CLK_0 = xps_ll_temac_0_MII_TX_CLK_0
 PORT MDC_0 = xps_ll_temac_0_MDC_0
 PORT MII_TX_EN_0 = xps_ll_temac_0_MII_TX_EN_0
 PORT MII_TX_ER_0 = xps_ll_temac_0_MII_TX_ER_0
 PORT MII_RXD_0 = xps_ll_temac_0_MII_RXD_0
 PORT MII_RX_DV_0 = xps_ll_temac_0_MII_RX_DV_0
 PORT MII_RX_ER_0 = xps_ll_temac_0_MII_RX_ER_0
 PORT MII_RX_CLK_0 = xps_ll_temac_0_MII_RX_CLK_0
 PORT MII_TXD_0 = xps_ll_temac_0_MII_TXD_0
END

BEGIN xps_ll_temac
 PARAMETER INSTANCE = xps_ll_temac_1
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_TEMAC_TYPE = 2
 PARAMETER C_BUS2CORE_CLK_RATIO = 1
 PARAMETER C_PHY_TYPE = 0
 PARAMETER C_TEMAC0_TXFIFO = 16384
 PARAMETER C_TEMAC0_RXFIFO = 16384
 PARAMETER C_BASEADDR = 0x87000000
 PARAMETER C_HIGHADDR = 0x8707ffff
 PARAMETER C_TEMAC0_TXCSUM = 1
 PARAMETER C_TEMAC0_RXCSUM = 1
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE LLINK0 = xps_ll_temac_1_LLINK0
 PORT TemacIntc0_Irpt = xps_ll_temac_1_TemacIntc0_Irpt
 PORT REFCLK = clock_generator_0_CLKOUT3
 PORT LlinkTemac0_CLK = clk_75_0000MHz
 PORT GTX_CLK_0 = clk_75_0000MHz
 PORT MDC_0 = xps_ll_temac_1_MDC_0
 PORT MII_TX_CLK_0 = xps_ll_temac_1_MII_TX_CLK_0
 PORT MDIO_0 = xps_ll_temac_1_MDIO_0
 PORT MII_TXD_0 = xps_ll_temac_1_MII_TXD_0
 PORT MII_TX_EN_0 = xps_ll_temac_1_MII_TX_EN_0
 PORT MII_TX_ER_0 = xps_ll_temac_1_MII_TX_ER_0
 PORT MII_RXD_0 = xps_ll_temac_1_MII_RXD_0
 PORT MII_RX_DV_0 = xps_ll_temac_1_MII_RX_DV_0
 PORT MII_RX_ER_0 = xps_ll_temac_1_MII_RX_ER_0
 PORT MII_RX_CLK_0 = xps_ll_temac_1_MII_RX_CLK_0
 PORT TemacPhy_RST_n = xps_ll_temac_1_TemacPhy_RST_n
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb_v46_1
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_75_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN plbv46_pci
 PARAMETER INSTANCE = plbv46_pci_0
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_IPIF_SPACETYPE_1 = 0
 PARAMETER C_IPIF_SPACETYPE_2 = 1
 PARAMETER C_IPIF_SPACETYPE_3 = 0
 PARAMETER C_IPIF_SPACETYPE_4 = 0
 PARAMETER C_IPIF_SPACETYPE_5 = 0
 PARAMETER C_PCIBAR_LEN_0 = 29
 PARAMETER C_INCLUDE_INTR_A_BUF = 0
 PARAMETER C_INCLUDE_REQ_N_BUF = 0
 PARAMETER C_TRIG_PCI_DATA_XFER_OCC_LEVEL = 16
 PARAMETER C_IPIF2PCI_FIFO_ABUS_WIDTH = 9
 PARAMETER C_PCI2IPIF_FIFO_ABUS_WIDTH = 9
 PARAMETER C_IPIFBAR_NUM = 2
 PARAMETER C_PCIBAR_NUM = 1
 PARAMETER C_DEVICE_ID = 0x510
 PARAMETER C_VENDOR_ID = 0x10ee
 PARAMETER C_CLASS_CODE = 0x060000
 PARAMETER C_REV_ID = 0x1a
 PARAMETER C_SUBSYSTEM_ID = 0x0510
 PARAMETER C_SUBSYSTEM_VENDOR_ID = 0x10ee
 PARAMETER C_MAX_LAT = 0x54
 PARAMETER C_MIN_GNT = 0x32
 PARAMETER C_NUM_PCI_RETRIES_IN_WRITES = 3000
 PARAMETER C_NUM_PCI_PRDS_BETWN_RETRIES_IN_WRITES = 1
 PARAMETER C_BASEADDR = 0x85e00000
 PARAMETER C_HIGHADDR = 0x85e0ffff
 PARAMETER C_IPIFBAR_0 = 0x90000000
 PARAMETER C_IPIF_HIGHADDR_0 = 0x93ffffff
 PARAMETER C_IPIFBAR_1 = 0x8c000000
 PARAMETER C_IPIF_HIGHADDR_1 = 0x8fffffff
 BUS_INTERFACE MPLB = plb_v46_1
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = plbv46_pci_0_IP2INTC_Irpt
 PORT AD = plbv46_pci_0_AD
 PORT CBE = plbv46_pci_0_CBE
 PORT PAR = plbv46_pci_0_PAR
 PORT FRAME_N = plbv46_pci_0_FRAME_N
 PORT TRDY_N = plbv46_pci_0_TRDY_N
 PORT IRDY_N = plbv46_pci_0_IRDY_N
 PORT STOP_N = plbv46_pci_0_STOP_N
 PORT DEVSEL_N = plbv46_pci_0_DEVSEL_N
 PORT PERR_N = plbv46_pci_0_PERR_N
 PORT SERR_N = plbv46_pci_0_SERR_N
 PORT GNT_N = pci_arbiter_0_PCI_Gnt_n
 PORT RST_N = net_vcc
 PORT PCLK = plbv46_pci_0_PCLK
 PORT REQ_N_toArb = plbv46_pci_0_REQ_N_toArb
 PORT FRAME_I = plbv46_pci_0_FRAME_I
 PORT IRDY_I = plbv46_pci_0_IRDY_I
END

BEGIN pci_arbiter
 PARAMETER INSTANCE = pci_arbiter_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_PCI_MSTRS = 5
 PORT PCI_Gnt_n = pci_arbiter_0_PCI_Gnt_n & pci_arb_gnt_n
 PORT PCI_Req_n = plbv46_pci_0_REQ_N_toArb & pci_arb_req_n
 PORT PCI_Frame_n = plbv46_pci_0_FRAME_I
 PORT PCI_Irdy_n = plbv46_pci_0_IRDY_I
 PORT PCI_Clk = plbv46_pci_0_PCLK
 PORT PCI_Rst_n = net_vcc
END

BEGIN xps_timebase_wdt
 PARAMETER INSTANCE = xps_timebase_wdt_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x83a00000
 PARAMETER C_HIGHADDR = 0x83a0ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Timebase_Interrupt = xps_timebase_wdt_0_Timebase_Interrupt
 PORT WDT_Interrupt = xps_timebase_wdt_0_WDT_Interrupt
END

BEGIN plbv46_opb_bridge
 PARAMETER INSTANCE = plbv46_opb_bridge_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_NUM_ADDR_RNG = 2
 PARAMETER C_RNG0_BASEADDR = 0x7fc00000
 PARAMETER C_RNG0_HIGHADDR = 0x7fc0ffff
 PARAMETER C_RNG1_BASEADDR = 0x81000000
 PARAMETER C_RNG1_HIGHADDR = 0x810001ff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MOPB = opb_v20_0
END

BEGIN opb_v20
 PARAMETER INSTANCE = opb_v20_0
 PARAMETER HW_VER = 1.10.d
 PORT OPB_Clk = clk_75_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN opb_ac97_controller_ref
 PARAMETER INSTANCE = opb_ac97_controller_ref_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x81000000
 PARAMETER C_HIGHADDR = 0x810001ff
 BUS_INTERFACE SOPB = opb_v20_0
 PORT Playback_Interrupt = opb_ac97_controller_ref_0_Playback_Interrupt
 PORT Record_Interrupt = opb_ac97_controller_ref_0_Record_Interrupt
 PORT Sync = opb_ac97_controller_ref_0_Sync
 PORT SData_Out = opb_ac97_controller_ref_0_SData_Out
 PORT SData_In = opb_ac97_controller_ref_0_SData_In
 PORT Bit_Clk = opb_ac97_controller_ref_0_Bit_Clk
END

BEGIN xps_spi
 PARAMETER INSTANCE = xps_spi_0
 PARAMETER HW_VER = 2.02.a
 PARAMETER C_SCK_RATIO = 2
 PARAMETER C_BASEADDR = 0x83420000
 PARAMETER C_HIGHADDR = 0x8342ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = xps_spi_0_IP2INTC_Irpt
 PORT MISO = xps_spi_0_MISO
 PORT MOSI = xps_spi_0_MOSI
 PORT SS = xps_spi_0_SS
 PORT SCK = xps_spi_0_SCK
END

BEGIN xps_iic
 PARAMETER INSTANCE = xps_iic_0
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_IIC_FREQ = 400000
 PARAMETER C_BASEADDR = 0x81600000
 PARAMETER C_HIGHADDR = 0x8160ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT IIC2INTC_Irpt = xps_iic_0_IIC2INTC_Irpt
 PORT Scl = xps_iic_0_Scl
 PORT Sda = xps_iic_0_Sda
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = xps_uartlite_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_BASEADDR = 0x84040000
 PARAMETER C_HIGHADDR = 0x8404ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = xps_uartlite_0_RX
 PORT TX = xps_uartlite_0_TX
 PORT Interrupt = xps_uartlite_0_Interrupt
END

BEGIN xps_mch_emc
 PARAMETER INSTANCE = xps_mch_emc_0d
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_NUM_CHANNELS = 0
 PARAMETER C_MAX_MEM_WIDTH = 16
 PARAMETER C_MEM0_WIDTH = 16
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
 PARAMETER C_TLZWE_PS_MEM_0 = 10000
 PARAMETER C_MEM0_BASEADDR = 0x50000000
 PARAMETER C_MEM0_HIGHADDR = 0x5fffffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RdClk = clk_75_0000MHz
 PORT Mem_DQ = xps_mch_emc_0d_Mem_DQ
 PORT Mem_A = 0b000 & xps_mch_emc_0d_Mem_A & 0b00
 PORT Mem_OEN = xps_mch_emc_0d_Mem_OEN
 PORT Mem_RPN = xps_mch_emc_0d_Mem_RPN
 PORT Mem_WEN = xps_mch_emc_0d_Mem_WEN
 PORT Mem_CEN = xps_mch_emc_0d_Mem_CEN
END

BEGIN xps_epc
 PARAMETER INSTANCE = xps_epc_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_PRH_MAX_AWIDTH = 4
 PARAMETER C_PRH_MAX_DWIDTH = 16
 PARAMETER C_PRH_MAX_ADWIDTH = 16
 PARAMETER C_PRH0_AWIDTH = 4
 PARAMETER C_PRH0_DWIDTH = 16
 PARAMETER C_PRH0_DWIDTH_MATCH = 1
 PARAMETER C_PRH0_SYNC = 0
 PARAMETER C_PRH0_BUS_MULTIPLEX = 0
 PARAMETER C_PRH0_ADDR_TSU = 6000
 PARAMETER C_PRH0_ADDR_TH = 6000
 PARAMETER C_PRH0_CSN_TSU = 6000
 PARAMETER C_PRH0_CSN_TH = 6000
 PARAMETER C_PRH0_WRN_WIDTH = 15000
 PARAMETER C_PRH0_WR_CYCLE = 30000
 PARAMETER C_PRH0_DATA_TSU = 10000
 PARAMETER C_PRH0_DATA_TH = 5000
 PARAMETER C_PRH0_RDN_WIDTH = 30000
 PARAMETER C_PRH0_RD_CYCLE = 150000
 PARAMETER C_PRH0_DATA_TOUT = 5000
 PARAMETER C_PRH0_DATA_TINV = 10000
 PARAMETER C_PRH0_RDY_TOUT = 10000
 PARAMETER C_PRH0_RDY_WIDTH = 500000
 PARAMETER C_PRH_CLK_PERIOD_PS = 13333
 PARAMETER C_PRH0_BASEADDR = 0x80800000
 PARAMETER C_PRH0_HIGHADDR = 0x8080ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT PRH_Rdy = net_vcc
 PORT PRH_Clk = net_vcc
 PORT PRH_Rd_n = xps_epc_0_PRH_Rd_n
 PORT PRH_Wr_n = xps_epc_0_PRH_Wr_n
 PORT PRH_Data = xps_epc_0_PRH_Data
 PORT PRH_CS_n = xps_epc_0_PRH_CS_n
 PORT PRH_Addr = xps_epc_0_PRH_Addr
END

BEGIN util_bus_split
 PARAMETER INSTANCE = util_bus_split_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE_IN = 4
 PARAMETER C_SPLIT = 2
 PORT Sig = xps_epc_0_PRH_Addr
 PORT Out1 = util_bus_split_0_Out1
END

BEGIN xps_epc
 PARAMETER INSTANCE = xps_epc_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_PRH_MAX_AWIDTH = 4
 PARAMETER C_PRH_MAX_DWIDTH = 16
 PARAMETER C_PRH_MAX_ADWIDTH = 16
 PARAMETER C_PRH0_AWIDTH = 4
 PARAMETER C_PRH0_DWIDTH = 16
 PARAMETER C_PRH0_DWIDTH_MATCH = 1
 PARAMETER C_PRH0_SYNC = 0
 PARAMETER C_PRH0_BUS_MULTIPLEX = 0
 PARAMETER C_PRH0_ADDR_TSU = 1000
 PARAMETER C_PRH0_ADDR_TH = 5000
 PARAMETER C_PRH0_CSN_TSU = 6000
 PARAMETER C_PRH0_CSN_TH = 6000
 PARAMETER C_PRH0_WRN_WIDTH = 15000
 PARAMETER C_PRH0_WR_CYCLE = 40000
 PARAMETER C_PRH0_DATA_TSU = 3000
 PARAMETER C_PRH0_DATA_TH = 5000
 PARAMETER C_PRH0_RDN_WIDTH = 30000
 PARAMETER C_PRH0_RD_CYCLE = 150000
 PARAMETER C_PRH0_DATA_TOUT = 5000
 PARAMETER C_PRH0_DATA_TINV = 10000
 PARAMETER C_PRH0_RDY_TOUT = 10000
 PARAMETER C_PRH0_RDY_WIDTH = 500000
 PARAMETER C_PRH_CLK_PERIOD_PS = 13333
 PARAMETER C_PRH0_BASEADDR = 0x80840000
 PARAMETER C_PRH0_HIGHADDR = 0x8084ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT PRH_Rdy = net_vcc
 PORT PRH_Clk = net_vcc
 PORT PRH_Data = xps_epc_1_PRH_Data
 PORT PRH_Rd_n = xps_epc_1_PRH_Rd_n
 PORT PRH_Wr_n = xps_epc_1_PRH_Wr_n
 PORT PRH_CS_n = xps_epc_1_PRH_CS_n
 PORT PRH_Addr = xps_epc_1_PRH_Addr
END

BEGIN util_bus_split
 PARAMETER INSTANCE = util_bus_split_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE_IN = 4
 PARAMETER C_SPLIT = 2
 PORT Sig = xps_epc_1_PRH_Addr
 PORT Out1 = util_bus_split_1_Out1
END

BEGIN xps_sysace
 PARAMETER INSTANCE = xps_sysace_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x83600000
 PARAMETER C_HIGHADDR = 0x8360ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT SysACE_IRQ = xps_sysace_0_SysACE_IRQ
 PORT SysACE_MPA = xps_sysace_0_SysACE_MPA
 PORT SysACE_MPD = xps_sysace_0_SysACE_MPD
 PORT SysACE_CLK = net_xps_sysace_0_SysACE_CLK_pin
 PORT SysACE_MPIRQ = net_xps_sysace_0_SysACE_MPIRQ_pin
 PORT SysACE_OEN = xps_sysace_0_SysACE_OEN
 PORT SysACE_WEN = xps_sysace_0_SysACE_WEN
 PORT SysACE_CEN = xps_sysace_0_SysACE_CEN
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = xps_uartlite_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_BASEADDR = 0x84020000
 PARAMETER C_HIGHADDR = 0x8402ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Interrupt = xps_uartlite_1_Interrupt
 PORT RX = xps_uartlite_1_RX
 PORT TX = xps_uartlite_1_TX
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = xps_uartlite_2
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Interrupt = xps_uartlite_2_Interrupt
 PORT RX = xps_uartlite_2_RX
 PORT TX = xps_uartlite_2_TX
END

BEGIN xps_uart16550
 PARAMETER INSTANCE = xps_uart16550_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_BASEADDR = 0x83e00000
 PARAMETER C_HIGHADDR = 0x83e0ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = xps_uart16550_0_IP2INTC_Irpt
 PORT ctsN = xps_uart16550_0_ctsN
 PORT dcdN = net_xps_uart16550_0_dcdN_pin
 PORT dtrN = xps_uart16550_0_dtrN
 PORT dsrN = net_xps_uart16550_0_dsrN_pin
 PORT rtsN = xps_uart16550_0_rtsN
 PORT riN = net_xps_uart16550_0_riN_pin
 PORT sin = xps_uart16550_0_sin
 PORT sout = xps_uart16550_0_sout
END

BEGIN xps_spi
 PARAMETER INSTANCE = xps_spi_1
 PARAMETER HW_VER = 2.02.a
 PARAMETER C_SCK_RATIO = 2
 PARAMETER C_BASEADDR = 0x83400000
 PARAMETER C_HIGHADDR = 0x8340ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = xps_spi_1_IP2INTC_Irpt
 PORT SS = xps_spi_1_SS
 PORT SCK = xps_spi_1_SCK
 PORT MISO = xps_spi_1_MISO
 PORT MOSI = xps_spi_1_MOSI
END

BEGIN xps_gpio
 PARAMETER INSTANCE = xps_gpio_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO2_WIDTH = 6
 PARAMETER C_ALL_INPUTS_2 = 1
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x8140ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = xps_gpio_0_IP2INTC_Irpt
 PORT GPIO2_IO_I = xps_gpio_0_GPIO2_IO_I
 PORT GPIO_IO = xps_gpio_0_GPIO_IO
END

BEGIN fle_tonegen
 PARAMETER INSTANCE = fle_tonegen_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x7fc00000
 PARAMETER C_HIGHADDR = 0x7fc0ffff
 BUS_INTERFACE SOPB = opb_v20_0
END

