--- a/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/Makefile	2019-11-22 14:34:30.429719670 +0000
+++ b/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/Makefile	2019-12-02 16:34:14.519811912 +0000
@@ -1,27 +1,18 @@
 
 # FPGA settings
-FPGA_PART = xcku035-fbva676-2-e
+FPGA_PART = xc7vx690t-3-ffg1761
 FPGA_TOP = fpga
-FPGA_ARCH = kintexu
+FPGA_ARCH = virtex7
 
 # Files for synthesis
 SYN_FILES = rtl/fpga.v
 SYN_FILES += rtl/fpga_core.v
-SYN_FILES += rtl/sync_reset.v
-SYN_FILES += rtl/sync_signal.v
+SYN_FILES += rtl/pcs_pma_10g_shared.v
+SYN_FILES += rtl/pcs_pma_10g.v
 SYN_FILES += lib/eth/rtl/eth_mac_10g_fifo.v
 SYN_FILES += lib/eth/rtl/eth_mac_10g.v
 SYN_FILES += lib/eth/rtl/axis_xgmii_rx_64.v
 SYN_FILES += lib/eth/rtl/axis_xgmii_tx_64.v
-SYN_FILES += lib/eth/rtl/eth_phy_10g.v
-SYN_FILES += lib/eth/rtl/eth_phy_10g_rx.v
-SYN_FILES += lib/eth/rtl/eth_phy_10g_rx_if.v
-SYN_FILES += lib/eth/rtl/eth_phy_10g_rx_frame_sync.v
-SYN_FILES += lib/eth/rtl/eth_phy_10g_rx_ber_mon.v
-SYN_FILES += lib/eth/rtl/eth_phy_10g_tx.v
-SYN_FILES += lib/eth/rtl/eth_phy_10g_tx_if.v
-SYN_FILES += lib/eth/rtl/xgmii_baser_dec_64.v
-SYN_FILES += lib/eth/rtl/xgmii_baser_enc_64.v
 SYN_FILES += lib/eth/rtl/lfsr.v
 SYN_FILES += lib/eth/rtl/eth_axis_rx_64.v
 SYN_FILES += lib/eth/rtl/eth_axis_tx_64.v
@@ -52,7 +43,8 @@
 XDC_FILES += lib/eth/lib/axis/syn/axis_async_fifo.tcl
 
 # IP
-XCI_FILES = ip/gtwizard_ultrascale_0.xci
+XCI_FILES = ip/ten_gig_eth_pcs_pma_shared.xci
+XCI_FILES += ip/ten_gig_eth_pcs_pma.xci
 
 include ../common/vivado.mk
 
