INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Lab F/PartA/PartA.srcs/sources_1/imports/Provided Sources/d_type_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Lab F/PartA/PartA.srcs/sources_1/new/d_ff_reset_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_reset_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Lab F/PartA/PartA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
