INT-NaN	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT0-1	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT1-5	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT10-50	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT5-10	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
INT50-inf	{"count": 1}
