

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Wed Oct 28 22:27:52 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       Pipeline_unroll_pipeline
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.954|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9411|  9411|  9411|  9411|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+------+------+----------+-----------+-----------+------+----------+
        |                       |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1               |  7488|  7488|       117|          -|          -|    64|    no    |
        | + Reorder_fft_label0  |    21|    21|        19|          1|          1|     4|    yes   |
        | + Reorder_fft_label0  |    21|    21|        19|          1|          1|     4|    yes   |
        | + Reorder_fft_label0  |    21|    21|        19|          1|          1|     4|    yes   |
        | + Reorder_fft_label0  |    21|    21|        19|          1|          1|     4|    yes   |
        |- Loop 2               |  1920|  1920|         5|          4|          1|   480|    yes   |
        +-----------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    831|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        0|     30|   2124|   4558|    -|
|Memory           |        2|      -|      0|      0|    -|
|Multiplexer      |        -|      -|      -|    953|    -|
|Register         |        0|      -|   2655|    640|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|     30|   4779|   6982|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|     37|     13|     39|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Reorder_fft_AXILiteS_s_axi_U  |Reorder_fft_AXILiteS_s_axi  |        0|      0|   36|   40|    0|
    |Reorder_fft_fadd_dEe_U1       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U2       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U3       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U4       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U5       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U6       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fmul_eOg_U7       |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U8       |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U9       |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U10      |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U11      |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U12      |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_mux_4fYi_U13      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U14      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U15      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U16      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U17      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U18      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U19      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U20      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U21      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U22      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U23      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U24      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Total                         |                            |        0|     30| 2124| 4558|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_reorder_I_U  |Reorder_fft_lut_rbkb  |        1|  0|   0|    0|   480|   10|     1|         4800|
    |lut_reorder_J_U  |Reorder_fft_lut_rcud  |        1|  0|   0|    0|   480|   10|     1|         4800|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        2|  0|   0|    0|   960|   20|     2|         9600|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln44_fu_1390_p2       |     +    |      0|  0|  13|          11|           5|
    |add_ln70_1_fu_962_p2      |     +    |      0|  0|  12|           3|           1|
    |add_ln70_2_fu_1117_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln70_3_fu_1283_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln70_fu_795_p2        |     +    |      0|  0|  12|           3|           1|
    |add_ln88_1_fu_1379_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln88_fu_1058_p2       |     +    |      0|  0|  13|          11|          11|
    |i_fu_1402_p2              |     +    |      0|  0|  15|           9|           1|
    |icmp_ln70_1_fu_956_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln70_2_fu_1111_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln70_3_fu_1277_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln70_fu_789_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln95_fu_1396_p2      |   icmp   |      0|  0|  13|           9|           7|
    |or_ln44_1_fu_1069_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln44_2_fu_1232_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln44_fu_911_p2         |    or    |      0|  0|  10|          10|           3|
    |or_ln48_1_fu_916_p2       |    or    |      0|  0|  10|          10|           3|
    |or_ln48_2_fu_1074_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln48_3_fu_1237_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln48_fu_751_p2         |    or    |      0|  0|  10|          10|           1|
    |or_ln49_1_fu_932_p2       |    or    |      0|  0|  10|          10|           3|
    |or_ln49_2_fu_1090_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln49_3_fu_1253_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln49_fu_768_p2         |    or    |      0|  0|  10|          10|           2|
    |or_ln50_1_fu_937_p2       |    or    |      0|  0|  10|          10|           3|
    |or_ln50_2_fu_1095_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln50_3_fu_1258_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln50_fu_773_p2         |    or    |      0|  0|  10|          10|           2|
    |select_ln79_1_fu_843_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln79_2_fu_992_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln79_3_fu_1010_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln79_4_fu_1147_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln79_5_fu_1165_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln79_6_fu_1313_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln79_7_fu_1331_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln79_fu_825_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln85_1_fu_851_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln85_2_fu_1001_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln85_3_fu_1018_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln85_4_fu_1156_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln85_5_fu_1173_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln85_6_fu_1322_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln85_7_fu_1339_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln85_fu_834_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 831|         254|         630|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |Imag_Addr_A_orig                    |  149|         33|   32|       1056|
    |Imag_Din_A                          |   21|          4|   32|        128|
    |Imag_WEN_A                          |    9|          2|    4|          8|
    |Real_r_Addr_A_orig                  |  117|         25|   32|        800|
    |Real_r_Din_A                        |   21|          4|   32|        128|
    |Real_r_WEN_A                        |    9|          2|    4|          8|
    |ap_NS_fsm                           |  177|         40|    1|         40|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter18            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter18            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter18            |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter18            |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1             |    9|          2|    1|          2|
    |ap_phi_mux_c_aux_0_0_phi_fu_522_p4  |    9|          2|    3|          6|
    |ap_phi_mux_c_aux_0_1_phi_fu_534_p4  |    9|          2|    3|          6|
    |ap_phi_mux_c_aux_0_2_phi_fu_546_p4  |    9|          2|    3|          6|
    |ap_phi_mux_c_aux_0_3_phi_fu_558_p4  |    9|          2|    3|          6|
    |ap_phi_mux_i_0_phi_fu_570_p4        |    9|          2|    9|         18|
    |c_0_0_reg_506                       |    9|          2|   11|         22|
    |c_aux_0_0_reg_518                   |    9|          2|    3|          6|
    |c_aux_0_1_reg_530                   |    9|          2|    3|          6|
    |c_aux_0_2_reg_542                   |    9|          2|    3|          6|
    |c_aux_0_3_reg_554                   |    9|          2|    3|          6|
    |grp_fu_577_p1                       |   27|          5|   32|        160|
    |grp_fu_581_p1                       |   27|          5|   32|        160|
    |grp_fu_601_p0                       |   27|          5|   32|        160|
    |grp_fu_601_p1                       |   27|          5|   32|        160|
    |grp_fu_605_p0                       |   27|          5|   32|        160|
    |grp_fu_605_p1                       |   27|          5|   32|        160|
    |grp_fu_609_p0                       |   27|          5|   32|        160|
    |grp_fu_613_p0                       |   27|          5|   32|        160|
    |grp_fu_617_p0                       |   27|          5|   32|        160|
    |grp_fu_621_p0                       |   27|          5|   32|        160|
    |i_0_reg_566                         |    9|          2|    9|         18|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  953|        200|  519|       3892|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |Imag_addr_11_reg_1695     |   8|   0|   10|          2|
    |Imag_addr_12_reg_1715     |   7|   0|   10|          3|
    |Imag_addr_16_reg_1809     |   7|   0|   10|          3|
    |Imag_addr_17_reg_1829     |   6|   0|   10|          4|
    |Imag_addr_1_reg_1482      |   8|   0|   10|          2|
    |Imag_addr_4_reg_1942      |  10|   0|   10|          0|
    |Imag_addr_5_reg_1952      |  10|   0|   10|          0|
    |Imag_addr_6_reg_1576      |   8|   0|   10|          2|
    |Imag_addr_7_reg_1596      |   7|   0|   10|          3|
    |Imag_addr_reg_1462        |   9|   0|   10|          1|
    |Real_addr_13_reg_1690     |   8|   0|   10|          2|
    |Real_addr_14_reg_1710     |   7|   0|   10|          3|
    |Real_addr_18_reg_1804     |   7|   0|   10|          3|
    |Real_addr_19_reg_1824     |   6|   0|   10|          4|
    |Real_addr_2_reg_1457      |   9|   0|   10|          1|
    |Real_addr_3_reg_1477      |   8|   0|   10|          2|
    |Real_addr_4_reg_1937      |  10|   0|   10|          0|
    |Real_addr_5_reg_1947      |  10|   0|   10|          0|
    |Real_addr_8_reg_1571      |   8|   0|   10|          2|
    |Real_addr_9_reg_1591      |   7|   0|   10|          3|
    |add_ln70_1_reg_1620       |   3|   0|    3|          0|
    |add_ln70_2_reg_1734       |   3|   0|    3|          0|
    |add_ln70_3_reg_1853       |   3|   0|    3|          0|
    |add_ln70_reg_1501         |   3|   0|    3|          0|
    |ap_CS_fsm                 |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1   |   1|   0|    1|          0|
    |c_0_0_reg_506             |  11|   0|   11|          0|
    |c_aux_0_0_reg_518         |   3|   0|    3|          0|
    |c_aux_0_1_reg_530         |   3|   0|    3|          0|
    |c_aux_0_2_reg_542         |   3|   0|    3|          0|
    |c_aux_0_3_reg_554         |   3|   0|    3|          0|
    |empty_19_reg_1429         |  10|   0|   10|          0|
    |i_0_reg_566               |   9|   0|    9|          0|
    |i_reg_1917                |   9|   0|    9|          0|
    |icmp_ln70_1_reg_1616      |   1|   0|    1|          0|
    |icmp_ln70_2_reg_1730      |   1|   0|    1|          0|
    |icmp_ln70_3_reg_1849      |   1|   0|    1|          0|
    |icmp_ln70_reg_1497        |   1|   0|    1|          0|
    |icmp_ln95_reg_1913        |   1|   0|    1|          0|
    |indexJ_reg_1932           |  10|   0|   10|          0|
    |or_ln44_1_reg_1675        |   9|   0|   10|          1|
    |or_ln44_2_reg_1789        |   8|   0|   10|          2|
    |or_ln44_reg_1556          |   9|   0|   10|          1|
    |reg_625                   |  32|   0|   32|          0|
    |reg_631                   |  32|   0|   32|          0|
    |reg_636                   |  32|   0|   32|          0|
    |reg_641                   |  32|   0|   32|          0|
    |reg_645                   |  32|   0|   32|          0|
    |reg_649                   |  32|   0|   32|          0|
    |reg_654                   |  32|   0|   32|          0|
    |reg_658                   |  32|   0|   32|          0|
    |reg_663                   |  32|   0|   32|          0|
    |reg_667                   |  32|   0|   32|          0|
    |reg_671                   |  32|   0|   32|          0|
    |reg_675                   |  32|   0|   32|          0|
    |reg_679                   |  32|   0|   32|          0|
    |reg_684                   |  32|   0|   32|          0|
    |reg_689                   |  32|   0|   32|          0|
    |reg_694                   |  32|   0|   32|          0|
    |reg_699                   |  32|   0|   32|          0|
    |reg_704                   |  32|   0|   32|          0|
    |reg_709                   |  32|   0|   32|          0|
    |reg_714                   |  32|   0|   32|          0|
    |reg_719                   |  32|   0|   32|          0|
    |reg_724                   |  32|   0|   32|          0|
    |reg_729                   |  32|   0|   32|          0|
    |reg_734                   |  32|   0|   32|          0|
    |tmp_24_reg_1631           |  32|   0|   32|          0|
    |tmp_29_reg_1745           |  32|   0|   32|          0|
    |tmp_34_reg_1864           |  32|   0|   32|          0|
    |tmp_4_reg_1512            |  32|   0|   32|          0|
    |trunc_ln78_1_reg_1625     |   2|   0|    2|          0|
    |trunc_ln78_2_reg_1739     |   2|   0|    2|          0|
    |trunc_ln78_3_reg_1858     |   2|   0|    2|          0|
    |trunc_ln78_reg_1506       |   2|   0|    2|          0|
    |trunc_ln79_1_reg_1639     |   1|   0|    1|          0|
    |trunc_ln79_2_reg_1753     |   1|   0|    1|          0|
    |trunc_ln79_3_reg_1872     |   1|   0|    1|          0|
    |trunc_ln79_reg_1520       |   1|   0|    1|          0|
    |zext_ln52_1_reg_1561      |   9|   0|   64|         55|
    |zext_ln52_2_reg_1680      |   9|   0|   64|         55|
    |zext_ln52_3_reg_1794      |   8|   0|   64|         56|
    |zext_ln52_4_reg_1611      |   9|   0|   11|          2|
    |zext_ln52_5_reg_1844      |   8|   0|   11|          3|
    |zext_ln52_reg_1447        |  11|   0|   64|         53|
    |zext_ln53_1_reg_1581      |   8|   0|   64|         56|
    |zext_ln53_2_reg_1700      |   8|   0|   64|         56|
    |zext_ln53_3_reg_1814      |   7|   0|   64|         57|
    |zext_ln53_reg_1467        |   9|   0|   64|         55|
    |c_aux_0_0_reg_518         |  64|  32|    3|          0|
    |c_aux_0_1_reg_530         |  64|  32|    3|          0|
    |c_aux_0_2_reg_542         |  64|  32|    3|          0|
    |c_aux_0_3_reg_554         |  64|  32|    3|          0|
    |icmp_ln70_1_reg_1616      |  64|  32|    1|          0|
    |icmp_ln70_2_reg_1730      |  64|  32|    1|          0|
    |icmp_ln70_3_reg_1849      |  64|  32|    1|          0|
    |icmp_ln70_reg_1497        |  64|  32|    1|          0|
    |tmp_24_reg_1631           |  64|  32|   32|          0|
    |tmp_29_reg_1745           |  64|  32|   32|          0|
    |tmp_34_reg_1864           |  64|  32|   32|          0|
    |tmp_4_reg_1512            |  64|  32|   32|          0|
    |trunc_ln78_1_reg_1625     |  64|  32|    2|          0|
    |trunc_ln78_2_reg_1739     |  64|  32|    2|          0|
    |trunc_ln78_3_reg_1858     |  64|  32|    2|          0|
    |trunc_ln78_reg_1506       |  64|  32|    2|          0|
    |trunc_ln79_1_reg_1639     |  64|  32|    1|          0|
    |trunc_ln79_2_reg_1753     |  64|  32|    1|          0|
    |trunc_ln79_3_reg_1872     |  64|  32|    1|          0|
    |trunc_ln79_reg_1520       |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |2655| 640| 2023|        492|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|interrupt               | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|Real_r_Addr_A           | out |   32|    bram    |    Real_r    |     array    |
|Real_r_EN_A             | out |    1|    bram    |    Real_r    |     array    |
|Real_r_WEN_A            | out |    4|    bram    |    Real_r    |     array    |
|Real_r_Din_A            | out |   32|    bram    |    Real_r    |     array    |
|Real_r_Dout_A           |  in |   32|    bram    |    Real_r    |     array    |
|Real_r_Clk_A            | out |    1|    bram    |    Real_r    |     array    |
|Real_r_Rst_A            | out |    1|    bram    |    Real_r    |     array    |
|Imag_Addr_A             | out |   32|    bram    |     Imag     |     array    |
|Imag_EN_A               | out |    1|    bram    |     Imag     |     array    |
|Imag_WEN_A              | out |    4|    bram    |     Imag     |     array    |
|Imag_Din_A              | out |   32|    bram    |     Imag     |     array    |
|Imag_Dout_A             |  in |   32|    bram    |     Imag     |     array    |
|Imag_Clk_A              | out |    1|    bram    |     Imag     |     array    |
|Imag_Rst_A              | out |    1|    bram    |     Imag     |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19
  * Pipeline-1: initiation interval (II) = 1, depth = 19
  * Pipeline-2: initiation interval (II) = 1, depth = 19
  * Pipeline-3: initiation interval (II) = 1, depth = 19
  * Pipeline-4: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 112
* Pipeline : 5
  Pipeline-0 : II = 1, D = 19, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
  Pipeline-1 : II = 1, D = 19, States = { 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
  Pipeline-2 : II = 1, D = 19, States = { 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
  Pipeline-3 : II = 1, D = 19, States = { 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-4 : II = 4, D = 5, States = { 107 108 109 110 111 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 107 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 28 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 9 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 54 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 35 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 80 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 61 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 106 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 87 
106 --> 2 
107 --> 112 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 107 
112 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Real_r) nounwind, !map !7"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Imag) nounwind, !map !13"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Reorder_fft_str) nounwind"   --->   Operation 115 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:9]   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Real_r, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:11]   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Imag, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:12]   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Real_r, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:15]   --->   Operation 119 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Imag, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:16]   --->   Operation 120 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.76ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 121 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%c_0_0 = phi i11 [ 0, %meminst35.preheader ], [ %add_ln44, %hls_label_0_end ]" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 122 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0_0, i32 10)" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 124 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_37, label %.preheader.preheader, label %hls_label_0_begin" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%empty_19 = trunc i11 %c_0_0 to i10" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 126 'trunc' 'empty_19' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln48 = or i10 %empty_19, 1" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 127 'or' 'or_ln48' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i11 %c_0_0 to i64" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 128 'zext' 'zext_ln52' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%Real_addr = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln52" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 129 'getelementptr' 'Real_addr' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 130 'load' 'Real_load' <Predicate = (!tmp_37)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %or_ln48 to i64" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 131 'zext' 'zext_ln54' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%Real_addr_2 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln54" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 132 'getelementptr' 'Real_addr_2' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%Imag_addr = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln54" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 133 'getelementptr' 'Imag_addr' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 134 'load' 'RE_vec_128_c_1' <Predicate = (!tmp_37)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 135 [1/1] (1.76ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:95]   --->   Operation 135 'br' <Predicate = (tmp_37)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln49 = or i10 %empty_19, 2" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 136 'or' 'or_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln50 = or i10 %empty_19, 3" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 137 'or' 'or_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 138 'load' 'Real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %or_ln49 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 139 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%Real_addr_1 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 140 'getelementptr' 'Real_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 141 'load' 'Real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 142 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 142 'load' 'RE_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i10 %or_ln50 to i64" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 143 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%Real_addr_3 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln56" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 144 'getelementptr' 'Real_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%Imag_addr_1 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln56" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 145 'getelementptr' 'Imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 146 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 147 [1/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 147 'load' 'Real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 148 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 148 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 149 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 149 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%Imag_addr_2 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln52" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 150 'getelementptr' 'Imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [2/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 151 'load' 'Imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 152 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 153 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 153 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 154 'load' 'Imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%Imag_addr_3 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 155 'getelementptr' 'Imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 156 'load' 'Imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 157 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 157 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 158 'load' 'Imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 159 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 159 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 160 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 160 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 161 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 161 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 162 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 162 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 163 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 163 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 164 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 164 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 165 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 166 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 167 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 167 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 168 [1/1] (1.76ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 168 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 7.66>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%c_aux_0_0 = phi i3 [ 0, %hls_label_0_begin ], [ %add_ln70, %Reorder_fft_label0 ]" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 169 'phi' 'c_aux_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (1.13ns)   --->   "%icmp_ln70 = icmp eq i3 %c_aux_0_0, -4" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 170 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 171 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (1.65ns)   --->   "%add_ln70 = add i3 %c_aux_0_0, 1" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 172 'add' 'add_ln70' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %hls_label_0, label %Reorder_fft_label0" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i3 %c_aux_0_0 to i2" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 174 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (1.95ns)   --->   "%tmp_4 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln78) nounwind" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 175 'mux' 'tmp_4' <Predicate = (!icmp_ln70)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i3 %c_aux_0_0 to i1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 176 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.69ns)   --->   "%select_ln79 = select i1 %trunc_ln79, float %RE_vec_128_d_1, float %RE_vec_128_d_0" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 177 'select' 'select_ln79' <Predicate = (!icmp_ln70)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 178 [4/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_4, %select_ln79" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 178 'fmul' 'tmp_10' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.69ns)   --->   "%select_ln85 = select i1 %trunc_ln79, float %IM_vec_128_d_1, float %IM_vec_128_d_0" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 179 'select' 'select_ln85' <Predicate = (!icmp_ln70)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 180 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_4, %select_ln85" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 180 'fmul' 'tmp_8' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 181 [3/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_4, %select_ln79" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 181 'fmul' 'tmp_10' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_4, %select_ln85" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 182 'fmul' 'tmp_8' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 183 [2/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_4, %select_ln79" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 183 'fmul' 'tmp_10' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_4, %select_ln85" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 184 'fmul' 'tmp_8' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 185 [1/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_4, %select_ln79" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 185 'fmul' 'tmp_10' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_4, %select_ln85" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 186 'fmul' 'tmp_8' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.95>
ST_13 : Operation 187 [4/4] (5.70ns)   --->   "%tmp5 = fmul float %tmp_4, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 187 'fmul' 'tmp5' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.69ns)   --->   "%select_ln79_1 = select i1 %trunc_ln79, float %RE_vec_128_c_1, float %RE_vec_128_c_0" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 188 'select' 'select_ln79_1' <Predicate = (!icmp_ln70)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 189 [5/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln79_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 189 'fadd' 'tmp_11' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [4/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_4, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 190 'fmul' 'tmp_17' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.69ns)   --->   "%select_ln85_1 = select i1 %trunc_ln79, float %IM_vec_128_c_1, float %IM_vec_128_c_0" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 191 'select' 'select_ln85_1' <Predicate = (!icmp_ln70)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 192 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln85_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 192 'fadd' 'tmp_9' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 193 [3/4] (5.70ns)   --->   "%tmp5 = fmul float %tmp_4, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 193 'fmul' 'tmp5' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [4/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln79_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 194 'fadd' 'tmp_11' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [3/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_4, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 195 'fmul' 'tmp_17' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln85_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 196 'fadd' 'tmp_9' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 197 [2/4] (5.70ns)   --->   "%tmp5 = fmul float %tmp_4, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 197 'fmul' 'tmp5' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [3/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln79_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 198 'fadd' 'tmp_11' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [2/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_4, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 199 'fmul' 'tmp_17' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln85_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 200 'fadd' 'tmp_9' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 201 [1/4] (5.70ns)   --->   "%tmp5 = fmul float %tmp_4, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 201 'fmul' 'tmp5' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [2/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln79_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 202 'fadd' 'tmp_11' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_4, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 203 'fmul' 'tmp_17' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln85_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 204 'fadd' 'tmp_9' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 205 [5/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 205 'fadd' 'tmp_6' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln79_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 206 'fadd' 'tmp_11' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 207 'fadd' 'tmp_7' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln85_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 208 'fadd' 'tmp_9' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.66>
ST_18 : Operation 209 [4/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 209 'fadd' 'tmp_6' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (1.95ns)   --->   "%tmp_14 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln78) nounwind" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 210 'mux' 'tmp_14' <Predicate = (!icmp_ln70)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [4/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_14, %tmp_11" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 211 'fmul' 'tmp_16' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 212 'fadd' 'tmp_7' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (1.95ns)   --->   "%tmp_20 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln78) nounwind" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 213 'mux' 'tmp_20' <Predicate = (!icmp_ln70)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_20, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 214 'fmul' 'tmp_s' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 215 [3/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 215 'fadd' 'tmp_6' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [3/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_14, %tmp_11" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 216 'fmul' 'tmp_16' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 217 'fadd' 'tmp_7' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_20, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 218 'fmul' 'tmp_s' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 219 [2/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 219 'fadd' 'tmp_6' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [2/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_14, %tmp_11" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 220 'fmul' 'tmp_16' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 221 'fadd' 'tmp_7' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 222 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_20, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 222 'fmul' 'tmp_s' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 223 [1/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 223 'fadd' 'tmp_6' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [1/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_14, %tmp_11" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 224 'fmul' 'tmp_16' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 225 'fadd' 'tmp_7' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_20, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 226 'fmul' 'tmp_s' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 227 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 227 'fadd' 'tmp_5' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 228 [5/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 228 'fadd' 'tmp_21' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 229 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 229 'fadd' 'tmp_5' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [4/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 230 'fadd' 'tmp_21' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 231 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 231 'fadd' 'tmp_5' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 232 [3/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 232 'fadd' 'tmp_21' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 233 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 233 'fadd' 'tmp_5' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 234 [2/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 234 'fadd' 'tmp_21' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 235 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 235 'fadd' 'tmp_5' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 236 [1/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 236 'fadd' 'tmp_21' <Predicate = (!icmp_ln70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 237 'specloopname' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_27 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 238 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:72]   --->   Operation 239 'specpipeline' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %c_0_0, i32 3, i32 10)" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 240 'partselect' 'tmp_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%add_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_23, i3 %c_aux_0_0)" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 241 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i11 %add_ln to i64" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 242 'zext' 'zext_ln88' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%Real_addr_10 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln88" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 243 'getelementptr' 'Real_addr_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (3.25ns)   --->   "store volatile float %tmp_5, float* %Real_addr_10, align 4" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 244 'store' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 245 [1/1] (0.00ns)   --->   "%Imag_addr_10 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln88" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 245 'getelementptr' 'Imag_addr_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_27 : Operation 246 [1/1] (3.25ns)   --->   "store volatile float %tmp_21, float* %Imag_addr_10, align 4" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 246 'store' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 247 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str5, i32 %tmp_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 247 'specregionend' 'empty_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_27 : Operation 248 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 248 'br' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 28 <SV = 9> <Delay = 3.25>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln44 = or i10 %empty_19, 4" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 249 'or' 'or_ln44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln48_1 = or i10 %empty_19, 5" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 250 'or' 'or_ln48_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i10 %or_ln44 to i64" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 251 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%Real_addr_6 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln52_1" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 252 'getelementptr' 'Real_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 253 [2/2] (3.25ns)   --->   "%Real_load_7 = load volatile float* %Real_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 253 'load' 'Real_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i10 %or_ln48_1 to i64" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 254 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [1/1] (0.00ns)   --->   "%Real_addr_8 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln54_1" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 255 'getelementptr' 'Real_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "%Imag_addr_6 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln54_1" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 256 'getelementptr' 'Imag_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 257 'load' 'RE_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 10> <Delay = 3.25>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln49_1 = or i10 %empty_19, 6" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 258 'or' 'or_ln49_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "%or_ln50_1 = or i10 %empty_19, 7" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 259 'or' 'or_ln50_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 260 [1/2] (3.25ns)   --->   "%Real_load_7 = load volatile float* %Real_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 260 'load' 'Real_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i10 %or_ln49_1 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 261 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 262 [1/1] (0.00ns)   --->   "%Real_addr_7 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53_1" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 262 'getelementptr' 'Real_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 263 [2/2] (3.25ns)   --->   "%Real_load_8 = load volatile float* %Real_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 263 'load' 'Real_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 264 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 264 'load' 'RE_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i10 %or_ln50_1 to i64" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 265 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%Real_addr_9 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln56_1" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 266 'getelementptr' 'Real_addr_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "%Imag_addr_7 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln56_1" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 267 'getelementptr' 'Imag_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 268 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 268 'load' 'RE_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 11> <Delay = 3.25>
ST_30 : Operation 269 [1/2] (3.25ns)   --->   "%Real_load_8 = load volatile float* %Real_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 269 'load' 'Real_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 270 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 270 'load' 'RE_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 271 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 271 'load' 'RE_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 272 [1/1] (0.00ns)   --->   "%Imag_addr_8 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln52_1" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 272 'getelementptr' 'Imag_addr_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 273 [2/2] (3.25ns)   --->   "%Imag_load_9 = load volatile float* %Imag_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 273 'load' 'Imag_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 12> <Delay = 3.25>
ST_31 : Operation 274 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 274 'load' 'RE_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 275 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 275 'load' 'RE_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 276 [1/2] (3.25ns)   --->   "%Imag_load_9 = load volatile float* %Imag_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 276 'load' 'Imag_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 277 [1/1] (0.00ns)   --->   "%Imag_addr_9 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53_1" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 277 'getelementptr' 'Imag_addr_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 278 [2/2] (3.25ns)   --->   "%Imag_load_10 = load volatile float* %Imag_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 278 'load' 'Imag_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 13> <Delay = 3.25>
ST_32 : Operation 279 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 279 'load' 'RE_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 280 [1/2] (3.25ns)   --->   "%Imag_load_10 = load volatile float* %Imag_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 280 'load' 'Imag_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 281 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 281 'load' 'IM_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 282 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 282 'load' 'IM_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 14> <Delay = 3.25>
ST_33 : Operation 283 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 283 'load' 'IM_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 284 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 284 'load' 'IM_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 285 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 285 'load' 'IM_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 286 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 286 'load' 'IM_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 34 <SV = 15> <Delay = 3.25>
ST_34 : Operation 287 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 287 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 288 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i10 %or_ln44 to i11" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 289 'zext' 'zext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 290 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 290 'load' 'IM_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 291 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 291 'load' 'IM_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 292 [1/1] (1.76ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 292 'br' <Predicate = true> <Delay = 1.76>

State 35 <SV = 16> <Delay = 7.66>
ST_35 : Operation 293 [1/1] (0.00ns)   --->   "%c_aux_0_1 = phi i3 [ 0, %hls_label_0 ], [ %add_ln70_1, %Reorder_fft_label01 ]" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 293 'phi' 'c_aux_0_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 294 [1/1] (1.13ns)   --->   "%icmp_ln70_1 = icmp eq i3 %c_aux_0_1, -4" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 294 'icmp' 'icmp_ln70_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 295 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 295 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 296 [1/1] (1.65ns)   --->   "%add_ln70_1 = add i3 %c_aux_0_1, 1" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 296 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70_1, label %hls_label_01, label %Reorder_fft_label01" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 297 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i3 %c_aux_0_1 to i2" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 298 'trunc' 'trunc_ln78_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_35 : Operation 299 [1/1] (1.95ns)   --->   "%tmp_24 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln78_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 299 'mux' 'tmp_24' <Predicate = (!icmp_ln70_1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i3 %c_aux_0_1 to i1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 300 'trunc' 'trunc_ln79_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_35 : Operation 301 [1/1] (0.69ns)   --->   "%select_ln79_2 = select i1 %trunc_ln79_1, float %RE_vec_128_d_1_1, float %RE_vec_128_d_0_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 301 'select' 'select_ln79_2' <Predicate = (!icmp_ln70_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 302 [4/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_24, %select_ln79_2" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 302 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 303 [1/1] (0.69ns)   --->   "%select_ln85_2 = select i1 %trunc_ln79_1, float %IM_vec_128_d_1_1, float %IM_vec_128_d_0_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 303 'select' 'select_ln85_2' <Predicate = (!icmp_ln70_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 304 [4/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_24, %select_ln85_2" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 304 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 17> <Delay = 5.70>
ST_36 : Operation 305 [3/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_24, %select_ln79_2" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 305 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 306 [3/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_24, %select_ln85_2" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 306 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 18> <Delay = 5.70>
ST_37 : Operation 307 [2/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_24, %select_ln79_2" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 307 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 308 [2/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_24, %select_ln85_2" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 308 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 19> <Delay = 5.70>
ST_38 : Operation 309 [1/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_24, %select_ln79_2" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 309 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 310 [1/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_24, %select_ln85_2" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 310 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 20> <Delay = 7.95>
ST_39 : Operation 311 [4/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_24, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 311 'fmul' 'tmp_15' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 312 [1/1] (0.69ns)   --->   "%select_ln79_3 = select i1 %trunc_ln79_1, float %RE_vec_128_c_1_1, float %RE_vec_128_c_0_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 312 'select' 'select_ln79_3' <Predicate = (!icmp_ln70_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 313 [5/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln79_3" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 313 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 314 [4/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_24, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 314 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 315 [1/1] (0.69ns)   --->   "%select_ln85_3 = select i1 %trunc_ln79_1, float %IM_vec_128_c_1_1, float %IM_vec_128_c_0_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 315 'select' 'select_ln85_3' <Predicate = (!icmp_ln70_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 316 [5/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln85_3" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 316 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 21> <Delay = 7.25>
ST_40 : Operation 317 [3/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_24, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 317 'fmul' 'tmp_15' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 318 [4/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln79_3" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 318 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 319 [3/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_24, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 319 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 320 [4/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln85_3" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 320 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 22> <Delay = 7.25>
ST_41 : Operation 321 [2/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_24, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 321 'fmul' 'tmp_15' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 322 [3/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln79_3" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 322 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 323 [2/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_24, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 323 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 324 [3/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln85_3" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 324 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 7.25>
ST_42 : Operation 325 [1/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_24, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 325 'fmul' 'tmp_15' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 326 [2/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln79_3" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 326 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 327 [1/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_24, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 327 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 328 [2/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln85_3" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 328 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 7.25>
ST_43 : Operation 329 [5/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 329 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 330 [1/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln79_3" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 330 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 331 [5/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 331 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 332 [1/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln85_3" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 332 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 25> <Delay = 7.66>
ST_44 : Operation 333 [4/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 333 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 334 [1/1] (1.95ns)   --->   "%tmp_26 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln78_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 334 'mux' 'tmp_26' <Predicate = (!icmp_ln70_1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 335 [4/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_26, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 335 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 336 [4/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 336 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 337 [1/1] (1.95ns)   --->   "%tmp_28 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln78_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 337 'mux' 'tmp_28' <Predicate = (!icmp_ln70_1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 338 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp_28, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 338 'fmul' 'tmp_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 26> <Delay = 7.25>
ST_45 : Operation 339 [3/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 339 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 340 [3/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_26, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 340 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 341 [3/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 341 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 342 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp_28, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 342 'fmul' 'tmp_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 27> <Delay = 7.25>
ST_46 : Operation 343 [2/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 343 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 344 [2/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_26, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 344 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 345 [2/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 345 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 346 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp_28, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 346 'fmul' 'tmp_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 28> <Delay = 7.25>
ST_47 : Operation 347 [1/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 347 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 348 [1/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_26, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 348 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 349 [1/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 349 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 350 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp_28, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 350 'fmul' 'tmp_1' <Predicate = (!icmp_ln70_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 29> <Delay = 7.25>
ST_48 : Operation 351 [5/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 351 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 352 [5/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 352 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 30> <Delay = 7.25>
ST_49 : Operation 353 [4/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 353 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 354 [4/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 354 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 31> <Delay = 7.25>
ST_50 : Operation 355 [3/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 355 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 356 [3/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 356 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 32> <Delay = 7.25>
ST_51 : Operation 357 [2/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 357 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 358 [2/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 358 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 33> <Delay = 7.25>
ST_52 : Operation 359 [1/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 359 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 360 [1/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 360 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln70_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 34> <Delay = 4.98>
ST_53 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 361 'specloopname' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_53 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 362 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_53 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:72]   --->   Operation 363 'specpipeline' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_53 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i3 %c_aux_0_1 to i11" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 364 'zext' 'zext_ln78' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_53 : Operation 365 [1/1] (1.73ns)   --->   "%add_ln88 = add i11 %zext_ln52_4, %zext_ln78" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 365 'add' 'add_ln88' <Predicate = (!icmp_ln70_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i11 %add_ln88 to i64" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 366 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_53 : Operation 367 [1/1] (0.00ns)   --->   "%Real_addr_15 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln88_1" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 367 'getelementptr' 'Real_addr_15' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_53 : Operation 368 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_1, float* %Real_addr_15, align 4" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 368 'store' <Predicate = (!icmp_ln70_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 369 [1/1] (0.00ns)   --->   "%Imag_addr_15 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln88_1" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 369 'getelementptr' 'Imag_addr_15' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_53 : Operation 370 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_1, float* %Imag_addr_15, align 4" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 370 'store' <Predicate = (!icmp_ln70_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 371 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str5, i32 %tmp_13) nounwind" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 371 'specregionend' 'empty_23' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_53 : Operation 372 [1/1] (0.00ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 372 'br' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>

State 54 <SV = 17> <Delay = 3.25>
ST_54 : Operation 373 [1/1] (0.00ns)   --->   "%or_ln44_1 = or i10 %empty_19, 8" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 373 'or' 'or_ln44_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 374 [1/1] (0.00ns)   --->   "%or_ln48_2 = or i10 %empty_19, 9" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 374 'or' 'or_ln48_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i10 %or_ln44_1 to i64" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 375 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 376 [1/1] (0.00ns)   --->   "%Real_addr_11 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln52_2" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 376 'getelementptr' 'Real_addr_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 377 [2/2] (3.25ns)   --->   "%Real_load_14 = load volatile float* %Real_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 377 'load' 'Real_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i10 %or_ln48_2 to i64" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 378 'zext' 'zext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 379 [1/1] (0.00ns)   --->   "%Real_addr_13 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln54_2" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 379 'getelementptr' 'Real_addr_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 380 [1/1] (0.00ns)   --->   "%Imag_addr_11 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln54_2" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 380 'getelementptr' 'Imag_addr_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 381 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 381 'load' 'RE_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 55 <SV = 18> <Delay = 3.25>
ST_55 : Operation 382 [1/1] (0.00ns)   --->   "%or_ln49_2 = or i10 %empty_19, 10" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 382 'or' 'or_ln49_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 383 [1/1] (0.00ns)   --->   "%or_ln50_2 = or i10 %empty_19, 11" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 383 'or' 'or_ln50_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 384 [1/2] (3.25ns)   --->   "%Real_load_14 = load volatile float* %Real_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 384 'load' 'Real_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i10 %or_ln49_2 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 385 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 386 [1/1] (0.00ns)   --->   "%Real_addr_12 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53_2" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 386 'getelementptr' 'Real_addr_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 387 [2/2] (3.25ns)   --->   "%Real_load_15 = load volatile float* %Real_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 387 'load' 'Real_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 388 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 388 'load' 'RE_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i10 %or_ln50_2 to i64" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 389 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 390 [1/1] (0.00ns)   --->   "%Real_addr_14 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln56_2" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 390 'getelementptr' 'Real_addr_14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 391 [1/1] (0.00ns)   --->   "%Imag_addr_12 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln56_2" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 391 'getelementptr' 'Imag_addr_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 392 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 392 'load' 'RE_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 56 <SV = 19> <Delay = 3.25>
ST_56 : Operation 393 [1/2] (3.25ns)   --->   "%Real_load_15 = load volatile float* %Real_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 393 'load' 'Real_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 394 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 394 'load' 'RE_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 395 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 395 'load' 'RE_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 396 [1/1] (0.00ns)   --->   "%Imag_addr_13 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln52_2" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 396 'getelementptr' 'Imag_addr_13' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 397 [2/2] (3.25ns)   --->   "%Imag_load_15 = load volatile float* %Imag_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 397 'load' 'Imag_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 57 <SV = 20> <Delay = 3.25>
ST_57 : Operation 398 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 398 'load' 'RE_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 399 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 399 'load' 'RE_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 400 [1/2] (3.25ns)   --->   "%Imag_load_15 = load volatile float* %Imag_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 400 'load' 'Imag_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 401 [1/1] (0.00ns)   --->   "%Imag_addr_14 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53_2" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 401 'getelementptr' 'Imag_addr_14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 402 [2/2] (3.25ns)   --->   "%Imag_load_16 = load volatile float* %Imag_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 402 'load' 'Imag_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 58 <SV = 21> <Delay = 3.25>
ST_58 : Operation 403 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 403 'load' 'RE_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 404 [1/2] (3.25ns)   --->   "%Imag_load_16 = load volatile float* %Imag_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 404 'load' 'Imag_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 405 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 405 'load' 'IM_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 406 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 406 'load' 'IM_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 59 <SV = 22> <Delay = 3.25>
ST_59 : Operation 407 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 407 'load' 'IM_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 408 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 408 'load' 'IM_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 409 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 409 'load' 'IM_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 410 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 410 'load' 'IM_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 60 <SV = 23> <Delay = 3.25>
ST_60 : Operation 411 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 411 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 412 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 413 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 413 'load' 'IM_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 414 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 414 'load' 'IM_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 415 [1/1] (1.76ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 415 'br' <Predicate = true> <Delay = 1.76>

State 61 <SV = 24> <Delay = 7.66>
ST_61 : Operation 416 [1/1] (0.00ns)   --->   "%c_aux_0_2 = phi i3 [ 0, %hls_label_01 ], [ %add_ln70_2, %Reorder_fft_label02 ]" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 416 'phi' 'c_aux_0_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 417 [1/1] (1.13ns)   --->   "%icmp_ln70_2 = icmp eq i3 %c_aux_0_2, -4" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 417 'icmp' 'icmp_ln70_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 418 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 418 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 419 [1/1] (1.65ns)   --->   "%add_ln70_2 = add i3 %c_aux_0_2, 1" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 419 'add' 'add_ln70_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 420 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70_2, label %hls_label_02, label %Reorder_fft_label02" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 420 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = trunc i3 %c_aux_0_2 to i2" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 421 'trunc' 'trunc_ln78_2' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_61 : Operation 422 [1/1] (1.95ns)   --->   "%tmp_29 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln78_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 422 'mux' 'tmp_29' <Predicate = (!icmp_ln70_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln79_2 = trunc i3 %c_aux_0_2 to i1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 423 'trunc' 'trunc_ln79_2' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_61 : Operation 424 [1/1] (0.69ns)   --->   "%select_ln79_4 = select i1 %trunc_ln79_2, float %RE_vec_128_d_1_2, float %RE_vec_128_d_0_2" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 424 'select' 'select_ln79_4' <Predicate = (!icmp_ln70_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 425 [4/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_29, %select_ln79_4" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 425 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 426 [1/1] (0.69ns)   --->   "%select_ln85_4 = select i1 %trunc_ln79_2, float %IM_vec_128_d_1_2, float %IM_vec_128_d_0_2" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 426 'select' 'select_ln85_4' <Predicate = (!icmp_ln70_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 427 [4/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_29, %select_ln85_4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 427 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 25> <Delay = 5.70>
ST_62 : Operation 428 [3/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_29, %select_ln79_4" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 428 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 429 [3/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_29, %select_ln85_4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 429 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 26> <Delay = 5.70>
ST_63 : Operation 430 [2/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_29, %select_ln79_4" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 430 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 431 [2/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_29, %select_ln85_4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 431 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 27> <Delay = 5.70>
ST_64 : Operation 432 [1/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_29, %select_ln79_4" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 432 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 433 [1/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_29, %select_ln85_4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 433 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 28> <Delay = 7.95>
ST_65 : Operation 434 [4/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_29, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 434 'fmul' 'tmp_22' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 435 [1/1] (0.69ns)   --->   "%select_ln79_5 = select i1 %trunc_ln79_2, float %RE_vec_128_c_1_2, float %RE_vec_128_c_0_2" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 435 'select' 'select_ln79_5' <Predicate = (!icmp_ln70_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 436 [5/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln79_5" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 436 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 437 [4/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_29, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 437 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 438 [1/1] (0.69ns)   --->   "%select_ln85_5 = select i1 %trunc_ln79_2, float %IM_vec_128_c_1_2, float %IM_vec_128_c_0_2" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 438 'select' 'select_ln85_5' <Predicate = (!icmp_ln70_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 439 [5/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln85_5" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 439 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 29> <Delay = 7.25>
ST_66 : Operation 440 [3/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_29, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 440 'fmul' 'tmp_22' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 441 [4/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln79_5" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 441 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 442 [3/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_29, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 442 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 443 [4/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln85_5" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 443 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 30> <Delay = 7.25>
ST_67 : Operation 444 [2/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_29, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 444 'fmul' 'tmp_22' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 445 [3/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln79_5" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 445 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 446 [2/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_29, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 446 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 447 [3/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln85_5" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 447 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 31> <Delay = 7.25>
ST_68 : Operation 448 [1/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_29, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 448 'fmul' 'tmp_22' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 449 [2/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln79_5" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 449 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 450 [1/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_29, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 450 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 451 [2/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln85_5" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 451 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 32> <Delay = 7.25>
ST_69 : Operation 452 [5/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 452 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 453 [1/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln79_5" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 453 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 454 [5/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 454 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 455 [1/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln85_5" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 455 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 33> <Delay = 7.66>
ST_70 : Operation 456 [4/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 456 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 457 [1/1] (1.95ns)   --->   "%tmp_30 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln78_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 457 'mux' 'tmp_30' <Predicate = (!icmp_ln70_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 458 [4/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_30, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 458 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 459 [4/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 459 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 460 [1/1] (1.95ns)   --->   "%tmp_31 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln78_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 460 'mux' 'tmp_31' <Predicate = (!icmp_ln70_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 461 [4/4] (5.70ns)   --->   "%tmp_2_26 = fmul float %tmp_31, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 461 'fmul' 'tmp_2_26' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 34> <Delay = 7.25>
ST_71 : Operation 462 [3/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 462 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 463 [3/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_30, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 463 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 464 [3/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 464 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 465 [3/4] (5.70ns)   --->   "%tmp_2_26 = fmul float %tmp_31, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 465 'fmul' 'tmp_2_26' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 35> <Delay = 7.25>
ST_72 : Operation 466 [2/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 466 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 467 [2/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_30, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 467 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 468 [2/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 468 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 469 [2/4] (5.70ns)   --->   "%tmp_2_26 = fmul float %tmp_31, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 469 'fmul' 'tmp_2_26' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 36> <Delay = 7.25>
ST_73 : Operation 470 [1/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 470 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 471 [1/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_30, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 471 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 472 [1/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 472 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 473 [1/4] (5.70ns)   --->   "%tmp_2_26 = fmul float %tmp_31, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 473 'fmul' 'tmp_2_26' <Predicate = (!icmp_ln70_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 37> <Delay = 7.25>
ST_74 : Operation 474 [5/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 474 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 475 [5/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 475 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 38> <Delay = 7.25>
ST_75 : Operation 476 [4/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 476 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 477 [4/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 477 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 39> <Delay = 7.25>
ST_76 : Operation 478 [3/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 478 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 479 [3/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 479 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 40> <Delay = 7.25>
ST_77 : Operation 480 [2/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 480 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 481 [2/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 481 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 41> <Delay = 7.25>
ST_78 : Operation 482 [1/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 482 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 483 [1/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 483 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln70_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 42> <Delay = 3.25>
ST_79 : Operation 484 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 484 'specloopname' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_79 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 485 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_79 : Operation 486 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:72]   --->   Operation 486 'specpipeline' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_79 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_32 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln44_1, i32 3, i32 9)" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 487 'partselect' 'tmp_32' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_79 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_33 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_32, i3 %c_aux_0_2)" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 488 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_79 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i10 %tmp_33 to i64" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 489 'zext' 'zext_ln88_2' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_79 : Operation 490 [1/1] (0.00ns)   --->   "%Real_addr_20 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln88_2" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 490 'getelementptr' 'Real_addr_20' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_79 : Operation 491 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_2, float* %Real_addr_20, align 4" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 491 'store' <Predicate = (!icmp_ln70_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 492 [1/1] (0.00ns)   --->   "%Imag_addr_20 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln88_2" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 492 'getelementptr' 'Imag_addr_20' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_79 : Operation 493 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_2, float* %Imag_addr_20, align 4" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 493 'store' <Predicate = (!icmp_ln70_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 494 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str5, i32 %tmp_19) nounwind" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 494 'specregionend' 'empty_27' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_79 : Operation 495 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 495 'br' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>

State 80 <SV = 25> <Delay = 3.25>
ST_80 : Operation 496 [1/1] (0.00ns)   --->   "%or_ln44_2 = or i10 %empty_19, 12" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 496 'or' 'or_ln44_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 497 [1/1] (0.00ns)   --->   "%or_ln48_3 = or i10 %empty_19, 13" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 497 'or' 'or_ln48_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i10 %or_ln44_2 to i64" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 498 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 499 [1/1] (0.00ns)   --->   "%Real_addr_16 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln52_3" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 499 'getelementptr' 'Real_addr_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 500 [2/2] (3.25ns)   --->   "%Real_load_20 = load volatile float* %Real_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 500 'load' 'Real_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i10 %or_ln48_3 to i64" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 501 'zext' 'zext_ln54_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 502 [1/1] (0.00ns)   --->   "%Real_addr_18 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln54_3" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 502 'getelementptr' 'Real_addr_18' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 503 [1/1] (0.00ns)   --->   "%Imag_addr_16 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln54_3" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 503 'getelementptr' 'Imag_addr_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 504 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 504 'load' 'RE_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 81 <SV = 26> <Delay = 3.25>
ST_81 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln49_3 = or i10 %empty_19, 14" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 505 'or' 'or_ln49_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 506 [1/1] (0.00ns)   --->   "%or_ln50_3 = or i10 %empty_19, 15" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 506 'or' 'or_ln50_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 507 [1/2] (3.25ns)   --->   "%Real_load_20 = load volatile float* %Real_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 507 'load' 'Real_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i10 %or_ln49_3 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 508 'zext' 'zext_ln53_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 509 [1/1] (0.00ns)   --->   "%Real_addr_17 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53_3" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 509 'getelementptr' 'Real_addr_17' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 510 [2/2] (3.25ns)   --->   "%Real_load_21 = load volatile float* %Real_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 510 'load' 'Real_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 511 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 511 'load' 'RE_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i10 %or_ln50_3 to i64" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 512 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 513 [1/1] (0.00ns)   --->   "%Real_addr_19 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln56_3" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 513 'getelementptr' 'Real_addr_19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 514 [1/1] (0.00ns)   --->   "%Imag_addr_17 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln56_3" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 514 'getelementptr' 'Imag_addr_17' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 515 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 515 'load' 'RE_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 82 <SV = 27> <Delay = 3.25>
ST_82 : Operation 516 [1/2] (3.25ns)   --->   "%Real_load_21 = load volatile float* %Real_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 516 'load' 'Real_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 517 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 517 'load' 'RE_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 518 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 518 'load' 'RE_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 519 [1/1] (0.00ns)   --->   "%Imag_addr_18 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln52_3" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 519 'getelementptr' 'Imag_addr_18' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 520 [2/2] (3.25ns)   --->   "%Imag_load_20 = load volatile float* %Imag_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 520 'load' 'Imag_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 83 <SV = 28> <Delay = 3.25>
ST_83 : Operation 521 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 521 'load' 'RE_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 522 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 522 'load' 'RE_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 523 [1/2] (3.25ns)   --->   "%Imag_load_20 = load volatile float* %Imag_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 523 'load' 'Imag_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 524 [1/1] (0.00ns)   --->   "%Imag_addr_19 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53_3" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 524 'getelementptr' 'Imag_addr_19' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 525 [2/2] (3.25ns)   --->   "%Imag_load_21 = load volatile float* %Imag_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 525 'load' 'Imag_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 84 <SV = 29> <Delay = 3.25>
ST_84 : Operation 526 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 526 'load' 'RE_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 527 [1/2] (3.25ns)   --->   "%Imag_load_21 = load volatile float* %Imag_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 527 'load' 'Imag_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 528 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 528 'load' 'IM_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 529 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 529 'load' 'IM_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 85 <SV = 30> <Delay = 3.25>
ST_85 : Operation 530 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 530 'load' 'IM_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 531 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 531 'load' 'IM_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 532 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 532 'load' 'IM_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 533 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 533 'load' 'IM_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 86 <SV = 31> <Delay = 3.25>
ST_86 : Operation 534 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_12) nounwind" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 534 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 535 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i10 %or_ln44_2 to i11" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 536 'zext' 'zext_ln52_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 537 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 537 'load' 'IM_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 538 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 538 'load' 'IM_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 539 [1/1] (1.76ns)   --->   "br label %4" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 539 'br' <Predicate = true> <Delay = 1.76>

State 87 <SV = 32> <Delay = 7.66>
ST_87 : Operation 540 [1/1] (0.00ns)   --->   "%c_aux_0_3 = phi i3 [ 0, %hls_label_02 ], [ %add_ln70_3, %Reorder_fft_label03 ]" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 540 'phi' 'c_aux_0_3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 541 [1/1] (1.13ns)   --->   "%icmp_ln70_3 = icmp eq i3 %c_aux_0_3, -4" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 541 'icmp' 'icmp_ln70_3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 542 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 542 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 543 [1/1] (1.65ns)   --->   "%add_ln70_3 = add i3 %c_aux_0_3, 1" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 543 'add' 'add_ln70_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 544 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70_3, label %hls_label_0_end, label %Reorder_fft_label03" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 544 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = trunc i3 %c_aux_0_3 to i2" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 545 'trunc' 'trunc_ln78_3' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_87 : Operation 546 [1/1] (1.95ns)   --->   "%tmp_34 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln78_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 546 'mux' 'tmp_34' <Predicate = (!icmp_ln70_3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln79_3 = trunc i3 %c_aux_0_3 to i1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 547 'trunc' 'trunc_ln79_3' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_87 : Operation 548 [1/1] (0.69ns)   --->   "%select_ln79_6 = select i1 %trunc_ln79_3, float %RE_vec_128_d_1_3, float %RE_vec_128_d_0_3" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 548 'select' 'select_ln79_6' <Predicate = (!icmp_ln70_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 549 [4/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_34, %select_ln79_6" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 549 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 550 [1/1] (0.69ns)   --->   "%select_ln85_6 = select i1 %trunc_ln79_3, float %IM_vec_128_d_1_3, float %IM_vec_128_d_0_3" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 550 'select' 'select_ln85_6' <Predicate = (!icmp_ln70_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 551 [4/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_34, %select_ln85_6" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 551 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 33> <Delay = 5.70>
ST_88 : Operation 552 [3/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_34, %select_ln79_6" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 552 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 553 [3/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_34, %select_ln85_6" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 553 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 34> <Delay = 5.70>
ST_89 : Operation 554 [2/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_34, %select_ln79_6" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 554 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 555 [2/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_34, %select_ln85_6" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 555 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 35> <Delay = 5.70>
ST_90 : Operation 556 [1/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_34, %select_ln79_6" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 556 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 557 [1/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_34, %select_ln85_6" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 557 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 36> <Delay = 7.95>
ST_91 : Operation 558 [4/4] (5.70ns)   --->   "%tmp_27 = fmul float %tmp_34, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 558 'fmul' 'tmp_27' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 559 [1/1] (0.69ns)   --->   "%select_ln79_7 = select i1 %trunc_ln79_3, float %RE_vec_128_c_1_3, float %RE_vec_128_c_0_3" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 559 'select' 'select_ln79_7' <Predicate = (!icmp_ln70_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 560 [5/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln79_7" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 560 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 561 [4/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_34, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 561 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 562 [1/1] (0.69ns)   --->   "%select_ln85_7 = select i1 %trunc_ln79_3, float %IM_vec_128_c_1_3, float %IM_vec_128_c_0_3" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 562 'select' 'select_ln85_7' <Predicate = (!icmp_ln70_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 563 [5/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln85_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 563 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 37> <Delay = 7.25>
ST_92 : Operation 564 [3/4] (5.70ns)   --->   "%tmp_27 = fmul float %tmp_34, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 564 'fmul' 'tmp_27' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 565 [4/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln79_7" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 565 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 566 [3/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_34, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 566 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 567 [4/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln85_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 567 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 38> <Delay = 7.25>
ST_93 : Operation 568 [2/4] (5.70ns)   --->   "%tmp_27 = fmul float %tmp_34, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 568 'fmul' 'tmp_27' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 569 [3/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln79_7" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 569 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 570 [2/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_34, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 570 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 571 [3/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln85_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 571 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 39> <Delay = 7.25>
ST_94 : Operation 572 [1/4] (5.70ns)   --->   "%tmp_27 = fmul float %tmp_34, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 572 'fmul' 'tmp_27' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 573 [2/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln79_7" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 573 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 574 [1/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_34, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 574 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 575 [2/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln85_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 575 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 40> <Delay = 7.25>
ST_95 : Operation 576 [5/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 576 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 577 [1/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln79_7" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 577 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 578 [5/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 578 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 579 [1/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln85_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 579 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 41> <Delay = 7.66>
ST_96 : Operation 580 [4/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 580 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 581 [1/1] (1.95ns)   --->   "%tmp_35 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln78_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 581 'mux' 'tmp_35' <Predicate = (!icmp_ln70_3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 582 [4/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_35, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 582 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 583 [4/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 583 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 584 [1/1] (1.95ns)   --->   "%tmp_36 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln78_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 584 'mux' 'tmp_36' <Predicate = (!icmp_ln70_3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 585 [4/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_36, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 585 'fmul' 'tmp_3_30' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 42> <Delay = 7.25>
ST_97 : Operation 586 [3/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 586 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 587 [3/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_35, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 587 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 588 [3/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 588 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 589 [3/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_36, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 589 'fmul' 'tmp_3_30' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 43> <Delay = 7.25>
ST_98 : Operation 590 [2/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 590 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 591 [2/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_35, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 591 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 592 [2/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 592 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 593 [2/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_36, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 593 'fmul' 'tmp_3_30' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 44> <Delay = 7.25>
ST_99 : Operation 594 [1/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 594 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 595 [1/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_35, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 595 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 596 [1/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 596 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 597 [1/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_36, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 597 'fmul' 'tmp_3_30' <Predicate = (!icmp_ln70_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 45> <Delay = 7.25>
ST_100 : Operation 598 [5/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 598 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 599 [5/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 599 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 46> <Delay = 7.25>
ST_101 : Operation 600 [4/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 600 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 601 [4/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 601 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 47> <Delay = 7.25>
ST_102 : Operation 602 [3/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 602 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 603 [3/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 603 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 48> <Delay = 7.25>
ST_103 : Operation 604 [2/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 604 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 605 [2/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 605 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 49> <Delay = 7.25>
ST_104 : Operation 606 [1/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 606 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 607 [1/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 607 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln70_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 50> <Delay = 4.98>
ST_105 : Operation 608 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 608 'specloopname' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_105 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 609 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_105 : Operation 610 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:72]   --->   Operation 610 'specpipeline' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_105 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i3 %c_aux_0_3 to i11" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 611 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_105 : Operation 612 [1/1] (1.73ns)   --->   "%add_ln88_1 = add i11 %zext_ln52_5, %zext_ln78_1" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 612 'add' 'add_ln88_1' <Predicate = (!icmp_ln70_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln88_3 = zext i11 %add_ln88_1 to i64" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 613 'zext' 'zext_ln88_3' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_105 : Operation 614 [1/1] (0.00ns)   --->   "%Real_addr_21 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln88_3" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 614 'getelementptr' 'Real_addr_21' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_105 : Operation 615 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_3, float* %Real_addr_21, align 4" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 615 'store' <Predicate = (!icmp_ln70_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 616 [1/1] (0.00ns)   --->   "%Imag_addr_21 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln88_3" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 616 'getelementptr' 'Imag_addr_21' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_105 : Operation 617 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_3, float* %Imag_addr_21, align 4" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 617 'store' <Predicate = (!icmp_ln70_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 618 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str5, i32 %tmp_25) nounwind" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 618 'specregionend' 'empty_31' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_105 : Operation 619 [1/1] (0.00ns)   --->   "br label %4" [FFT_test_3/Reorder_FFT.cpp:70]   --->   Operation 619 'br' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>

State 106 <SV = 33> <Delay = 1.63>
ST_106 : Operation 620 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_18) nounwind" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 620 'specregionend' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 621 [1/1] (1.63ns)   --->   "%add_ln44 = add i11 %c_0_0, 16" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 621 'add' 'add_ln44' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 622 [1/1] (0.00ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 622 'br' <Predicate = true> <Delay = 0.00>

State 107 <SV = 2> <Delay = 3.25>
ST_107 : Operation 623 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %hls_label_1 ], [ 0, %.preheader.preheader ]"   --->   Operation 623 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 624 [1/1] (1.66ns)   --->   "%icmp_ln95 = icmp eq i9 %i_0, -32" [FFT_test_3/Reorder_FFT.cpp:95]   --->   Operation 624 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 625 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480) nounwind"   --->   Operation 625 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 626 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [FFT_test_3/Reorder_FFT.cpp:95]   --->   Operation 626 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 627 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %5, label %hls_label_1" [FFT_test_3/Reorder_FFT.cpp:95]   --->   Operation 627 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i9 %i_0 to i64" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 628 'zext' 'zext_ln99' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_107 : Operation 629 [1/1] (0.00ns)   --->   "%lut_reorder_I_addr = getelementptr [480 x i10]* @lut_reorder_I, i64 0, i64 %zext_ln99" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 629 'getelementptr' 'lut_reorder_I_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_107 : Operation 630 [2/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 630 'load' 'indexI' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_107 : Operation 631 [1/1] (0.00ns)   --->   "%lut_reorder_J_addr = getelementptr [480 x i10]* @lut_reorder_J, i64 0, i64 %zext_ln99" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 631 'getelementptr' 'lut_reorder_J_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_107 : Operation 632 [2/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 632 'load' 'indexJ' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>

State 108 <SV = 3> <Delay = 6.50>
ST_108 : Operation 633 [1/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 633 'load' 'indexI' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_108 : Operation 634 [1/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 634 'load' 'indexJ' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_108 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i10 %indexI to i64" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 635 'zext' 'zext_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_108 : Operation 636 [1/1] (0.00ns)   --->   "%Real_addr_4 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln102" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 636 'getelementptr' 'Real_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_108 : Operation 637 [2/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 637 'load' 'tempr' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 638 [1/1] (0.00ns)   --->   "%Imag_addr_4 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln102" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 638 'getelementptr' 'Imag_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_108 : Operation 639 [2/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 639 'load' 'tempi' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 109 <SV = 4> <Delay = 3.25>
ST_109 : Operation 640 [1/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 640 'load' 'tempr' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 641 [1/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 641 'load' 'tempi' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i10 %indexJ to i64" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 642 'zext' 'zext_ln104' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_109 : Operation 643 [1/1] (0.00ns)   --->   "%Real_addr_5 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln104" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 643 'getelementptr' 'Real_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_109 : Operation 644 [2/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 644 'load' 'Real_load_5' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 645 [1/1] (0.00ns)   --->   "%Imag_addr_5 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln104" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 645 'getelementptr' 'Imag_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_109 : Operation 646 [2/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 646 'load' 'Imag_load_7' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 110 <SV = 5> <Delay = 6.50>
ST_110 : Operation 647 [1/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 647 'load' 'Real_load_5' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 648 [1/1] (3.25ns)   --->   "store volatile float %Real_load_5, float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 648 'store' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 649 [1/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 649 'load' 'Imag_load_7' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 650 [1/1] (3.25ns)   --->   "store volatile float %Imag_load_7, float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 650 'store' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 111 <SV = 6> <Delay = 3.25>
ST_111 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_1_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 651 'specregionbegin' 'tmp_1_33' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_111 : Operation 652 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 652 'specpipeline' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_111 : Operation 653 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:106]   --->   Operation 653 'store' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 654 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:107]   --->   Operation 654 'store' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 655 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1_33) nounwind" [FFT_test_3/Reorder_FFT.cpp:108]   --->   Operation 655 'specregionend' 'empty_34' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_111 : Operation 656 [1/1] (0.00ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:95]   --->   Operation 656 'br' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 112 <SV = 3> <Delay = 0.00>
ST_112 : Operation 657 [1/1] (0.00ns)   --->   "ret void" [FFT_test_3/Reorder_FFT.cpp:110]   --->   Operation 657 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Real_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ Imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ lut_reorder_I]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lut_reorder_J]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln11 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln12 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln15   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln16   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln44            (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
c_0_0              (phi              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
empty              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37             (bitselect        ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln44            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_19           (trunc            ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000]
or_ln48            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln52          (zext             ) [ 00011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr          (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln54          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_2        (getelementptr    ) [ 00011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr          (getelementptr    ) [ 00011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln95            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
or_ln49            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln50            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load          (load             ) [ 00001111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53          (zext             ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_1        (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_1     (load             ) [ 00001111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln56          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_3        (getelementptr    ) [ 00001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_1        (getelementptr    ) [ 00001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_1        (load             ) [ 00000111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_1     (load             ) [ 00000111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_2        (getelementptr    ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_0     (load             ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_load          (load             ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_3        (getelementptr    ) [ 00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_0     (load             ) [ 00000001111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_load_1        (load             ) [ 00000001111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
IM_vec_128_c_0     (load             ) [ 00000000111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
IM_vec_128_c_1     (load             ) [ 00000000111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                (specregionbegin  ) [ 00000000011111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
IM_vec_128_d_0     (load             ) [ 00000000011111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
IM_vec_128_d_1     (load             ) [ 00000000011111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln70            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
c_aux_0_0          (phi              ) [ 00000000011111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln70          (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
empty_18           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln70           (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
br_ln70            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln78         (trunc            ) [ 00000000011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4              (mux              ) [ 00000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln79         (trunc            ) [ 00000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln79        (select           ) [ 00000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln85        (select           ) [ 00000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10             (fmul             ) [ 00000000010001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8              (fmul             ) [ 00000000010001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln79_1      (select           ) [ 00000000010000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln85_1      (select           ) [ 00000000010000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp5               (fmul             ) [ 00000000010000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17             (fmul             ) [ 00000000010000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11             (fadd             ) [ 00000000010000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9              (fadd             ) [ 00000000010000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14             (mux              ) [ 00000000010000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20             (mux              ) [ 00000000010000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6              (fadd             ) [ 00000000010000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16             (fmul             ) [ 00000000010000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7              (fadd             ) [ 00000000010000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s              (fmul             ) [ 00000000010000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5              (fadd             ) [ 00000000010000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21             (fadd             ) [ 00000000010000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln70  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3              (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln72  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_10       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_10       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln89         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_20           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln70            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
or_ln44            (or               ) [ 00000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln48_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln52_1        (zext             ) [ 00000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_6        (getelementptr    ) [ 00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln54_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_8        (getelementptr    ) [ 00000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_6        (getelementptr    ) [ 00000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln49_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln50_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_7        (load             ) [ 00000000000000000000000000000011111111111111111111111100000000000000000000000000000000000000000000000000000000000]
zext_ln53_1        (zext             ) [ 00000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_7        (getelementptr    ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_1_1   (load             ) [ 00000000000000000000000000000011111111111111111111111100000000000000000000000000000000000000000000000000000000000]
zext_ln56_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_9        (getelementptr    ) [ 00000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_7        (getelementptr    ) [ 00000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_8        (load             ) [ 00000000000000000000000000000001111111111111111111111100000000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_1_1   (load             ) [ 00000000000000000000000000000001111111111111111111111100000000000000000000000000000000000000000000000000000000000]
Imag_addr_8        (getelementptr    ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_0_1   (load             ) [ 00000000000000000000000000000000111111111111111111111100000000000000000000000000000000000000000000000000000000000]
Imag_load_9        (load             ) [ 00000000000000000000000000000000111111111111111111111100000000000000000000000000000000000000000000000000000000000]
Imag_addr_9        (getelementptr    ) [ 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_0_1   (load             ) [ 00000000000000000000000000000000011111111111111111111100000000000000000000000000000000000000000000000000000000000]
Imag_load_10       (load             ) [ 00000000000000000000000000000000011111111111111111111100000000000000000000000000000000000000000000000000000000000]
IM_vec_128_c_0_1   (load             ) [ 00000000000000000000000000000000001111111111111111111100000000000000000000000000000000000000000000000000000000000]
IM_vec_128_c_1_1   (load             ) [ 00000000000000000000000000000000001111111111111111111100000000000000000000000000000000000000000000000000000000000]
empty_17           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2              (specregionbegin  ) [ 00000000000000000000000000000000000111111111111111111111111110000000000000000000000000000000000000000000000000000]
zext_ln52_4        (zext             ) [ 00000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000]
IM_vec_128_d_0_1   (load             ) [ 00000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000]
IM_vec_128_d_1_1   (load             ) [ 00000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000]
br_ln70            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
c_aux_0_1          (phi              ) [ 00000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000]
icmp_ln70_1        (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
empty_22           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln70_1         (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
br_ln70            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln78_1       (trunc            ) [ 00000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000]
tmp_24             (mux              ) [ 00000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln79_1       (trunc            ) [ 00000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln79_2      (select           ) [ 00000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln85_2      (select           ) [ 00000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1            (fmul             ) [ 00000000000000000000000000000000000100011111000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_1            (fmul             ) [ 00000000000000000000000000000000000100011111000000000000000000000000000000000000000000000000000000000000000000000]
select_ln79_3      (select           ) [ 00000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000000000000000000]
select_ln85_3      (select           ) [ 00000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15             (fmul             ) [ 00000000000000000000000000000000000100000001111100000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1            (fmul             ) [ 00000000000000000000000000000000000100000001111100000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1            (fadd             ) [ 00000000000000000000000000000000000100000000111100000000000000000000000000000000000000000000000000000000000000000]
tmp_9_1            (fadd             ) [ 00000000000000000000000000000000000100000000111100000000000000000000000000000000000000000000000000000000000000000]
tmp_26             (mux              ) [ 00000000000000000000000000000000000100000000011100000000000000000000000000000000000000000000000000000000000000000]
tmp_28             (mux              ) [ 00000000000000000000000000000000000100000000011100000000000000000000000000000000000000000000000000000000000000000]
tmp_1_1            (fadd             ) [ 00000000000000000000000000000000000100000000000011111000000000000000000000000000000000000000000000000000000000000]
tmp_4_1            (fmul             ) [ 00000000000000000000000000000000000100000000000011111000000000000000000000000000000000000000000000000000000000000]
tmp_7_1            (fadd             ) [ 00000000000000000000000000000000000100000000000011111000000000000000000000000000000000000000000000000000000000000]
tmp_1              (fmul             ) [ 00000000000000000000000000000000000100000000000011111000000000000000000000000000000000000000000000000000000000000]
tmp_5_1            (fadd             ) [ 00000000000000000000000000000000000100000000000000000100000000000000000000000000000000000000000000000000000000000]
tmp_10_1           (fadd             ) [ 00000000000000000000000000000000000100000000000000000100000000000000000000000000000000000000000000000000000000000]
specloopname_ln70  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln72  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln78          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln88           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_15       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_15       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln89         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_23           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln70            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
or_ln44_1          (or               ) [ 00000000000000000000000000000000000000000000000000000001111111111111111111111111000000000000000000000000000000000]
or_ln48_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln52_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000]
Real_addr_11       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
zext_ln54_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_13       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
Imag_addr_11       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
or_ln49_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln50_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_14       (load             ) [ 00000000000000000000000000000000000000000000000000000000111111111111111111111111000000000000000000000000000000000]
zext_ln53_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000]
Real_addr_12       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_1_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000111111111111111111111111000000000000000000000000000000000]
zext_ln56_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_14       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000]
Imag_addr_12       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000]
Real_load_15       (load             ) [ 00000000000000000000000000000000000000000000000000000000011111111111111111111111000000000000000000000000000000000]
RE_vec_128_d_1_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000011111111111111111111111000000000000000000000000000000000]
Imag_addr_13       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_0_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000001111111111111111111111000000000000000000000000000000000]
Imag_load_15       (load             ) [ 00000000000000000000000000000000000000000000000000000000001111111111111111111111000000000000000000000000000000000]
Imag_addr_14       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_0_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000000111111111111111111111000000000000000000000000000000000]
Imag_load_16       (load             ) [ 00000000000000000000000000000000000000000000000000000000000111111111111111111111000000000000000000000000000000000]
IM_vec_128_c_0_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000000011111111111111111111000000000000000000000000000000000]
IM_vec_128_c_1_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000000011111111111111111111000000000000000000000000000000000]
empty_21           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111111111111111100000000000000000000000000]
IM_vec_128_d_0_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000]
IM_vec_128_d_1_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000]
br_ln70            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
c_aux_0_2          (phi              ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000]
icmp_ln70_2        (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
empty_25           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln70_2         (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
br_ln70            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln78_2       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000]
tmp_29             (mux              ) [ 00000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000]
trunc_ln79_2       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000]
select_ln79_4      (select           ) [ 00000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000]
select_ln85_4      (select           ) [ 00000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000]
tmp_2_2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001000111110000000000000000000000000000000000000000000]
tmp_8_2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001000111110000000000000000000000000000000000000000000]
select_ln79_5      (select           ) [ 00000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000000000000000000000000]
select_ln85_5      (select           ) [ 00000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000000000000000000000000]
tmp_22             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001000000011111000000000000000000000000000000000000000]
tmp_6_2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001000000011111000000000000000000000000000000000000000]
tmp_3_2            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001000000001111000000000000000000000000000000000000000]
tmp_9_2            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001000000001111000000000000000000000000000000000000000]
tmp_30             (mux              ) [ 00000000000000000000000000000000000000000000000000000000000001000000000111000000000000000000000000000000000000000]
tmp_31             (mux              ) [ 00000000000000000000000000000000000000000000000000000000000001000000000111000000000000000000000000000000000000000]
tmp_1_2            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000111110000000000000000000000000000000000]
tmp_4_2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000111110000000000000000000000000000000000]
tmp_7_2            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000111110000000000000000000000000000000000]
tmp_2_26           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000111110000000000000000000000000000000000]
tmp_5_2            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000000000000000000000]
tmp_10_2           (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000000000000000000000]
specloopname_ln70  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln72  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_20       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_20       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln89         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_27           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln70            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
or_ln44_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000]
or_ln48_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln52_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000]
Real_addr_16       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
zext_ln54_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_18       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000]
Imag_addr_16       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000]
or_ln49_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln50_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_20       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111110000000]
zext_ln53_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000]
Real_addr_17       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
RE_vec_128_c_1_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111110000000]
zext_ln56_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_19       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
Imag_addr_17       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
Real_load_21       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111110000000]
RE_vec_128_d_1_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111110000000]
Imag_addr_18       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
RE_vec_128_c_0_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111110000000]
Imag_load_20       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111110000000]
Imag_addr_19       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
RE_vec_128_d_0_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111110000000]
Imag_load_21       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111110000000]
IM_vec_128_c_0_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111110000000]
IM_vec_128_c_1_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111110000000]
empty_24           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111000000]
zext_ln52_5        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111110000000]
IM_vec_128_d_0_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111110000000]
IM_vec_128_d_1_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111110000000]
br_ln70            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
c_aux_0_3          (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111110000000]
icmp_ln70_3        (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
empty_29           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln70_3         (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
br_ln70            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln78_3       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000]
tmp_34             (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000]
trunc_ln79_3       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000]
select_ln79_6      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000]
select_ln85_6      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000]
tmp_2_3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001111100000000000000000]
tmp_8_3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001111100000000000000000]
select_ln79_7      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100000000000000000]
select_ln85_7      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100000000000000000]
tmp_27             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000111110000000000000]
tmp_6_3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000111110000000000000]
tmp_3_3            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000011110000000000000]
tmp_9_3            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000011110000000000000]
tmp_35             (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001110000000000000]
tmp_36             (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001110000000000000]
tmp_1_3            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001111100000000]
tmp_4_3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001111100000000]
tmp_7_3            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001111100000000]
tmp_3_30           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001111100000000]
tmp_5_3            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000010000000]
tmp_10_3           (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000010000000]
specloopname_ln70  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln72  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln78_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln88_1         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_21       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_21       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln89         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_31           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln70            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
empty_28           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44           (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
br_ln44            (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
i_0                (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
icmp_ln95          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
empty_32           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                  (add              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
br_ln95            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln99          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lut_reorder_I_addr (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
lut_reorder_J_addr (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
indexI             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indexJ             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
zext_ln102         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_4        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
Imag_addr_4        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
tempr              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110]
tempi              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110]
zext_ln104         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_5        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110]
Imag_addr_5        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110]
Real_load_5        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln104        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_load_7        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln105        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_33           (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln97  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln106        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln107        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_34           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln95            (br               ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
ret_ln110          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Real_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Real_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Imag"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lut_reorder_I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_I"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lut_reorder_J">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_J"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reorder_fft_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="Real_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="11" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Real_load/2 Real_load_1/3 RE_vec_128_c_0/4 RE_vec_128_d_0/5 IM_vec_128_c_1/6 IM_vec_128_d_1/7 store_ln88/27 Real_load_7/28 Real_load_8/29 RE_vec_128_c_0_1/30 RE_vec_128_d_0_1/31 IM_vec_128_c_1_1/32 IM_vec_128_d_1_1/33 store_ln88/53 Real_load_14/54 Real_load_15/55 RE_vec_128_c_0_2/56 RE_vec_128_d_0_2/57 IM_vec_128_c_1_2/58 IM_vec_128_d_1_2/59 store_ln88/79 Real_load_20/80 Real_load_21/81 RE_vec_128_c_0_3/82 RE_vec_128_d_0_3/83 IM_vec_128_c_1_3/84 IM_vec_128_d_1_3/85 store_ln88/105 tempr/108 Real_load_5/109 store_ln104/110 store_ln106/111 "/>
</bind>
</comp>

<comp id="137" class="1004" name="Real_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Imag_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="RE_vec_128_c_1/2 RE_vec_128_d_1/3 Imag_load/4 Imag_load_1/5 IM_vec_128_c_0/6 IM_vec_128_d_0/7 store_ln89/27 RE_vec_128_c_1_1/28 RE_vec_128_d_1_1/29 Imag_load_9/30 Imag_load_10/31 IM_vec_128_c_0_1/32 IM_vec_128_d_0_1/33 store_ln89/53 RE_vec_128_c_1_2/54 RE_vec_128_d_1_2/55 Imag_load_15/56 Imag_load_16/57 IM_vec_128_c_0_2/58 IM_vec_128_d_0_2/59 store_ln89/79 RE_vec_128_c_1_3/80 RE_vec_128_d_1_3/81 Imag_load_20/82 Imag_load_21/83 IM_vec_128_c_0_3/84 IM_vec_128_d_0_3/85 store_ln89/105 tempi/108 Imag_load_7/109 store_ln105/110 store_ln107/111 "/>
</bind>
</comp>

<comp id="157" class="1004" name="Real_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="10" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_1/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="Real_addr_3_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_3/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="Imag_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="Imag_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="11" slack="2"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_2/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="Imag_addr_3_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="2"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_3/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="Real_addr_10_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="11" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_10/27 "/>
</bind>
</comp>

<comp id="204" class="1004" name="Imag_addr_10_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="0"/>
<pin id="208" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_10/27 "/>
</bind>
</comp>

<comp id="212" class="1004" name="Real_addr_6_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_6/28 "/>
</bind>
</comp>

<comp id="220" class="1004" name="Real_addr_8_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="10" slack="0"/>
<pin id="224" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_8/28 "/>
</bind>
</comp>

<comp id="227" class="1004" name="Imag_addr_6_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_6/28 "/>
</bind>
</comp>

<comp id="235" class="1004" name="Real_addr_7_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_7/29 "/>
</bind>
</comp>

<comp id="243" class="1004" name="Real_addr_9_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="10" slack="0"/>
<pin id="247" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_9/29 "/>
</bind>
</comp>

<comp id="250" class="1004" name="Imag_addr_7_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="10" slack="0"/>
<pin id="254" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_7/29 "/>
</bind>
</comp>

<comp id="258" class="1004" name="Imag_addr_8_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="10" slack="2"/>
<pin id="262" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_8/30 "/>
</bind>
</comp>

<comp id="266" class="1004" name="Imag_addr_9_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="2"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_9/31 "/>
</bind>
</comp>

<comp id="274" class="1004" name="Real_addr_15_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="11" slack="0"/>
<pin id="278" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_15/53 "/>
</bind>
</comp>

<comp id="282" class="1004" name="Imag_addr_15_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="11" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_15/53 "/>
</bind>
</comp>

<comp id="290" class="1004" name="Real_addr_11_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_11/54 "/>
</bind>
</comp>

<comp id="298" class="1004" name="Real_addr_13_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="10" slack="0"/>
<pin id="302" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_13/54 "/>
</bind>
</comp>

<comp id="305" class="1004" name="Imag_addr_11_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="10" slack="0"/>
<pin id="309" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_11/54 "/>
</bind>
</comp>

<comp id="313" class="1004" name="Real_addr_12_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="10" slack="0"/>
<pin id="317" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_12/55 "/>
</bind>
</comp>

<comp id="321" class="1004" name="Real_addr_14_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="10" slack="0"/>
<pin id="325" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_14/55 "/>
</bind>
</comp>

<comp id="328" class="1004" name="Imag_addr_12_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="10" slack="0"/>
<pin id="332" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_12/55 "/>
</bind>
</comp>

<comp id="336" class="1004" name="Imag_addr_13_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="10" slack="2"/>
<pin id="340" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_13/56 "/>
</bind>
</comp>

<comp id="344" class="1004" name="Imag_addr_14_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="10" slack="2"/>
<pin id="348" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_14/57 "/>
</bind>
</comp>

<comp id="352" class="1004" name="Real_addr_20_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="10" slack="0"/>
<pin id="356" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_20/79 "/>
</bind>
</comp>

<comp id="360" class="1004" name="Imag_addr_20_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="10" slack="0"/>
<pin id="364" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_20/79 "/>
</bind>
</comp>

<comp id="368" class="1004" name="Real_addr_16_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="10" slack="0"/>
<pin id="372" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_16/80 "/>
</bind>
</comp>

<comp id="376" class="1004" name="Real_addr_18_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="10" slack="0"/>
<pin id="380" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_18/80 "/>
</bind>
</comp>

<comp id="383" class="1004" name="Imag_addr_16_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="10" slack="0"/>
<pin id="387" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_16/80 "/>
</bind>
</comp>

<comp id="391" class="1004" name="Real_addr_17_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="10" slack="0"/>
<pin id="395" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_17/81 "/>
</bind>
</comp>

<comp id="399" class="1004" name="Real_addr_19_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_19/81 "/>
</bind>
</comp>

<comp id="406" class="1004" name="Imag_addr_17_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="10" slack="0"/>
<pin id="410" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_17/81 "/>
</bind>
</comp>

<comp id="414" class="1004" name="Imag_addr_18_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="10" slack="2"/>
<pin id="418" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_18/82 "/>
</bind>
</comp>

<comp id="422" class="1004" name="Imag_addr_19_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="10" slack="2"/>
<pin id="426" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_19/83 "/>
</bind>
</comp>

<comp id="430" class="1004" name="Real_addr_21_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="11" slack="0"/>
<pin id="434" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_21/105 "/>
</bind>
</comp>

<comp id="438" class="1004" name="Imag_addr_21_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="11" slack="0"/>
<pin id="442" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_21/105 "/>
</bind>
</comp>

<comp id="446" class="1004" name="lut_reorder_I_addr_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="9" slack="0"/>
<pin id="450" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_I_addr/107 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_access_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="9" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexI/107 "/>
</bind>
</comp>

<comp id="459" class="1004" name="lut_reorder_J_addr_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="9" slack="0"/>
<pin id="463" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_J_addr/107 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_access_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="0"/>
<pin id="468" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexJ/107 "/>
</bind>
</comp>

<comp id="472" class="1004" name="Real_addr_4_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="10" slack="0"/>
<pin id="476" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_4/108 "/>
</bind>
</comp>

<comp id="480" class="1004" name="Imag_addr_4_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="10" slack="0"/>
<pin id="484" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_4/108 "/>
</bind>
</comp>

<comp id="488" class="1004" name="Real_addr_5_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="10" slack="0"/>
<pin id="492" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_5/109 "/>
</bind>
</comp>

<comp id="496" class="1004" name="Imag_addr_5_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="10" slack="0"/>
<pin id="500" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_5/109 "/>
</bind>
</comp>

<comp id="506" class="1005" name="c_0_0_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="1"/>
<pin id="508" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c_0_0 (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="c_0_0_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="11" slack="1"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_0/2 "/>
</bind>
</comp>

<comp id="518" class="1005" name="c_aux_0_0_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="1"/>
<pin id="520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_aux_0_0 (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="c_aux_0_0_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="3" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_aux_0_0/9 "/>
</bind>
</comp>

<comp id="530" class="1005" name="c_aux_0_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="1"/>
<pin id="532" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_aux_0_1 (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="c_aux_0_1_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="3" slack="0"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_aux_0_1/35 "/>
</bind>
</comp>

<comp id="542" class="1005" name="c_aux_0_2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="1"/>
<pin id="544" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_aux_0_2 (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="c_aux_0_2_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="3" slack="0"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_aux_0_2/61 "/>
</bind>
</comp>

<comp id="554" class="1005" name="c_aux_0_3_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="1"/>
<pin id="556" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_aux_0_3 (phireg) "/>
</bind>
</comp>

<comp id="558" class="1004" name="c_aux_0_3_phi_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="3" slack="0"/>
<pin id="562" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_aux_0_3/87 "/>
</bind>
</comp>

<comp id="566" class="1005" name="i_0_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="9" slack="1"/>
<pin id="568" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="570" class="1004" name="i_0_phi_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="9" slack="0"/>
<pin id="572" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="1" slack="1"/>
<pin id="574" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/107 "/>
</bind>
</comp>

<comp id="577" class="1004" name="grp_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_11/13 tmp_3_1/39 tmp_3_2/65 tmp_3_3/91 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_9/13 tmp_9_1/39 tmp_9_2/65 tmp_9_3/91 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="0" index="1" bw="32" slack="14"/>
<pin id="588" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_6/17 tmp_1_1/43 tmp_1_2/69 tmp_1_3/95 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="12"/>
<pin id="592" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_7/17 tmp_7_1/43 tmp_7_2/69 tmp_7_3/95 "/>
</bind>
</comp>

<comp id="593" class="1004" name="grp_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="0" index="1" bw="32" slack="1"/>
<pin id="596" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_5/22 tmp_5_1/48 tmp_5_2/74 tmp_5_3/100 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="0" index="1" bw="32" slack="1"/>
<pin id="600" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_21/22 tmp_10_1/48 tmp_10_2/74 tmp_10_3/100 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_10/9 tmp_2_1/35 tmp_2_2/61 tmp_2_3/87 "/>
</bind>
</comp>

<comp id="605" class="1004" name="grp_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/9 tmp_8_1/35 tmp_8_2/61 tmp_8_3/87 "/>
</bind>
</comp>

<comp id="609" class="1004" name="grp_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="4"/>
<pin id="611" dir="0" index="1" bw="32" slack="9"/>
<pin id="612" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp5/13 tmp_15/39 tmp_22/65 tmp_27/91 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="4"/>
<pin id="615" dir="0" index="1" bw="32" slack="7"/>
<pin id="616" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_17/13 tmp_6_1/39 tmp_6_2/65 tmp_6_3/91 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="1"/>
<pin id="620" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_16/18 tmp_4_1/44 tmp_4_2/70 tmp_4_3/96 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="1"/>
<pin id="624" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/18 tmp_1/44 tmp_2_26/70 tmp_3_30/96 "/>
</bind>
</comp>

<comp id="625" class="1005" name="reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="2"/>
<pin id="627" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Real_load Real_load_7 Real_load_14 Real_load_20 tempr "/>
</bind>
</comp>

<comp id="631" class="1005" name="reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2"/>
<pin id="633" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="RE_vec_128_c_1 RE_vec_128_c_1_1 RE_vec_128_c_1_2 RE_vec_128_c_1_3 tempi "/>
</bind>
</comp>

<comp id="636" class="1005" name="reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="9"/>
<pin id="638" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="Real_load_1 Real_load_8 Real_load_15 Real_load_21 "/>
</bind>
</comp>

<comp id="641" class="1005" name="reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="5"/>
<pin id="643" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="RE_vec_128_d_1 RE_vec_128_d_1_1 RE_vec_128_d_1_2 RE_vec_128_d_1_3 "/>
</bind>
</comp>

<comp id="645" class="1005" name="reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="8"/>
<pin id="647" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="RE_vec_128_c_0 RE_vec_128_c_0_1 RE_vec_128_c_0_2 RE_vec_128_c_0_3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="12"/>
<pin id="651" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="Imag_load Imag_load_9 Imag_load_15 Imag_load_20 "/>
</bind>
</comp>

<comp id="654" class="1005" name="reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="3"/>
<pin id="656" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="RE_vec_128_d_0 RE_vec_128_d_0_1 RE_vec_128_d_0_2 RE_vec_128_d_0_3 "/>
</bind>
</comp>

<comp id="658" class="1005" name="reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="7"/>
<pin id="660" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="Imag_load_1 Imag_load_10 Imag_load_16 Imag_load_21 "/>
</bind>
</comp>

<comp id="663" class="1005" name="reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="6"/>
<pin id="665" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="IM_vec_128_c_0 IM_vec_128_c_0_1 IM_vec_128_c_0_2 IM_vec_128_c_0_3 "/>
</bind>
</comp>

<comp id="667" class="1005" name="reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="6"/>
<pin id="669" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="IM_vec_128_c_1 IM_vec_128_c_1_1 IM_vec_128_c_1_2 IM_vec_128_c_1_3 "/>
</bind>
</comp>

<comp id="671" class="1005" name="reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IM_vec_128_d_0 IM_vec_128_d_0_1 IM_vec_128_d_0_2 IM_vec_128_d_0_3 "/>
</bind>
</comp>

<comp id="675" class="1005" name="reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IM_vec_128_d_1 IM_vec_128_d_1_1 IM_vec_128_d_1_2 IM_vec_128_d_1_3 "/>
</bind>
</comp>

<comp id="679" class="1005" name="reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 tmp_2_1 tmp_2_2 tmp_2_3 "/>
</bind>
</comp>

<comp id="684" class="1005" name="reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_8_1 tmp_8_2 tmp_8_3 "/>
</bind>
</comp>

<comp id="689" class="1005" name="reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 tmp_15 tmp_22 tmp_27 "/>
</bind>
</comp>

<comp id="694" class="1005" name="reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 tmp_6_1 tmp_6_2 tmp_6_3 "/>
</bind>
</comp>

<comp id="699" class="1005" name="reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 tmp_3_1 tmp_3_2 tmp_3_3 "/>
</bind>
</comp>

<comp id="704" class="1005" name="reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp_9_1 tmp_9_2 tmp_9_3 "/>
</bind>
</comp>

<comp id="709" class="1005" name="reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_1_1 tmp_1_2 tmp_1_3 "/>
</bind>
</comp>

<comp id="714" class="1005" name="reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 tmp_4_1 tmp_4_2 tmp_4_3 "/>
</bind>
</comp>

<comp id="719" class="1005" name="reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_7_1 tmp_7_2 tmp_7_3 "/>
</bind>
</comp>

<comp id="724" class="1005" name="reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1 tmp_2_26 tmp_3_30 "/>
</bind>
</comp>

<comp id="729" class="1005" name="reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 tmp_5_1 tmp_5_2 tmp_5_3 "/>
</bind>
</comp>

<comp id="734" class="1005" name="reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 tmp_10_1 tmp_10_2 tmp_10_3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_37_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="11" slack="0"/>
<pin id="742" dir="0" index="2" bw="5" slack="0"/>
<pin id="743" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="empty_19_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="11" slack="0"/>
<pin id="749" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_19/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="or_ln48_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="0"/>
<pin id="753" dir="0" index="1" bw="10" slack="0"/>
<pin id="754" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln52_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="11" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln54_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="10" slack="0"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="or_ln49_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="10" slack="1"/>
<pin id="770" dir="0" index="1" bw="10" slack="0"/>
<pin id="771" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="or_ln50_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="10" slack="1"/>
<pin id="775" dir="0" index="1" bw="10" slack="0"/>
<pin id="776" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln53_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="10" slack="0"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln56_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="0"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="icmp_ln70_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="3" slack="0"/>
<pin id="791" dir="0" index="1" bw="3" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/9 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln70_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/9 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln78_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="0"/>
<pin id="803" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/9 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_4_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="0"/>
<pin id="808" dir="0" index="2" bw="32" slack="0"/>
<pin id="809" dir="0" index="3" bw="32" slack="0"/>
<pin id="810" dir="0" index="4" bw="32" slack="0"/>
<pin id="811" dir="0" index="5" bw="2" slack="0"/>
<pin id="812" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="821" class="1004" name="trunc_ln79_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="3" slack="0"/>
<pin id="823" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="select_ln79_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="5"/>
<pin id="828" dir="0" index="2" bw="32" slack="3"/>
<pin id="829" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/9 "/>
</bind>
</comp>

<comp id="834" class="1004" name="select_ln85_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="32" slack="1"/>
<pin id="837" dir="0" index="2" bw="32" slack="1"/>
<pin id="838" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/9 "/>
</bind>
</comp>

<comp id="843" class="1004" name="select_ln79_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="4"/>
<pin id="845" dir="0" index="1" bw="32" slack="10"/>
<pin id="846" dir="0" index="2" bw="32" slack="8"/>
<pin id="847" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/13 "/>
</bind>
</comp>

<comp id="851" class="1004" name="select_ln85_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="4"/>
<pin id="853" dir="0" index="1" bw="32" slack="6"/>
<pin id="854" dir="0" index="2" bw="32" slack="6"/>
<pin id="855" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_1/13 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_14_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="0"/>
<pin id="861" dir="0" index="1" bw="32" slack="0"/>
<pin id="862" dir="0" index="2" bw="32" slack="0"/>
<pin id="863" dir="0" index="3" bw="32" slack="0"/>
<pin id="864" dir="0" index="4" bw="32" slack="0"/>
<pin id="865" dir="0" index="5" bw="2" slack="9"/>
<pin id="866" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_14/18 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_20_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="0" index="2" bw="32" slack="0"/>
<pin id="877" dir="0" index="3" bw="32" slack="0"/>
<pin id="878" dir="0" index="4" bw="32" slack="0"/>
<pin id="879" dir="0" index="5" bw="2" slack="9"/>
<pin id="880" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_20/18 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_23_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="0"/>
<pin id="889" dir="0" index="1" bw="11" slack="25"/>
<pin id="890" dir="0" index="2" bw="3" slack="0"/>
<pin id="891" dir="0" index="3" bw="5" slack="0"/>
<pin id="892" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/27 "/>
</bind>
</comp>

<comp id="897" class="1004" name="add_ln_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="11" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="0"/>
<pin id="900" dir="0" index="2" bw="3" slack="18"/>
<pin id="901" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/27 "/>
</bind>
</comp>

<comp id="905" class="1004" name="zext_ln88_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="11" slack="0"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/27 "/>
</bind>
</comp>

<comp id="911" class="1004" name="or_ln44_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="10" slack="8"/>
<pin id="913" dir="0" index="1" bw="10" slack="0"/>
<pin id="914" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/28 "/>
</bind>
</comp>

<comp id="916" class="1004" name="or_ln48_1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="10" slack="8"/>
<pin id="918" dir="0" index="1" bw="10" slack="0"/>
<pin id="919" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48_1/28 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln52_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="0"/>
<pin id="923" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/28 "/>
</bind>
</comp>

<comp id="926" class="1004" name="zext_ln54_1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="10" slack="0"/>
<pin id="928" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/28 "/>
</bind>
</comp>

<comp id="932" class="1004" name="or_ln49_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="10" slack="9"/>
<pin id="934" dir="0" index="1" bw="10" slack="0"/>
<pin id="935" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49_1/29 "/>
</bind>
</comp>

<comp id="937" class="1004" name="or_ln50_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="10" slack="9"/>
<pin id="939" dir="0" index="1" bw="10" slack="0"/>
<pin id="940" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_1/29 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln53_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="10" slack="0"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/29 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln56_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="10" slack="0"/>
<pin id="949" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/29 "/>
</bind>
</comp>

<comp id="953" class="1004" name="zext_ln52_4_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="6"/>
<pin id="955" dir="1" index="1" bw="11" slack="19"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_4/34 "/>
</bind>
</comp>

<comp id="956" class="1004" name="icmp_ln70_1_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="3" slack="0"/>
<pin id="958" dir="0" index="1" bw="3" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_1/35 "/>
</bind>
</comp>

<comp id="962" class="1004" name="add_ln70_1_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="3" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/35 "/>
</bind>
</comp>

<comp id="968" class="1004" name="trunc_ln78_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="3" slack="0"/>
<pin id="970" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_1/35 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_24_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="0"/>
<pin id="975" dir="0" index="2" bw="32" slack="0"/>
<pin id="976" dir="0" index="3" bw="32" slack="0"/>
<pin id="977" dir="0" index="4" bw="32" slack="0"/>
<pin id="978" dir="0" index="5" bw="2" slack="0"/>
<pin id="979" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_24/35 "/>
</bind>
</comp>

<comp id="988" class="1004" name="trunc_ln79_1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="3" slack="0"/>
<pin id="990" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_1/35 "/>
</bind>
</comp>

<comp id="992" class="1004" name="select_ln79_2_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="32" slack="5"/>
<pin id="995" dir="0" index="2" bw="32" slack="3"/>
<pin id="996" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/35 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="select_ln85_2_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="0" index="1" bw="32" slack="1"/>
<pin id="1004" dir="0" index="2" bw="32" slack="1"/>
<pin id="1005" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_2/35 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="select_ln79_3_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="4"/>
<pin id="1012" dir="0" index="1" bw="32" slack="10"/>
<pin id="1013" dir="0" index="2" bw="32" slack="8"/>
<pin id="1014" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_3/39 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="select_ln85_3_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="4"/>
<pin id="1020" dir="0" index="1" bw="32" slack="6"/>
<pin id="1021" dir="0" index="2" bw="32" slack="6"/>
<pin id="1022" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_3/39 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_26_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="0"/>
<pin id="1028" dir="0" index="1" bw="32" slack="0"/>
<pin id="1029" dir="0" index="2" bw="32" slack="0"/>
<pin id="1030" dir="0" index="3" bw="32" slack="0"/>
<pin id="1031" dir="0" index="4" bw="32" slack="0"/>
<pin id="1032" dir="0" index="5" bw="2" slack="9"/>
<pin id="1033" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/44 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_28_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="0"/>
<pin id="1043" dir="0" index="2" bw="32" slack="0"/>
<pin id="1044" dir="0" index="3" bw="32" slack="0"/>
<pin id="1045" dir="0" index="4" bw="32" slack="0"/>
<pin id="1046" dir="0" index="5" bw="2" slack="9"/>
<pin id="1047" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/44 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="zext_ln78_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="3" slack="18"/>
<pin id="1056" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/53 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="add_ln88_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="10" slack="19"/>
<pin id="1060" dir="0" index="1" bw="3" slack="0"/>
<pin id="1061" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/53 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="zext_ln88_1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="0"/>
<pin id="1065" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/53 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="or_ln44_1_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="10" slack="16"/>
<pin id="1071" dir="0" index="1" bw="10" slack="0"/>
<pin id="1072" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_1/54 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="or_ln48_2_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="10" slack="16"/>
<pin id="1076" dir="0" index="1" bw="10" slack="0"/>
<pin id="1077" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48_2/54 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="zext_ln52_2_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="10" slack="0"/>
<pin id="1081" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_2/54 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="zext_ln54_2_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="10" slack="0"/>
<pin id="1086" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_2/54 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="or_ln49_2_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="10" slack="17"/>
<pin id="1092" dir="0" index="1" bw="10" slack="0"/>
<pin id="1093" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49_2/55 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="or_ln50_2_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="10" slack="17"/>
<pin id="1097" dir="0" index="1" bw="10" slack="0"/>
<pin id="1098" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_2/55 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="zext_ln53_2_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="10" slack="0"/>
<pin id="1102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_2/55 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="zext_ln56_2_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="10" slack="0"/>
<pin id="1107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_2/55 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="icmp_ln70_2_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="3" slack="0"/>
<pin id="1113" dir="0" index="1" bw="3" slack="0"/>
<pin id="1114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_2/61 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="add_ln70_2_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="3" slack="0"/>
<pin id="1119" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_2/61 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="trunc_ln78_2_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="3" slack="0"/>
<pin id="1125" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_2/61 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_29_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="0"/>
<pin id="1129" dir="0" index="1" bw="32" slack="0"/>
<pin id="1130" dir="0" index="2" bw="32" slack="0"/>
<pin id="1131" dir="0" index="3" bw="32" slack="0"/>
<pin id="1132" dir="0" index="4" bw="32" slack="0"/>
<pin id="1133" dir="0" index="5" bw="2" slack="0"/>
<pin id="1134" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_29/61 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="trunc_ln79_2_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="3" slack="0"/>
<pin id="1145" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_2/61 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="select_ln79_4_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="32" slack="5"/>
<pin id="1150" dir="0" index="2" bw="32" slack="3"/>
<pin id="1151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_4/61 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="select_ln85_4_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="32" slack="1"/>
<pin id="1159" dir="0" index="2" bw="32" slack="1"/>
<pin id="1160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_4/61 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="select_ln79_5_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="4"/>
<pin id="1167" dir="0" index="1" bw="32" slack="10"/>
<pin id="1168" dir="0" index="2" bw="32" slack="8"/>
<pin id="1169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_5/65 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="select_ln85_5_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="4"/>
<pin id="1175" dir="0" index="1" bw="32" slack="6"/>
<pin id="1176" dir="0" index="2" bw="32" slack="6"/>
<pin id="1177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_5/65 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="tmp_30_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="0"/>
<pin id="1183" dir="0" index="1" bw="32" slack="0"/>
<pin id="1184" dir="0" index="2" bw="32" slack="0"/>
<pin id="1185" dir="0" index="3" bw="32" slack="0"/>
<pin id="1186" dir="0" index="4" bw="32" slack="0"/>
<pin id="1187" dir="0" index="5" bw="2" slack="9"/>
<pin id="1188" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/70 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="tmp_31_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="0"/>
<pin id="1197" dir="0" index="1" bw="32" slack="0"/>
<pin id="1198" dir="0" index="2" bw="32" slack="0"/>
<pin id="1199" dir="0" index="3" bw="32" slack="0"/>
<pin id="1200" dir="0" index="4" bw="32" slack="0"/>
<pin id="1201" dir="0" index="5" bw="2" slack="9"/>
<pin id="1202" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_31/70 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_32_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="7" slack="0"/>
<pin id="1211" dir="0" index="1" bw="10" slack="25"/>
<pin id="1212" dir="0" index="2" bw="3" slack="0"/>
<pin id="1213" dir="0" index="3" bw="5" slack="0"/>
<pin id="1214" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/79 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="tmp_33_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="10" slack="0"/>
<pin id="1220" dir="0" index="1" bw="7" slack="0"/>
<pin id="1221" dir="0" index="2" bw="3" slack="18"/>
<pin id="1222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/79 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="zext_ln88_2_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="10" slack="0"/>
<pin id="1228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_2/79 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="or_ln44_2_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="10" slack="24"/>
<pin id="1234" dir="0" index="1" bw="10" slack="0"/>
<pin id="1235" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_2/80 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="or_ln48_3_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="10" slack="24"/>
<pin id="1239" dir="0" index="1" bw="10" slack="0"/>
<pin id="1240" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48_3/80 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="zext_ln52_3_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="10" slack="0"/>
<pin id="1244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_3/80 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="zext_ln54_3_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="10" slack="0"/>
<pin id="1249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_3/80 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="or_ln49_3_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="10" slack="25"/>
<pin id="1255" dir="0" index="1" bw="10" slack="0"/>
<pin id="1256" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49_3/81 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="or_ln50_3_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="10" slack="25"/>
<pin id="1260" dir="0" index="1" bw="10" slack="0"/>
<pin id="1261" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_3/81 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="zext_ln53_3_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="10" slack="0"/>
<pin id="1265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_3/81 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="zext_ln56_3_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="10" slack="0"/>
<pin id="1270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_3/81 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="zext_ln52_5_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="10" slack="6"/>
<pin id="1276" dir="1" index="1" bw="11" slack="19"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_5/86 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="icmp_ln70_3_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="3" slack="0"/>
<pin id="1279" dir="0" index="1" bw="3" slack="0"/>
<pin id="1280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_3/87 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="add_ln70_3_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="3" slack="0"/>
<pin id="1285" dir="0" index="1" bw="1" slack="0"/>
<pin id="1286" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_3/87 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="trunc_ln78_3_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="3" slack="0"/>
<pin id="1291" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_3/87 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="tmp_34_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="0"/>
<pin id="1295" dir="0" index="1" bw="32" slack="0"/>
<pin id="1296" dir="0" index="2" bw="32" slack="0"/>
<pin id="1297" dir="0" index="3" bw="32" slack="0"/>
<pin id="1298" dir="0" index="4" bw="32" slack="0"/>
<pin id="1299" dir="0" index="5" bw="2" slack="0"/>
<pin id="1300" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_34/87 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="trunc_ln79_3_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="3" slack="0"/>
<pin id="1311" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_3/87 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="select_ln79_6_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="0"/>
<pin id="1315" dir="0" index="1" bw="32" slack="5"/>
<pin id="1316" dir="0" index="2" bw="32" slack="3"/>
<pin id="1317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_6/87 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="select_ln85_6_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="0"/>
<pin id="1324" dir="0" index="1" bw="32" slack="1"/>
<pin id="1325" dir="0" index="2" bw="32" slack="1"/>
<pin id="1326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_6/87 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="select_ln79_7_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="4"/>
<pin id="1333" dir="0" index="1" bw="32" slack="10"/>
<pin id="1334" dir="0" index="2" bw="32" slack="8"/>
<pin id="1335" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_7/91 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="select_ln85_7_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="4"/>
<pin id="1341" dir="0" index="1" bw="32" slack="6"/>
<pin id="1342" dir="0" index="2" bw="32" slack="6"/>
<pin id="1343" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_7/91 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_35_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="0"/>
<pin id="1349" dir="0" index="1" bw="32" slack="0"/>
<pin id="1350" dir="0" index="2" bw="32" slack="0"/>
<pin id="1351" dir="0" index="3" bw="32" slack="0"/>
<pin id="1352" dir="0" index="4" bw="32" slack="0"/>
<pin id="1353" dir="0" index="5" bw="2" slack="9"/>
<pin id="1354" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_35/96 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="tmp_36_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="32" slack="0"/>
<pin id="1363" dir="0" index="1" bw="32" slack="0"/>
<pin id="1364" dir="0" index="2" bw="32" slack="0"/>
<pin id="1365" dir="0" index="3" bw="32" slack="0"/>
<pin id="1366" dir="0" index="4" bw="32" slack="0"/>
<pin id="1367" dir="0" index="5" bw="2" slack="9"/>
<pin id="1368" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_36/96 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="zext_ln78_1_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="3" slack="18"/>
<pin id="1377" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/105 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="add_ln88_1_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="10" slack="19"/>
<pin id="1381" dir="0" index="1" bw="3" slack="0"/>
<pin id="1382" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/105 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="zext_ln88_3_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="11" slack="0"/>
<pin id="1386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_3/105 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="add_ln44_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="11" slack="32"/>
<pin id="1392" dir="0" index="1" bw="6" slack="0"/>
<pin id="1393" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/106 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="icmp_ln95_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="9" slack="0"/>
<pin id="1398" dir="0" index="1" bw="9" slack="0"/>
<pin id="1399" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/107 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="i_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="9" slack="0"/>
<pin id="1404" dir="0" index="1" bw="1" slack="0"/>
<pin id="1405" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/107 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="zext_ln99_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="9" slack="0"/>
<pin id="1410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/107 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="zext_ln102_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="10" slack="0"/>
<pin id="1416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/108 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="zext_ln104_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="10" slack="1"/>
<pin id="1422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/109 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="tmp_37_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="1"/>
<pin id="1427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="empty_19_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="10" slack="1"/>
<pin id="1431" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="zext_ln52_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="64" slack="2"/>
<pin id="1449" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln52 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="Real_addr_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="10" slack="1"/>
<pin id="1454" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr "/>
</bind>
</comp>

<comp id="1457" class="1005" name="Real_addr_2_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="10" slack="2"/>
<pin id="1459" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_2 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="Imag_addr_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="10" slack="1"/>
<pin id="1464" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr "/>
</bind>
</comp>

<comp id="1467" class="1005" name="zext_ln53_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="64" slack="2"/>
<pin id="1469" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln53 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="Real_addr_1_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="10" slack="1"/>
<pin id="1474" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_1 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="Real_addr_3_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="10" slack="2"/>
<pin id="1479" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_3 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="Imag_addr_1_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="10" slack="1"/>
<pin id="1484" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_1 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="Imag_addr_2_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="10" slack="1"/>
<pin id="1489" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_2 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="Imag_addr_3_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="10" slack="1"/>
<pin id="1494" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_3 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="icmp_ln70_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="1"/>
<pin id="1499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="add_ln70_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="3" slack="0"/>
<pin id="1503" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="trunc_ln78_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="2" slack="9"/>
<pin id="1508" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln78 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="tmp_4_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="32" slack="1"/>
<pin id="1514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="trunc_ln79_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="1" slack="4"/>
<pin id="1522" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln79 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="select_ln79_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="select_ln85_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="1"/>
<pin id="1533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="select_ln79_1_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="1"/>
<pin id="1538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_1 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="select_ln85_1_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="1"/>
<pin id="1543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85_1 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="tmp_14_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="1"/>
<pin id="1548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="tmp_20_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="1"/>
<pin id="1553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="or_ln44_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="10" slack="6"/>
<pin id="1558" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="or_ln44 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="zext_ln52_1_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="64" slack="2"/>
<pin id="1563" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln52_1 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="Real_addr_6_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="10" slack="1"/>
<pin id="1568" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_6 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="Real_addr_8_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="10" slack="2"/>
<pin id="1573" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_8 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="Imag_addr_6_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="10" slack="1"/>
<pin id="1578" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_6 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="zext_ln53_1_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="64" slack="2"/>
<pin id="1583" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln53_1 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="Real_addr_7_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="10" slack="1"/>
<pin id="1588" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_7 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="Real_addr_9_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="10" slack="2"/>
<pin id="1593" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_9 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="Imag_addr_7_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="10" slack="1"/>
<pin id="1598" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_7 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="Imag_addr_8_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="10" slack="1"/>
<pin id="1603" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_8 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="Imag_addr_9_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="10" slack="1"/>
<pin id="1608" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_9 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="zext_ln52_4_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="11" slack="19"/>
<pin id="1613" dir="1" index="1" bw="11" slack="19"/>
</pin_list>
<bind>
<opset="zext_ln52_4 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="icmp_ln70_1_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="1" slack="1"/>
<pin id="1618" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70_1 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="add_ln70_1_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="3" slack="0"/>
<pin id="1622" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70_1 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="trunc_ln78_1_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="2" slack="9"/>
<pin id="1627" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln78_1 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="tmp_24_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="1"/>
<pin id="1633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="trunc_ln79_1_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="1" slack="4"/>
<pin id="1641" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln79_1 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="select_ln79_2_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="32" slack="1"/>
<pin id="1647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_2 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="select_ln85_2_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="32" slack="1"/>
<pin id="1652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85_2 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="select_ln79_3_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="32" slack="1"/>
<pin id="1657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_3 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="select_ln85_3_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="32" slack="1"/>
<pin id="1662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85_3 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="tmp_26_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="1"/>
<pin id="1667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="tmp_28_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="32" slack="1"/>
<pin id="1672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="or_ln44_1_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="10" slack="25"/>
<pin id="1677" dir="1" index="1" bw="10" slack="25"/>
</pin_list>
<bind>
<opset="or_ln44_1 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="zext_ln52_2_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="64" slack="2"/>
<pin id="1682" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln52_2 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="Real_addr_11_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="10" slack="1"/>
<pin id="1687" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_11 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="Real_addr_13_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="10" slack="2"/>
<pin id="1692" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_13 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="Imag_addr_11_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="10" slack="1"/>
<pin id="1697" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_11 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="zext_ln53_2_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="64" slack="2"/>
<pin id="1702" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln53_2 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="Real_addr_12_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="10" slack="1"/>
<pin id="1707" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_12 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="Real_addr_14_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="10" slack="2"/>
<pin id="1712" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_14 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="Imag_addr_12_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="10" slack="1"/>
<pin id="1717" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_12 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="Imag_addr_13_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="10" slack="1"/>
<pin id="1722" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_13 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="Imag_addr_14_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="10" slack="1"/>
<pin id="1727" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_14 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="icmp_ln70_2_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="1" slack="1"/>
<pin id="1732" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70_2 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="add_ln70_2_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="3" slack="0"/>
<pin id="1736" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70_2 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="trunc_ln78_2_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="2" slack="9"/>
<pin id="1741" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln78_2 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="tmp_29_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="32" slack="1"/>
<pin id="1747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="trunc_ln79_2_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="1" slack="4"/>
<pin id="1755" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln79_2 "/>
</bind>
</comp>

<comp id="1759" class="1005" name="select_ln79_4_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="32" slack="1"/>
<pin id="1761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_4 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="select_ln85_4_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="32" slack="1"/>
<pin id="1766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85_4 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="select_ln79_5_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="32" slack="1"/>
<pin id="1771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_5 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="select_ln85_5_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="32" slack="1"/>
<pin id="1776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85_5 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="tmp_30_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="32" slack="1"/>
<pin id="1781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="tmp_31_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="32" slack="1"/>
<pin id="1786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="or_ln44_2_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="10" slack="6"/>
<pin id="1791" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="or_ln44_2 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="zext_ln52_3_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="64" slack="2"/>
<pin id="1796" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln52_3 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="Real_addr_16_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="10" slack="1"/>
<pin id="1801" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_16 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="Real_addr_18_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="10" slack="2"/>
<pin id="1806" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_18 "/>
</bind>
</comp>

<comp id="1809" class="1005" name="Imag_addr_16_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="10" slack="1"/>
<pin id="1811" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_16 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="zext_ln53_3_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="64" slack="2"/>
<pin id="1816" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln53_3 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="Real_addr_17_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="10" slack="1"/>
<pin id="1821" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_17 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="Real_addr_19_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="10" slack="2"/>
<pin id="1826" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_19 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="Imag_addr_17_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="10" slack="1"/>
<pin id="1831" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_17 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="Imag_addr_18_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="10" slack="1"/>
<pin id="1836" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_18 "/>
</bind>
</comp>

<comp id="1839" class="1005" name="Imag_addr_19_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="10" slack="1"/>
<pin id="1841" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_19 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="zext_ln52_5_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="11" slack="19"/>
<pin id="1846" dir="1" index="1" bw="11" slack="19"/>
</pin_list>
<bind>
<opset="zext_ln52_5 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="icmp_ln70_3_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="1" slack="1"/>
<pin id="1851" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70_3 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="add_ln70_3_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="3" slack="0"/>
<pin id="1855" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70_3 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="trunc_ln78_3_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="2" slack="9"/>
<pin id="1860" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln78_3 "/>
</bind>
</comp>

<comp id="1864" class="1005" name="tmp_34_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="32" slack="1"/>
<pin id="1866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="trunc_ln79_3_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="1" slack="4"/>
<pin id="1874" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln79_3 "/>
</bind>
</comp>

<comp id="1878" class="1005" name="select_ln79_6_reg_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="32" slack="1"/>
<pin id="1880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_6 "/>
</bind>
</comp>

<comp id="1883" class="1005" name="select_ln85_6_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="32" slack="1"/>
<pin id="1885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85_6 "/>
</bind>
</comp>

<comp id="1888" class="1005" name="select_ln79_7_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="32" slack="1"/>
<pin id="1890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_7 "/>
</bind>
</comp>

<comp id="1893" class="1005" name="select_ln85_7_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="32" slack="1"/>
<pin id="1895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85_7 "/>
</bind>
</comp>

<comp id="1898" class="1005" name="tmp_35_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="32" slack="1"/>
<pin id="1900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1903" class="1005" name="tmp_36_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="32" slack="1"/>
<pin id="1905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="add_ln44_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="11" slack="1"/>
<pin id="1910" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="icmp_ln95_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="1"/>
<pin id="1915" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln95 "/>
</bind>
</comp>

<comp id="1917" class="1005" name="i_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="9" slack="0"/>
<pin id="1919" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1922" class="1005" name="lut_reorder_I_addr_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="9" slack="1"/>
<pin id="1924" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_I_addr "/>
</bind>
</comp>

<comp id="1927" class="1005" name="lut_reorder_J_addr_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="9" slack="1"/>
<pin id="1929" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_J_addr "/>
</bind>
</comp>

<comp id="1932" class="1005" name="indexJ_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="10" slack="1"/>
<pin id="1934" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indexJ "/>
</bind>
</comp>

<comp id="1937" class="1005" name="Real_addr_4_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="10" slack="1"/>
<pin id="1939" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_4 "/>
</bind>
</comp>

<comp id="1942" class="1005" name="Imag_addr_4_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="10" slack="1"/>
<pin id="1944" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_4 "/>
</bind>
</comp>

<comp id="1947" class="1005" name="Real_addr_5_reg_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="10" slack="1"/>
<pin id="1949" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_5 "/>
</bind>
</comp>

<comp id="1952" class="1005" name="Imag_addr_5_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="10" slack="1"/>
<pin id="1954" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="235" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="263"><net_src comp="2" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="271"><net_src comp="2" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="274" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="287"><net_src comp="2" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="282" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="290" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="303"><net_src comp="0" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="2" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="305" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="318"><net_src comp="0" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="313" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="326"><net_src comp="0" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="2" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="328" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="341"><net_src comp="2" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="336" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="349"><net_src comp="2" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="357"><net_src comp="0" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="42" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="352" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="365"><net_src comp="2" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="360" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="373"><net_src comp="0" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="42" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="368" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="381"><net_src comp="0" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="42" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="2" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="42" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="383" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="396"><net_src comp="0" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="42" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="391" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="404"><net_src comp="0" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="42" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="2" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="42" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="406" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="419"><net_src comp="2" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="42" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="414" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="427"><net_src comp="2" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="42" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="422" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="435"><net_src comp="0" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="430" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="443"><net_src comp="2" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="42" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="438" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="451"><net_src comp="4" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="42" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="446" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="464"><net_src comp="6" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="459" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="477"><net_src comp="0" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="42" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="472" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="485"><net_src comp="2" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="42" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="480" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="493"><net_src comp="0" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="488" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="501"><net_src comp="2" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="42" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="496" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="504"><net_src comp="131" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="505"><net_src comp="151" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="509"><net_src comp="30" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="510" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="521"><net_src comp="52" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="522" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="533"><net_src comp="52" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="534" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="545"><net_src comp="52" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="546" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="557"><net_src comp="52" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="558" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="569"><net_src comp="114" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="628"><net_src comp="131" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="634"><net_src comp="151" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="639"><net_src comp="131" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="644"><net_src comp="151" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="131" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="151" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="657"><net_src comp="131" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="151" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="666"><net_src comp="151" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="131" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="151" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="131" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="601" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="687"><net_src comp="605" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="692"><net_src comp="609" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="697"><net_src comp="613" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="702"><net_src comp="577" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="707"><net_src comp="581" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="712"><net_src comp="585" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="717"><net_src comp="617" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="722"><net_src comp="589" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="727"><net_src comp="621" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="732"><net_src comp="593" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="737"><net_src comp="597" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="744"><net_src comp="36" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="510" pin="4"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="38" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="510" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="40" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="510" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="765"><net_src comp="751" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="772"><net_src comp="44" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="46" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="768" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="786"><net_src comp="773" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="793"><net_src comp="522" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="54" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="522" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="58" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="522" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="813"><net_src comp="60" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="62" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="64" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="816"><net_src comp="62" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="817"><net_src comp="64" pin="0"/><net_sink comp="805" pin=4"/></net>

<net id="818"><net_src comp="801" pin="1"/><net_sink comp="805" pin=5"/></net>

<net id="819"><net_src comp="805" pin="6"/><net_sink comp="601" pin=0"/></net>

<net id="820"><net_src comp="805" pin="6"/><net_sink comp="605" pin=0"/></net>

<net id="824"><net_src comp="522" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="821" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="641" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="654" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="833"><net_src comp="825" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="839"><net_src comp="821" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="675" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="671" pin="1"/><net_sink comp="834" pin=2"/></net>

<net id="842"><net_src comp="834" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="848"><net_src comp="631" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="849"><net_src comp="645" pin="1"/><net_sink comp="843" pin=2"/></net>

<net id="850"><net_src comp="843" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="856"><net_src comp="667" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="857"><net_src comp="663" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="858"><net_src comp="851" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="867"><net_src comp="60" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="868"><net_src comp="62" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="62" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="870"><net_src comp="64" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="871"><net_src comp="64" pin="0"/><net_sink comp="859" pin=4"/></net>

<net id="872"><net_src comp="859" pin="6"/><net_sink comp="617" pin=0"/></net>

<net id="881"><net_src comp="60" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="62" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="64" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="884"><net_src comp="64" pin="0"/><net_sink comp="873" pin=3"/></net>

<net id="885"><net_src comp="62" pin="0"/><net_sink comp="873" pin=4"/></net>

<net id="886"><net_src comp="873" pin="6"/><net_sink comp="621" pin=0"/></net>

<net id="893"><net_src comp="74" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="506" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="895"><net_src comp="76" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="896"><net_src comp="38" pin="0"/><net_sink comp="887" pin=3"/></net>

<net id="902"><net_src comp="78" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="887" pin="4"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="518" pin="1"/><net_sink comp="897" pin=2"/></net>

<net id="908"><net_src comp="897" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="915"><net_src comp="82" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="84" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="911" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="929"><net_src comp="916" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="936"><net_src comp="86" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="88" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="945"><net_src comp="932" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="950"><net_src comp="937" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="960"><net_src comp="534" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="54" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="534" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="58" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="971"><net_src comp="534" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="980"><net_src comp="60" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="981"><net_src comp="62" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="64" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="983"><net_src comp="62" pin="0"/><net_sink comp="972" pin=3"/></net>

<net id="984"><net_src comp="64" pin="0"/><net_sink comp="972" pin=4"/></net>

<net id="985"><net_src comp="968" pin="1"/><net_sink comp="972" pin=5"/></net>

<net id="986"><net_src comp="972" pin="6"/><net_sink comp="601" pin=0"/></net>

<net id="987"><net_src comp="972" pin="6"/><net_sink comp="605" pin=0"/></net>

<net id="991"><net_src comp="534" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="997"><net_src comp="988" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="641" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="999"><net_src comp="654" pin="1"/><net_sink comp="992" pin=2"/></net>

<net id="1000"><net_src comp="992" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="1006"><net_src comp="988" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1007"><net_src comp="675" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1008"><net_src comp="671" pin="1"/><net_sink comp="1001" pin=2"/></net>

<net id="1009"><net_src comp="1001" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="1015"><net_src comp="631" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1016"><net_src comp="645" pin="1"/><net_sink comp="1010" pin=2"/></net>

<net id="1017"><net_src comp="1010" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="1023"><net_src comp="667" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1024"><net_src comp="663" pin="1"/><net_sink comp="1018" pin=2"/></net>

<net id="1025"><net_src comp="1018" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="1034"><net_src comp="60" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1035"><net_src comp="62" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="62" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1037"><net_src comp="64" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1038"><net_src comp="64" pin="0"/><net_sink comp="1026" pin=4"/></net>

<net id="1039"><net_src comp="1026" pin="6"/><net_sink comp="617" pin=0"/></net>

<net id="1048"><net_src comp="60" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1049"><net_src comp="62" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="64" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1051"><net_src comp="64" pin="0"/><net_sink comp="1040" pin=3"/></net>

<net id="1052"><net_src comp="62" pin="0"/><net_sink comp="1040" pin=4"/></net>

<net id="1053"><net_src comp="1040" pin="6"/><net_sink comp="621" pin=0"/></net>

<net id="1057"><net_src comp="530" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1062"><net_src comp="1054" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1066"><net_src comp="1058" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1073"><net_src comp="90" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1078"><net_src comp="92" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1082"><net_src comp="1069" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1087"><net_src comp="1074" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1094"><net_src comp="94" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1099"><net_src comp="96" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1103"><net_src comp="1090" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1108"><net_src comp="1095" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1115"><net_src comp="546" pin="4"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="54" pin="0"/><net_sink comp="1111" pin=1"/></net>

<net id="1121"><net_src comp="546" pin="4"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="58" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1126"><net_src comp="546" pin="4"/><net_sink comp="1123" pin=0"/></net>

<net id="1135"><net_src comp="60" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1136"><net_src comp="62" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="64" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1138"><net_src comp="62" pin="0"/><net_sink comp="1127" pin=3"/></net>

<net id="1139"><net_src comp="64" pin="0"/><net_sink comp="1127" pin=4"/></net>

<net id="1140"><net_src comp="1123" pin="1"/><net_sink comp="1127" pin=5"/></net>

<net id="1141"><net_src comp="1127" pin="6"/><net_sink comp="601" pin=0"/></net>

<net id="1142"><net_src comp="1127" pin="6"/><net_sink comp="605" pin=0"/></net>

<net id="1146"><net_src comp="546" pin="4"/><net_sink comp="1143" pin=0"/></net>

<net id="1152"><net_src comp="1143" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="641" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="654" pin="1"/><net_sink comp="1147" pin=2"/></net>

<net id="1155"><net_src comp="1147" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="1161"><net_src comp="1143" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="675" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="671" pin="1"/><net_sink comp="1156" pin=2"/></net>

<net id="1164"><net_src comp="1156" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="1170"><net_src comp="631" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1171"><net_src comp="645" pin="1"/><net_sink comp="1165" pin=2"/></net>

<net id="1172"><net_src comp="1165" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="1178"><net_src comp="667" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1179"><net_src comp="663" pin="1"/><net_sink comp="1173" pin=2"/></net>

<net id="1180"><net_src comp="1173" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="1189"><net_src comp="60" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1190"><net_src comp="62" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1191"><net_src comp="62" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1192"><net_src comp="64" pin="0"/><net_sink comp="1181" pin=3"/></net>

<net id="1193"><net_src comp="64" pin="0"/><net_sink comp="1181" pin=4"/></net>

<net id="1194"><net_src comp="1181" pin="6"/><net_sink comp="617" pin=0"/></net>

<net id="1203"><net_src comp="60" pin="0"/><net_sink comp="1195" pin=0"/></net>

<net id="1204"><net_src comp="62" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="64" pin="0"/><net_sink comp="1195" pin=2"/></net>

<net id="1206"><net_src comp="64" pin="0"/><net_sink comp="1195" pin=3"/></net>

<net id="1207"><net_src comp="62" pin="0"/><net_sink comp="1195" pin=4"/></net>

<net id="1208"><net_src comp="1195" pin="6"/><net_sink comp="621" pin=0"/></net>

<net id="1215"><net_src comp="98" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1216"><net_src comp="76" pin="0"/><net_sink comp="1209" pin=2"/></net>

<net id="1217"><net_src comp="100" pin="0"/><net_sink comp="1209" pin=3"/></net>

<net id="1223"><net_src comp="102" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="1209" pin="4"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="542" pin="1"/><net_sink comp="1218" pin=2"/></net>

<net id="1229"><net_src comp="1218" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1236"><net_src comp="104" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1241"><net_src comp="106" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1245"><net_src comp="1232" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1250"><net_src comp="1237" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1252"><net_src comp="1247" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1257"><net_src comp="108" pin="0"/><net_sink comp="1253" pin=1"/></net>

<net id="1262"><net_src comp="110" pin="0"/><net_sink comp="1258" pin=1"/></net>

<net id="1266"><net_src comp="1253" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1271"><net_src comp="1258" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1281"><net_src comp="558" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1282"><net_src comp="54" pin="0"/><net_sink comp="1277" pin=1"/></net>

<net id="1287"><net_src comp="558" pin="4"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="58" pin="0"/><net_sink comp="1283" pin=1"/></net>

<net id="1292"><net_src comp="558" pin="4"/><net_sink comp="1289" pin=0"/></net>

<net id="1301"><net_src comp="60" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1302"><net_src comp="62" pin="0"/><net_sink comp="1293" pin=1"/></net>

<net id="1303"><net_src comp="64" pin="0"/><net_sink comp="1293" pin=2"/></net>

<net id="1304"><net_src comp="62" pin="0"/><net_sink comp="1293" pin=3"/></net>

<net id="1305"><net_src comp="64" pin="0"/><net_sink comp="1293" pin=4"/></net>

<net id="1306"><net_src comp="1289" pin="1"/><net_sink comp="1293" pin=5"/></net>

<net id="1307"><net_src comp="1293" pin="6"/><net_sink comp="601" pin=0"/></net>

<net id="1308"><net_src comp="1293" pin="6"/><net_sink comp="605" pin=0"/></net>

<net id="1312"><net_src comp="558" pin="4"/><net_sink comp="1309" pin=0"/></net>

<net id="1318"><net_src comp="1309" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1319"><net_src comp="641" pin="1"/><net_sink comp="1313" pin=1"/></net>

<net id="1320"><net_src comp="654" pin="1"/><net_sink comp="1313" pin=2"/></net>

<net id="1321"><net_src comp="1313" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="1327"><net_src comp="1309" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1328"><net_src comp="675" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1329"><net_src comp="671" pin="1"/><net_sink comp="1322" pin=2"/></net>

<net id="1330"><net_src comp="1322" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="1336"><net_src comp="631" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1337"><net_src comp="645" pin="1"/><net_sink comp="1331" pin=2"/></net>

<net id="1338"><net_src comp="1331" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="1344"><net_src comp="667" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1345"><net_src comp="663" pin="1"/><net_sink comp="1339" pin=2"/></net>

<net id="1346"><net_src comp="1339" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="1355"><net_src comp="60" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1356"><net_src comp="62" pin="0"/><net_sink comp="1347" pin=1"/></net>

<net id="1357"><net_src comp="62" pin="0"/><net_sink comp="1347" pin=2"/></net>

<net id="1358"><net_src comp="64" pin="0"/><net_sink comp="1347" pin=3"/></net>

<net id="1359"><net_src comp="64" pin="0"/><net_sink comp="1347" pin=4"/></net>

<net id="1360"><net_src comp="1347" pin="6"/><net_sink comp="617" pin=0"/></net>

<net id="1369"><net_src comp="60" pin="0"/><net_sink comp="1361" pin=0"/></net>

<net id="1370"><net_src comp="62" pin="0"/><net_sink comp="1361" pin=1"/></net>

<net id="1371"><net_src comp="64" pin="0"/><net_sink comp="1361" pin=2"/></net>

<net id="1372"><net_src comp="64" pin="0"/><net_sink comp="1361" pin=3"/></net>

<net id="1373"><net_src comp="62" pin="0"/><net_sink comp="1361" pin=4"/></net>

<net id="1374"><net_src comp="1361" pin="6"/><net_sink comp="621" pin=0"/></net>

<net id="1378"><net_src comp="554" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1383"><net_src comp="1375" pin="1"/><net_sink comp="1379" pin=1"/></net>

<net id="1387"><net_src comp="1379" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1394"><net_src comp="506" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1395"><net_src comp="112" pin="0"/><net_sink comp="1390" pin=1"/></net>

<net id="1400"><net_src comp="570" pin="4"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="116" pin="0"/><net_sink comp="1396" pin=1"/></net>

<net id="1406"><net_src comp="570" pin="4"/><net_sink comp="1402" pin=0"/></net>

<net id="1407"><net_src comp="120" pin="0"/><net_sink comp="1402" pin=1"/></net>

<net id="1411"><net_src comp="570" pin="4"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1413"><net_src comp="1408" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="1417"><net_src comp="453" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1423"><net_src comp="1420" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="1428"><net_src comp="739" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1432"><net_src comp="747" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1434"><net_src comp="1429" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1435"><net_src comp="1429" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1436"><net_src comp="1429" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1437"><net_src comp="1429" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1438"><net_src comp="1429" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1439"><net_src comp="1429" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1440"><net_src comp="1429" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1441"><net_src comp="1429" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1442"><net_src comp="1429" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1443"><net_src comp="1429" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1444"><net_src comp="1429" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1445"><net_src comp="1429" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1446"><net_src comp="1429" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1450"><net_src comp="757" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1455"><net_src comp="124" pin="3"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1460"><net_src comp="137" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1465"><net_src comp="144" pin="3"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1470"><net_src comp="778" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="1475"><net_src comp="157" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1480"><net_src comp="165" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1485"><net_src comp="172" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1490"><net_src comp="180" pin="3"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1495"><net_src comp="188" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1500"><net_src comp="789" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1504"><net_src comp="795" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1509"><net_src comp="801" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="859" pin=5"/></net>

<net id="1511"><net_src comp="1506" pin="1"/><net_sink comp="873" pin=5"/></net>

<net id="1515"><net_src comp="805" pin="6"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1517"><net_src comp="1512" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1518"><net_src comp="1512" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1519"><net_src comp="1512" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1523"><net_src comp="821" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1525"><net_src comp="1520" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1529"><net_src comp="825" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1534"><net_src comp="834" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1539"><net_src comp="843" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1544"><net_src comp="851" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1549"><net_src comp="859" pin="6"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1554"><net_src comp="873" pin="6"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1559"><net_src comp="911" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1564"><net_src comp="921" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1569"><net_src comp="212" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1574"><net_src comp="220" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1579"><net_src comp="227" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1584"><net_src comp="942" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1589"><net_src comp="235" pin="3"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1594"><net_src comp="243" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1599"><net_src comp="250" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1604"><net_src comp="258" pin="3"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1609"><net_src comp="266" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1614"><net_src comp="953" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1619"><net_src comp="956" pin="2"/><net_sink comp="1616" pin=0"/></net>

<net id="1623"><net_src comp="962" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="1628"><net_src comp="968" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="1026" pin=5"/></net>

<net id="1630"><net_src comp="1625" pin="1"/><net_sink comp="1040" pin=5"/></net>

<net id="1634"><net_src comp="972" pin="6"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1636"><net_src comp="1631" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1637"><net_src comp="1631" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1638"><net_src comp="1631" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1642"><net_src comp="988" pin="1"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1644"><net_src comp="1639" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1648"><net_src comp="992" pin="3"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1653"><net_src comp="1001" pin="3"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1658"><net_src comp="1010" pin="3"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1663"><net_src comp="1018" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1668"><net_src comp="1026" pin="6"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1673"><net_src comp="1040" pin="6"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1678"><net_src comp="1069" pin="2"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="1209" pin=1"/></net>

<net id="1683"><net_src comp="1079" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1688"><net_src comp="290" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1693"><net_src comp="298" pin="3"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1698"><net_src comp="305" pin="3"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1703"><net_src comp="1100" pin="1"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1708"><net_src comp="313" pin="3"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1713"><net_src comp="321" pin="3"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1718"><net_src comp="328" pin="3"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1723"><net_src comp="336" pin="3"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1728"><net_src comp="344" pin="3"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1733"><net_src comp="1111" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1737"><net_src comp="1117" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="1742"><net_src comp="1123" pin="1"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="1181" pin=5"/></net>

<net id="1744"><net_src comp="1739" pin="1"/><net_sink comp="1195" pin=5"/></net>

<net id="1748"><net_src comp="1127" pin="6"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1750"><net_src comp="1745" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1751"><net_src comp="1745" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1752"><net_src comp="1745" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1756"><net_src comp="1143" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1758"><net_src comp="1753" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1762"><net_src comp="1147" pin="3"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1767"><net_src comp="1156" pin="3"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1772"><net_src comp="1165" pin="3"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1777"><net_src comp="1173" pin="3"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1782"><net_src comp="1181" pin="6"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1787"><net_src comp="1195" pin="6"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1792"><net_src comp="1232" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1797"><net_src comp="1242" pin="1"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1802"><net_src comp="368" pin="3"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1807"><net_src comp="376" pin="3"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1812"><net_src comp="383" pin="3"/><net_sink comp="1809" pin=0"/></net>

<net id="1813"><net_src comp="1809" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1817"><net_src comp="1263" pin="1"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1822"><net_src comp="391" pin="3"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1827"><net_src comp="399" pin="3"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1832"><net_src comp="406" pin="3"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1837"><net_src comp="414" pin="3"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1842"><net_src comp="422" pin="3"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1847"><net_src comp="1274" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1852"><net_src comp="1277" pin="2"/><net_sink comp="1849" pin=0"/></net>

<net id="1856"><net_src comp="1283" pin="2"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1861"><net_src comp="1289" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="1347" pin=5"/></net>

<net id="1863"><net_src comp="1858" pin="1"/><net_sink comp="1361" pin=5"/></net>

<net id="1867"><net_src comp="1293" pin="6"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1869"><net_src comp="1864" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1870"><net_src comp="1864" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1871"><net_src comp="1864" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1875"><net_src comp="1309" pin="1"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1877"><net_src comp="1872" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1881"><net_src comp="1313" pin="3"/><net_sink comp="1878" pin=0"/></net>

<net id="1882"><net_src comp="1878" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1886"><net_src comp="1322" pin="3"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1891"><net_src comp="1331" pin="3"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1896"><net_src comp="1339" pin="3"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1901"><net_src comp="1347" pin="6"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1906"><net_src comp="1361" pin="6"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1911"><net_src comp="1390" pin="2"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1916"><net_src comp="1396" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1920"><net_src comp="1402" pin="2"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1925"><net_src comp="446" pin="3"/><net_sink comp="1922" pin=0"/></net>

<net id="1926"><net_src comp="1922" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1930"><net_src comp="459" pin="3"/><net_sink comp="1927" pin=0"/></net>

<net id="1931"><net_src comp="1927" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1935"><net_src comp="466" pin="3"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1940"><net_src comp="472" pin="3"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1945"><net_src comp="480" pin="3"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1950"><net_src comp="488" pin="3"/><net_sink comp="1947" pin=0"/></net>

<net id="1951"><net_src comp="1947" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1955"><net_src comp="496" pin="3"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="151" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Real_r | {27 53 79 105 110 111 }
	Port: Imag | {27 53 79 105 110 111 }
 - Input state : 
	Port: Reorder_fft : Real_r | {2 3 4 5 6 7 8 28 29 30 31 32 33 34 54 55 56 57 58 59 60 80 81 82 83 84 85 86 108 109 110 }
	Port: Reorder_fft : Imag | {2 3 4 5 6 7 8 28 29 30 31 32 33 34 54 55 56 57 58 59 60 80 81 82 83 84 85 86 108 109 110 }
	Port: Reorder_fft : lut_reorder_I | {107 108 }
	Port: Reorder_fft : lut_reorder_J | {107 108 }
  - Chain level:
	State 1
	State 2
		tmp_37 : 1
		br_ln44 : 2
		empty_19 : 1
		or_ln48 : 2
		zext_ln52 : 1
		Real_addr : 2
		Real_load : 3
		zext_ln54 : 2
		Real_addr_2 : 3
		Imag_addr : 3
		RE_vec_128_c_1 : 4
	State 3
		Real_addr_1 : 1
		Real_load_1 : 2
		Real_addr_3 : 1
		Imag_addr_1 : 1
		RE_vec_128_d_1 : 2
	State 4
		Imag_load : 1
	State 5
		Imag_load_1 : 1
	State 6
	State 7
	State 8
	State 9
		icmp_ln70 : 1
		add_ln70 : 1
		br_ln70 : 2
		trunc_ln78 : 1
		tmp_4 : 2
		trunc_ln79 : 1
		select_ln79 : 2
		tmp_10 : 3
		select_ln85 : 2
		tmp_8 : 3
	State 10
	State 11
	State 12
	State 13
		tmp_11 : 1
		tmp_9 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp_16 : 1
		tmp_s : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		add_ln : 1
		zext_ln88 : 2
		Real_addr_10 : 3
		store_ln88 : 4
		Imag_addr_10 : 3
		store_ln89 : 4
		empty_20 : 1
	State 28
		Real_addr_6 : 1
		Real_load_7 : 2
		Real_addr_8 : 1
		Imag_addr_6 : 1
		RE_vec_128_c_1_1 : 2
	State 29
		Real_addr_7 : 1
		Real_load_8 : 2
		Real_addr_9 : 1
		Imag_addr_7 : 1
		RE_vec_128_d_1_1 : 2
	State 30
		Imag_load_9 : 1
	State 31
		Imag_load_10 : 1
	State 32
	State 33
	State 34
	State 35
		icmp_ln70_1 : 1
		add_ln70_1 : 1
		br_ln70 : 2
		trunc_ln78_1 : 1
		tmp_24 : 2
		trunc_ln79_1 : 1
		select_ln79_2 : 2
		tmp_2_1 : 3
		select_ln85_2 : 2
		tmp_8_1 : 3
	State 36
	State 37
	State 38
	State 39
		tmp_3_1 : 1
		tmp_9_1 : 1
	State 40
	State 41
	State 42
	State 43
	State 44
		tmp_4_1 : 1
		tmp_1 : 1
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		add_ln88 : 1
		zext_ln88_1 : 2
		Real_addr_15 : 3
		store_ln88 : 4
		Imag_addr_15 : 3
		store_ln89 : 4
		empty_23 : 1
	State 54
		Real_addr_11 : 1
		Real_load_14 : 2
		Real_addr_13 : 1
		Imag_addr_11 : 1
		RE_vec_128_c_1_2 : 2
	State 55
		Real_addr_12 : 1
		Real_load_15 : 2
		Real_addr_14 : 1
		Imag_addr_12 : 1
		RE_vec_128_d_1_2 : 2
	State 56
		Imag_load_15 : 1
	State 57
		Imag_load_16 : 1
	State 58
	State 59
	State 60
	State 61
		icmp_ln70_2 : 1
		add_ln70_2 : 1
		br_ln70 : 2
		trunc_ln78_2 : 1
		tmp_29 : 2
		trunc_ln79_2 : 1
		select_ln79_4 : 2
		tmp_2_2 : 3
		select_ln85_4 : 2
		tmp_8_2 : 3
	State 62
	State 63
	State 64
	State 65
		tmp_3_2 : 1
		tmp_9_2 : 1
	State 66
	State 67
	State 68
	State 69
	State 70
		tmp_4_2 : 1
		tmp_2_26 : 1
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
		tmp_33 : 1
		zext_ln88_2 : 2
		Real_addr_20 : 3
		store_ln88 : 4
		Imag_addr_20 : 3
		store_ln89 : 4
		empty_27 : 1
	State 80
		Real_addr_16 : 1
		Real_load_20 : 2
		Real_addr_18 : 1
		Imag_addr_16 : 1
		RE_vec_128_c_1_3 : 2
	State 81
		Real_addr_17 : 1
		Real_load_21 : 2
		Real_addr_19 : 1
		Imag_addr_17 : 1
		RE_vec_128_d_1_3 : 2
	State 82
		Imag_load_20 : 1
	State 83
		Imag_load_21 : 1
	State 84
	State 85
	State 86
	State 87
		icmp_ln70_3 : 1
		add_ln70_3 : 1
		br_ln70 : 2
		trunc_ln78_3 : 1
		tmp_34 : 2
		trunc_ln79_3 : 1
		select_ln79_6 : 2
		tmp_2_3 : 3
		select_ln85_6 : 2
		tmp_8_3 : 3
	State 88
	State 89
	State 90
	State 91
		tmp_3_3 : 1
		tmp_9_3 : 1
	State 92
	State 93
	State 94
	State 95
	State 96
		tmp_4_3 : 1
		tmp_3_30 : 1
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
		add_ln88_1 : 1
		zext_ln88_3 : 2
		Real_addr_21 : 3
		store_ln88 : 4
		Imag_addr_21 : 3
		store_ln89 : 4
		empty_31 : 1
	State 106
	State 107
		icmp_ln95 : 1
		i : 1
		br_ln95 : 2
		zext_ln99 : 1
		lut_reorder_I_addr : 2
		indexI : 3
		lut_reorder_J_addr : 2
		indexJ : 3
	State 108
		zext_ln102 : 1
		Real_addr_4 : 2
		tempr : 3
		Imag_addr_4 : 2
		tempi : 3
	State 109
		Real_addr_5 : 1
		Real_load_5 : 2
		Imag_addr_5 : 1
		Imag_load_7 : 2
	State 110
		store_ln104 : 1
		store_ln105 : 1
	State 111
		empty_34 : 1
	State 112


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_577      |    2    |   205   |   390   |
|          |       grp_fu_581      |    2    |   205   |   390   |
|   fadd   |       grp_fu_585      |    2    |   205   |   390   |
|          |       grp_fu_589      |    2    |   205   |   390   |
|          |       grp_fu_593      |    2    |   205   |   390   |
|          |       grp_fu_597      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_601      |    3    |   143   |   321   |
|          |       grp_fu_605      |    3    |   143   |   321   |
|   fmul   |       grp_fu_609      |    3    |   143   |   321   |
|          |       grp_fu_613      |    3    |   143   |   321   |
|          |       grp_fu_617      |    3    |   143   |   321   |
|          |       grp_fu_621      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln79_fu_825  |    0    |    0    |    32   |
|          |   select_ln85_fu_834  |    0    |    0    |    32   |
|          |  select_ln79_1_fu_843 |    0    |    0    |    32   |
|          |  select_ln85_1_fu_851 |    0    |    0    |    32   |
|          |  select_ln79_2_fu_992 |    0    |    0    |    32   |
|          | select_ln85_2_fu_1001 |    0    |    0    |    32   |
|          | select_ln79_3_fu_1010 |    0    |    0    |    32   |
|  select  | select_ln85_3_fu_1018 |    0    |    0    |    32   |
|          | select_ln79_4_fu_1147 |    0    |    0    |    32   |
|          | select_ln85_4_fu_1156 |    0    |    0    |    32   |
|          | select_ln79_5_fu_1165 |    0    |    0    |    32   |
|          | select_ln85_5_fu_1173 |    0    |    0    |    32   |
|          | select_ln79_6_fu_1313 |    0    |    0    |    32   |
|          | select_ln85_6_fu_1322 |    0    |    0    |    32   |
|          | select_ln79_7_fu_1331 |    0    |    0    |    32   |
|          | select_ln85_7_fu_1339 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_4_fu_805     |    0    |    0    |    21   |
|          |     tmp_14_fu_859     |    0    |    0    |    21   |
|          |     tmp_20_fu_873     |    0    |    0    |    21   |
|          |     tmp_24_fu_972     |    0    |    0    |    21   |
|          |     tmp_26_fu_1026    |    0    |    0    |    21   |
|    mux   |     tmp_28_fu_1040    |    0    |    0    |    21   |
|          |     tmp_29_fu_1127    |    0    |    0    |    21   |
|          |     tmp_30_fu_1181    |    0    |    0    |    21   |
|          |     tmp_31_fu_1195    |    0    |    0    |    21   |
|          |     tmp_34_fu_1293    |    0    |    0    |    21   |
|          |     tmp_35_fu_1347    |    0    |    0    |    21   |
|          |     tmp_36_fu_1361    |    0    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln70_fu_795    |    0    |    0    |    12   |
|          |   add_ln70_1_fu_962   |    0    |    0    |    12   |
|          |    add_ln88_fu_1058   |    0    |    0    |    14   |
|    add   |   add_ln70_2_fu_1117  |    0    |    0    |    12   |
|          |   add_ln70_3_fu_1283  |    0    |    0    |    12   |
|          |   add_ln88_1_fu_1379  |    0    |    0    |    14   |
|          |    add_ln44_fu_1390   |    0    |    0    |    13   |
|          |       i_fu_1402       |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln70_fu_789   |    0    |    0    |    9    |
|          |   icmp_ln70_1_fu_956  |    0    |    0    |    9    |
|   icmp   |  icmp_ln70_2_fu_1111  |    0    |    0    |    9    |
|          |  icmp_ln70_3_fu_1277  |    0    |    0    |    9    |
|          |   icmp_ln95_fu_1396   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
| bitselect|     tmp_37_fu_739     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    empty_19_fu_747    |    0    |    0    |    0    |
|          |   trunc_ln78_fu_801   |    0    |    0    |    0    |
|          |   trunc_ln79_fu_821   |    0    |    0    |    0    |
|          |  trunc_ln78_1_fu_968  |    0    |    0    |    0    |
|   trunc  |  trunc_ln79_1_fu_988  |    0    |    0    |    0    |
|          |  trunc_ln78_2_fu_1123 |    0    |    0    |    0    |
|          |  trunc_ln79_2_fu_1143 |    0    |    0    |    0    |
|          |  trunc_ln78_3_fu_1289 |    0    |    0    |    0    |
|          |  trunc_ln79_3_fu_1309 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln48_fu_751    |    0    |    0    |    0    |
|          |     or_ln49_fu_768    |    0    |    0    |    0    |
|          |     or_ln50_fu_773    |    0    |    0    |    0    |
|          |     or_ln44_fu_911    |    0    |    0    |    0    |
|          |    or_ln48_1_fu_916   |    0    |    0    |    0    |
|          |    or_ln49_1_fu_932   |    0    |    0    |    0    |
|          |    or_ln50_1_fu_937   |    0    |    0    |    0    |
|    or    |   or_ln44_1_fu_1069   |    0    |    0    |    0    |
|          |   or_ln48_2_fu_1074   |    0    |    0    |    0    |
|          |   or_ln49_2_fu_1090   |    0    |    0    |    0    |
|          |   or_ln50_2_fu_1095   |    0    |    0    |    0    |
|          |   or_ln44_2_fu_1232   |    0    |    0    |    0    |
|          |   or_ln48_3_fu_1237   |    0    |    0    |    0    |
|          |   or_ln49_3_fu_1253   |    0    |    0    |    0    |
|          |   or_ln50_3_fu_1258   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln52_fu_757   |    0    |    0    |    0    |
|          |    zext_ln54_fu_762   |    0    |    0    |    0    |
|          |    zext_ln53_fu_778   |    0    |    0    |    0    |
|          |    zext_ln56_fu_783   |    0    |    0    |    0    |
|          |    zext_ln88_fu_905   |    0    |    0    |    0    |
|          |   zext_ln52_1_fu_921  |    0    |    0    |    0    |
|          |   zext_ln54_1_fu_926  |    0    |    0    |    0    |
|          |   zext_ln53_1_fu_942  |    0    |    0    |    0    |
|          |   zext_ln56_1_fu_947  |    0    |    0    |    0    |
|          |   zext_ln52_4_fu_953  |    0    |    0    |    0    |
|          |   zext_ln78_fu_1054   |    0    |    0    |    0    |
|          |  zext_ln88_1_fu_1063  |    0    |    0    |    0    |
|          |  zext_ln52_2_fu_1079  |    0    |    0    |    0    |
|   zext   |  zext_ln54_2_fu_1084  |    0    |    0    |    0    |
|          |  zext_ln53_2_fu_1100  |    0    |    0    |    0    |
|          |  zext_ln56_2_fu_1105  |    0    |    0    |    0    |
|          |  zext_ln88_2_fu_1226  |    0    |    0    |    0    |
|          |  zext_ln52_3_fu_1242  |    0    |    0    |    0    |
|          |  zext_ln54_3_fu_1247  |    0    |    0    |    0    |
|          |  zext_ln53_3_fu_1263  |    0    |    0    |    0    |
|          |  zext_ln56_3_fu_1268  |    0    |    0    |    0    |
|          |  zext_ln52_5_fu_1274  |    0    |    0    |    0    |
|          |  zext_ln78_1_fu_1375  |    0    |    0    |    0    |
|          |  zext_ln88_3_fu_1384  |    0    |    0    |    0    |
|          |   zext_ln99_fu_1408   |    0    |    0    |    0    |
|          |   zext_ln102_fu_1414  |    0    |    0    |    0    |
|          |   zext_ln104_fu_1420  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     tmp_23_fu_887     |    0    |    0    |    0    |
|          |     tmp_32_fu_1209    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     add_ln_fu_897     |    0    |    0    |    0    |
|          |     tmp_33_fu_1218    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    30   |   2088  |   5183  |
|----------|-----------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|lut_reorder_I|    1   |    0   |    0   |
|lut_reorder_J|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    2   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   Imag_addr_11_reg_1695   |   10   |
|   Imag_addr_12_reg_1715   |   10   |
|   Imag_addr_13_reg_1720   |   10   |
|   Imag_addr_14_reg_1725   |   10   |
|   Imag_addr_16_reg_1809   |   10   |
|   Imag_addr_17_reg_1829   |   10   |
|   Imag_addr_18_reg_1834   |   10   |
|   Imag_addr_19_reg_1839   |   10   |
|    Imag_addr_1_reg_1482   |   10   |
|    Imag_addr_2_reg_1487   |   10   |
|    Imag_addr_3_reg_1492   |   10   |
|    Imag_addr_4_reg_1942   |   10   |
|    Imag_addr_5_reg_1952   |   10   |
|    Imag_addr_6_reg_1576   |   10   |
|    Imag_addr_7_reg_1596   |   10   |
|    Imag_addr_8_reg_1601   |   10   |
|    Imag_addr_9_reg_1606   |   10   |
|     Imag_addr_reg_1462    |   10   |
|   Real_addr_11_reg_1685   |   10   |
|   Real_addr_12_reg_1705   |   10   |
|   Real_addr_13_reg_1690   |   10   |
|   Real_addr_14_reg_1710   |   10   |
|   Real_addr_16_reg_1799   |   10   |
|   Real_addr_17_reg_1819   |   10   |
|   Real_addr_18_reg_1804   |   10   |
|   Real_addr_19_reg_1824   |   10   |
|    Real_addr_1_reg_1472   |   10   |
|    Real_addr_2_reg_1457   |   10   |
|    Real_addr_3_reg_1477   |   10   |
|    Real_addr_4_reg_1937   |   10   |
|    Real_addr_5_reg_1947   |   10   |
|    Real_addr_6_reg_1566   |   10   |
|    Real_addr_7_reg_1586   |   10   |
|    Real_addr_8_reg_1571   |   10   |
|    Real_addr_9_reg_1591   |   10   |
|     Real_addr_reg_1452    |   10   |
|     add_ln44_reg_1908     |   11   |
|    add_ln70_1_reg_1620    |    3   |
|    add_ln70_2_reg_1734    |    3   |
|    add_ln70_3_reg_1853    |    3   |
|     add_ln70_reg_1501     |    3   |
|       c_0_0_reg_506       |   11   |
|     c_aux_0_0_reg_518     |    3   |
|     c_aux_0_1_reg_530     |    3   |
|     c_aux_0_2_reg_542     |    3   |
|     c_aux_0_3_reg_554     |    3   |
|     empty_19_reg_1429     |   10   |
|        i_0_reg_566        |    9   |
|         i_reg_1917        |    9   |
|    icmp_ln70_1_reg_1616   |    1   |
|    icmp_ln70_2_reg_1730   |    1   |
|    icmp_ln70_3_reg_1849   |    1   |
|     icmp_ln70_reg_1497    |    1   |
|     icmp_ln95_reg_1913    |    1   |
|      indexJ_reg_1932      |   10   |
|lut_reorder_I_addr_reg_1922|    9   |
|lut_reorder_J_addr_reg_1927|    9   |
|     or_ln44_1_reg_1675    |   10   |
|     or_ln44_2_reg_1789    |   10   |
|      or_ln44_reg_1556     |   10   |
|          reg_625          |   32   |
|          reg_631          |   32   |
|          reg_636          |   32   |
|          reg_641          |   32   |
|          reg_645          |   32   |
|          reg_649          |   32   |
|          reg_654          |   32   |
|          reg_658          |   32   |
|          reg_663          |   32   |
|          reg_667          |   32   |
|          reg_671          |   32   |
|          reg_675          |   32   |
|          reg_679          |   32   |
|          reg_684          |   32   |
|          reg_689          |   32   |
|          reg_694          |   32   |
|          reg_699          |   32   |
|          reg_704          |   32   |
|          reg_709          |   32   |
|          reg_714          |   32   |
|          reg_719          |   32   |
|          reg_724          |   32   |
|          reg_729          |   32   |
|          reg_734          |   32   |
|   select_ln79_1_reg_1536  |   32   |
|   select_ln79_2_reg_1645  |   32   |
|   select_ln79_3_reg_1655  |   32   |
|   select_ln79_4_reg_1759  |   32   |
|   select_ln79_5_reg_1769  |   32   |
|   select_ln79_6_reg_1878  |   32   |
|   select_ln79_7_reg_1888  |   32   |
|    select_ln79_reg_1526   |   32   |
|   select_ln85_1_reg_1541  |   32   |
|   select_ln85_2_reg_1650  |   32   |
|   select_ln85_3_reg_1660  |   32   |
|   select_ln85_4_reg_1764  |   32   |
|   select_ln85_5_reg_1774  |   32   |
|   select_ln85_6_reg_1883  |   32   |
|   select_ln85_7_reg_1893  |   32   |
|    select_ln85_reg_1531   |   32   |
|      tmp_14_reg_1546      |   32   |
|      tmp_20_reg_1551      |   32   |
|      tmp_24_reg_1631      |   32   |
|      tmp_26_reg_1665      |   32   |
|      tmp_28_reg_1670      |   32   |
|      tmp_29_reg_1745      |   32   |
|      tmp_30_reg_1779      |   32   |
|      tmp_31_reg_1784      |   32   |
|      tmp_34_reg_1864      |   32   |
|      tmp_35_reg_1898      |   32   |
|      tmp_36_reg_1903      |   32   |
|      tmp_37_reg_1425      |    1   |
|       tmp_4_reg_1512      |   32   |
|   trunc_ln78_1_reg_1625   |    2   |
|   trunc_ln78_2_reg_1739   |    2   |
|   trunc_ln78_3_reg_1858   |    2   |
|    trunc_ln78_reg_1506    |    2   |
|   trunc_ln79_1_reg_1639   |    1   |
|   trunc_ln79_2_reg_1753   |    1   |
|   trunc_ln79_3_reg_1872   |    1   |
|    trunc_ln79_reg_1520    |    1   |
|    zext_ln52_1_reg_1561   |   64   |
|    zext_ln52_2_reg_1680   |   64   |
|    zext_ln52_3_reg_1794   |   64   |
|    zext_ln52_4_reg_1611   |   11   |
|    zext_ln52_5_reg_1844   |   11   |
|     zext_ln52_reg_1447    |   64   |
|    zext_ln53_1_reg_1581   |   64   |
|    zext_ln53_2_reg_1700   |   64   |
|    zext_ln53_3_reg_1814   |   64   |
|     zext_ln53_reg_1467    |   64   |
+---------------------------+--------+
|           Total           |  2708  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |  32  |  10  |   320  ||   145   |
| grp_access_fu_131 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_151 |  p0  |  40  |  10  |   400  ||   177   |
| grp_access_fu_151 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_453 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_466 |  p0  |   2  |   9  |   18   ||    9    |
|   c_0_0_reg_506   |  p0  |   2  |  11  |   22   ||    9    |
| c_aux_0_0_reg_518 |  p0  |   2  |   3  |    6   ||    9    |
| c_aux_0_1_reg_530 |  p0  |   2  |   3  |    6   ||    9    |
| c_aux_0_2_reg_542 |  p0  |   2  |   3  |    6   ||    9    |
| c_aux_0_3_reg_554 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_577    |  p1  |   8  |  32  |   256  ||    41   |
|     grp_fu_581    |  p1  |   8  |  32  |   256  ||    41   |
|     grp_fu_601    |  p0  |   8  |  32  |   256  ||    41   |
|     grp_fu_601    |  p1  |   8  |  32  |   256  ||    41   |
|     grp_fu_605    |  p0  |   8  |  32  |   256  ||    41   |
|     grp_fu_605    |  p1  |   8  |  32  |   256  ||    41   |
|     grp_fu_609    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_613    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_617    |  p0  |   8  |  32  |   256  ||    41   |
|     grp_fu_621    |  p0  |   8  |  32  |   256  ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  3298  || 41.4827 ||   785   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   30   |    -   |  2088  |  5183  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   41   |    -   |   785  |
|  Register |    -   |    -   |    -   |  2708  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   30   |   41   |  4796  |  5968  |
+-----------+--------+--------+--------+--------+--------+
