<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1'" level="0">
<item name = "Date">Sat Oct 15 11:10:40 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.183 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.330 us, 0.330 us, 66, 66, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_870_1_VITIS_LOOP_872_2">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 72, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 184, -</column>
<column name="Register">-, -, 23, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1069_fu_333_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln870_4_fu_361_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln870_fu_380_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1069_7_fu_342_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln1069_fu_327_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="select_ln870_1_fu_386_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln870_fu_348_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_v1_V_phi_fu_136_p16">14, 3, 16, 48</column>
<column name="ap_phi_mux_v2_V_10_phi_fu_268_p16">14, 3, 16, 48</column>
<column name="ap_phi_mux_v2_V_11_phi_fu_246_p16">14, 3, 16, 48</column>
<column name="ap_phi_mux_v2_V_12_phi_fu_224_p16">14, 3, 16, 48</column>
<column name="ap_phi_mux_v2_V_13_phi_fu_202_p16">14, 3, 16, 48</column>
<column name="ap_phi_mux_v2_V_14_phi_fu_180_p16">14, 3, 16, 48</column>
<column name="ap_phi_mux_v2_V_15_phi_fu_158_p16">14, 3, 16, 48</column>
<column name="ap_phi_mux_v2_V_phi_fu_290_p16">14, 3, 16, 48</column>
<column name="ap_sig_allocacmp_c7_V_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="c6_V_fu_102">9, 2, 4, 8</column>
<column name="c7_V_fu_98">9, 2, 4, 8</column>
<column name="fifo_C_drain_PE_1_089_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_106">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c6_V_fu_102">4, 0, 4, 0</column>
<column name="c7_V_fu_98">4, 0, 4, 0</column>
<column name="icmp_ln1069_7_reg_578">1, 0, 1, 0</column>
<column name="icmp_ln1069_reg_574">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_106">7, 0, 7, 0</column>
<column name="local_C_V_addr_reg_583">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1, return value</column>
<column name="fifo_C_drain_PE_1_089_dout">in, 16, ap_fifo, fifo_C_drain_PE_1_089, pointer</column>
<column name="fifo_C_drain_PE_1_089_empty_n">in, 1, ap_fifo, fifo_C_drain_PE_1_089, pointer</column>
<column name="fifo_C_drain_PE_1_089_read">out, 1, ap_fifo, fifo_C_drain_PE_1_089, pointer</column>
<column name="local_C_V_address0">out, 3, ap_memory, local_C_V, array</column>
<column name="local_C_V_ce0">out, 1, ap_memory, local_C_V, array</column>
<column name="local_C_V_q0">in, 128, ap_memory, local_C_V, array</column>
<column name="local_C_V_address1">out, 3, ap_memory, local_C_V, array</column>
<column name="local_C_V_ce1">out, 1, ap_memory, local_C_V, array</column>
<column name="local_C_V_we1">out, 1, ap_memory, local_C_V, array</column>
<column name="local_C_V_d1">out, 128, ap_memory, local_C_V, array</column>
</table>
</item>
</section>
</profile>
