{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# MOSFET\n",
    "\n",
    "## Metal-Oxide-Semiconductor Field-Effect Transistor\n",
    "\n",
    "The MOSFET is the fundamental building block of modern digital electronics. Understanding its operation is essential for circuit design and device engineering.\n",
    "\n",
    "**Learning Objectives:**\n",
    "- Understand MOSFET structure and operation\n",
    "- Simulate transfer characteristics (Id-Vg)\n",
    "- Simulate output characteristics (Id-Vd)\n",
    "- Extract threshold voltage and transconductance"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 1. MOSFET Physics\n",
    "\n",
    "### 1.1 Structure\n",
    "\n",
    "```\n",
    "     Gate (Metal/Poly)\n",
    "     ================\n",
    "     |   Gate Oxide  |\n",
    "     ================\n",
    "  Source    Channel    Drain\n",
    "  (N+)    (Inversion)   (N+)\n",
    "  ====     -------     ====\n",
    "    |                    |\n",
    "    |    P-substrate     |\n",
    "    +--------------------+\n",
    "           Body\n",
    "```\n",
    "\n",
    "### 1.2 Key Parameters\n",
    "\n",
    "- **Threshold voltage** ($V_{th}$): Gate voltage to create inversion\n",
    "  $$V_{th} = V_{FB} + 2\\phi_F + \\frac{\\sqrt{2\\epsilon_s q N_a (2\\phi_F)}}{C_{ox}}$$\n",
    "\n",
    "- **Drain current** (linear region, $V_{ds} < V_{gs} - V_{th}$):\n",
    "  $$I_d = \\mu_n C_{ox} \\frac{W}{L} \\left[(V_{gs} - V_{th})V_{ds} - \\frac{V_{ds}^2}{2}\\right]$$\n",
    "\n",
    "- **Drain current** (saturation, $V_{ds} > V_{gs} - V_{th}$):\n",
    "  $$I_d = \\frac{1}{2} \\mu_n C_{ox} \\frac{W}{L} (V_{gs} - V_{th})^2$$\n",
    "\n",
    "- **Transconductance**:\n",
    "  $$g_m = \\frac{\\partial I_d}{\\partial V_{gs}} = \\mu_n C_{ox} \\frac{W}{L} (V_{gs} - V_{th})$$"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from nanohubpadre import create_mosfet\n",
    "\n",
    "# Physical constants\n",
    "q = 1.6e-19\n",
    "eps_0 = 8.85e-14  # F/cm\n",
    "eps_si = 11.7 * eps_0\n",
    "eps_ox = 3.9 * eps_0\n",
    "kT = 0.0259  # eV at 300K\n",
    "ni = 1.5e10  # intrinsic carrier concentration (cm^-3)\n",
    "\n",
    "# MOSFET parameters\n",
    "L = 0.1e-4    # Channel length (cm) = 100nm\n",
    "W = 1e-4      # Channel width (cm) = 1um\n",
    "tox = 5e-7    # Oxide thickness (cm) = 5nm\n",
    "Na = 1e18     # Substrate doping (cm^-3)\n",
    "mu_n = 400    # Electron mobility (cm^2/V-s)\n",
    "\n",
    "# Calculated parameters\n",
    "Cox = eps_ox / tox  # Oxide capacitance (F/cm^2)\n",
    "phi_F = kT * np.log(Na / ni)  # Fermi potential\n",
    "\n",
    "print(\"MOSFET Parameters:\")\n",
    "print(\"=\"*40)\n",
    "print(f\"Channel length: {L*1e4:.0f} nm\")\n",
    "print(f\"Oxide thickness: {tox*1e7:.0f} nm\")\n",
    "print(f\"Cox = {Cox*1e6:.2f} uF/cm^2\")\n",
    "print(f\"phi_F = {phi_F:.3f} V\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 2. Creating a MOSFET Simulation\n",
    "\n",
    "Let's create an NMOS transistor and examine its characteristics."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create NMOS transistor\n",
    "sim_nmos = create_mosfet(\n",
    "    # Geometry\n",
    "    channel_length=0.1,         # 100nm gate length\n",
    "    gate_oxide_thickness=0.005, # 5nm oxide\n",
    "    junction_depth=0.02,        # 20nm junction depth\n",
    "    device_width=0.125,         # Device width\n",
    "    device_depth=0.068,         # Substrate depth\n",
    "    \n",
    "    # Mesh\n",
    "    nx=51,\n",
    "    ny=51,\n",
    "    \n",
    "    # Doping\n",
    "    channel_doping=1e18,        # Channel doping (p-type for NMOS)\n",
    "    substrate_doping=5e16,      # Substrate doping\n",
    "    source_drain_doping=1e20,   # N+ S/D doping\n",
    "    device_type='nmos',\n",
    "    \n",
    "    # Models\n",
    "    temperature=300,\n",
    "    bgn=True,                   # Band-gap narrowing\n",
    "    carriers=1,                 # Electrons only (for speed)\n",
    "    \n",
    "    # Output\n",
    "    log_iv=True,\n",
    "    iv_file=\"nmos_idvg\"\n",
    ")\n",
    "\n",
    "print(\"NMOS Transistor Created\")\n",
    "print(\"=\"*40)\n",
    "print(\"Channel length: 100 nm\")\n",
    "print(\"Gate oxide: 5 nm\")\n",
    "print(\"Channel doping: 1e18 cm^-3\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# View generated deck\n",
    "print(\"PADRE Input Deck:\")\n",
    "print(\"=\"*60)\n",
    "print(sim_nmos.generate_deck())"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 3. Transfer Characteristics (Id-Vg)\n",
    "\n",
    "The transfer characteristic shows drain current vs gate voltage at fixed drain voltage."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create MOSFET with transfer characteristic sweep\n",
    "sim_idvg = create_mosfet(\n",
    "    channel_length=0.1,\n",
    "    gate_oxide_thickness=0.005,\n",
    "    channel_doping=1e18,\n",
    "    source_drain_doping=1e20,\n",
    "    device_type='nmos',\n",
    "    \n",
    "    # Enable I-V logging\n",
    "    log_iv=True,\n",
    "    iv_file=\"idvg\",\n",
    "    \n",
    "    # Transfer characteristic: sweep Vgs at fixed Vds\n",
    "    vgs_sweep=(0.0, 1.5, 0.05),  # Vgs: 0 to 1.5V\n",
    "    vds=0.1                       # Vds = 0.1V (linear region)\n",
    ")\n",
    "\n",
    "print(\"Transfer Characteristic Simulation\")\n",
    "print(\"=\"*40)\n",
    "print(\"Gate voltage sweep: 0V to 1.5V\")\n",
    "print(\"Drain voltage: 0.1V (linear region)\")\n",
    "print(\"\\nTo run: result = sim_idvg.run()\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Theoretical Id-Vg (simplified model)\n",
    "Vth = 0.4  # Threshold voltage (V)\n",
    "Vgs = np.linspace(0, 1.5, 100)\n",
    "Vds = 0.1  # Linear region\n",
    "\n",
    "# Calculate drain current (linear region)\n",
    "Id = np.zeros_like(Vgs)\n",
    "for i, vgs in enumerate(Vgs):\n",
    "    if vgs > Vth:\n",
    "        # Linear region formula\n",
    "        Id[i] = mu_n * Cox * (W/L) * ((vgs - Vth) * Vds - Vds**2/2)\n",
    "\n",
    "plt.figure(figsize=(12, 5))\n",
    "\n",
    "# Linear scale\n",
    "plt.subplot(1, 2, 1)\n",
    "plt.plot(Vgs, Id * 1e6, 'b-', linewidth=2)\n",
    "plt.axvline(x=Vth, color='r', linestyle='--', label=f'Vth = {Vth}V')\n",
    "plt.xlabel('Gate Voltage Vgs (V)', fontsize=12)\n",
    "plt.ylabel('Drain Current Id (uA)', fontsize=12)\n",
    "plt.title('Transfer Characteristic (Linear Scale)', fontsize=14)\n",
    "plt.legend()\n",
    "plt.grid(True, alpha=0.3)\n",
    "plt.xlim(0, 1.5)\n",
    "\n",
    "# Log scale (subthreshold region)\n",
    "plt.subplot(1, 2, 2)\n",
    "# Add subthreshold current\n",
    "Id_sub = 1e-9 * np.exp((Vgs - Vth) / (2.3 * kT))  # Simplified subthreshold\n",
    "Id_total = np.maximum(Id, Id_sub)\n",
    "plt.semilogy(Vgs, Id_total, 'b-', linewidth=2)\n",
    "plt.axvline(x=Vth, color='r', linestyle='--', label=f'Vth = {Vth}V')\n",
    "plt.xlabel('Gate Voltage Vgs (V)', fontsize=12)\n",
    "plt.ylabel('Drain Current Id (A)', fontsize=12)\n",
    "plt.title('Transfer Characteristic (Log Scale)', fontsize=14)\n",
    "plt.legend()\n",
    "plt.grid(True, alpha=0.3)\n",
    "plt.xlim(0, 1.5)\n",
    "plt.ylim(1e-12, 1e-3)\n",
    "\n",
    "# Add subthreshold slope annotation\n",
    "plt.annotate('Subthreshold\\nslope ~60-100 mV/dec', \n",
    "             xy=(0.2, 1e-10), fontsize=10)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 4. Output Characteristics (Id-Vd)\n",
    "\n",
    "The output characteristic shows drain current vs drain voltage at different gate voltages."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create MOSFET with output characteristic sweep\n",
    "sim_idvd = create_mosfet(\n",
    "    channel_length=0.1,\n",
    "    gate_oxide_thickness=0.005,\n",
    "    channel_doping=1e18,\n",
    "    source_drain_doping=1e20,\n",
    "    device_type='nmos',\n",
    "    \n",
    "    # Enable I-V logging\n",
    "    log_iv=True,\n",
    "    iv_file=\"idvd\",\n",
    "    \n",
    "    # Output characteristic: sweep Vds at fixed Vgs\n",
    "    vds_sweep=(0.0, 1.5, 0.05),  # Vds: 0 to 1.5V\n",
    "    vgs=1.0                       # Vgs = 1.0V\n",
    ")\n",
    "\n",
    "print(\"Output Characteristic Simulation\")\n",
    "print(\"=\"*40)\n",
    "print(\"Drain voltage sweep: 0V to 1.5V\")\n",
    "print(\"Gate voltage: 1.0V\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Theoretical Id-Vd curves\n",
    "Vds = np.linspace(0, 1.5, 100)\n",
    "Vgs_values = [0.6, 0.8, 1.0, 1.2, 1.4]\n",
    "Vth = 0.4\n",
    "\n",
    "plt.figure(figsize=(10, 6))\n",
    "\n",
    "for Vgs in Vgs_values:\n",
    "    Id = np.zeros_like(Vds)\n",
    "    Vdsat = Vgs - Vth\n",
    "    \n",
    "    for i, vds in enumerate(Vds):\n",
    "        if Vgs > Vth:\n",
    "            if vds < Vdsat:\n",
    "                # Linear region\n",
    "                Id[i] = mu_n * Cox * (W/L) * ((Vgs - Vth) * vds - vds**2/2)\n",
    "            else:\n",
    "                # Saturation region\n",
    "                Id[i] = 0.5 * mu_n * Cox * (W/L) * (Vgs - Vth)**2\n",
    "    \n",
    "    plt.plot(Vds, Id * 1e6, linewidth=2, label=f'Vgs = {Vgs}V')\n",
    "    \n",
    "    # Mark saturation point\n",
    "    if Vgs > Vth:\n",
    "        plt.axvline(x=Vdsat, color='gray', linestyle=':', alpha=0.3)\n",
    "\n",
    "plt.xlabel('Drain Voltage Vds (V)', fontsize=12)\n",
    "plt.ylabel('Drain Current Id (uA)', fontsize=12)\n",
    "plt.title('NMOS Output Characteristics', fontsize=14)\n",
    "plt.legend(loc='upper left')\n",
    "plt.grid(True, alpha=0.3)\n",
    "plt.xlim(0, 1.5)\n",
    "plt.ylim(0, None)\n",
    "\n",
    "# Add region labels\n",
    "plt.annotate('Linear', xy=(0.2, 50), fontsize=10)\n",
    "plt.annotate('Saturation', xy=(1.0, 50), fontsize=10)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 5. NMOS vs PMOS\n",
    "\n",
    "Let's compare NMOS and PMOS transistors."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# NMOS transistor\n",
    "sim_nmos = create_mosfet(\n",
    "    channel_length=0.1,\n",
    "    channel_doping=1e18,\n",
    "    device_type='nmos',\n",
    "    log_iv=True,\n",
    "    vgs_sweep=(0.0, 1.5, 0.05),\n",
    "    vds=0.1\n",
    ")\n",
    "\n",
    "# PMOS transistor\n",
    "sim_pmos = create_mosfet(\n",
    "    channel_length=0.1,\n",
    "    channel_doping=1e18,\n",
    "    device_type='pmos',\n",
    "    log_iv=True,\n",
    "    vgs_sweep=(0.0, -1.5, -0.05),  # Negative voltages for PMOS\n",
    "    vds=-0.1                        # Negative Vds for PMOS\n",
    ")\n",
    "\n",
    "print(\"NMOS vs PMOS Comparison\")\n",
    "print(\"=\"*50)\n",
    "print(\"\\nNMOS:\")\n",
    "print(\"  - N+ source/drain in P-substrate\")\n",
    "print(\"  - Electrons as carriers\")\n",
    "print(\"  - Positive Vgs turns ON\")\n",
    "print(\"\\nPMOS:\")\n",
    "print(\"  - P+ source/drain in N-well\")\n",
    "print(\"  - Holes as carriers\")\n",
    "print(\"  - Negative Vgs turns ON\")\n",
    "print(\"  - ~2-3x lower mobility than NMOS\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 6. Channel Length Effects\n",
    "\n",
    "Let's explore how channel length affects transistor behavior."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Compare different channel lengths\n",
    "channel_lengths = [0.5, 0.2, 0.1, 0.05]  # microns\n",
    "\n",
    "print(\"Channel Length Comparison:\")\n",
    "print(\"=\"*50)\n",
    "\n",
    "for L_um in channel_lengths:\n",
    "    sim = create_mosfet(\n",
    "        channel_length=L_um,\n",
    "        channel_doping=1e18,\n",
    "        device_type='nmos',\n",
    "        log_iv=True,\n",
    "        iv_file=f\"idvg_L{int(L_um*1000)}nm\",\n",
    "        vgs_sweep=(0.0, 1.5, 0.05),\n",
    "        vds=0.1\n",
    "    )\n",
    "    print(f\"L = {L_um*1000:.0f} nm: simulation configured\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Theoretical comparison\n",
    "Vgs = np.linspace(0, 1.5, 100)\n",
    "Vth = 0.4\n",
    "Vds = 0.1\n",
    "\n",
    "plt.figure(figsize=(10, 6))\n",
    "\n",
    "for L_um in channel_lengths:\n",
    "    L_cm = L_um * 1e-4\n",
    "    Id = np.zeros_like(Vgs)\n",
    "    \n",
    "    for i, vgs in enumerate(Vgs):\n",
    "        if vgs > Vth:\n",
    "            Id[i] = mu_n * Cox * (W/L_cm) * ((vgs - Vth) * Vds - Vds**2/2)\n",
    "    \n",
    "    plt.semilogy(Vgs, Id + 1e-12, linewidth=2, label=f'L = {L_um*1000:.0f} nm')\n",
    "\n",
    "plt.xlabel('Gate Voltage Vgs (V)', fontsize=12)\n",
    "plt.ylabel('Drain Current Id (A)', fontsize=12)\n",
    "plt.title('Effect of Channel Length on Id-Vg', fontsize=14)\n",
    "plt.legend()\n",
    "plt.grid(True, alpha=0.3)\n",
    "plt.xlim(0, 1.5)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print(\"\\nKey observations:\")\n",
    "print(\"  - Shorter channel = higher current (Id ~ 1/L)\")\n",
    "print(\"  - Short-channel effects appear at small L\")\n",
    "print(\"  - Vth may decrease (DIBL) at short L\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 7. Threshold Voltage Extraction\n",
    "\n",
    "Methods to extract Vth from simulation data."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Generate sample Id-Vg data\n",
    "Vgs = np.linspace(0, 1.5, 100)\n",
    "Vth_true = 0.4\n",
    "Vds = 0.1\n",
    "L_cm = 0.1e-4\n",
    "\n",
    "# Calculate Id with some noise\n",
    "Id = np.zeros_like(Vgs)\n",
    "for i, vgs in enumerate(Vgs):\n",
    "    if vgs > Vth_true:\n",
    "        Id[i] = mu_n * Cox * (W/L_cm) * ((vgs - Vth_true) * Vds - Vds**2/2)\n",
    "\n",
    "# Add subthreshold current\n",
    "Id_sub = 1e-9 * np.exp((Vgs - Vth_true) / (2.3 * kT))\n",
    "Id_total = np.maximum(Id, Id_sub)\n",
    "\n",
    "# Method 1: Linear extrapolation\n",
    "# Find max gm point\n",
    "gm = np.gradient(Id_total, Vgs)\n",
    "max_gm_idx = np.argmax(gm)\n",
    "slope = gm[max_gm_idx]\n",
    "intercept = Id_total[max_gm_idx] - slope * Vgs[max_gm_idx]\n",
    "Vth_linear = -intercept / slope\n",
    "\n",
    "# Method 2: Constant current method\n",
    "I_th = 1e-7  # Threshold current criterion\n",
    "Vth_const = Vgs[np.argmin(np.abs(Id_total - I_th))]\n",
    "\n",
    "plt.figure(figsize=(12, 5))\n",
    "\n",
    "# Linear extrapolation method\n",
    "plt.subplot(1, 2, 1)\n",
    "plt.plot(Vgs, Id_total * 1e6, 'b-', linewidth=2, label='Id-Vg')\n",
    "Vgs_extrap = np.linspace(Vth_linear - 0.2, Vgs[max_gm_idx] + 0.2, 50)\n",
    "Id_extrap = slope * Vgs_extrap + intercept\n",
    "plt.plot(Vgs_extrap, Id_extrap * 1e6, 'r--', linewidth=2, label='Linear fit')\n",
    "plt.axvline(x=Vth_linear, color='g', linestyle=':', label=f'Vth = {Vth_linear:.3f}V')\n",
    "plt.xlabel('Vgs (V)', fontsize=12)\n",
    "plt.ylabel('Id (uA)', fontsize=12)\n",
    "plt.title('Linear Extrapolation Method', fontsize=14)\n",
    "plt.legend()\n",
    "plt.grid(True, alpha=0.3)\n",
    "plt.xlim(0, 1.5)\n",
    "\n",
    "# Constant current method\n",
    "plt.subplot(1, 2, 2)\n",
    "plt.semilogy(Vgs, Id_total, 'b-', linewidth=2, label='Id-Vg')\n",
    "plt.axhline(y=I_th, color='r', linestyle='--', label=f'Ith = {I_th:.0e} A')\n",
    "plt.axvline(x=Vth_const, color='g', linestyle=':', label=f'Vth = {Vth_const:.3f}V')\n",
    "plt.xlabel('Vgs (V)', fontsize=12)\n",
    "plt.ylabel('Id (A)', fontsize=12)\n",
    "plt.title('Constant Current Method', fontsize=14)\n",
    "plt.legend()\n",
    "plt.grid(True, alpha=0.3)\n",
    "plt.xlim(0, 1.5)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print(f\"\\nThreshold Voltage Extraction:\")\n",
    "print(f\"  True Vth: {Vth_true:.3f} V\")\n",
    "print(f\"  Linear extrapolation: {Vth_linear:.3f} V\")\n",
    "print(f\"  Constant current: {Vth_const:.3f} V\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 8. Complete Simulation Example"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Complete MOSFET characterization\n",
    "sim_complete = create_mosfet(\n",
    "    # Geometry\n",
    "    channel_length=0.1,\n",
    "    gate_oxide_thickness=0.005,\n",
    "    junction_depth=0.02,\n",
    "    device_width=0.125,\n",
    "    device_depth=0.068,\n",
    "    \n",
    "    # Mesh\n",
    "    nx=61,\n",
    "    ny=61,\n",
    "    \n",
    "    # Doping\n",
    "    channel_doping=1e18,\n",
    "    substrate_doping=5e16,\n",
    "    source_drain_doping=1e20,\n",
    "    device_type='nmos',\n",
    "    \n",
    "    # Models\n",
    "    temperature=300,\n",
    "    bgn=True,\n",
    "    carriers=2,  # Both electrons and holes\n",
    "    \n",
    "    # Output\n",
    "    log_iv=True,\n",
    "    iv_file=\"mosfet_complete\",\n",
    "    \n",
    "    # Transfer characteristic\n",
    "    vgs_sweep=(0.0, 1.5, 0.02),\n",
    "    vds=0.05\n",
    ")\n",
    "\n",
    "print(\"Complete MOSFET Simulation\")\n",
    "print(\"=\"*50)\n",
    "print(sim_complete.generate_deck())"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 9. Exercises\n",
    "\n",
    "### Exercise 1: Oxide Thickness Effect\n",
    "Compare MOSFETs with different oxide thicknesses (2nm, 5nm, 10nm). How does this affect Vth and transconductance?\n",
    "\n",
    "### Exercise 2: Doping Optimization\n",
    "Find the optimal channel doping for minimum subthreshold swing while maintaining reasonable Vth.\n",
    "\n",
    "### Exercise 3: DIBL Analysis\n",
    "Measure the transfer characteristic at Vds = 0.05V and Vds = 1.0V. Calculate the DIBL (Drain-Induced Barrier Lowering)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Exercise 1: Oxide thickness comparison\n",
    "tox_values = [0.002, 0.005, 0.010]  # 2nm, 5nm, 10nm\n",
    "\n",
    "print(\"Oxide Thickness Comparison:\")\n",
    "print(\"=\"*50)\n",
    "\n",
    "for tox in tox_values:\n",
    "    Cox_calc = eps_ox / (tox * 1e-4)  # F/cm^2\n",
    "    \n",
    "    sim = create_mosfet(\n",
    "        gate_oxide_thickness=tox,\n",
    "        channel_doping=1e18,\n",
    "        device_type='nmos',\n",
    "        log_iv=True,\n",
    "        iv_file=f\"tox_{int(tox*1000)}nm\",\n",
    "        vgs_sweep=(0.0, 1.5, 0.05),\n",
    "        vds=0.1\n",
    "    )\n",
    "    \n",
    "    print(f\"\\ntox = {tox*1000:.0f} nm:\")\n",
    "    print(f\"  Cox = {Cox_calc*1e6:.2f} uF/cm^2\")\n",
    "    print(f\"  Higher Cox -> Higher gm -> Faster switching\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Summary\n",
    "\n",
    "In this notebook, you learned:\n",
    "\n",
    "1. **MOSFET Structure**: Source, drain, gate, and channel regions\n",
    "2. **Transfer Characteristics**: Id vs Vgs, threshold voltage extraction\n",
    "3. **Output Characteristics**: Linear and saturation regions\n",
    "4. **NMOS vs PMOS**: Different carrier types and polarities\n",
    "5. **Scaling Effects**: Impact of channel length on performance\n",
    "\n",
    "**Key Equations:**\n",
    "- Linear region: $I_d = \\mu C_{ox}\\frac{W}{L}[(V_{gs}-V_{th})V_{ds} - \\frac{V_{ds}^2}{2}]$\n",
    "- Saturation: $I_d = \\frac{1}{2}\\mu C_{ox}\\frac{W}{L}(V_{gs}-V_{th})^2$\n",
    "\n",
    "**Next**: [05 - BJT](05_BJT.ipynb) - Bipolar Junction Transistors"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.9.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
