{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@128:138@HdlIdDef", "  reg     [15:0]  dac_dds_data = 'd0;\n\n  // internal signals\n\n  wire    [11:0]  dac_data_i_s;\n  wire    [11:0]  dac_data_q_s;\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9144/axi_ad9144_channel.v@118:128", "  reg     [15:0]  dac_dds_incr_1 = 'd0;\n  reg     [63:0]  dac_dds_data = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_0_s;\n  wire    [15:0]  dac_dds_data_1_s;\n  wire    [15:0]  dac_dds_data_2_s;\n  wire    [15:0]  dac_dds_data_3_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152_channel.v@119:129", "  reg     [63:0]  dac_dds_data = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_0_s;\n  wire    [15:0]  dac_dds_data_1_s;\n  wire    [15:0]  dac_dds_data_2_s;\n  wire    [15:0]  dac_dds_data_3_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_channel.v@128:138", "  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n\n  // pn7 function\n\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@120:130", "  reg     [63:0]  dac_dds_data = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_0_s;\n  wire    [15:0]  dac_dds_data_1_s;\n  wire    [15:0]  dac_dds_data_2_s;\n  wire    [15:0]  dac_dds_data_3_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@121:131", "\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_0_s;\n  wire    [15:0]  dac_dds_data_1_s;\n  wire    [15:0]  dac_dds_data_2_s;\n  wire    [15:0]  dac_dds_data_3_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@130:140", "  // internal signals\n\n  wire    [11:0]  dac_data_i_s;\n  wire    [11:0]  dac_data_q_s;\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@141:151", "  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n  wire    [15:0]  dac_iqcor_coeff_2_s;\n\n  // standard prbs functions\n\n"], ["hdl/library/axi_ad9152/axi_ad9152_channel.v@118:128", "  reg     [15:0]  dac_dds_incr_1 = 'd0;\n  reg     [63:0]  dac_dds_data = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_0_s;\n  wire    [15:0]  dac_dds_data_1_s;\n  wire    [15:0]  dac_dds_data_2_s;\n  wire    [15:0]  dac_dds_data_3_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@119:129", "  reg     [15:0]  dac_dds_incr_1 = 'd0;\n  reg     [63:0]  dac_dds_data = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_0_s;\n  wire    [15:0]  dac_dds_data_1_s;\n  wire    [15:0]  dac_dds_data_2_s;\n  wire    [15:0]  dac_dds_data_3_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@129:139", "  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n\n  // dac data select\n\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_channel.v@220:230", "  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n  wire    [ 15:0]   dac_pat_data_2_s;\n  wire    [  3:0]   dac_data_sel_s;\n\n  // dac data select\n\n"], ["hdl/library/axi_ad9144/axi_ad9144_channel.v@120:130", "\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_0_s;\n  wire    [15:0]  dac_dds_data_1_s;\n  wire    [15:0]  dac_dds_data_2_s;\n  wire    [15:0]  dac_dds_data_3_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@123:133", "  reg     [15:0]  dac_pat_data = 'd0;\n  reg     [15:0]  dac_dds_phase_0 = 'd0;\n  reg     [15:0]  dac_dds_phase_1 = 'd0;\n  reg     [15:0]  dac_dds_incr_0 = 'd0;\n  reg     [15:0]  dac_dds_incr_1 = 'd0;\n  reg     [15:0]  dac_dds_data = 'd0;\n\n  // internal signals\n\n  wire    [11:0]  dac_data_i_s;\n  wire    [11:0]  dac_data_q_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_channel.v@119:129", "  reg     [63:0]  dac_dds_data = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_0_s;\n  wire    [15:0]  dac_dds_data_1_s;\n  wire    [15:0]  dac_dds_data_2_s;\n  wire    [15:0]  dac_dds_data_3_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@131:141", "\n  wire    [11:0]  dac_data_i_s;\n  wire    [11:0]  dac_data_q_s;\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@129:139", "\n  // internal signals\n\n  wire    [11:0]  dac_data_i_s;\n  wire    [11:0]  dac_data_q_s;\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152_channel.v@128:138", "  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n\n  // pn7 function\n\n"], ["hdl/library/axi_ad9152/axi_ad9152_channel.v@120:130", "\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_0_s;\n  wire    [15:0]  dac_dds_data_1_s;\n  wire    [15:0]  dac_dds_data_2_s;\n  wire    [15:0]  dac_dds_data_3_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@132:142", "  wire    [11:0]  dac_data_i_s;\n  wire    [11:0]  dac_data_q_s;\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@127:137", "  reg     [15:0]  dac_dds_incr_1 = 'd0;\n  reg     [15:0]  dac_dds_data = 'd0;\n\n  // internal signals\n\n  wire    [11:0]  dac_data_i_s;\n  wire    [11:0]  dac_data_q_s;\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n"]], "Diff Content": {"Delete": [[133, "  wire    [11:0]  dac_data_q_s;\n"]], "Add": []}}