Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 19 15:56:32 2024
| Host         : DESKTOP-TJMPVE6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file platfomer_top_methodology_drc_routed.rpt -pb platfomer_top_methodology_drc_routed.pb -rpx platfomer_top_methodology_drc_routed.rpx
| Design       : platfomer_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 71
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 8          |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 1          |
| SYNTH-6   | Warning          | Timing of a block RAM might be sub-optimal     | 4          |
| TIMING-18 | Warning          | Missing input or output delay                  | 17         |
| TIMING-20 | Warning          | Non-clocked latch                              | 41         |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_100mhz_clk_wiz_0 and clk_100mhz_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100mhz_clk_wiz_0] -to [get_clocks clk_100mhz_clk_wiz_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_100mhz_clk_wiz_0 and clk_25mhz_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100mhz_clk_wiz_0] -to [get_clocks clk_25mhz_clk_wiz_0_1]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_100mhz_clk_wiz_0_1 and clk_100mhz_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100mhz_clk_wiz_0_1] -to [get_clocks clk_100mhz_clk_wiz_0]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk_100mhz_clk_wiz_0_1 and clk_25mhz_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100mhz_clk_wiz_0_1] -to [get_clocks clk_25mhz_clk_wiz_0]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks clk_25mhz_clk_wiz_0 and clk_100mhz_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_25mhz_clk_wiz_0] -to [get_clocks clk_100mhz_clk_wiz_0_1]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks clk_25mhz_clk_wiz_0 and clk_25mhz_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_25mhz_clk_wiz_0] -to [get_clocks clk_25mhz_clk_wiz_0_1]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks clk_25mhz_clk_wiz_0_1 and clk_100mhz_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_25mhz_clk_wiz_0_1] -to [get_clocks clk_100mhz_clk_wiz_0]
Related violations: <none>

TIMING-6#8 Critical Warning
No common primary clock between related clocks  
The clocks clk_25mhz_clk_wiz_0_1 and clk_25mhz_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_25mhz_clk_wiz_0_1] -to [get_clocks clk_25mhz_clk_wiz_0]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell life_unit/h_pos[9]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fruits_unit/f1/score_reg[0]/CLR, fruits_unit/f1/score_reg[1]/CLR, fruits_unit/f1/score_reg[2]/CLR, fruits_unit/f1/score_reg[3]/CLR, fruits_unit/f1/score_reg[4]/CLR, fruits_unit/f1/score_reg[5]/CLR, fruits_unit/f1/score_reg[6]/CLR, fruits_unit/f1/score_reg[7]/CLR, fruits_unit/f1/score_reg[8]/CLR, fruits_unit/f1/score_reg[9]/CLR, fruits_unit/f1/x_pos_reg[0]/CLR, fruits_unit/f1/x_pos_reg[1]/CLR, fruits_unit/f1/x_pos_reg[2]/CLR, fruits_unit/f1/x_pos_reg[3]/CLR, fruits_unit/f1/x_pos_reg[4]/CLR (the first 15 of 243 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance fruits_unit/sel, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance fruits_unit/sel__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance player_unit/sel, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance score_unit/sel__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on left relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on open_menu relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on right relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on speed_up relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on up relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on rgb[0] relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on rgb[10] relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on rgb[11] relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on rgb[1] relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on rgb[2] relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on rgb[3] relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on rgb[4] relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on rgb[5] relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on rgb[6] relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on rgb[7] relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on rgb[8] relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on rgb[9] relative to clock(s) clk_b, sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch menu_unit/restart_col_reg[0] cannot be properly analyzed as its control pin menu_unit/restart_col_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch menu_unit/restart_col_reg[1] cannot be properly analyzed as its control pin menu_unit/restart_col_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch menu_unit/restart_col_reg[2] cannot be properly analyzed as its control pin menu_unit/restart_col_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch menu_unit/restart_col_reg[3] cannot be properly analyzed as its control pin menu_unit/restart_col_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch menu_unit/restart_col_reg[4] cannot be properly analyzed as its control pin menu_unit/restart_col_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch menu_unit/restart_col_reg[5] cannot be properly analyzed as its control pin menu_unit/restart_col_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch menu_unit/restart_col_reg[6] cannot be properly analyzed as its control pin menu_unit/restart_col_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch menu_unit/restart_col_reg[7] cannot be properly analyzed as its control pin menu_unit/restart_col_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch menu_unit/restart_row_reg[0] cannot be properly analyzed as its control pin menu_unit/restart_row_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch menu_unit/restart_row_reg[1] cannot be properly analyzed as its control pin menu_unit/restart_row_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch menu_unit/restart_row_reg[2] cannot be properly analyzed as its control pin menu_unit/restart_row_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch menu_unit/restart_row_reg[3] cannot be properly analyzed as its control pin menu_unit/restart_row_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch menu_unit/restart_row_reg[4] cannot be properly analyzed as its control pin menu_unit/restart_row_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch menu_unit/restart_row_reg[5] cannot be properly analyzed as its control pin menu_unit/restart_row_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch menu_unit/restart_row_reg[6] cannot be properly analyzed as its control pin menu_unit/restart_row_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch menu_unit/resume_col_reg[0] cannot be properly analyzed as its control pin menu_unit/resume_col_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch menu_unit/resume_col_reg[1] cannot be properly analyzed as its control pin menu_unit/resume_col_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch menu_unit/resume_col_reg[2] cannot be properly analyzed as its control pin menu_unit/resume_col_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch menu_unit/resume_col_reg[3] cannot be properly analyzed as its control pin menu_unit/resume_col_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch menu_unit/resume_col_reg[4] cannot be properly analyzed as its control pin menu_unit/resume_col_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch menu_unit/resume_col_reg[5] cannot be properly analyzed as its control pin menu_unit/resume_col_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch menu_unit/resume_col_reg[6] cannot be properly analyzed as its control pin menu_unit/resume_col_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch menu_unit/resume_col_reg[7] cannot be properly analyzed as its control pin menu_unit/resume_col_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch menu_unit/resume_row_reg[0] cannot be properly analyzed as its control pin menu_unit/resume_row_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch menu_unit/resume_row_reg[1] cannot be properly analyzed as its control pin menu_unit/resume_row_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch menu_unit/resume_row_reg[2] cannot be properly analyzed as its control pin menu_unit/resume_row_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch menu_unit/resume_row_reg[3] cannot be properly analyzed as its control pin menu_unit/resume_row_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch menu_unit/resume_row_reg[4] cannot be properly analyzed as its control pin menu_unit/resume_row_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch menu_unit/resume_row_reg[5] cannot be properly analyzed as its control pin menu_unit/resume_row_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch menu_unit/resume_row_reg[6] cannot be properly analyzed as its control pin menu_unit/resume_row_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch score_unit/score_text_col_reg[0] cannot be properly analyzed as its control pin score_unit/score_text_col_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch score_unit/score_text_col_reg[1] cannot be properly analyzed as its control pin score_unit/score_text_col_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch score_unit/score_text_col_reg[2] cannot be properly analyzed as its control pin score_unit/score_text_col_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch score_unit/score_text_col_reg[3] cannot be properly analyzed as its control pin score_unit/score_text_col_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch score_unit/score_text_col_reg[4] cannot be properly analyzed as its control pin score_unit/score_text_col_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch score_unit/score_text_col_reg[5] cannot be properly analyzed as its control pin score_unit/score_text_col_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch score_unit/score_text_col_reg[6] cannot be properly analyzed as its control pin score_unit/score_text_col_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch score_unit/score_text_row_reg[0] cannot be properly analyzed as its control pin score_unit/score_text_row_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch score_unit/score_text_row_reg[1] cannot be properly analyzed as its control pin score_unit/score_text_row_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch score_unit/score_text_row_reg[2] cannot be properly analyzed as its control pin score_unit/score_text_row_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch score_unit/score_text_row_reg[3] cannot be properly analyzed as its control pin score_unit/score_text_row_reg[3]/G is not reached by a timing clock
Related violations: <none>


