# template: S1<->FW<->CDN1
# name
cdn1

# Components: name type stateful inputs in_back outputs out_back [cpu_coeff] [mem_coeff] [[outgoing_coeff]] [[outgoing_back]]
# type={source, normal, end}; values separated by tabs; coeff separated by comma - first fw_in, then bw_in, then +constant; outgoing for diff outputs separated by ;
S1		source	True	0	1	1	0	[0,0]	[0,0]	[]		[]
FW		normal	True	1	1	1	1	[1,1,0]	[1,1,0]	[[1,0]]	[[1,0]]
CDN1	end		False 	1	0	0	1	[1,0]	[1,0]	[]		[[1,0]]

# Arcs: direction src_name src_output dest_name dest_input max_delay
forward		S1		0	FW		0	20
forward		FW		0	CDN1	0	20
backward	CDN1	0	FW		0	20
backward	FW		0	S1		0	20