/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [12:0] _07_;
  wire [5:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[84] | in_data[85]) & (in_data[9] | in_data[52]));
  assign celloutsig_0_20z = ~((celloutsig_0_19z | celloutsig_0_16z) & (celloutsig_0_3z | celloutsig_0_13z));
  assign celloutsig_0_21z = ~((celloutsig_0_16z | celloutsig_0_7z) & (_00_ | celloutsig_0_2z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_1z) & (in_data[2] | celloutsig_0_0z));
  assign celloutsig_0_23z = ~((celloutsig_0_9z | celloutsig_0_3z) & (celloutsig_0_6z | celloutsig_0_7z));
  assign celloutsig_0_24z = ~((celloutsig_0_17z | celloutsig_0_12z) & (celloutsig_0_3z | celloutsig_0_15z));
  assign celloutsig_0_25z = ~((celloutsig_0_21z | celloutsig_0_18z) & (celloutsig_0_24z | celloutsig_0_0z));
  assign celloutsig_0_26z = ~((celloutsig_0_8z | celloutsig_0_8z) & (celloutsig_0_8z | celloutsig_0_6z));
  assign celloutsig_0_27z = ~((_01_ | _02_) & (celloutsig_0_7z | celloutsig_0_15z));
  assign celloutsig_0_28z = ~((in_data[80] | celloutsig_0_6z) & (celloutsig_0_13z | celloutsig_0_23z));
  assign celloutsig_0_29z = ~((celloutsig_0_1z | _03_) & (celloutsig_0_28z | celloutsig_0_2z));
  assign celloutsig_0_30z = ~((celloutsig_0_6z | celloutsig_0_16z) & (celloutsig_0_7z | celloutsig_0_15z));
  assign celloutsig_0_31z = ~((_04_ | celloutsig_0_7z) & (celloutsig_0_24z | celloutsig_0_7z));
  assign celloutsig_0_3z = ~((in_data[22] | in_data[86]) & (in_data[19] | celloutsig_0_1z));
  assign celloutsig_0_33z = ~((_01_ | celloutsig_0_5z) & (_05_ | celloutsig_0_20z));
  assign celloutsig_0_34z = ~((celloutsig_0_31z | celloutsig_0_5z) & (celloutsig_0_18z | celloutsig_0_17z));
  assign celloutsig_0_35z = ~((celloutsig_0_1z | celloutsig_0_30z) & (celloutsig_0_29z | celloutsig_0_29z));
  assign celloutsig_0_36z = ~((celloutsig_0_12z | celloutsig_0_18z) & (celloutsig_0_7z | celloutsig_0_3z));
  assign celloutsig_0_38z = ~((celloutsig_0_0z | celloutsig_0_35z) & (celloutsig_0_18z | celloutsig_0_31z));
  assign celloutsig_0_39z = ~((_02_ | celloutsig_0_10z) & (celloutsig_0_20z | celloutsig_0_2z));
  assign celloutsig_0_41z = ~((_05_ | celloutsig_0_30z) & (celloutsig_0_28z | celloutsig_0_9z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z | in_data[44]) & (in_data[40] | celloutsig_0_1z));
  assign celloutsig_0_43z = ~((celloutsig_0_31z | celloutsig_0_12z) & (celloutsig_0_25z | celloutsig_0_7z));
  assign celloutsig_0_44z = ~((celloutsig_0_34z | celloutsig_0_13z) & (celloutsig_0_17z | celloutsig_0_41z));
  assign celloutsig_0_45z = ~((celloutsig_0_18z | celloutsig_0_7z) & (celloutsig_0_9z | celloutsig_0_4z));
  assign celloutsig_0_48z = ~((celloutsig_0_28z | celloutsig_0_29z) & (celloutsig_0_11z | _03_));
  assign celloutsig_0_49z = ~((celloutsig_0_2z | celloutsig_0_3z) & (celloutsig_0_18z | celloutsig_0_5z));
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_4z) & (in_data[17] | celloutsig_0_4z));
  assign celloutsig_0_52z = ~((celloutsig_0_21z | celloutsig_0_18z) & (in_data[32] | celloutsig_0_45z));
  assign celloutsig_0_55z = ~((_02_ | celloutsig_0_34z) & (celloutsig_0_44z | celloutsig_0_13z));
  assign celloutsig_0_56z = ~((celloutsig_0_12z | celloutsig_0_30z) & (celloutsig_0_48z | celloutsig_0_19z));
  assign celloutsig_0_57z = ~((celloutsig_0_49z | celloutsig_0_38z) & (celloutsig_0_5z | celloutsig_0_17z));
  assign celloutsig_0_58z = ~((_04_ | celloutsig_0_29z) & (celloutsig_0_27z | celloutsig_0_26z));
  assign celloutsig_0_59z = ~((celloutsig_0_0z | celloutsig_0_28z) & (celloutsig_0_6z | celloutsig_0_57z));
  assign celloutsig_0_60z = ~((celloutsig_0_43z | celloutsig_0_30z) & (celloutsig_0_18z | celloutsig_0_2z));
  assign celloutsig_0_6z = ~((celloutsig_0_4z | celloutsig_0_2z) & (in_data[58] | celloutsig_0_2z));
  assign celloutsig_0_66z = ~((celloutsig_0_33z | celloutsig_0_36z) & (celloutsig_0_36z | celloutsig_0_3z));
  assign celloutsig_0_67z = ~((celloutsig_0_48z | celloutsig_0_36z) & (celloutsig_0_39z | celloutsig_0_27z));
  assign celloutsig_0_68z = ~((celloutsig_0_7z | celloutsig_0_67z) & (celloutsig_0_67z | celloutsig_0_59z));
  assign celloutsig_0_7z = ~((celloutsig_0_6z | celloutsig_0_4z) & (celloutsig_0_2z | celloutsig_0_1z));
  assign celloutsig_0_74z = ~((celloutsig_0_66z | celloutsig_0_5z) & (celloutsig_0_1z | celloutsig_0_30z));
  assign celloutsig_0_77z = ~((celloutsig_0_74z | celloutsig_0_60z) & (celloutsig_0_55z | celloutsig_0_52z));
  assign celloutsig_0_8z = ~((celloutsig_0_6z | celloutsig_0_2z) & (celloutsig_0_3z | celloutsig_0_0z));
  assign celloutsig_0_83z = ~((celloutsig_0_21z | celloutsig_0_59z) & (celloutsig_0_52z | celloutsig_0_6z));
  assign celloutsig_1_0z = ~((in_data[175] | in_data[142]) & (in_data[157] | in_data[145]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[132]) & (celloutsig_1_0z | in_data[153]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[167]) & (celloutsig_1_1z | in_data[103]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[116]) & (celloutsig_1_0z | celloutsig_1_2z));
  assign celloutsig_1_4z = ~((in_data[143] | celloutsig_1_3z) & (celloutsig_1_3z | celloutsig_1_1z));
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_1z) & (celloutsig_1_3z | celloutsig_1_2z));
  assign celloutsig_1_6z = ~((celloutsig_1_4z | celloutsig_1_5z) & (celloutsig_1_1z | celloutsig_1_2z));
  assign celloutsig_0_9z = ~((celloutsig_0_6z | celloutsig_0_4z) & (celloutsig_0_2z | celloutsig_0_8z));
  assign celloutsig_1_7z = ~((celloutsig_1_6z | celloutsig_1_2z) & (celloutsig_1_5z | celloutsig_1_0z));
  assign celloutsig_1_8z = ~((celloutsig_1_7z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_3z));
  assign celloutsig_1_9z = ~((celloutsig_1_5z | in_data[110]) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_1_11z = ~((celloutsig_1_5z | celloutsig_1_9z) & (celloutsig_1_9z | celloutsig_1_0z));
  assign celloutsig_1_15z = ~((celloutsig_1_4z | celloutsig_1_3z) & (in_data[110] | celloutsig_1_9z));
  assign celloutsig_1_16z = ~((celloutsig_1_6z | celloutsig_1_4z) & (celloutsig_1_4z | in_data[142]));
  assign celloutsig_0_10z = ~((celloutsig_0_7z | celloutsig_0_3z) & (celloutsig_0_2z | celloutsig_0_1z));
  assign celloutsig_1_17z = ~((celloutsig_1_8z | celloutsig_1_11z) & (celloutsig_1_15z | celloutsig_1_16z));
  assign celloutsig_1_18z = ~((celloutsig_1_1z | celloutsig_1_4z) & (celloutsig_1_17z | celloutsig_1_0z));
  assign celloutsig_1_19z = ~((celloutsig_1_8z | celloutsig_1_16z) & (celloutsig_1_6z | celloutsig_1_4z));
  assign celloutsig_0_11z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_8z | celloutsig_0_1z));
  assign celloutsig_0_1z = ~((in_data[48] | in_data[19]) & (in_data[82] | in_data[88]));
  assign celloutsig_0_12z = ~((celloutsig_0_10z | celloutsig_0_0z) & (celloutsig_0_5z | celloutsig_0_3z));
  assign celloutsig_0_13z = ~((celloutsig_0_10z | in_data[92]) & (celloutsig_0_4z | celloutsig_0_9z));
  assign celloutsig_0_15z = ~((celloutsig_0_6z | celloutsig_0_10z) & (celloutsig_0_12z | celloutsig_0_2z));
  assign celloutsig_0_16z = ~((celloutsig_0_6z | in_data[0]) & (celloutsig_0_15z | celloutsig_0_3z));
  assign celloutsig_0_17z = ~((celloutsig_0_11z | celloutsig_0_16z) & (celloutsig_0_15z | celloutsig_0_7z));
  assign celloutsig_0_18z = ~((celloutsig_0_1z | celloutsig_0_0z) & (celloutsig_0_17z | celloutsig_0_5z));
  assign celloutsig_0_19z = ~((celloutsig_0_13z | celloutsig_0_11z) & (celloutsig_0_13z | celloutsig_0_2z));
  reg [12:0] _80_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _80_ <= 13'h0000;
    else _80_ <= { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z };
  assign { _07_[12], _03_, _07_[10:7], _04_, _07_[5:4], _02_, _07_[2:0] } = _80_;
  reg [10:0] _81_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _81_ <= 11'h000;
    else _81_ <= { celloutsig_0_77z, celloutsig_0_56z, celloutsig_0_67z, celloutsig_0_3z, celloutsig_0_48z, celloutsig_0_58z, celloutsig_0_77z, celloutsig_0_68z, celloutsig_0_34z, celloutsig_0_29z, celloutsig_0_2z };
  assign out_data[10:0] = _81_;
  reg [5:0] _82_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _82_ <= 6'h00;
    else _82_ <= { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_1z };
  assign { _08_[5], _06_, _01_, _08_[2], _05_, _00_ } = _82_;
  assign { _07_[11], _07_[6], _07_[3] } = { _03_, _04_, _02_ };
  assign { _08_[4:3], _08_[1:0] } = { _06_, _01_, _05_, _00_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z };
endmodule
