Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Apr 10 16:29:41 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree        1           
TIMING-17  Critical Warning  Non-clocked sequential cell  12          
TIMING-16  Warning           Large setup violation        70          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (146)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (146)
---------------------------------
 There are 146 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.892    -1752.287                     76                 1640        0.111        0.000                      0                 1640        0.264        0.000                       0                   589  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
SYSCLK_P                       {0.000 2.500}        5.000           200.000         
USER_CLOCK                     {0.000 5.000}        10.000          100.000         
  CLK_OUT1_system_clk_creator  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_creator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_CLOCK                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK_OUT1_system_clk_creator      -29.892    -1752.287                     76                 1625        0.111        0.000                      0                 1625        0.264        0.000                       0                   585  
  clkfbout_system_clk_creator                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            CLK_OUT1_system_clk_creator  CLK_OUT1_system_clk_creator        3.902        0.000                      0                   15        0.321        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       CLK_OUT1_system_clk_creator                               
(none)                       clkfbout_system_clk_creator                               
(none)                                                    CLK_OUT1_system_clk_creator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :           76  Failing Endpoints,  Worst Slack      -29.892ns,  Total Violation    -1752.287ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.892ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.680ns  (logic 22.803ns (65.753%)  route 11.877ns (34.247%))
  Logic Levels:           195  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=6 LUT4=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.334ns = ( 2.666 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.902ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.239    -2.902    clk
    SLICE_X74Y184        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.259    -2.643 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308    -2.334    adjustable_clock/divisor[15]
    DSP48_X6Y72          DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     0.403 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.681     1.084    adjustable_clock/counter3_n_104
    SLICE_X76Y187        LUT1 (Prop_lut1_I0_O)        0.043     1.127 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.127    adjustable_clock/clk_out_i_577_n_0
    SLICE_X76Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.383 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.383    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X76Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.437 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.437    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X76Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.491 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.491    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X76Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.545 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.545    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X76Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.599 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.599    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X76Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.653 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.615     2.268    adjustable_clock/counter2[24]
    SLICE_X77Y189        LUT2 (Prop_lut2_I1_O)        0.043     2.311 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.311    adjustable_clock/clk_out_i_691_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.578 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.578    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.631 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.631    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.684 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.684    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.737 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.737    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.790 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.790    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.843 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.843    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.982 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.422     3.404    adjustable_clock/counter2[23]
    SLICE_X76Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     3.789 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.789    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X76Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.843 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.843    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X76Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.897 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X76Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.951 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X76Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.005 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.005    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X76Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.059 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.059    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X76Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.192 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.404     4.596    adjustable_clock/counter2[22]
    SLICE_X75Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.968 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.968    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X75Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.021 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.021    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X75Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.074 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.001     5.075    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X75Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.128 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.128    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X75Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.181 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.181    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X75Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.234 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.234    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X75Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.373 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.333     5.706    adjustable_clock/counter2[21]
    SLICE_X74Y202        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.091 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.091    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X74Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.145 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.145    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X74Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.199 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.199    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X74Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.253 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.253    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X74Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.307 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.307    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X74Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.361 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.361    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X74Y208        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.494 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385     6.879    adjustable_clock/counter2[20]
    SLICE_X75Y208        LUT2 (Prop_lut2_I1_O)        0.128     7.007 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.007    adjustable_clock/clk_out_i_702_n_0
    SLICE_X75Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.274 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.274    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X75Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.327 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.327    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X75Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.380 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.380    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X75Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.433 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.433    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X75Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.486 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.486    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X75Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.539    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X75Y214        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.678 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.368     8.046    adjustable_clock/counter2[19]
    SLICE_X76Y214        LUT2 (Prop_lut2_I1_O)        0.131     8.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X76Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X76Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X76Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X76Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X76Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X76Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X76Y220        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.379     9.215    adjustable_clock/counter2[18]
    SLICE_X77Y220        LUT2 (Prop_lut2_I1_O)        0.128     9.343 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.343    adjustable_clock/clk_out_i_709_n_0
    SLICE_X77Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.610 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.610    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X77Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.663 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.663    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X77Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.716 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.716    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X77Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.769 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.769    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X77Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.822 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.007     9.829    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X77Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.882 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.882    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X77Y226        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.021 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.380    10.401    adjustable_clock/counter2[17]
    SLICE_X77Y228        LUT3 (Prop_lut3_I0_O)        0.131    10.532 r  adjustable_clock/clk_out_i_655/O
                         net (fo=1, routed)           0.000    10.532    adjustable_clock/clk_out_i_655_n_0
    SLICE_X77Y228        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.727 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.727    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X77Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.780 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.780    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X77Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.833 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.833    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X77Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.886 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.886    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X77Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.939 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.939    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X77Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.078 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    11.470    adjustable_clock/counter2[16]
    SLICE_X77Y236        LUT3 (Prop_lut3_I0_O)        0.131    11.601 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    11.601    adjustable_clock/clk_out_i_530_n_0
    SLICE_X77Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.868 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.868    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X77Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.921 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.921    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X77Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.974 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.974    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X77Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.027 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.027    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X77Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.166 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.391    12.556    adjustable_clock/counter2[15]
    SLICE_X76Y242        LUT3 (Prop_lut3_I0_O)        0.131    12.687 r  adjustable_clock/clk_out_i_544/O
                         net (fo=1, routed)           0.000    12.687    adjustable_clock/clk_out_i_544_n_0
    SLICE_X76Y242        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.943 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    12.943    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X76Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.997 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.997    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X76Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.051 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.051    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X76Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.105 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.105    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X76Y246        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.238 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.326    13.565    adjustable_clock/counter2[14]
    SLICE_X76Y247        LUT3 (Prop_lut3_I0_O)        0.128    13.693 r  adjustable_clock/clk_out_i_761/O
                         net (fo=1, routed)           0.000    13.693    adjustable_clock/clk_out_i_761_n_0
    SLICE_X76Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X76Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X76Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.001    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X76Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X76Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X76Y252        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X76Y253        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X77Y253        LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X77Y253        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X77Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X77Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X77Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X77Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X77Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X77Y259        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.349    15.809    adjustable_clock/counter2[12]
    SLICE_X76Y257        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.194 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.194    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X76Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.248 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.248    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X76Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.302 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.302    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X76Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.356 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.356    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X76Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X76Y262        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.464 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.464    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X76Y263        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.597 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.383    16.980    adjustable_clock/counter2[11]
    SLICE_X77Y263        LUT3 (Prop_lut3_I0_O)        0.128    17.108 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    17.108    adjustable_clock/clk_out_i_686_n_0
    SLICE_X77Y263        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.375 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.375    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X77Y264        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.428 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X77Y265        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.481 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.481    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X77Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.534 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.534    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X77Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.587 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.587    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X77Y268        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.726 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.453    18.178    adjustable_clock/counter2[10]
    SLICE_X78Y266        LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X78Y266        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X78Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X78Y268        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X78Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.727    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X78Y270        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.781 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.781    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X78Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.835 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.835    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X78Y272        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.968 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.355    19.324    adjustable_clock/counter2[9]
    SLICE_X76Y271        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.706 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.706    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X76Y272        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.760 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.760    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X76Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.814 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.814    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X76Y274        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.868 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.007    19.875    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X76Y275        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X76Y276        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X76Y277        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.349    20.465    adjustable_clock/counter2[8]
    SLICE_X75Y277        LUT2 (Prop_lut2_I1_O)        0.128    20.593 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.593    adjustable_clock/clk_out_i_785_n_0
    SLICE_X75Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.860 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.860    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X75Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.913 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.913    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X75Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.966 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X75Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.019 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.019    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X75Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.072 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.072    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X75Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.125 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.125    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X75Y283        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.264 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.414    21.677    adjustable_clock/counter2[7]
    SLICE_X74Y285        LUT3 (Prop_lut3_I0_O)        0.131    21.808 r  adjustable_clock/clk_out_i_627/O
                         net (fo=1, routed)           0.000    21.808    adjustable_clock/clk_out_i_627_n_0
    SLICE_X74Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    22.054 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.054    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X74Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.108 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.108    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X74Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.162 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.162    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X74Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.216 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.216    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X74Y289        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.349 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.385    22.734    adjustable_clock/counter2[6]
    SLICE_X75Y289        LUT2 (Prop_lut2_I1_O)        0.128    22.862 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.862    adjustable_clock/clk_out_i_792_n_0
    SLICE_X75Y289        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.129 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.129    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X75Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.182 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.182    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X75Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.235 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.235    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X75Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.288 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.288    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X75Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.341 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.341    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X75Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.394 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.394    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X75Y295        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.533 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.453    23.986    adjustable_clock/counter2[5]
    SLICE_X76Y294        LUT2 (Prop_lut2_I1_O)        0.131    24.117 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    24.117    adjustable_clock/clk_out_i_804_n_0
    SLICE_X76Y294        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X76Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.427 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.427    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X76Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.481 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.481    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X76Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.535 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.535    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X76Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.589 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.589    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X76Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.643 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.001    24.644    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.389    25.166    adjustable_clock/counter2[4]
    SLICE_X78Y299        LUT2 (Prop_lut2_I1_O)        0.128    25.294 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.294    adjustable_clock/clk_out_i_800_n_0
    SLICE_X78Y299        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.550 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.001    25.550    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X78Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.604 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.604    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X78Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.658 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.658    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X78Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.712 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.712    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X78Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.766 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.766    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X78Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.820 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.820    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X78Y305        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.953 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.386    26.339    adjustable_clock/counter2[3]
    SLICE_X77Y304        LUT2 (Prop_lut2_I1_O)        0.128    26.467 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.467    adjustable_clock/clk_out_i_812_n_0
    SLICE_X77Y304        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.734 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.734    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X77Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.787 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.787    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X77Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.840 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.840    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X77Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.893 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.893    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X77Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.946 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.946    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X77Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.999 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.999    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X77Y310        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.138 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.592    adjustable_clock/counter2[2]
    SLICE_X76Y308        LUT2 (Prop_lut2_I1_O)        0.131    27.723 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.723    adjustable_clock/clk_out_i_808_n_0
    SLICE_X76Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.979 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.979    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X76Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.033 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.033    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X76Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.087 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.087    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X76Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.141 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    28.141    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X76Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.195 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.195    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.249 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.249    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X76Y314        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.382 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.469    28.851    adjustable_clock/counter2[1]
    SLICE_X77Y311        LUT2 (Prop_lut2_I1_O)        0.128    28.979 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.979    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X77Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.238 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.238    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X77Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.291 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.291    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X77Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.344 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.344    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X77Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.397 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.397    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X77Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.450 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.450    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X77Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.503 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.931    adjustable_clock/counter2[0]
    SLICE_X75Y315        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    30.218 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.218    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X75Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.271 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.271    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X75Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.324 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.324    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X75Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.377 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.377    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X75Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.430 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.430    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X75Y320        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    30.596 r  adjustable_clock/counter_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.365    30.961    adjustable_clock/counter1[22]
    SLICE_X74Y320        LUT4 (Prop_lut4_I1_O)        0.123    31.084 r  adjustable_clock/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.000    31.084    adjustable_clock/counter[0]_i_18__0_n_0
    SLICE_X74Y320        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.264 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    31.264    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X74Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.318 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.461    31.778    adjustable_clock/clear
    SLICE_X73Y320        FDRE                                         r  adjustable_clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.347     2.666    adjustable_clock/CLK_OUT1
    SLICE_X73Y320        FDRE                                         r  adjustable_clock/counter_reg[12]/C
                         clock pessimism             -0.460     2.206    
                         clock uncertainty           -0.067     2.139    
    SLICE_X73Y320        FDRE (Setup_fdre_C_R)       -0.253     1.886    adjustable_clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          1.886    
                         arrival time                         -31.778    
  -------------------------------------------------------------------
                         slack                                -29.892    

Slack (VIOLATED) :        -29.892ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.680ns  (logic 22.803ns (65.753%)  route 11.877ns (34.247%))
  Logic Levels:           195  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=6 LUT4=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.334ns = ( 2.666 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.902ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.239    -2.902    clk
    SLICE_X74Y184        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.259    -2.643 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308    -2.334    adjustable_clock/divisor[15]
    DSP48_X6Y72          DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     0.403 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.681     1.084    adjustable_clock/counter3_n_104
    SLICE_X76Y187        LUT1 (Prop_lut1_I0_O)        0.043     1.127 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.127    adjustable_clock/clk_out_i_577_n_0
    SLICE_X76Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.383 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.383    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X76Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.437 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.437    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X76Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.491 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.491    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X76Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.545 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.545    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X76Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.599 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.599    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X76Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.653 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.615     2.268    adjustable_clock/counter2[24]
    SLICE_X77Y189        LUT2 (Prop_lut2_I1_O)        0.043     2.311 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.311    adjustable_clock/clk_out_i_691_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.578 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.578    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.631 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.631    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.684 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.684    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.737 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.737    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.790 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.790    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.843 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.843    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.982 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.422     3.404    adjustable_clock/counter2[23]
    SLICE_X76Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     3.789 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.789    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X76Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.843 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.843    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X76Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.897 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X76Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.951 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X76Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.005 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.005    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X76Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.059 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.059    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X76Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.192 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.404     4.596    adjustable_clock/counter2[22]
    SLICE_X75Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.968 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.968    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X75Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.021 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.021    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X75Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.074 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.001     5.075    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X75Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.128 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.128    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X75Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.181 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.181    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X75Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.234 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.234    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X75Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.373 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.333     5.706    adjustable_clock/counter2[21]
    SLICE_X74Y202        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.091 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.091    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X74Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.145 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.145    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X74Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.199 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.199    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X74Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.253 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.253    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X74Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.307 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.307    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X74Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.361 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.361    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X74Y208        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.494 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385     6.879    adjustable_clock/counter2[20]
    SLICE_X75Y208        LUT2 (Prop_lut2_I1_O)        0.128     7.007 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.007    adjustable_clock/clk_out_i_702_n_0
    SLICE_X75Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.274 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.274    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X75Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.327 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.327    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X75Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.380 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.380    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X75Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.433 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.433    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X75Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.486 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.486    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X75Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.539    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X75Y214        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.678 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.368     8.046    adjustable_clock/counter2[19]
    SLICE_X76Y214        LUT2 (Prop_lut2_I1_O)        0.131     8.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X76Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X76Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X76Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X76Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X76Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X76Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X76Y220        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.379     9.215    adjustable_clock/counter2[18]
    SLICE_X77Y220        LUT2 (Prop_lut2_I1_O)        0.128     9.343 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.343    adjustable_clock/clk_out_i_709_n_0
    SLICE_X77Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.610 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.610    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X77Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.663 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.663    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X77Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.716 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.716    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X77Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.769 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.769    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X77Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.822 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.007     9.829    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X77Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.882 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.882    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X77Y226        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.021 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.380    10.401    adjustable_clock/counter2[17]
    SLICE_X77Y228        LUT3 (Prop_lut3_I0_O)        0.131    10.532 r  adjustable_clock/clk_out_i_655/O
                         net (fo=1, routed)           0.000    10.532    adjustable_clock/clk_out_i_655_n_0
    SLICE_X77Y228        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.727 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.727    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X77Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.780 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.780    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X77Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.833 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.833    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X77Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.886 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.886    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X77Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.939 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.939    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X77Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.078 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    11.470    adjustable_clock/counter2[16]
    SLICE_X77Y236        LUT3 (Prop_lut3_I0_O)        0.131    11.601 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    11.601    adjustable_clock/clk_out_i_530_n_0
    SLICE_X77Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.868 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.868    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X77Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.921 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.921    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X77Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.974 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.974    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X77Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.027 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.027    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X77Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.166 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.391    12.556    adjustable_clock/counter2[15]
    SLICE_X76Y242        LUT3 (Prop_lut3_I0_O)        0.131    12.687 r  adjustable_clock/clk_out_i_544/O
                         net (fo=1, routed)           0.000    12.687    adjustable_clock/clk_out_i_544_n_0
    SLICE_X76Y242        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.943 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    12.943    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X76Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.997 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.997    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X76Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.051 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.051    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X76Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.105 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.105    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X76Y246        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.238 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.326    13.565    adjustable_clock/counter2[14]
    SLICE_X76Y247        LUT3 (Prop_lut3_I0_O)        0.128    13.693 r  adjustable_clock/clk_out_i_761/O
                         net (fo=1, routed)           0.000    13.693    adjustable_clock/clk_out_i_761_n_0
    SLICE_X76Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X76Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X76Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.001    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X76Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X76Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X76Y252        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X76Y253        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X77Y253        LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X77Y253        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X77Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X77Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X77Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X77Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X77Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X77Y259        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.349    15.809    adjustable_clock/counter2[12]
    SLICE_X76Y257        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.194 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.194    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X76Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.248 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.248    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X76Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.302 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.302    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X76Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.356 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.356    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X76Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X76Y262        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.464 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.464    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X76Y263        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.597 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.383    16.980    adjustable_clock/counter2[11]
    SLICE_X77Y263        LUT3 (Prop_lut3_I0_O)        0.128    17.108 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    17.108    adjustable_clock/clk_out_i_686_n_0
    SLICE_X77Y263        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.375 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.375    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X77Y264        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.428 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X77Y265        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.481 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.481    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X77Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.534 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.534    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X77Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.587 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.587    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X77Y268        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.726 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.453    18.178    adjustable_clock/counter2[10]
    SLICE_X78Y266        LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X78Y266        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X78Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X78Y268        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X78Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.727    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X78Y270        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.781 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.781    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X78Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.835 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.835    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X78Y272        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.968 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.355    19.324    adjustable_clock/counter2[9]
    SLICE_X76Y271        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.706 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.706    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X76Y272        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.760 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.760    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X76Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.814 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.814    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X76Y274        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.868 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.007    19.875    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X76Y275        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X76Y276        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X76Y277        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.349    20.465    adjustable_clock/counter2[8]
    SLICE_X75Y277        LUT2 (Prop_lut2_I1_O)        0.128    20.593 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.593    adjustable_clock/clk_out_i_785_n_0
    SLICE_X75Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.860 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.860    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X75Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.913 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.913    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X75Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.966 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X75Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.019 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.019    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X75Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.072 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.072    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X75Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.125 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.125    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X75Y283        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.264 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.414    21.677    adjustable_clock/counter2[7]
    SLICE_X74Y285        LUT3 (Prop_lut3_I0_O)        0.131    21.808 r  adjustable_clock/clk_out_i_627/O
                         net (fo=1, routed)           0.000    21.808    adjustable_clock/clk_out_i_627_n_0
    SLICE_X74Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    22.054 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.054    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X74Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.108 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.108    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X74Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.162 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.162    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X74Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.216 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.216    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X74Y289        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.349 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.385    22.734    adjustable_clock/counter2[6]
    SLICE_X75Y289        LUT2 (Prop_lut2_I1_O)        0.128    22.862 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.862    adjustable_clock/clk_out_i_792_n_0
    SLICE_X75Y289        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.129 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.129    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X75Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.182 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.182    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X75Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.235 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.235    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X75Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.288 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.288    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X75Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.341 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.341    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X75Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.394 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.394    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X75Y295        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.533 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.453    23.986    adjustable_clock/counter2[5]
    SLICE_X76Y294        LUT2 (Prop_lut2_I1_O)        0.131    24.117 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    24.117    adjustable_clock/clk_out_i_804_n_0
    SLICE_X76Y294        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X76Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.427 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.427    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X76Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.481 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.481    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X76Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.535 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.535    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X76Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.589 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.589    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X76Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.643 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.001    24.644    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.389    25.166    adjustable_clock/counter2[4]
    SLICE_X78Y299        LUT2 (Prop_lut2_I1_O)        0.128    25.294 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.294    adjustable_clock/clk_out_i_800_n_0
    SLICE_X78Y299        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.550 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.001    25.550    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X78Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.604 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.604    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X78Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.658 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.658    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X78Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.712 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.712    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X78Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.766 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.766    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X78Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.820 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.820    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X78Y305        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.953 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.386    26.339    adjustable_clock/counter2[3]
    SLICE_X77Y304        LUT2 (Prop_lut2_I1_O)        0.128    26.467 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.467    adjustable_clock/clk_out_i_812_n_0
    SLICE_X77Y304        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.734 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.734    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X77Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.787 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.787    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X77Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.840 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.840    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X77Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.893 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.893    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X77Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.946 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.946    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X77Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.999 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.999    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X77Y310        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.138 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.592    adjustable_clock/counter2[2]
    SLICE_X76Y308        LUT2 (Prop_lut2_I1_O)        0.131    27.723 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.723    adjustable_clock/clk_out_i_808_n_0
    SLICE_X76Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.979 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.979    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X76Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.033 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.033    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X76Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.087 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.087    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X76Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.141 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    28.141    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X76Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.195 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.195    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.249 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.249    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X76Y314        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.382 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.469    28.851    adjustable_clock/counter2[1]
    SLICE_X77Y311        LUT2 (Prop_lut2_I1_O)        0.128    28.979 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.979    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X77Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.238 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.238    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X77Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.291 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.291    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X77Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.344 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.344    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X77Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.397 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.397    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X77Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.450 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.450    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X77Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.503 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.931    adjustable_clock/counter2[0]
    SLICE_X75Y315        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    30.218 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.218    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X75Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.271 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.271    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X75Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.324 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.324    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X75Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.377 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.377    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X75Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.430 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.430    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X75Y320        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    30.596 r  adjustable_clock/counter_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.365    30.961    adjustable_clock/counter1[22]
    SLICE_X74Y320        LUT4 (Prop_lut4_I1_O)        0.123    31.084 r  adjustable_clock/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.000    31.084    adjustable_clock/counter[0]_i_18__0_n_0
    SLICE_X74Y320        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.264 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    31.264    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X74Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.318 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.461    31.778    adjustable_clock/clear
    SLICE_X73Y320        FDRE                                         r  adjustable_clock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.347     2.666    adjustable_clock/CLK_OUT1
    SLICE_X73Y320        FDRE                                         r  adjustable_clock/counter_reg[13]/C
                         clock pessimism             -0.460     2.206    
                         clock uncertainty           -0.067     2.139    
    SLICE_X73Y320        FDRE (Setup_fdre_C_R)       -0.253     1.886    adjustable_clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          1.886    
                         arrival time                         -31.778    
  -------------------------------------------------------------------
                         slack                                -29.892    

Slack (VIOLATED) :        -29.892ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.680ns  (logic 22.803ns (65.753%)  route 11.877ns (34.247%))
  Logic Levels:           195  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=6 LUT4=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.334ns = ( 2.666 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.902ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.239    -2.902    clk
    SLICE_X74Y184        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.259    -2.643 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308    -2.334    adjustable_clock/divisor[15]
    DSP48_X6Y72          DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     0.403 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.681     1.084    adjustable_clock/counter3_n_104
    SLICE_X76Y187        LUT1 (Prop_lut1_I0_O)        0.043     1.127 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.127    adjustable_clock/clk_out_i_577_n_0
    SLICE_X76Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.383 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.383    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X76Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.437 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.437    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X76Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.491 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.491    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X76Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.545 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.545    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X76Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.599 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.599    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X76Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.653 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.615     2.268    adjustable_clock/counter2[24]
    SLICE_X77Y189        LUT2 (Prop_lut2_I1_O)        0.043     2.311 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.311    adjustable_clock/clk_out_i_691_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.578 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.578    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.631 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.631    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.684 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.684    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.737 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.737    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.790 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.790    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.843 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.843    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.982 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.422     3.404    adjustable_clock/counter2[23]
    SLICE_X76Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     3.789 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.789    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X76Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.843 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.843    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X76Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.897 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X76Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.951 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X76Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.005 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.005    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X76Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.059 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.059    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X76Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.192 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.404     4.596    adjustable_clock/counter2[22]
    SLICE_X75Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.968 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.968    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X75Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.021 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.021    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X75Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.074 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.001     5.075    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X75Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.128 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.128    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X75Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.181 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.181    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X75Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.234 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.234    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X75Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.373 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.333     5.706    adjustable_clock/counter2[21]
    SLICE_X74Y202        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.091 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.091    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X74Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.145 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.145    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X74Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.199 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.199    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X74Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.253 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.253    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X74Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.307 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.307    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X74Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.361 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.361    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X74Y208        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.494 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385     6.879    adjustable_clock/counter2[20]
    SLICE_X75Y208        LUT2 (Prop_lut2_I1_O)        0.128     7.007 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.007    adjustable_clock/clk_out_i_702_n_0
    SLICE_X75Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.274 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.274    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X75Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.327 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.327    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X75Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.380 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.380    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X75Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.433 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.433    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X75Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.486 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.486    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X75Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.539    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X75Y214        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.678 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.368     8.046    adjustable_clock/counter2[19]
    SLICE_X76Y214        LUT2 (Prop_lut2_I1_O)        0.131     8.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X76Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X76Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X76Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X76Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X76Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X76Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X76Y220        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.379     9.215    adjustable_clock/counter2[18]
    SLICE_X77Y220        LUT2 (Prop_lut2_I1_O)        0.128     9.343 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.343    adjustable_clock/clk_out_i_709_n_0
    SLICE_X77Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.610 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.610    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X77Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.663 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.663    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X77Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.716 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.716    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X77Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.769 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.769    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X77Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.822 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.007     9.829    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X77Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.882 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.882    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X77Y226        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.021 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.380    10.401    adjustable_clock/counter2[17]
    SLICE_X77Y228        LUT3 (Prop_lut3_I0_O)        0.131    10.532 r  adjustable_clock/clk_out_i_655/O
                         net (fo=1, routed)           0.000    10.532    adjustable_clock/clk_out_i_655_n_0
    SLICE_X77Y228        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.727 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.727    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X77Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.780 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.780    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X77Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.833 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.833    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X77Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.886 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.886    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X77Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.939 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.939    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X77Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.078 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    11.470    adjustable_clock/counter2[16]
    SLICE_X77Y236        LUT3 (Prop_lut3_I0_O)        0.131    11.601 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    11.601    adjustable_clock/clk_out_i_530_n_0
    SLICE_X77Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.868 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.868    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X77Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.921 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.921    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X77Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.974 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.974    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X77Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.027 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.027    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X77Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.166 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.391    12.556    adjustable_clock/counter2[15]
    SLICE_X76Y242        LUT3 (Prop_lut3_I0_O)        0.131    12.687 r  adjustable_clock/clk_out_i_544/O
                         net (fo=1, routed)           0.000    12.687    adjustable_clock/clk_out_i_544_n_0
    SLICE_X76Y242        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.943 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    12.943    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X76Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.997 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.997    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X76Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.051 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.051    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X76Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.105 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.105    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X76Y246        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.238 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.326    13.565    adjustable_clock/counter2[14]
    SLICE_X76Y247        LUT3 (Prop_lut3_I0_O)        0.128    13.693 r  adjustable_clock/clk_out_i_761/O
                         net (fo=1, routed)           0.000    13.693    adjustable_clock/clk_out_i_761_n_0
    SLICE_X76Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X76Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X76Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.001    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X76Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X76Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X76Y252        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X76Y253        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X77Y253        LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X77Y253        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X77Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X77Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X77Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X77Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X77Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X77Y259        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.349    15.809    adjustable_clock/counter2[12]
    SLICE_X76Y257        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.194 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.194    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X76Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.248 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.248    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X76Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.302 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.302    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X76Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.356 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.356    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X76Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X76Y262        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.464 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.464    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X76Y263        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.597 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.383    16.980    adjustable_clock/counter2[11]
    SLICE_X77Y263        LUT3 (Prop_lut3_I0_O)        0.128    17.108 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    17.108    adjustable_clock/clk_out_i_686_n_0
    SLICE_X77Y263        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.375 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.375    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X77Y264        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.428 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X77Y265        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.481 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.481    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X77Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.534 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.534    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X77Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.587 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.587    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X77Y268        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.726 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.453    18.178    adjustable_clock/counter2[10]
    SLICE_X78Y266        LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X78Y266        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X78Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X78Y268        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X78Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.727    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X78Y270        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.781 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.781    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X78Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.835 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.835    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X78Y272        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.968 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.355    19.324    adjustable_clock/counter2[9]
    SLICE_X76Y271        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.706 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.706    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X76Y272        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.760 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.760    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X76Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.814 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.814    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X76Y274        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.868 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.007    19.875    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X76Y275        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X76Y276        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X76Y277        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.349    20.465    adjustable_clock/counter2[8]
    SLICE_X75Y277        LUT2 (Prop_lut2_I1_O)        0.128    20.593 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.593    adjustable_clock/clk_out_i_785_n_0
    SLICE_X75Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.860 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.860    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X75Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.913 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.913    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X75Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.966 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X75Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.019 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.019    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X75Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.072 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.072    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X75Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.125 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.125    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X75Y283        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.264 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.414    21.677    adjustable_clock/counter2[7]
    SLICE_X74Y285        LUT3 (Prop_lut3_I0_O)        0.131    21.808 r  adjustable_clock/clk_out_i_627/O
                         net (fo=1, routed)           0.000    21.808    adjustable_clock/clk_out_i_627_n_0
    SLICE_X74Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    22.054 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.054    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X74Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.108 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.108    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X74Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.162 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.162    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X74Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.216 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.216    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X74Y289        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.349 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.385    22.734    adjustable_clock/counter2[6]
    SLICE_X75Y289        LUT2 (Prop_lut2_I1_O)        0.128    22.862 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.862    adjustable_clock/clk_out_i_792_n_0
    SLICE_X75Y289        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.129 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.129    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X75Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.182 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.182    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X75Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.235 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.235    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X75Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.288 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.288    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X75Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.341 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.341    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X75Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.394 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.394    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X75Y295        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.533 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.453    23.986    adjustable_clock/counter2[5]
    SLICE_X76Y294        LUT2 (Prop_lut2_I1_O)        0.131    24.117 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    24.117    adjustable_clock/clk_out_i_804_n_0
    SLICE_X76Y294        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X76Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.427 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.427    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X76Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.481 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.481    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X76Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.535 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.535    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X76Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.589 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.589    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X76Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.643 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.001    24.644    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.389    25.166    adjustable_clock/counter2[4]
    SLICE_X78Y299        LUT2 (Prop_lut2_I1_O)        0.128    25.294 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.294    adjustable_clock/clk_out_i_800_n_0
    SLICE_X78Y299        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.550 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.001    25.550    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X78Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.604 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.604    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X78Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.658 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.658    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X78Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.712 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.712    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X78Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.766 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.766    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X78Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.820 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.820    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X78Y305        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.953 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.386    26.339    adjustable_clock/counter2[3]
    SLICE_X77Y304        LUT2 (Prop_lut2_I1_O)        0.128    26.467 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.467    adjustable_clock/clk_out_i_812_n_0
    SLICE_X77Y304        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.734 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.734    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X77Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.787 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.787    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X77Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.840 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.840    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X77Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.893 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.893    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X77Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.946 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.946    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X77Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.999 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.999    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X77Y310        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.138 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.592    adjustable_clock/counter2[2]
    SLICE_X76Y308        LUT2 (Prop_lut2_I1_O)        0.131    27.723 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.723    adjustable_clock/clk_out_i_808_n_0
    SLICE_X76Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.979 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.979    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X76Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.033 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.033    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X76Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.087 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.087    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X76Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.141 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    28.141    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X76Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.195 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.195    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.249 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.249    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X76Y314        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.382 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.469    28.851    adjustable_clock/counter2[1]
    SLICE_X77Y311        LUT2 (Prop_lut2_I1_O)        0.128    28.979 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.979    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X77Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.238 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.238    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X77Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.291 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.291    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X77Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.344 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.344    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X77Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.397 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.397    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X77Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.450 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.450    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X77Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.503 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.931    adjustable_clock/counter2[0]
    SLICE_X75Y315        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    30.218 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.218    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X75Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.271 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.271    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X75Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.324 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.324    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X75Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.377 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.377    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X75Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.430 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.430    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X75Y320        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    30.596 r  adjustable_clock/counter_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.365    30.961    adjustable_clock/counter1[22]
    SLICE_X74Y320        LUT4 (Prop_lut4_I1_O)        0.123    31.084 r  adjustable_clock/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.000    31.084    adjustable_clock/counter[0]_i_18__0_n_0
    SLICE_X74Y320        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.264 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    31.264    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X74Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.318 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.461    31.778    adjustable_clock/clear
    SLICE_X73Y320        FDRE                                         r  adjustable_clock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.347     2.666    adjustable_clock/CLK_OUT1
    SLICE_X73Y320        FDRE                                         r  adjustable_clock/counter_reg[14]/C
                         clock pessimism             -0.460     2.206    
                         clock uncertainty           -0.067     2.139    
    SLICE_X73Y320        FDRE (Setup_fdre_C_R)       -0.253     1.886    adjustable_clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          1.886    
                         arrival time                         -31.778    
  -------------------------------------------------------------------
                         slack                                -29.892    

Slack (VIOLATED) :        -29.892ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.680ns  (logic 22.803ns (65.753%)  route 11.877ns (34.247%))
  Logic Levels:           195  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=6 LUT4=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.334ns = ( 2.666 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.902ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.239    -2.902    clk
    SLICE_X74Y184        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.259    -2.643 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308    -2.334    adjustable_clock/divisor[15]
    DSP48_X6Y72          DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     0.403 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.681     1.084    adjustable_clock/counter3_n_104
    SLICE_X76Y187        LUT1 (Prop_lut1_I0_O)        0.043     1.127 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.127    adjustable_clock/clk_out_i_577_n_0
    SLICE_X76Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.383 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.383    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X76Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.437 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.437    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X76Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.491 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.491    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X76Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.545 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.545    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X76Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.599 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.599    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X76Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.653 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.615     2.268    adjustable_clock/counter2[24]
    SLICE_X77Y189        LUT2 (Prop_lut2_I1_O)        0.043     2.311 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.311    adjustable_clock/clk_out_i_691_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.578 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.578    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.631 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.631    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.684 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.684    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.737 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.737    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.790 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.790    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.843 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.843    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.982 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.422     3.404    adjustable_clock/counter2[23]
    SLICE_X76Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     3.789 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.789    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X76Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.843 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.843    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X76Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.897 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X76Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.951 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X76Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.005 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.005    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X76Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.059 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.059    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X76Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.192 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.404     4.596    adjustable_clock/counter2[22]
    SLICE_X75Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.968 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.968    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X75Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.021 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.021    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X75Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.074 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.001     5.075    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X75Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.128 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.128    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X75Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.181 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.181    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X75Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.234 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.234    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X75Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.373 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.333     5.706    adjustable_clock/counter2[21]
    SLICE_X74Y202        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.091 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.091    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X74Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.145 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.145    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X74Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.199 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.199    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X74Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.253 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.253    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X74Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.307 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.307    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X74Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.361 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.361    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X74Y208        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.494 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385     6.879    adjustable_clock/counter2[20]
    SLICE_X75Y208        LUT2 (Prop_lut2_I1_O)        0.128     7.007 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.007    adjustable_clock/clk_out_i_702_n_0
    SLICE_X75Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.274 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.274    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X75Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.327 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.327    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X75Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.380 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.380    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X75Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.433 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.433    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X75Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.486 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.486    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X75Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.539    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X75Y214        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.678 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.368     8.046    adjustable_clock/counter2[19]
    SLICE_X76Y214        LUT2 (Prop_lut2_I1_O)        0.131     8.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X76Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X76Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X76Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X76Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X76Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X76Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X76Y220        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.379     9.215    adjustable_clock/counter2[18]
    SLICE_X77Y220        LUT2 (Prop_lut2_I1_O)        0.128     9.343 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.343    adjustable_clock/clk_out_i_709_n_0
    SLICE_X77Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.610 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.610    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X77Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.663 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.663    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X77Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.716 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.716    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X77Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.769 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.769    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X77Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.822 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.007     9.829    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X77Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.882 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.882    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X77Y226        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.021 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.380    10.401    adjustable_clock/counter2[17]
    SLICE_X77Y228        LUT3 (Prop_lut3_I0_O)        0.131    10.532 r  adjustable_clock/clk_out_i_655/O
                         net (fo=1, routed)           0.000    10.532    adjustable_clock/clk_out_i_655_n_0
    SLICE_X77Y228        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.727 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.727    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X77Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.780 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.780    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X77Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.833 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.833    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X77Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.886 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.886    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X77Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.939 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.939    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X77Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.078 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    11.470    adjustable_clock/counter2[16]
    SLICE_X77Y236        LUT3 (Prop_lut3_I0_O)        0.131    11.601 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    11.601    adjustable_clock/clk_out_i_530_n_0
    SLICE_X77Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.868 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.868    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X77Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.921 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.921    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X77Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.974 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.974    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X77Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.027 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.027    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X77Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.166 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.391    12.556    adjustable_clock/counter2[15]
    SLICE_X76Y242        LUT3 (Prop_lut3_I0_O)        0.131    12.687 r  adjustable_clock/clk_out_i_544/O
                         net (fo=1, routed)           0.000    12.687    adjustable_clock/clk_out_i_544_n_0
    SLICE_X76Y242        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.943 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    12.943    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X76Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.997 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.997    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X76Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.051 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.051    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X76Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.105 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.105    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X76Y246        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.238 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.326    13.565    adjustable_clock/counter2[14]
    SLICE_X76Y247        LUT3 (Prop_lut3_I0_O)        0.128    13.693 r  adjustable_clock/clk_out_i_761/O
                         net (fo=1, routed)           0.000    13.693    adjustable_clock/clk_out_i_761_n_0
    SLICE_X76Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X76Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X76Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.001    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X76Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X76Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X76Y252        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X76Y253        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X77Y253        LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X77Y253        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X77Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X77Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X77Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X77Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X77Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X77Y259        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.349    15.809    adjustable_clock/counter2[12]
    SLICE_X76Y257        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.194 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.194    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X76Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.248 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.248    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X76Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.302 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.302    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X76Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.356 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.356    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X76Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X76Y262        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.464 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.464    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X76Y263        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.597 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.383    16.980    adjustable_clock/counter2[11]
    SLICE_X77Y263        LUT3 (Prop_lut3_I0_O)        0.128    17.108 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    17.108    adjustable_clock/clk_out_i_686_n_0
    SLICE_X77Y263        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.375 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.375    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X77Y264        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.428 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X77Y265        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.481 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.481    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X77Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.534 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.534    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X77Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.587 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.587    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X77Y268        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.726 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.453    18.178    adjustable_clock/counter2[10]
    SLICE_X78Y266        LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X78Y266        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X78Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X78Y268        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X78Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.727    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X78Y270        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.781 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.781    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X78Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.835 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.835    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X78Y272        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.968 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.355    19.324    adjustable_clock/counter2[9]
    SLICE_X76Y271        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.706 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.706    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X76Y272        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.760 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.760    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X76Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.814 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.814    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X76Y274        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.868 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.007    19.875    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X76Y275        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X76Y276        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X76Y277        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.349    20.465    adjustable_clock/counter2[8]
    SLICE_X75Y277        LUT2 (Prop_lut2_I1_O)        0.128    20.593 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.593    adjustable_clock/clk_out_i_785_n_0
    SLICE_X75Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.860 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.860    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X75Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.913 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.913    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X75Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.966 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X75Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.019 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.019    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X75Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.072 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.072    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X75Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.125 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.125    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X75Y283        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.264 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.414    21.677    adjustable_clock/counter2[7]
    SLICE_X74Y285        LUT3 (Prop_lut3_I0_O)        0.131    21.808 r  adjustable_clock/clk_out_i_627/O
                         net (fo=1, routed)           0.000    21.808    adjustable_clock/clk_out_i_627_n_0
    SLICE_X74Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    22.054 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.054    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X74Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.108 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.108    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X74Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.162 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.162    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X74Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.216 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.216    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X74Y289        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.349 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.385    22.734    adjustable_clock/counter2[6]
    SLICE_X75Y289        LUT2 (Prop_lut2_I1_O)        0.128    22.862 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.862    adjustable_clock/clk_out_i_792_n_0
    SLICE_X75Y289        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.129 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.129    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X75Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.182 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.182    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X75Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.235 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.235    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X75Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.288 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.288    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X75Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.341 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.341    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X75Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.394 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.394    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X75Y295        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.533 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.453    23.986    adjustable_clock/counter2[5]
    SLICE_X76Y294        LUT2 (Prop_lut2_I1_O)        0.131    24.117 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    24.117    adjustable_clock/clk_out_i_804_n_0
    SLICE_X76Y294        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X76Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.427 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.427    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X76Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.481 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.481    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X76Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.535 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.535    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X76Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.589 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.589    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X76Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.643 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.001    24.644    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.389    25.166    adjustable_clock/counter2[4]
    SLICE_X78Y299        LUT2 (Prop_lut2_I1_O)        0.128    25.294 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.294    adjustable_clock/clk_out_i_800_n_0
    SLICE_X78Y299        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.550 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.001    25.550    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X78Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.604 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.604    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X78Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.658 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.658    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X78Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.712 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.712    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X78Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.766 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.766    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X78Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.820 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.820    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X78Y305        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.953 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.386    26.339    adjustable_clock/counter2[3]
    SLICE_X77Y304        LUT2 (Prop_lut2_I1_O)        0.128    26.467 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.467    adjustable_clock/clk_out_i_812_n_0
    SLICE_X77Y304        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.734 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.734    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X77Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.787 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.787    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X77Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.840 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.840    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X77Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.893 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.893    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X77Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.946 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.946    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X77Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.999 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.999    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X77Y310        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.138 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.592    adjustable_clock/counter2[2]
    SLICE_X76Y308        LUT2 (Prop_lut2_I1_O)        0.131    27.723 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.723    adjustable_clock/clk_out_i_808_n_0
    SLICE_X76Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.979 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.979    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X76Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.033 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.033    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X76Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.087 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.087    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X76Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.141 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    28.141    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X76Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.195 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.195    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.249 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.249    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X76Y314        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.382 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.469    28.851    adjustable_clock/counter2[1]
    SLICE_X77Y311        LUT2 (Prop_lut2_I1_O)        0.128    28.979 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.979    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X77Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.238 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.238    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X77Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.291 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.291    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X77Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.344 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.344    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X77Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.397 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.397    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X77Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.450 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.450    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X77Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.503 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.931    adjustable_clock/counter2[0]
    SLICE_X75Y315        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    30.218 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.218    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X75Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.271 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.271    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X75Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.324 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.324    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X75Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.377 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.377    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X75Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.430 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.430    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X75Y320        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    30.596 r  adjustable_clock/counter_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.365    30.961    adjustable_clock/counter1[22]
    SLICE_X74Y320        LUT4 (Prop_lut4_I1_O)        0.123    31.084 r  adjustable_clock/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.000    31.084    adjustable_clock/counter[0]_i_18__0_n_0
    SLICE_X74Y320        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.264 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    31.264    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X74Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.318 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.461    31.778    adjustable_clock/clear
    SLICE_X73Y320        FDRE                                         r  adjustable_clock/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.347     2.666    adjustable_clock/CLK_OUT1
    SLICE_X73Y320        FDRE                                         r  adjustable_clock/counter_reg[15]/C
                         clock pessimism             -0.460     2.206    
                         clock uncertainty           -0.067     2.139    
    SLICE_X73Y320        FDRE (Setup_fdre_C_R)       -0.253     1.886    adjustable_clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          1.886    
                         arrival time                         -31.778    
  -------------------------------------------------------------------
                         slack                                -29.892    

Slack (VIOLATED) :        -29.878ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.668ns  (logic 22.803ns (65.776%)  route 11.865ns (34.224%))
  Logic Levels:           195  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=6 LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.332ns = ( 2.668 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.902ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.239    -2.902    clk
    SLICE_X74Y184        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.259    -2.643 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308    -2.334    adjustable_clock/divisor[15]
    DSP48_X6Y72          DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     0.403 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.681     1.084    adjustable_clock/counter3_n_104
    SLICE_X76Y187        LUT1 (Prop_lut1_I0_O)        0.043     1.127 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.127    adjustable_clock/clk_out_i_577_n_0
    SLICE_X76Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.383 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.383    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X76Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.437 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.437    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X76Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.491 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.491    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X76Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.545 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.545    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X76Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.599 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.599    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X76Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.653 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.615     2.268    adjustable_clock/counter2[24]
    SLICE_X77Y189        LUT2 (Prop_lut2_I1_O)        0.043     2.311 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.311    adjustable_clock/clk_out_i_691_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.578 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.578    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.631 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.631    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.684 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.684    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.737 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.737    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.790 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.790    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.843 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.843    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.982 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.422     3.404    adjustable_clock/counter2[23]
    SLICE_X76Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     3.789 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.789    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X76Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.843 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.843    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X76Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.897 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X76Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.951 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X76Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.005 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.005    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X76Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.059 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.059    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X76Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.192 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.404     4.596    adjustable_clock/counter2[22]
    SLICE_X75Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.968 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.968    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X75Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.021 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.021    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X75Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.074 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.001     5.075    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X75Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.128 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.128    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X75Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.181 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.181    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X75Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.234 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.234    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X75Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.373 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.333     5.706    adjustable_clock/counter2[21]
    SLICE_X74Y202        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.091 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.091    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X74Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.145 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.145    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X74Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.199 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.199    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X74Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.253 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.253    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X74Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.307 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.307    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X74Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.361 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.361    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X74Y208        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.494 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385     6.879    adjustable_clock/counter2[20]
    SLICE_X75Y208        LUT2 (Prop_lut2_I1_O)        0.128     7.007 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.007    adjustable_clock/clk_out_i_702_n_0
    SLICE_X75Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.274 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.274    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X75Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.327 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.327    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X75Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.380 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.380    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X75Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.433 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.433    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X75Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.486 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.486    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X75Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.539    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X75Y214        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.678 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.368     8.046    adjustable_clock/counter2[19]
    SLICE_X76Y214        LUT2 (Prop_lut2_I1_O)        0.131     8.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X76Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X76Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X76Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X76Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X76Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X76Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X76Y220        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.379     9.215    adjustable_clock/counter2[18]
    SLICE_X77Y220        LUT2 (Prop_lut2_I1_O)        0.128     9.343 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.343    adjustable_clock/clk_out_i_709_n_0
    SLICE_X77Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.610 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.610    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X77Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.663 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.663    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X77Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.716 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.716    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X77Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.769 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.769    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X77Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.822 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.007     9.829    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X77Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.882 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.882    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X77Y226        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.021 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.380    10.401    adjustable_clock/counter2[17]
    SLICE_X77Y228        LUT3 (Prop_lut3_I0_O)        0.131    10.532 r  adjustable_clock/clk_out_i_655/O
                         net (fo=1, routed)           0.000    10.532    adjustable_clock/clk_out_i_655_n_0
    SLICE_X77Y228        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.727 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.727    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X77Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.780 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.780    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X77Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.833 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.833    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X77Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.886 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.886    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X77Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.939 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.939    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X77Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.078 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    11.470    adjustable_clock/counter2[16]
    SLICE_X77Y236        LUT3 (Prop_lut3_I0_O)        0.131    11.601 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    11.601    adjustable_clock/clk_out_i_530_n_0
    SLICE_X77Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.868 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.868    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X77Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.921 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.921    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X77Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.974 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.974    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X77Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.027 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.027    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X77Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.166 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.391    12.556    adjustable_clock/counter2[15]
    SLICE_X76Y242        LUT3 (Prop_lut3_I0_O)        0.131    12.687 r  adjustable_clock/clk_out_i_544/O
                         net (fo=1, routed)           0.000    12.687    adjustable_clock/clk_out_i_544_n_0
    SLICE_X76Y242        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.943 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    12.943    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X76Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.997 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.997    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X76Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.051 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.051    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X76Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.105 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.105    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X76Y246        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.238 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.326    13.565    adjustable_clock/counter2[14]
    SLICE_X76Y247        LUT3 (Prop_lut3_I0_O)        0.128    13.693 r  adjustable_clock/clk_out_i_761/O
                         net (fo=1, routed)           0.000    13.693    adjustable_clock/clk_out_i_761_n_0
    SLICE_X76Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X76Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X76Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.001    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X76Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X76Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X76Y252        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X76Y253        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X77Y253        LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X77Y253        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X77Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X77Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X77Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X77Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X77Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X77Y259        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.349    15.809    adjustable_clock/counter2[12]
    SLICE_X76Y257        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.194 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.194    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X76Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.248 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.248    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X76Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.302 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.302    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X76Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.356 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.356    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X76Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X76Y262        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.464 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.464    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X76Y263        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.597 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.383    16.980    adjustable_clock/counter2[11]
    SLICE_X77Y263        LUT3 (Prop_lut3_I0_O)        0.128    17.108 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    17.108    adjustable_clock/clk_out_i_686_n_0
    SLICE_X77Y263        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.375 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.375    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X77Y264        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.428 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X77Y265        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.481 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.481    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X77Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.534 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.534    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X77Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.587 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.587    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X77Y268        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.726 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.453    18.178    adjustable_clock/counter2[10]
    SLICE_X78Y266        LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X78Y266        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X78Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X78Y268        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X78Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.727    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X78Y270        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.781 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.781    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X78Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.835 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.835    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X78Y272        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.968 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.355    19.324    adjustable_clock/counter2[9]
    SLICE_X76Y271        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.706 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.706    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X76Y272        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.760 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.760    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X76Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.814 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.814    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X76Y274        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.868 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.007    19.875    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X76Y275        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X76Y276        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X76Y277        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.349    20.465    adjustable_clock/counter2[8]
    SLICE_X75Y277        LUT2 (Prop_lut2_I1_O)        0.128    20.593 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.593    adjustable_clock/clk_out_i_785_n_0
    SLICE_X75Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.860 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.860    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X75Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.913 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.913    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X75Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.966 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X75Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.019 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.019    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X75Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.072 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.072    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X75Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.125 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.125    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X75Y283        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.264 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.414    21.677    adjustable_clock/counter2[7]
    SLICE_X74Y285        LUT3 (Prop_lut3_I0_O)        0.131    21.808 r  adjustable_clock/clk_out_i_627/O
                         net (fo=1, routed)           0.000    21.808    adjustable_clock/clk_out_i_627_n_0
    SLICE_X74Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    22.054 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.054    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X74Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.108 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.108    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X74Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.162 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.162    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X74Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.216 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.216    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X74Y289        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.349 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.385    22.734    adjustable_clock/counter2[6]
    SLICE_X75Y289        LUT2 (Prop_lut2_I1_O)        0.128    22.862 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.862    adjustable_clock/clk_out_i_792_n_0
    SLICE_X75Y289        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.129 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.129    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X75Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.182 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.182    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X75Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.235 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.235    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X75Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.288 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.288    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X75Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.341 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.341    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X75Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.394 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.394    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X75Y295        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.533 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.453    23.986    adjustable_clock/counter2[5]
    SLICE_X76Y294        LUT2 (Prop_lut2_I1_O)        0.131    24.117 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    24.117    adjustable_clock/clk_out_i_804_n_0
    SLICE_X76Y294        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X76Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.427 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.427    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X76Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.481 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.481    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X76Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.535 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.535    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X76Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.589 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.589    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X76Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.643 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.001    24.644    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.389    25.166    adjustable_clock/counter2[4]
    SLICE_X78Y299        LUT2 (Prop_lut2_I1_O)        0.128    25.294 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.294    adjustable_clock/clk_out_i_800_n_0
    SLICE_X78Y299        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.550 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.001    25.550    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X78Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.604 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.604    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X78Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.658 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.658    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X78Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.712 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.712    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X78Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.766 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.766    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X78Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.820 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.820    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X78Y305        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.953 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.386    26.339    adjustable_clock/counter2[3]
    SLICE_X77Y304        LUT2 (Prop_lut2_I1_O)        0.128    26.467 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.467    adjustable_clock/clk_out_i_812_n_0
    SLICE_X77Y304        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.734 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.734    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X77Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.787 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.787    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X77Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.840 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.840    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X77Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.893 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.893    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X77Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.946 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.946    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X77Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.999 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.999    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X77Y310        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.138 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.592    adjustable_clock/counter2[2]
    SLICE_X76Y308        LUT2 (Prop_lut2_I1_O)        0.131    27.723 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.723    adjustable_clock/clk_out_i_808_n_0
    SLICE_X76Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.979 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.979    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X76Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.033 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.033    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X76Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.087 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.087    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X76Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.141 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    28.141    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X76Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.195 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.195    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.249 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.249    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X76Y314        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.382 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.469    28.851    adjustable_clock/counter2[1]
    SLICE_X77Y311        LUT2 (Prop_lut2_I1_O)        0.128    28.979 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.979    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X77Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.238 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.238    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X77Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.291 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.291    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X77Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.344 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.344    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X77Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.397 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.397    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X77Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.450 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.450    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X77Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.503 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.931    adjustable_clock/counter2[0]
    SLICE_X75Y315        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    30.218 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.218    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X75Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.271 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.271    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X75Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.324 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.324    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X75Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.377 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.377    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X75Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.430 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.430    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X75Y320        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    30.596 r  adjustable_clock/counter_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.365    30.961    adjustable_clock/counter1[22]
    SLICE_X74Y320        LUT4 (Prop_lut4_I1_O)        0.123    31.084 r  adjustable_clock/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.000    31.084    adjustable_clock/counter[0]_i_18__0_n_0
    SLICE_X74Y320        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.264 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    31.264    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X74Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.318 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.448    31.766    adjustable_clock/clear
    SLICE_X75Y319        FDRE                                         r  adjustable_clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.349     2.668    adjustable_clock/CLK_OUT1
    SLICE_X75Y319        FDRE                                         r  adjustable_clock/counter_reg[20]/C
                         clock pessimism             -0.460     2.208    
                         clock uncertainty           -0.067     2.141    
    SLICE_X75Y319        FDRE (Setup_fdre_C_R)       -0.253     1.888    adjustable_clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          1.888    
                         arrival time                         -31.766    
  -------------------------------------------------------------------
                         slack                                -29.878    

Slack (VIOLATED) :        -29.878ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.668ns  (logic 22.803ns (65.776%)  route 11.865ns (34.224%))
  Logic Levels:           195  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=6 LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.332ns = ( 2.668 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.902ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.239    -2.902    clk
    SLICE_X74Y184        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.259    -2.643 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308    -2.334    adjustable_clock/divisor[15]
    DSP48_X6Y72          DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     0.403 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.681     1.084    adjustable_clock/counter3_n_104
    SLICE_X76Y187        LUT1 (Prop_lut1_I0_O)        0.043     1.127 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.127    adjustable_clock/clk_out_i_577_n_0
    SLICE_X76Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.383 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.383    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X76Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.437 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.437    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X76Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.491 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.491    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X76Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.545 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.545    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X76Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.599 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.599    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X76Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.653 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.615     2.268    adjustable_clock/counter2[24]
    SLICE_X77Y189        LUT2 (Prop_lut2_I1_O)        0.043     2.311 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.311    adjustable_clock/clk_out_i_691_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.578 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.578    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.631 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.631    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.684 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.684    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.737 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.737    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.790 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.790    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.843 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.843    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.982 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.422     3.404    adjustable_clock/counter2[23]
    SLICE_X76Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     3.789 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.789    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X76Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.843 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.843    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X76Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.897 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X76Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.951 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X76Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.005 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.005    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X76Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.059 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.059    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X76Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.192 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.404     4.596    adjustable_clock/counter2[22]
    SLICE_X75Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.968 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.968    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X75Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.021 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.021    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X75Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.074 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.001     5.075    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X75Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.128 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.128    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X75Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.181 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.181    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X75Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.234 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.234    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X75Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.373 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.333     5.706    adjustable_clock/counter2[21]
    SLICE_X74Y202        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.091 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.091    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X74Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.145 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.145    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X74Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.199 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.199    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X74Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.253 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.253    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X74Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.307 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.307    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X74Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.361 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.361    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X74Y208        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.494 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385     6.879    adjustable_clock/counter2[20]
    SLICE_X75Y208        LUT2 (Prop_lut2_I1_O)        0.128     7.007 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.007    adjustable_clock/clk_out_i_702_n_0
    SLICE_X75Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.274 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.274    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X75Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.327 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.327    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X75Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.380 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.380    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X75Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.433 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.433    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X75Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.486 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.486    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X75Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.539    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X75Y214        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.678 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.368     8.046    adjustable_clock/counter2[19]
    SLICE_X76Y214        LUT2 (Prop_lut2_I1_O)        0.131     8.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X76Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X76Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X76Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X76Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X76Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X76Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X76Y220        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.379     9.215    adjustable_clock/counter2[18]
    SLICE_X77Y220        LUT2 (Prop_lut2_I1_O)        0.128     9.343 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.343    adjustable_clock/clk_out_i_709_n_0
    SLICE_X77Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.610 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.610    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X77Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.663 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.663    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X77Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.716 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.716    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X77Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.769 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.769    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X77Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.822 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.007     9.829    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X77Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.882 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.882    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X77Y226        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.021 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.380    10.401    adjustable_clock/counter2[17]
    SLICE_X77Y228        LUT3 (Prop_lut3_I0_O)        0.131    10.532 r  adjustable_clock/clk_out_i_655/O
                         net (fo=1, routed)           0.000    10.532    adjustable_clock/clk_out_i_655_n_0
    SLICE_X77Y228        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.727 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.727    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X77Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.780 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.780    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X77Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.833 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.833    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X77Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.886 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.886    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X77Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.939 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.939    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X77Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.078 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    11.470    adjustable_clock/counter2[16]
    SLICE_X77Y236        LUT3 (Prop_lut3_I0_O)        0.131    11.601 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    11.601    adjustable_clock/clk_out_i_530_n_0
    SLICE_X77Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.868 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.868    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X77Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.921 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.921    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X77Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.974 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.974    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X77Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.027 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.027    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X77Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.166 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.391    12.556    adjustable_clock/counter2[15]
    SLICE_X76Y242        LUT3 (Prop_lut3_I0_O)        0.131    12.687 r  adjustable_clock/clk_out_i_544/O
                         net (fo=1, routed)           0.000    12.687    adjustable_clock/clk_out_i_544_n_0
    SLICE_X76Y242        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.943 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    12.943    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X76Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.997 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.997    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X76Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.051 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.051    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X76Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.105 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.105    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X76Y246        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.238 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.326    13.565    adjustable_clock/counter2[14]
    SLICE_X76Y247        LUT3 (Prop_lut3_I0_O)        0.128    13.693 r  adjustable_clock/clk_out_i_761/O
                         net (fo=1, routed)           0.000    13.693    adjustable_clock/clk_out_i_761_n_0
    SLICE_X76Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X76Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X76Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.001    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X76Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X76Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X76Y252        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X76Y253        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X77Y253        LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X77Y253        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X77Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X77Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X77Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X77Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X77Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X77Y259        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.349    15.809    adjustable_clock/counter2[12]
    SLICE_X76Y257        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.194 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.194    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X76Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.248 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.248    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X76Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.302 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.302    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X76Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.356 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.356    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X76Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X76Y262        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.464 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.464    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X76Y263        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.597 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.383    16.980    adjustable_clock/counter2[11]
    SLICE_X77Y263        LUT3 (Prop_lut3_I0_O)        0.128    17.108 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    17.108    adjustable_clock/clk_out_i_686_n_0
    SLICE_X77Y263        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.375 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.375    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X77Y264        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.428 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X77Y265        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.481 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.481    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X77Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.534 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.534    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X77Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.587 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.587    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X77Y268        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.726 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.453    18.178    adjustable_clock/counter2[10]
    SLICE_X78Y266        LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X78Y266        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X78Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X78Y268        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X78Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.727    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X78Y270        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.781 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.781    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X78Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.835 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.835    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X78Y272        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.968 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.355    19.324    adjustable_clock/counter2[9]
    SLICE_X76Y271        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.706 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.706    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X76Y272        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.760 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.760    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X76Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.814 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.814    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X76Y274        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.868 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.007    19.875    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X76Y275        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X76Y276        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X76Y277        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.349    20.465    adjustable_clock/counter2[8]
    SLICE_X75Y277        LUT2 (Prop_lut2_I1_O)        0.128    20.593 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.593    adjustable_clock/clk_out_i_785_n_0
    SLICE_X75Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.860 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.860    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X75Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.913 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.913    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X75Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.966 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X75Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.019 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.019    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X75Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.072 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.072    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X75Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.125 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.125    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X75Y283        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.264 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.414    21.677    adjustable_clock/counter2[7]
    SLICE_X74Y285        LUT3 (Prop_lut3_I0_O)        0.131    21.808 r  adjustable_clock/clk_out_i_627/O
                         net (fo=1, routed)           0.000    21.808    adjustable_clock/clk_out_i_627_n_0
    SLICE_X74Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    22.054 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.054    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X74Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.108 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.108    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X74Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.162 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.162    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X74Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.216 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.216    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X74Y289        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.349 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.385    22.734    adjustable_clock/counter2[6]
    SLICE_X75Y289        LUT2 (Prop_lut2_I1_O)        0.128    22.862 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.862    adjustable_clock/clk_out_i_792_n_0
    SLICE_X75Y289        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.129 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.129    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X75Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.182 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.182    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X75Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.235 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.235    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X75Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.288 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.288    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X75Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.341 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.341    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X75Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.394 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.394    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X75Y295        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.533 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.453    23.986    adjustable_clock/counter2[5]
    SLICE_X76Y294        LUT2 (Prop_lut2_I1_O)        0.131    24.117 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    24.117    adjustable_clock/clk_out_i_804_n_0
    SLICE_X76Y294        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X76Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.427 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.427    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X76Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.481 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.481    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X76Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.535 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.535    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X76Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.589 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.589    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X76Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.643 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.001    24.644    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.389    25.166    adjustable_clock/counter2[4]
    SLICE_X78Y299        LUT2 (Prop_lut2_I1_O)        0.128    25.294 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.294    adjustable_clock/clk_out_i_800_n_0
    SLICE_X78Y299        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.550 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.001    25.550    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X78Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.604 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.604    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X78Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.658 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.658    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X78Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.712 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.712    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X78Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.766 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.766    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X78Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.820 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.820    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X78Y305        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.953 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.386    26.339    adjustable_clock/counter2[3]
    SLICE_X77Y304        LUT2 (Prop_lut2_I1_O)        0.128    26.467 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.467    adjustable_clock/clk_out_i_812_n_0
    SLICE_X77Y304        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.734 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.734    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X77Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.787 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.787    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X77Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.840 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.840    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X77Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.893 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.893    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X77Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.946 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.946    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X77Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.999 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.999    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X77Y310        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.138 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.592    adjustable_clock/counter2[2]
    SLICE_X76Y308        LUT2 (Prop_lut2_I1_O)        0.131    27.723 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.723    adjustable_clock/clk_out_i_808_n_0
    SLICE_X76Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.979 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.979    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X76Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.033 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.033    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X76Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.087 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.087    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X76Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.141 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    28.141    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X76Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.195 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.195    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.249 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.249    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X76Y314        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.382 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.469    28.851    adjustable_clock/counter2[1]
    SLICE_X77Y311        LUT2 (Prop_lut2_I1_O)        0.128    28.979 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.979    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X77Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.238 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.238    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X77Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.291 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.291    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X77Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.344 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.344    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X77Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.397 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.397    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X77Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.450 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.450    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X77Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.503 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.931    adjustable_clock/counter2[0]
    SLICE_X75Y315        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    30.218 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.218    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X75Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.271 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.271    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X75Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.324 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.324    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X75Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.377 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.377    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X75Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.430 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.430    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X75Y320        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    30.596 r  adjustable_clock/counter_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.365    30.961    adjustable_clock/counter1[22]
    SLICE_X74Y320        LUT4 (Prop_lut4_I1_O)        0.123    31.084 r  adjustable_clock/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.000    31.084    adjustable_clock/counter[0]_i_18__0_n_0
    SLICE_X74Y320        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.264 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    31.264    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X74Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.318 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.448    31.766    adjustable_clock/clear
    SLICE_X75Y319        FDRE                                         r  adjustable_clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.349     2.668    adjustable_clock/CLK_OUT1
    SLICE_X75Y319        FDRE                                         r  adjustable_clock/counter_reg[21]/C
                         clock pessimism             -0.460     2.208    
                         clock uncertainty           -0.067     2.141    
    SLICE_X75Y319        FDRE (Setup_fdre_C_R)       -0.253     1.888    adjustable_clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          1.888    
                         arrival time                         -31.766    
  -------------------------------------------------------------------
                         slack                                -29.878    

Slack (VIOLATED) :        -29.878ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.668ns  (logic 22.803ns (65.776%)  route 11.865ns (34.224%))
  Logic Levels:           195  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=6 LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.332ns = ( 2.668 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.902ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.239    -2.902    clk
    SLICE_X74Y184        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.259    -2.643 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308    -2.334    adjustable_clock/divisor[15]
    DSP48_X6Y72          DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     0.403 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.681     1.084    adjustable_clock/counter3_n_104
    SLICE_X76Y187        LUT1 (Prop_lut1_I0_O)        0.043     1.127 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.127    adjustable_clock/clk_out_i_577_n_0
    SLICE_X76Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.383 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.383    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X76Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.437 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.437    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X76Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.491 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.491    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X76Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.545 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.545    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X76Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.599 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.599    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X76Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.653 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.615     2.268    adjustable_clock/counter2[24]
    SLICE_X77Y189        LUT2 (Prop_lut2_I1_O)        0.043     2.311 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.311    adjustable_clock/clk_out_i_691_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.578 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.578    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.631 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.631    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.684 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.684    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.737 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.737    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.790 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.790    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.843 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.843    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.982 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.422     3.404    adjustable_clock/counter2[23]
    SLICE_X76Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     3.789 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.789    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X76Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.843 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.843    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X76Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.897 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X76Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.951 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X76Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.005 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.005    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X76Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.059 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.059    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X76Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.192 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.404     4.596    adjustable_clock/counter2[22]
    SLICE_X75Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.968 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.968    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X75Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.021 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.021    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X75Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.074 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.001     5.075    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X75Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.128 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.128    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X75Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.181 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.181    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X75Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.234 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.234    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X75Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.373 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.333     5.706    adjustable_clock/counter2[21]
    SLICE_X74Y202        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.091 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.091    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X74Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.145 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.145    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X74Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.199 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.199    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X74Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.253 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.253    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X74Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.307 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.307    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X74Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.361 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.361    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X74Y208        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.494 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385     6.879    adjustable_clock/counter2[20]
    SLICE_X75Y208        LUT2 (Prop_lut2_I1_O)        0.128     7.007 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.007    adjustable_clock/clk_out_i_702_n_0
    SLICE_X75Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.274 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.274    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X75Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.327 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.327    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X75Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.380 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.380    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X75Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.433 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.433    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X75Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.486 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.486    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X75Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.539    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X75Y214        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.678 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.368     8.046    adjustable_clock/counter2[19]
    SLICE_X76Y214        LUT2 (Prop_lut2_I1_O)        0.131     8.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X76Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X76Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X76Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X76Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X76Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X76Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X76Y220        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.379     9.215    adjustable_clock/counter2[18]
    SLICE_X77Y220        LUT2 (Prop_lut2_I1_O)        0.128     9.343 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.343    adjustable_clock/clk_out_i_709_n_0
    SLICE_X77Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.610 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.610    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X77Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.663 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.663    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X77Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.716 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.716    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X77Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.769 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.769    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X77Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.822 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.007     9.829    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X77Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.882 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.882    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X77Y226        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.021 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.380    10.401    adjustable_clock/counter2[17]
    SLICE_X77Y228        LUT3 (Prop_lut3_I0_O)        0.131    10.532 r  adjustable_clock/clk_out_i_655/O
                         net (fo=1, routed)           0.000    10.532    adjustable_clock/clk_out_i_655_n_0
    SLICE_X77Y228        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.727 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.727    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X77Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.780 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.780    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X77Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.833 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.833    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X77Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.886 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.886    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X77Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.939 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.939    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X77Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.078 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    11.470    adjustable_clock/counter2[16]
    SLICE_X77Y236        LUT3 (Prop_lut3_I0_O)        0.131    11.601 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    11.601    adjustable_clock/clk_out_i_530_n_0
    SLICE_X77Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.868 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.868    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X77Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.921 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.921    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X77Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.974 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.974    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X77Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.027 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.027    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X77Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.166 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.391    12.556    adjustable_clock/counter2[15]
    SLICE_X76Y242        LUT3 (Prop_lut3_I0_O)        0.131    12.687 r  adjustable_clock/clk_out_i_544/O
                         net (fo=1, routed)           0.000    12.687    adjustable_clock/clk_out_i_544_n_0
    SLICE_X76Y242        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.943 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    12.943    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X76Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.997 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.997    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X76Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.051 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.051    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X76Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.105 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.105    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X76Y246        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.238 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.326    13.565    adjustable_clock/counter2[14]
    SLICE_X76Y247        LUT3 (Prop_lut3_I0_O)        0.128    13.693 r  adjustable_clock/clk_out_i_761/O
                         net (fo=1, routed)           0.000    13.693    adjustable_clock/clk_out_i_761_n_0
    SLICE_X76Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X76Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X76Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.001    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X76Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X76Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X76Y252        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X76Y253        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X77Y253        LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X77Y253        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X77Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X77Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X77Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X77Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X77Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X77Y259        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.349    15.809    adjustable_clock/counter2[12]
    SLICE_X76Y257        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.194 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.194    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X76Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.248 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.248    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X76Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.302 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.302    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X76Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.356 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.356    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X76Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X76Y262        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.464 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.464    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X76Y263        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.597 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.383    16.980    adjustable_clock/counter2[11]
    SLICE_X77Y263        LUT3 (Prop_lut3_I0_O)        0.128    17.108 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    17.108    adjustable_clock/clk_out_i_686_n_0
    SLICE_X77Y263        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.375 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.375    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X77Y264        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.428 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X77Y265        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.481 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.481    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X77Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.534 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.534    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X77Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.587 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.587    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X77Y268        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.726 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.453    18.178    adjustable_clock/counter2[10]
    SLICE_X78Y266        LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X78Y266        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X78Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X78Y268        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X78Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.727    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X78Y270        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.781 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.781    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X78Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.835 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.835    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X78Y272        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.968 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.355    19.324    adjustable_clock/counter2[9]
    SLICE_X76Y271        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.706 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.706    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X76Y272        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.760 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.760    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X76Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.814 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.814    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X76Y274        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.868 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.007    19.875    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X76Y275        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X76Y276        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X76Y277        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.349    20.465    adjustable_clock/counter2[8]
    SLICE_X75Y277        LUT2 (Prop_lut2_I1_O)        0.128    20.593 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.593    adjustable_clock/clk_out_i_785_n_0
    SLICE_X75Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.860 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.860    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X75Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.913 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.913    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X75Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.966 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X75Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.019 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.019    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X75Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.072 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.072    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X75Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.125 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.125    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X75Y283        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.264 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.414    21.677    adjustable_clock/counter2[7]
    SLICE_X74Y285        LUT3 (Prop_lut3_I0_O)        0.131    21.808 r  adjustable_clock/clk_out_i_627/O
                         net (fo=1, routed)           0.000    21.808    adjustable_clock/clk_out_i_627_n_0
    SLICE_X74Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    22.054 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.054    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X74Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.108 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.108    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X74Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.162 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.162    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X74Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.216 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.216    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X74Y289        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.349 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.385    22.734    adjustable_clock/counter2[6]
    SLICE_X75Y289        LUT2 (Prop_lut2_I1_O)        0.128    22.862 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.862    adjustable_clock/clk_out_i_792_n_0
    SLICE_X75Y289        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.129 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.129    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X75Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.182 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.182    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X75Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.235 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.235    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X75Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.288 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.288    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X75Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.341 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.341    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X75Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.394 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.394    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X75Y295        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.533 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.453    23.986    adjustable_clock/counter2[5]
    SLICE_X76Y294        LUT2 (Prop_lut2_I1_O)        0.131    24.117 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    24.117    adjustable_clock/clk_out_i_804_n_0
    SLICE_X76Y294        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X76Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.427 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.427    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X76Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.481 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.481    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X76Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.535 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.535    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X76Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.589 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.589    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X76Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.643 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.001    24.644    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.389    25.166    adjustable_clock/counter2[4]
    SLICE_X78Y299        LUT2 (Prop_lut2_I1_O)        0.128    25.294 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.294    adjustable_clock/clk_out_i_800_n_0
    SLICE_X78Y299        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.550 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.001    25.550    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X78Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.604 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.604    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X78Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.658 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.658    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X78Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.712 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.712    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X78Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.766 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.766    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X78Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.820 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.820    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X78Y305        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.953 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.386    26.339    adjustable_clock/counter2[3]
    SLICE_X77Y304        LUT2 (Prop_lut2_I1_O)        0.128    26.467 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.467    adjustable_clock/clk_out_i_812_n_0
    SLICE_X77Y304        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.734 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.734    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X77Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.787 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.787    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X77Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.840 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.840    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X77Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.893 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.893    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X77Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.946 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.946    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X77Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.999 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.999    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X77Y310        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.138 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.592    adjustable_clock/counter2[2]
    SLICE_X76Y308        LUT2 (Prop_lut2_I1_O)        0.131    27.723 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.723    adjustable_clock/clk_out_i_808_n_0
    SLICE_X76Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.979 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.979    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X76Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.033 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.033    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X76Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.087 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.087    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X76Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.141 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    28.141    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X76Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.195 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.195    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.249 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.249    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X76Y314        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.382 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.469    28.851    adjustable_clock/counter2[1]
    SLICE_X77Y311        LUT2 (Prop_lut2_I1_O)        0.128    28.979 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.979    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X77Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.238 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.238    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X77Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.291 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.291    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X77Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.344 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.344    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X77Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.397 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.397    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X77Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.450 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.450    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X77Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.503 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.931    adjustable_clock/counter2[0]
    SLICE_X75Y315        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    30.218 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.218    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X75Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.271 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.271    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X75Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.324 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.324    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X75Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.377 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.377    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X75Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.430 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.430    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X75Y320        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    30.596 r  adjustable_clock/counter_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.365    30.961    adjustable_clock/counter1[22]
    SLICE_X74Y320        LUT4 (Prop_lut4_I1_O)        0.123    31.084 r  adjustable_clock/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.000    31.084    adjustable_clock/counter[0]_i_18__0_n_0
    SLICE_X74Y320        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.264 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    31.264    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X74Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.318 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.448    31.766    adjustable_clock/clear
    SLICE_X75Y319        FDRE                                         r  adjustable_clock/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.349     2.668    adjustable_clock/CLK_OUT1
    SLICE_X75Y319        FDRE                                         r  adjustable_clock/counter_reg[22]/C
                         clock pessimism             -0.460     2.208    
                         clock uncertainty           -0.067     2.141    
    SLICE_X75Y319        FDRE (Setup_fdre_C_R)       -0.253     1.888    adjustable_clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          1.888    
                         arrival time                         -31.766    
  -------------------------------------------------------------------
                         slack                                -29.878    

Slack (VIOLATED) :        -29.878ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.668ns  (logic 22.803ns (65.776%)  route 11.865ns (34.224%))
  Logic Levels:           195  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=6 LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.332ns = ( 2.668 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.902ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.239    -2.902    clk
    SLICE_X74Y184        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.259    -2.643 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308    -2.334    adjustable_clock/divisor[15]
    DSP48_X6Y72          DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     0.403 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.681     1.084    adjustable_clock/counter3_n_104
    SLICE_X76Y187        LUT1 (Prop_lut1_I0_O)        0.043     1.127 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.127    adjustable_clock/clk_out_i_577_n_0
    SLICE_X76Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.383 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.383    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X76Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.437 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.437    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X76Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.491 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.491    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X76Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.545 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.545    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X76Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.599 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.599    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X76Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.653 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.615     2.268    adjustable_clock/counter2[24]
    SLICE_X77Y189        LUT2 (Prop_lut2_I1_O)        0.043     2.311 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.311    adjustable_clock/clk_out_i_691_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.578 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.578    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.631 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.631    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.684 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.684    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.737 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.737    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.790 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.790    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.843 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.843    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.982 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.422     3.404    adjustable_clock/counter2[23]
    SLICE_X76Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     3.789 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.789    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X76Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.843 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.843    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X76Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.897 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X76Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.951 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X76Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.005 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.005    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X76Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.059 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.059    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X76Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.192 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.404     4.596    adjustable_clock/counter2[22]
    SLICE_X75Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.968 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.968    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X75Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.021 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.021    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X75Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.074 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.001     5.075    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X75Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.128 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.128    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X75Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.181 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.181    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X75Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.234 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.234    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X75Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.373 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.333     5.706    adjustable_clock/counter2[21]
    SLICE_X74Y202        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.091 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.091    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X74Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.145 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.145    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X74Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.199 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.199    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X74Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.253 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.253    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X74Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.307 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.307    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X74Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.361 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.361    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X74Y208        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.494 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385     6.879    adjustable_clock/counter2[20]
    SLICE_X75Y208        LUT2 (Prop_lut2_I1_O)        0.128     7.007 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.007    adjustable_clock/clk_out_i_702_n_0
    SLICE_X75Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.274 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.274    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X75Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.327 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.327    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X75Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.380 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.380    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X75Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.433 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.433    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X75Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.486 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.486    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X75Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.539    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X75Y214        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.678 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.368     8.046    adjustable_clock/counter2[19]
    SLICE_X76Y214        LUT2 (Prop_lut2_I1_O)        0.131     8.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X76Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X76Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X76Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X76Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X76Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X76Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X76Y220        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.379     9.215    adjustable_clock/counter2[18]
    SLICE_X77Y220        LUT2 (Prop_lut2_I1_O)        0.128     9.343 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.343    adjustable_clock/clk_out_i_709_n_0
    SLICE_X77Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.610 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.610    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X77Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.663 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.663    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X77Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.716 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.716    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X77Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.769 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.769    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X77Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.822 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.007     9.829    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X77Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.882 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.882    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X77Y226        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.021 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.380    10.401    adjustable_clock/counter2[17]
    SLICE_X77Y228        LUT3 (Prop_lut3_I0_O)        0.131    10.532 r  adjustable_clock/clk_out_i_655/O
                         net (fo=1, routed)           0.000    10.532    adjustable_clock/clk_out_i_655_n_0
    SLICE_X77Y228        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.727 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.727    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X77Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.780 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.780    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X77Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.833 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.833    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X77Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.886 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.886    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X77Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.939 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.939    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X77Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.078 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    11.470    adjustable_clock/counter2[16]
    SLICE_X77Y236        LUT3 (Prop_lut3_I0_O)        0.131    11.601 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    11.601    adjustable_clock/clk_out_i_530_n_0
    SLICE_X77Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.868 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.868    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X77Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.921 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.921    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X77Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.974 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.974    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X77Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.027 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.027    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X77Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.166 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.391    12.556    adjustable_clock/counter2[15]
    SLICE_X76Y242        LUT3 (Prop_lut3_I0_O)        0.131    12.687 r  adjustable_clock/clk_out_i_544/O
                         net (fo=1, routed)           0.000    12.687    adjustable_clock/clk_out_i_544_n_0
    SLICE_X76Y242        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.943 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    12.943    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X76Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.997 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.997    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X76Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.051 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.051    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X76Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.105 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.105    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X76Y246        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.238 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.326    13.565    adjustable_clock/counter2[14]
    SLICE_X76Y247        LUT3 (Prop_lut3_I0_O)        0.128    13.693 r  adjustable_clock/clk_out_i_761/O
                         net (fo=1, routed)           0.000    13.693    adjustable_clock/clk_out_i_761_n_0
    SLICE_X76Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X76Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X76Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.001    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X76Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X76Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X76Y252        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X76Y253        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X77Y253        LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X77Y253        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X77Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X77Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X77Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X77Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X77Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X77Y259        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.349    15.809    adjustable_clock/counter2[12]
    SLICE_X76Y257        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.194 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.194    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X76Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.248 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.248    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X76Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.302 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.302    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X76Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.356 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.356    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X76Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X76Y262        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.464 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.464    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X76Y263        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.597 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.383    16.980    adjustable_clock/counter2[11]
    SLICE_X77Y263        LUT3 (Prop_lut3_I0_O)        0.128    17.108 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    17.108    adjustable_clock/clk_out_i_686_n_0
    SLICE_X77Y263        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.375 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.375    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X77Y264        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.428 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X77Y265        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.481 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.481    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X77Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.534 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.534    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X77Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.587 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.587    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X77Y268        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.726 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.453    18.178    adjustable_clock/counter2[10]
    SLICE_X78Y266        LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X78Y266        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X78Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X78Y268        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X78Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.727    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X78Y270        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.781 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.781    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X78Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.835 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.835    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X78Y272        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.968 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.355    19.324    adjustable_clock/counter2[9]
    SLICE_X76Y271        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.706 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.706    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X76Y272        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.760 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.760    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X76Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.814 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.814    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X76Y274        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.868 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.007    19.875    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X76Y275        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X76Y276        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X76Y277        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.349    20.465    adjustable_clock/counter2[8]
    SLICE_X75Y277        LUT2 (Prop_lut2_I1_O)        0.128    20.593 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.593    adjustable_clock/clk_out_i_785_n_0
    SLICE_X75Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.860 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.860    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X75Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.913 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.913    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X75Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.966 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X75Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.019 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.019    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X75Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.072 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.072    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X75Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.125 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.125    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X75Y283        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.264 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.414    21.677    adjustable_clock/counter2[7]
    SLICE_X74Y285        LUT3 (Prop_lut3_I0_O)        0.131    21.808 r  adjustable_clock/clk_out_i_627/O
                         net (fo=1, routed)           0.000    21.808    adjustable_clock/clk_out_i_627_n_0
    SLICE_X74Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    22.054 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.054    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X74Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.108 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.108    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X74Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.162 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.162    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X74Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.216 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.216    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X74Y289        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.349 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.385    22.734    adjustable_clock/counter2[6]
    SLICE_X75Y289        LUT2 (Prop_lut2_I1_O)        0.128    22.862 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.862    adjustable_clock/clk_out_i_792_n_0
    SLICE_X75Y289        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.129 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.129    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X75Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.182 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.182    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X75Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.235 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.235    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X75Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.288 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.288    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X75Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.341 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.341    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X75Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.394 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.394    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X75Y295        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.533 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.453    23.986    adjustable_clock/counter2[5]
    SLICE_X76Y294        LUT2 (Prop_lut2_I1_O)        0.131    24.117 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    24.117    adjustable_clock/clk_out_i_804_n_0
    SLICE_X76Y294        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X76Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.427 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.427    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X76Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.481 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.481    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X76Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.535 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.535    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X76Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.589 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.589    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X76Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.643 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.001    24.644    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.389    25.166    adjustable_clock/counter2[4]
    SLICE_X78Y299        LUT2 (Prop_lut2_I1_O)        0.128    25.294 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.294    adjustable_clock/clk_out_i_800_n_0
    SLICE_X78Y299        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.550 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.001    25.550    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X78Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.604 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.604    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X78Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.658 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.658    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X78Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.712 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.712    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X78Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.766 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.766    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X78Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.820 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.820    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X78Y305        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.953 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.386    26.339    adjustable_clock/counter2[3]
    SLICE_X77Y304        LUT2 (Prop_lut2_I1_O)        0.128    26.467 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.467    adjustable_clock/clk_out_i_812_n_0
    SLICE_X77Y304        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.734 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.734    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X77Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.787 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.787    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X77Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.840 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.840    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X77Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.893 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.893    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X77Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.946 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.946    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X77Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.999 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.999    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X77Y310        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.138 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.592    adjustable_clock/counter2[2]
    SLICE_X76Y308        LUT2 (Prop_lut2_I1_O)        0.131    27.723 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.723    adjustable_clock/clk_out_i_808_n_0
    SLICE_X76Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.979 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.979    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X76Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.033 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.033    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X76Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.087 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.087    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X76Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.141 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    28.141    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X76Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.195 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.195    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.249 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.249    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X76Y314        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.382 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.469    28.851    adjustable_clock/counter2[1]
    SLICE_X77Y311        LUT2 (Prop_lut2_I1_O)        0.128    28.979 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.979    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X77Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.238 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.238    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X77Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.291 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.291    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X77Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.344 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.344    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X77Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.397 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.397    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X77Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.450 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.450    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X77Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.503 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.931    adjustable_clock/counter2[0]
    SLICE_X75Y315        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    30.218 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.218    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X75Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.271 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.271    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X75Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.324 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.324    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X75Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.377 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.377    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X75Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.430 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.430    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X75Y320        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    30.596 r  adjustable_clock/counter_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.365    30.961    adjustable_clock/counter1[22]
    SLICE_X74Y320        LUT4 (Prop_lut4_I1_O)        0.123    31.084 r  adjustable_clock/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.000    31.084    adjustable_clock/counter[0]_i_18__0_n_0
    SLICE_X74Y320        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.264 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    31.264    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X74Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.318 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.448    31.766    adjustable_clock/clear
    SLICE_X75Y319        FDRE                                         r  adjustable_clock/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.349     2.668    adjustable_clock/CLK_OUT1
    SLICE_X75Y319        FDRE                                         r  adjustable_clock/counter_reg[23]/C
                         clock pessimism             -0.460     2.208    
                         clock uncertainty           -0.067     2.141    
    SLICE_X75Y319        FDRE (Setup_fdre_C_R)       -0.253     1.888    adjustable_clock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          1.888    
                         arrival time                         -31.766    
  -------------------------------------------------------------------
                         slack                                -29.878    

Slack (VIOLATED) :        -29.858ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.669ns  (logic 22.803ns (65.773%)  route 11.866ns (34.227%))
  Logic Levels:           195  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=6 LUT4=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 2.664 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.902ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.239    -2.902    clk
    SLICE_X74Y184        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.259    -2.643 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308    -2.334    adjustable_clock/divisor[15]
    DSP48_X6Y72          DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     0.403 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.681     1.084    adjustable_clock/counter3_n_104
    SLICE_X76Y187        LUT1 (Prop_lut1_I0_O)        0.043     1.127 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.127    adjustable_clock/clk_out_i_577_n_0
    SLICE_X76Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.383 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.383    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X76Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.437 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.437    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X76Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.491 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.491    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X76Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.545 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.545    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X76Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.599 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.599    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X76Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.653 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.615     2.268    adjustable_clock/counter2[24]
    SLICE_X77Y189        LUT2 (Prop_lut2_I1_O)        0.043     2.311 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.311    adjustable_clock/clk_out_i_691_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.578 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.578    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.631 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.631    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.684 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.684    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.737 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.737    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.790 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.790    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.843 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.843    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.982 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.422     3.404    adjustable_clock/counter2[23]
    SLICE_X76Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     3.789 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.789    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X76Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.843 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.843    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X76Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.897 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X76Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.951 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X76Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.005 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.005    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X76Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.059 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.059    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X76Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.192 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.404     4.596    adjustable_clock/counter2[22]
    SLICE_X75Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.968 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.968    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X75Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.021 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.021    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X75Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.074 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.001     5.075    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X75Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.128 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.128    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X75Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.181 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.181    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X75Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.234 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.234    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X75Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.373 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.333     5.706    adjustable_clock/counter2[21]
    SLICE_X74Y202        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.091 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.091    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X74Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.145 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.145    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X74Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.199 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.199    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X74Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.253 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.253    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X74Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.307 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.307    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X74Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.361 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.361    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X74Y208        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.494 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385     6.879    adjustable_clock/counter2[20]
    SLICE_X75Y208        LUT2 (Prop_lut2_I1_O)        0.128     7.007 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.007    adjustable_clock/clk_out_i_702_n_0
    SLICE_X75Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.274 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.274    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X75Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.327 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.327    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X75Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.380 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.380    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X75Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.433 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.433    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X75Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.486 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.486    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X75Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.539    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X75Y214        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.678 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.368     8.046    adjustable_clock/counter2[19]
    SLICE_X76Y214        LUT2 (Prop_lut2_I1_O)        0.131     8.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X76Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X76Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X76Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X76Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X76Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X76Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X76Y220        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.379     9.215    adjustable_clock/counter2[18]
    SLICE_X77Y220        LUT2 (Prop_lut2_I1_O)        0.128     9.343 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.343    adjustable_clock/clk_out_i_709_n_0
    SLICE_X77Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.610 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.610    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X77Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.663 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.663    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X77Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.716 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.716    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X77Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.769 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.769    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X77Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.822 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.007     9.829    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X77Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.882 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.882    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X77Y226        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.021 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.380    10.401    adjustable_clock/counter2[17]
    SLICE_X77Y228        LUT3 (Prop_lut3_I0_O)        0.131    10.532 r  adjustable_clock/clk_out_i_655/O
                         net (fo=1, routed)           0.000    10.532    adjustable_clock/clk_out_i_655_n_0
    SLICE_X77Y228        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.727 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.727    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X77Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.780 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.780    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X77Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.833 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.833    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X77Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.886 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.886    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X77Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.939 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.939    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X77Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.078 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    11.470    adjustable_clock/counter2[16]
    SLICE_X77Y236        LUT3 (Prop_lut3_I0_O)        0.131    11.601 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    11.601    adjustable_clock/clk_out_i_530_n_0
    SLICE_X77Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.868 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.868    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X77Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.921 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.921    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X77Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.974 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.974    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X77Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.027 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.027    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X77Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.166 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.391    12.556    adjustable_clock/counter2[15]
    SLICE_X76Y242        LUT3 (Prop_lut3_I0_O)        0.131    12.687 r  adjustable_clock/clk_out_i_544/O
                         net (fo=1, routed)           0.000    12.687    adjustable_clock/clk_out_i_544_n_0
    SLICE_X76Y242        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.943 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    12.943    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X76Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.997 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.997    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X76Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.051 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.051    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X76Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.105 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.105    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X76Y246        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.238 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.326    13.565    adjustable_clock/counter2[14]
    SLICE_X76Y247        LUT3 (Prop_lut3_I0_O)        0.128    13.693 r  adjustable_clock/clk_out_i_761/O
                         net (fo=1, routed)           0.000    13.693    adjustable_clock/clk_out_i_761_n_0
    SLICE_X76Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X76Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X76Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.001    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X76Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X76Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X76Y252        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X76Y253        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X77Y253        LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X77Y253        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X77Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X77Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X77Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X77Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X77Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X77Y259        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.349    15.809    adjustable_clock/counter2[12]
    SLICE_X76Y257        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.194 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.194    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X76Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.248 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.248    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X76Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.302 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.302    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X76Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.356 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.356    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X76Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X76Y262        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.464 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.464    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X76Y263        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.597 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.383    16.980    adjustable_clock/counter2[11]
    SLICE_X77Y263        LUT3 (Prop_lut3_I0_O)        0.128    17.108 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    17.108    adjustable_clock/clk_out_i_686_n_0
    SLICE_X77Y263        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.375 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.375    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X77Y264        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.428 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X77Y265        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.481 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.481    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X77Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.534 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.534    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X77Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.587 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.587    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X77Y268        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.726 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.453    18.178    adjustable_clock/counter2[10]
    SLICE_X78Y266        LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X78Y266        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X78Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X78Y268        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X78Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.727    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X78Y270        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.781 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.781    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X78Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.835 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.835    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X78Y272        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.968 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.355    19.324    adjustable_clock/counter2[9]
    SLICE_X76Y271        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.706 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.706    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X76Y272        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.760 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.760    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X76Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.814 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.814    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X76Y274        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.868 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.007    19.875    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X76Y275        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X76Y276        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X76Y277        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.349    20.465    adjustable_clock/counter2[8]
    SLICE_X75Y277        LUT2 (Prop_lut2_I1_O)        0.128    20.593 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.593    adjustable_clock/clk_out_i_785_n_0
    SLICE_X75Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.860 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.860    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X75Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.913 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.913    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X75Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.966 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X75Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.019 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.019    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X75Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.072 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.072    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X75Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.125 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.125    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X75Y283        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.264 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.414    21.677    adjustable_clock/counter2[7]
    SLICE_X74Y285        LUT3 (Prop_lut3_I0_O)        0.131    21.808 r  adjustable_clock/clk_out_i_627/O
                         net (fo=1, routed)           0.000    21.808    adjustable_clock/clk_out_i_627_n_0
    SLICE_X74Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    22.054 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.054    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X74Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.108 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.108    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X74Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.162 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.162    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X74Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.216 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.216    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X74Y289        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.349 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.385    22.734    adjustable_clock/counter2[6]
    SLICE_X75Y289        LUT2 (Prop_lut2_I1_O)        0.128    22.862 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.862    adjustable_clock/clk_out_i_792_n_0
    SLICE_X75Y289        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.129 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.129    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X75Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.182 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.182    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X75Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.235 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.235    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X75Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.288 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.288    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X75Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.341 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.341    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X75Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.394 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.394    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X75Y295        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.533 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.453    23.986    adjustable_clock/counter2[5]
    SLICE_X76Y294        LUT2 (Prop_lut2_I1_O)        0.131    24.117 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    24.117    adjustable_clock/clk_out_i_804_n_0
    SLICE_X76Y294        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X76Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.427 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.427    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X76Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.481 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.481    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X76Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.535 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.535    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X76Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.589 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.589    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X76Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.643 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.001    24.644    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.389    25.166    adjustable_clock/counter2[4]
    SLICE_X78Y299        LUT2 (Prop_lut2_I1_O)        0.128    25.294 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.294    adjustable_clock/clk_out_i_800_n_0
    SLICE_X78Y299        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.550 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.001    25.550    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X78Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.604 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.604    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X78Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.658 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.658    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X78Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.712 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.712    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X78Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.766 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.766    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X78Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.820 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.820    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X78Y305        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.953 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.386    26.339    adjustable_clock/counter2[3]
    SLICE_X77Y304        LUT2 (Prop_lut2_I1_O)        0.128    26.467 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.467    adjustable_clock/clk_out_i_812_n_0
    SLICE_X77Y304        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.734 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.734    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X77Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.787 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.787    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X77Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.840 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.840    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X77Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.893 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.893    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X77Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.946 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.946    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X77Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.999 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.999    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X77Y310        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.138 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.592    adjustable_clock/counter2[2]
    SLICE_X76Y308        LUT2 (Prop_lut2_I1_O)        0.131    27.723 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.723    adjustable_clock/clk_out_i_808_n_0
    SLICE_X76Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.979 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.979    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X76Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.033 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.033    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X76Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.087 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.087    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X76Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.141 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    28.141    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X76Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.195 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.195    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.249 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.249    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X76Y314        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.382 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.469    28.851    adjustable_clock/counter2[1]
    SLICE_X77Y311        LUT2 (Prop_lut2_I1_O)        0.128    28.979 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.979    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X77Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.238 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.238    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X77Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.291 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.291    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X77Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.344 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.344    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X77Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.397 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.397    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X77Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.450 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.450    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X77Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.503 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.931    adjustable_clock/counter2[0]
    SLICE_X75Y315        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    30.218 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.218    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X75Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.271 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.271    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X75Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.324 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.324    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X75Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.377 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.377    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X75Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.430 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.430    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X75Y320        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    30.596 r  adjustable_clock/counter_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.365    30.961    adjustable_clock/counter1[22]
    SLICE_X74Y320        LUT4 (Prop_lut4_I1_O)        0.123    31.084 r  adjustable_clock/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.000    31.084    adjustable_clock/counter[0]_i_18__0_n_0
    SLICE_X74Y320        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.264 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    31.264    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X74Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.318 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.450    31.767    adjustable_clock/clear
    SLICE_X74Y322        FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.345     2.664    adjustable_clock/CLK_OUT1
    SLICE_X74Y322        FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism             -0.460     2.204    
                         clock uncertainty           -0.067     2.137    
    SLICE_X74Y322        FDRE (Setup_fdre_C_R)       -0.228     1.909    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          1.909    
                         arrival time                         -31.767    
  -------------------------------------------------------------------
                         slack                                -29.858    

Slack (VIOLATED) :        -29.858ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.669ns  (logic 22.803ns (65.773%)  route 11.866ns (34.227%))
  Logic Levels:           195  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=6 LUT4=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 2.664 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.902ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.239    -2.902    clk
    SLICE_X74Y184        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.259    -2.643 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308    -2.334    adjustable_clock/divisor[15]
    DSP48_X6Y72          DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     0.403 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.681     1.084    adjustable_clock/counter3_n_104
    SLICE_X76Y187        LUT1 (Prop_lut1_I0_O)        0.043     1.127 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.127    adjustable_clock/clk_out_i_577_n_0
    SLICE_X76Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.383 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.383    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X76Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.437 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.437    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X76Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.491 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.491    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X76Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.545 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.545    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X76Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.599 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.599    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X76Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.653 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.615     2.268    adjustable_clock/counter2[24]
    SLICE_X77Y189        LUT2 (Prop_lut2_I1_O)        0.043     2.311 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.311    adjustable_clock/clk_out_i_691_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.578 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.578    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.631 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.631    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.684 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.684    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.737 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.737    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.790 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.790    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.843 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.843    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.982 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.422     3.404    adjustable_clock/counter2[23]
    SLICE_X76Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     3.789 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.789    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X76Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.843 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.843    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X76Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.897 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X76Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.951 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X76Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.005 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.005    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X76Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.059 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.059    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X76Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.192 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.404     4.596    adjustable_clock/counter2[22]
    SLICE_X75Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.968 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.968    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X75Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.021 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.021    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X75Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.074 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.001     5.075    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X75Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.128 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.128    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X75Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.181 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.181    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X75Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.234 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.234    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X75Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.373 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.333     5.706    adjustable_clock/counter2[21]
    SLICE_X74Y202        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.091 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.091    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X74Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.145 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.145    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X74Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.199 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.199    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X74Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.253 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.253    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X74Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.307 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.307    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X74Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.361 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.361    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X74Y208        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.494 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385     6.879    adjustable_clock/counter2[20]
    SLICE_X75Y208        LUT2 (Prop_lut2_I1_O)        0.128     7.007 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.007    adjustable_clock/clk_out_i_702_n_0
    SLICE_X75Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.274 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.274    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X75Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.327 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.327    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X75Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.380 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.380    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X75Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.433 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.433    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X75Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.486 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.486    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X75Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.539    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X75Y214        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.678 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.368     8.046    adjustable_clock/counter2[19]
    SLICE_X76Y214        LUT2 (Prop_lut2_I1_O)        0.131     8.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X76Y214        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X76Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X76Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X76Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X76Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X76Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X76Y220        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.379     9.215    adjustable_clock/counter2[18]
    SLICE_X77Y220        LUT2 (Prop_lut2_I1_O)        0.128     9.343 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.343    adjustable_clock/clk_out_i_709_n_0
    SLICE_X77Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.610 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.610    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X77Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.663 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.663    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X77Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.716 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.716    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X77Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.769 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.769    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X77Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.822 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.007     9.829    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X77Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.882 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.882    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X77Y226        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.021 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.380    10.401    adjustable_clock/counter2[17]
    SLICE_X77Y228        LUT3 (Prop_lut3_I0_O)        0.131    10.532 r  adjustable_clock/clk_out_i_655/O
                         net (fo=1, routed)           0.000    10.532    adjustable_clock/clk_out_i_655_n_0
    SLICE_X77Y228        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.727 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.727    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X77Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.780 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.780    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X77Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.833 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.833    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X77Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.886 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.886    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X77Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.939 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.939    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X77Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.078 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    11.470    adjustable_clock/counter2[16]
    SLICE_X77Y236        LUT3 (Prop_lut3_I0_O)        0.131    11.601 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    11.601    adjustable_clock/clk_out_i_530_n_0
    SLICE_X77Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.868 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.868    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X77Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.921 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.921    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X77Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.974 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.974    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X77Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.027 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.027    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X77Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.166 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.391    12.556    adjustable_clock/counter2[15]
    SLICE_X76Y242        LUT3 (Prop_lut3_I0_O)        0.131    12.687 r  adjustable_clock/clk_out_i_544/O
                         net (fo=1, routed)           0.000    12.687    adjustable_clock/clk_out_i_544_n_0
    SLICE_X76Y242        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.943 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    12.943    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X76Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.997 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.997    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X76Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.051 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.051    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X76Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.105 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.105    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X76Y246        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.238 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.326    13.565    adjustable_clock/counter2[14]
    SLICE_X76Y247        LUT3 (Prop_lut3_I0_O)        0.128    13.693 r  adjustable_clock/clk_out_i_761/O
                         net (fo=1, routed)           0.000    13.693    adjustable_clock/clk_out_i_761_n_0
    SLICE_X76Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X76Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X76Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.001    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X76Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X76Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X76Y252        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X76Y253        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X77Y253        LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X77Y253        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X77Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X77Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X77Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X77Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X77Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X77Y259        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.349    15.809    adjustable_clock/counter2[12]
    SLICE_X76Y257        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.194 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.194    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X76Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.248 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.248    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X76Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.302 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.302    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X76Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.356 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.356    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X76Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X76Y262        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.464 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.464    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X76Y263        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.597 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.383    16.980    adjustable_clock/counter2[11]
    SLICE_X77Y263        LUT3 (Prop_lut3_I0_O)        0.128    17.108 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    17.108    adjustable_clock/clk_out_i_686_n_0
    SLICE_X77Y263        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.375 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.375    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X77Y264        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.428 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X77Y265        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.481 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.481    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X77Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.534 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.534    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X77Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.587 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.587    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X77Y268        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.726 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.453    18.178    adjustable_clock/counter2[10]
    SLICE_X78Y266        LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X78Y266        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X78Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X78Y268        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X78Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.727    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X78Y270        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.781 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.781    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X78Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.835 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.835    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X78Y272        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.968 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.355    19.324    adjustable_clock/counter2[9]
    SLICE_X76Y271        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.706 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.706    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X76Y272        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.760 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.760    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X76Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.814 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.814    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X76Y274        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.868 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.007    19.875    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X76Y275        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X76Y276        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X76Y277        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.349    20.465    adjustable_clock/counter2[8]
    SLICE_X75Y277        LUT2 (Prop_lut2_I1_O)        0.128    20.593 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.593    adjustable_clock/clk_out_i_785_n_0
    SLICE_X75Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.860 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.860    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X75Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.913 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.913    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X75Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.966 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X75Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.019 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.019    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X75Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.072 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.072    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X75Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.125 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.125    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X75Y283        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.264 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.414    21.677    adjustable_clock/counter2[7]
    SLICE_X74Y285        LUT3 (Prop_lut3_I0_O)        0.131    21.808 r  adjustable_clock/clk_out_i_627/O
                         net (fo=1, routed)           0.000    21.808    adjustable_clock/clk_out_i_627_n_0
    SLICE_X74Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    22.054 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.054    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X74Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.108 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.108    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X74Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.162 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.162    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X74Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.216 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.216    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X74Y289        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.349 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.385    22.734    adjustable_clock/counter2[6]
    SLICE_X75Y289        LUT2 (Prop_lut2_I1_O)        0.128    22.862 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.862    adjustable_clock/clk_out_i_792_n_0
    SLICE_X75Y289        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.129 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.129    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X75Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.182 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.182    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X75Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.235 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.235    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X75Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.288 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.288    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X75Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.341 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.341    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X75Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.394 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.394    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X75Y295        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.533 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.453    23.986    adjustable_clock/counter2[5]
    SLICE_X76Y294        LUT2 (Prop_lut2_I1_O)        0.131    24.117 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    24.117    adjustable_clock/clk_out_i_804_n_0
    SLICE_X76Y294        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X76Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.427 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.427    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X76Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.481 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.481    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X76Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.535 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.535    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X76Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.589 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.589    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X76Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.643 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.001    24.644    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.389    25.166    adjustable_clock/counter2[4]
    SLICE_X78Y299        LUT2 (Prop_lut2_I1_O)        0.128    25.294 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.294    adjustable_clock/clk_out_i_800_n_0
    SLICE_X78Y299        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.550 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.001    25.550    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X78Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.604 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.604    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X78Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.658 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.658    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X78Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.712 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.712    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X78Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.766 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.766    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X78Y304        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.820 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.820    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X78Y305        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.953 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.386    26.339    adjustable_clock/counter2[3]
    SLICE_X77Y304        LUT2 (Prop_lut2_I1_O)        0.128    26.467 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.467    adjustable_clock/clk_out_i_812_n_0
    SLICE_X77Y304        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.734 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.734    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X77Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.787 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.787    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X77Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.840 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.840    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X77Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.893 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.893    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X77Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.946 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.946    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X77Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.999 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.999    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X77Y310        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.138 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.592    adjustable_clock/counter2[2]
    SLICE_X76Y308        LUT2 (Prop_lut2_I1_O)        0.131    27.723 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.723    adjustable_clock/clk_out_i_808_n_0
    SLICE_X76Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.979 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.979    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X76Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.033 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.033    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X76Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.087 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.087    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X76Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.141 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    28.141    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X76Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.195 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.195    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.249 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.249    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X76Y314        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.382 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.469    28.851    adjustable_clock/counter2[1]
    SLICE_X77Y311        LUT2 (Prop_lut2_I1_O)        0.128    28.979 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.979    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X77Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.238 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.238    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X77Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.291 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.291    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X77Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.344 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.344    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X77Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.397 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.397    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X77Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.450 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.450    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X77Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.503 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.931    adjustable_clock/counter2[0]
    SLICE_X75Y315        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    30.218 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.218    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X75Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.271 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.271    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X75Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.324 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.324    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X75Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.377 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.377    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X75Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.430 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.430    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X75Y320        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    30.596 r  adjustable_clock/counter_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.365    30.961    adjustable_clock/counter1[22]
    SLICE_X74Y320        LUT4 (Prop_lut4_I1_O)        0.123    31.084 r  adjustable_clock/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.000    31.084    adjustable_clock/counter[0]_i_18__0_n_0
    SLICE_X74Y320        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.264 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    31.264    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X74Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.318 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.450    31.767    adjustable_clock/clear
    SLICE_X74Y322        FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.345     2.664    adjustable_clock/CLK_OUT1
    SLICE_X74Y322        FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism             -0.460     2.204    
                         clock uncertainty           -0.067     2.137    
    SLICE_X74Y322        FDRE (Setup_fdre_C_R)       -0.228     1.909    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          1.909    
                         arrival time                         -31.767    
  -------------------------------------------------------------------
                         slack                                -29.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 r_spiACTDAC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/O_CSB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.548    -0.763    clk
    SLICE_X86Y180        FDRE                                         r  r_spiACTDAC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_fdre_C_Q)         0.100    -0.663 f  r_spiACTDAC_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.609    DAC_SPI/Q[7]
    SLICE_X87Y180        LUT5 (Prop_lut5_I0_O)        0.028    -0.581 r  DAC_SPI/O_CSB[7]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.581    DAC_SPI/O_CSB[7]_i_2__0_n_0
    SLICE_X87Y180        FDRE                                         r  DAC_SPI/O_CSB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.746    -0.892    DAC_SPI/CLK_OUT1
    SLICE_X87Y180        FDRE                                         r  DAC_SPI/O_CSB_reg[7]/C
                         clock pessimism              0.140    -0.752    
    SLICE_X87Y180        FDRE (Hold_fdre_C_D)         0.060    -0.692    DAC_SPI/O_CSB_reg[7]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SYNCING/r_syncRequestForwarded_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SYNCING/r_syncTrigger_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.547    -0.764    SYNCING/CLK_OUT1
    SLICE_X75Y177        FDRE                                         r  SYNCING/r_syncRequestForwarded_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y177        FDRE (Prop_fdre_C_Q)         0.100    -0.664 r  SYNCING/r_syncRequestForwarded_reg/Q
                         net (fo=2, routed)           0.064    -0.599    SYNCING/r_syncRequestForwarded_reg_n_0
    SLICE_X75Y177        FDRE                                         r  SYNCING/r_syncTrigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.745    -0.893    SYNCING/CLK_OUT1
    SLICE_X75Y177        FDRE                                         r  SYNCING/r_syncTrigger_reg/C
                         clock pessimism              0.129    -0.764    
    SLICE_X75Y177        FDRE (Hold_fdre_C_D)         0.047    -0.717    SYNCING/r_syncTrigger_reg
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.118ns (36.028%)  route 0.210ns (63.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.548    -0.763    clk
    SLICE_X72Y178        FDRE                                         r  r_dac_I_lsb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDRE (Prop_fdre_C_Q)         0.118    -0.645 r  r_dac_I_lsb_reg[1]/Q
                         net (fo=1, routed)           0.210    -0.435    signalgen/I_Idata[1]
    RAMB36_X5Y35         RAMB36E1                                     r  signalgen/r_memory_I_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.776    -0.862    signalgen/CLK_OUT1
    RAMB36_X5Y35         RAMB36E1                                     r  signalgen/r_memory_I_reg_0/CLKARDCLK
                         clock pessimism              0.141    -0.721    
    RAMB36_X5Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.566    signalgen/r_memory_I_reg_0
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 r_spiTXLSB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_dataToSend_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (60.014%)  route 0.061ns (39.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.549    -0.762    clk
    SLICE_X83Y180        FDRE                                         r  r_spiTXLSB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y180        FDRE (Prop_fdre_C_Q)         0.091    -0.671 r  r_spiTXLSB_reg[6]/Q
                         net (fo=2, routed)           0.061    -0.610    PLL_SPI/I_data[6]
    SLICE_X82Y180        FDRE                                         r  PLL_SPI/r_dataToSend_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.747    -0.891    PLL_SPI/CLK_OUT1
    SLICE_X82Y180        FDRE                                         r  PLL_SPI/r_dataToSend_reg[6]/C
                         clock pessimism              0.140    -0.751    
    SLICE_X82Y180        FDRE (Hold_fdre_C_D)         0.003    -0.748    PLL_SPI/r_dataToSend_reg[6]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SYNCING/PLLSync/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SYNCING/PLLSync/r_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.965%)  route 0.109ns (46.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.545    -0.766    SYNCING/PLLSync/CLK_OUT1
    SLICE_X73Y175        FDRE                                         r  SYNCING/PLLSync/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y175        FDRE (Prop_fdre_C_Q)         0.100    -0.666 r  SYNCING/PLLSync/r_counter_reg[2]/Q
                         net (fo=6, routed)           0.109    -0.556    SYNCING/PLLSync/r_counter_reg[2]
    SLICE_X72Y175        LUT4 (Prop_lut4_I3_O)        0.028    -0.528 r  SYNCING/PLLSync/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.528    SYNCING/PLLSync/r_counter0[3]
    SLICE_X72Y175        FDSE                                         r  SYNCING/PLLSync/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.742    -0.896    SYNCING/PLLSync/CLK_OUT1
    SLICE_X72Y175        FDSE                                         r  SYNCING/PLLSync/r_counter_reg[3]/C
                         clock pessimism              0.141    -0.755    
    SLICE_X72Y175        FDSE (Hold_fdse_C_D)         0.087    -0.668    SYNCING/PLLSync/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 r_spiACTPLL_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/O_CSB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.535%)  route 0.102ns (44.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.545    -0.766    clk
    SLICE_X85Y177        FDRE                                         r  r_spiACTPLL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y177        FDRE (Prop_fdre_C_Q)         0.100    -0.666 f  r_spiACTPLL_reg[4]/Q
                         net (fo=1, routed)           0.102    -0.563    PLL_SPI/Q[4]
    SLICE_X88Y177        LUT5 (Prop_lut5_I0_O)        0.028    -0.535 r  PLL_SPI/O_CSB[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.535    PLL_SPI/O_CSB[4]_i_1_n_0
    SLICE_X88Y177        FDRE                                         r  PLL_SPI/O_CSB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.743    -0.895    PLL_SPI/CLK_OUT1
    SLICE_X88Y177        FDRE                                         r  PLL_SPI/O_CSB_reg[4]/C
                         clock pessimism              0.159    -0.736    
    SLICE_X88Y177        FDRE (Hold_fdre_C_D)         0.061    -0.675    PLL_SPI/O_CSB_reg[4]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.066%)  route 0.256ns (71.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.579    -0.732    signalgen/CLK_OUT1
    SLICE_X69Y181        FDRE                                         r  signalgen/uart_data_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.100    -0.632 r  signalgen/uart_data_count_reg[12]/Q
                         net (fo=13, routed)          0.256    -0.375    signalgen/uart_data_count_reg_n_0_[12]
    RAMB36_X5Y36         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.781    -0.857    signalgen/CLK_OUT1
    RAMB36_X5Y36         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/CLKARDCLK
                         clock pessimism              0.159    -0.698    
    RAMB36_X5Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.515    signalgen/r_memory_I_reg_3
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_spiTXLSB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_dataToSend_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.549    -0.762    clk
    SLICE_X83Y180        FDRE                                         r  r_spiTXLSB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y180        FDRE (Prop_fdre_C_Q)         0.100    -0.662 r  r_spiTXLSB_reg[4]/Q
                         net (fo=2, routed)           0.100    -0.562    PLL_SPI/I_data[4]
    SLICE_X83Y179        FDRE                                         r  PLL_SPI/r_dataToSend_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.746    -0.892    PLL_SPI/CLK_OUT1
    SLICE_X83Y179        FDRE                                         r  PLL_SPI/r_dataToSend_reg[4]/C
                         clock pessimism              0.141    -0.751    
    SLICE_X83Y179        FDRE (Hold_fdre_C_D)         0.049    -0.702    PLL_SPI/r_dataToSend_reg[4]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rcv/data_recv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_regaddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.585%)  route 0.110ns (52.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.549    -0.762    rcv/CLK_OUT1
    SLICE_X73Y179        FDRE                                         r  rcv/data_recv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y179        FDRE (Prop_fdre_C_Q)         0.100    -0.662 r  rcv/data_recv_reg[5]/Q
                         net (fo=5, routed)           0.110    -0.552    w_uartrx[5]
    SLICE_X75Y178        FDRE                                         r  r_regaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.746    -0.892    clk
    SLICE_X75Y178        FDRE                                         r  r_regaddr_reg[5]/C
                         clock pessimism              0.159    -0.733    
    SLICE_X75Y178        FDRE (Hold_fdre_C_D)         0.041    -0.692    r_regaddr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 r_spiTXLSB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/r_dataToSend_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.689%)  route 0.097ns (49.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.549    -0.762    clk
    SLICE_X83Y180        FDRE                                         r  r_spiTXLSB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y180        FDRE (Prop_fdre_C_Q)         0.100    -0.662 r  r_spiTXLSB_reg[1]/Q
                         net (fo=2, routed)           0.097    -0.564    DAC_SPI/r_dataToSend_reg[15]_0[1]
    SLICE_X82Y179        FDRE                                         r  DAC_SPI/r_dataToSend_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.746    -0.892    DAC_SPI/CLK_OUT1
    SLICE_X82Y179        FDRE                                         r  DAC_SPI/r_dataToSend_reg[1]/C
                         clock pessimism              0.141    -0.751    
    SLICE_X82Y179        FDRE (Hold_fdre_C_D)         0.043    -0.708    DAC_SPI/r_dataToSend_reg[1]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_system_clk_creator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X5Y35     signalgen/r_memory_I_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X4Y35     signalgen/r_memory_I_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X5Y39     signalgen/r_memory_I_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X5Y36     signalgen/r_memory_I_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X4Y39     signalgen/r_memory_I_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X5Y33     signalgen/r_memory_I_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X5Y34     signalgen/r_memory_Q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X5Y38     signalgen/r_memory_Q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X5Y37     signalgen/r_memory_Q_reg_2/CLKARDCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X73Y178    FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X73Y178    FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X73Y178    FSM_sequential_r_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X73Y178    FSM_sequential_r_state_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X72Y183    r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X72Y183    r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X72Y183    r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X72Y183    r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X72Y183    r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X72Y183    r_dacDataLength_lsb_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X73Y178    FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X73Y178    FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X73Y178    FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X73Y178    FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X73Y178    FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X73Y178    FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X73Y182    r_dacActiveCore_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X73Y182    r_dacActiveCore_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X75Y183    r_dacActiveCore_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X75Y183    r_dacActiveCore_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_creator
  To Clock:  clkfbout_system_clk_creator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_creator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :            0  Failing Endpoints,  Worst Slack        3.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.204ns (29.663%)  route 0.484ns (70.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 2.425 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.240    -2.901    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.204    -2.697 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.484    -2.213    trx/div/AR[0]
    SLICE_X88Y184        FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.106     2.425    trx/div/CLK_OUT1
    SLICE_X88Y184        FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.374     2.051    
                         clock uncertainty           -0.067     1.984    
    SLICE_X88Y184        FDCE (Recov_fdce_C_CLR)     -0.295     1.689    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.689    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.204ns (29.663%)  route 0.484ns (70.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 2.425 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.240    -2.901    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.204    -2.697 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.484    -2.213    trx/div/AR[0]
    SLICE_X88Y184        FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.106     2.425    trx/div/CLK_OUT1
    SLICE_X88Y184        FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.374     2.051    
                         clock uncertainty           -0.067     1.984    
    SLICE_X88Y184        FDCE (Recov_fdce_C_CLR)     -0.295     1.689    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.689    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.204ns (29.663%)  route 0.484ns (70.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 2.425 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.240    -2.901    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.204    -2.697 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.484    -2.213    trx/div/AR[0]
    SLICE_X88Y184        FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.106     2.425    trx/div/CLK_OUT1
    SLICE_X88Y184        FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.374     2.051    
                         clock uncertainty           -0.067     1.984    
    SLICE_X88Y184        FDCE (Recov_fdce_C_CLR)     -0.295     1.689    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.689    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.204ns (29.663%)  route 0.484ns (70.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 2.425 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.240    -2.901    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.204    -2.697 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.484    -2.213    trx/div/AR[0]
    SLICE_X88Y184        FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.106     2.425    trx/div/CLK_OUT1
    SLICE_X88Y184        FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.374     2.051    
                         clock uncertainty           -0.067     1.984    
    SLICE_X88Y184        FDCE (Recov_fdce_C_CLR)     -0.295     1.689    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.689    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.204ns (29.203%)  route 0.495ns (70.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.574ns = ( 2.426 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.240    -2.901    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.204    -2.697 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.495    -2.202    trx/div/AR[0]
    SLICE_X85Y185        FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.107     2.426    trx/div/CLK_OUT1
    SLICE_X85Y185        FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.352     2.074    
                         clock uncertainty           -0.067     2.007    
    SLICE_X85Y185        FDCE (Recov_fdce_C_CLR)     -0.295     1.712    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.626%)  route 0.403ns (66.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.574ns = ( 2.426 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.240    -2.901    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.204    -2.697 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.403    -2.294    trx/div/AR[0]
    SLICE_X88Y185        FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.107     2.426    trx/div/CLK_OUT1
    SLICE_X88Y185        FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism             -0.374     2.052    
                         clock uncertainty           -0.067     1.985    
    SLICE_X88Y185        FDCE (Recov_fdce_C_CLR)     -0.295     1.690    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          1.690    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.626%)  route 0.403ns (66.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.574ns = ( 2.426 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.240    -2.901    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.204    -2.697 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.403    -2.294    trx/div/AR[0]
    SLICE_X88Y185        FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.107     2.426    trx/div/CLK_OUT1
    SLICE_X88Y185        FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism             -0.374     2.052    
                         clock uncertainty           -0.067     1.985    
    SLICE_X88Y185        FDCE (Recov_fdce_C_CLR)     -0.295     1.690    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.690    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.626%)  route 0.403ns (66.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.574ns = ( 2.426 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.240    -2.901    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.204    -2.697 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.403    -2.294    trx/div/AR[0]
    SLICE_X88Y185        FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.107     2.426    trx/div/CLK_OUT1
    SLICE_X88Y185        FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism             -0.374     2.052    
                         clock uncertainty           -0.067     1.985    
    SLICE_X88Y185        FDCE (Recov_fdce_C_CLR)     -0.295     1.690    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          1.690    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.626%)  route 0.403ns (66.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.574ns = ( 2.426 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.240    -2.901    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.204    -2.697 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.403    -2.294    trx/div/AR[0]
    SLICE_X88Y185        FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.107     2.426    trx/div/CLK_OUT1
    SLICE_X88Y185        FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism             -0.374     2.052    
                         clock uncertainty           -0.067     1.985    
    SLICE_X88Y185        FDCE (Recov_fdce_C_CLR)     -0.295     1.690    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          1.690    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.408%)  route 0.314ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.573ns = ( 2.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.240    -2.901    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.204    -2.697 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.314    -2.383    trx/div/AR[0]
    SLICE_X88Y186        FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.108     2.427    trx/div/CLK_OUT1
    SLICE_X88Y186        FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.374     2.053    
                         clock uncertainty           -0.067     1.986    
    SLICE_X88Y186        FDCE (Recov_fdce_C_CLR)     -0.295     1.691    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          1.691    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  4.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.194%)  route 0.154ns (62.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.759    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.091    -0.668 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.154    -0.514    trx/div/AR[0]
    SLICE_X88Y186        FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.751    -0.887    trx/div/CLK_OUT1
    SLICE_X88Y186        FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.159    -0.728    
    SLICE_X88Y186        FDCE (Remov_fdce_C_CLR)     -0.107    -0.835    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.194%)  route 0.154ns (62.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.759    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.091    -0.668 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.154    -0.514    trx/div/AR[0]
    SLICE_X88Y186        FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.751    -0.887    trx/div/CLK_OUT1
    SLICE_X88Y186        FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism              0.159    -0.728    
    SLICE_X88Y186        FDCE (Remov_fdce_C_CLR)     -0.107    -0.835    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.194%)  route 0.154ns (62.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.759    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.091    -0.668 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.154    -0.514    trx/div/AR[0]
    SLICE_X88Y186        FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.751    -0.887    trx/div/CLK_OUT1
    SLICE_X88Y186        FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.159    -0.728    
    SLICE_X88Y186        FDCE (Remov_fdce_C_CLR)     -0.107    -0.835    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.194%)  route 0.154ns (62.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.759    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.091    -0.668 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.154    -0.514    trx/div/AR[0]
    SLICE_X88Y186        FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.751    -0.887    trx/div/CLK_OUT1
    SLICE_X88Y186        FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism              0.159    -0.728    
    SLICE_X88Y186        FDCE (Remov_fdce_C_CLR)     -0.107    -0.835    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.194%)  route 0.154ns (62.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.759    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.091    -0.668 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.154    -0.514    trx/div/AR[0]
    SLICE_X88Y186        FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.751    -0.887    trx/div/CLK_OUT1
    SLICE_X88Y186        FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.159    -0.728    
    SLICE_X88Y186        FDCE (Remov_fdce_C_CLR)     -0.107    -0.835    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.194%)  route 0.154ns (62.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.759    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.091    -0.668 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.154    -0.514    trx/div/AR[0]
    SLICE_X88Y186        FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.751    -0.887    trx/div/CLK_OUT1
    SLICE_X88Y186        FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism              0.159    -0.728    
    SLICE_X88Y186        FDCE (Remov_fdce_C_CLR)     -0.107    -0.835    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.988%)  route 0.203ns (69.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.759    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.091    -0.668 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203    -0.465    trx/div/AR[0]
    SLICE_X88Y185        FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.751    -0.887    trx/div/CLK_OUT1
    SLICE_X88Y185        FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.159    -0.728    
    SLICE_X88Y185        FDCE (Remov_fdce_C_CLR)     -0.107    -0.835    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.988%)  route 0.203ns (69.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.759    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.091    -0.668 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203    -0.465    trx/div/AR[0]
    SLICE_X88Y185        FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.751    -0.887    trx/div/CLK_OUT1
    SLICE_X88Y185        FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.159    -0.728    
    SLICE_X88Y185        FDCE (Remov_fdce_C_CLR)     -0.107    -0.835    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.988%)  route 0.203ns (69.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.759    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.091    -0.668 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203    -0.465    trx/div/AR[0]
    SLICE_X88Y185        FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.751    -0.887    trx/div/CLK_OUT1
    SLICE_X88Y185        FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.159    -0.728    
    SLICE_X88Y185        FDCE (Remov_fdce_C_CLR)     -0.107    -0.835    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.988%)  route 0.203ns (69.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.759    trx/CLK_OUT1
    SLICE_X84Y186        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y186        FDRE (Prop_fdre_C_Q)         0.091    -0.668 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203    -0.465    trx/div/AR[0]
    SLICE_X88Y185        FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.751    -0.887    trx/div/CLK_OUT1
    SLICE_X88Y185        FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.159    -0.728    
    SLICE_X88Y185        FDCE (Remov_fdce_C_CLR)     -0.107    -0.835    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.370    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_OB)    1.370     1.736 r  OBUFDS_DACData1[11]/OB
                         net (fo=0)                   0.000     1.736    DACData1_N[11]
    AK38                                                              r  DACData1_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_O)     1.370     1.736 r  OBUFDS_DACData1[11]/O
                         net (fo=0)                   0.000     1.736    DACData1_P[11]
    AJ38                                                              r  DACData1_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_OB)    1.340     1.706 r  OBUFDS_DACData1[4]/OB
                         net (fo=0)                   0.000     1.706    DACData1_N[4]
    AB42                                                              r  DACData1_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_O)     1.340     1.706 r  OBUFDS_DACData1[4]/O
                         net (fo=0)                   0.000     1.706    DACData1_P[4]
    AB41                                                              r  DACData1_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[10]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[10]
    Y40                                                               r  DACData1_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[10]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[10]
    W40                                                               r  DACData1_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[7]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[7]
    AH36                                                              r  DACData1_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[7]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[7]
    AG36                                                              r  DACData1_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_OB)    1.324     1.690 r  OBUFDS_DACData1[9]/OB
                         net (fo=0)                   0.000     1.690    DACData1_N[9]
    V34                                                               r  DACData1_N[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_O)     1.324     1.690 r  OBUFDS_DACData1[9]/O
                         net (fo=0)                   0.000     1.690    DACData1_P[9]
    V33                                                               r  DACData1_P[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.786 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.786    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.786 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.786    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.813 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.813    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.813 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.813    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.819 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.819    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.819 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.819    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.826 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.826    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.826 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.826    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_OB)    0.637     0.829 r  OBUFDS_DACData1[8]/OB
                         net (fo=0)                   0.000     0.829    DACData1_N[8]
    R39                                                               r  DACData1_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_O)     0.637     0.829 r  OBUFDS_DACData1[8]/O
                         net (fo=0)                   0.000     0.829    DACData1_P[8]
    R38                                                               r  DACData1_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trx/dataSend_reg/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            USB_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.403ns  (logic 2.298ns (27.351%)  route 6.104ns (72.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.238    -2.903    trx/CLK_OUT1
    SLICE_X86Y185        FDSE                                         r  trx/dataSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y185        FDSE (Prop_fdse_C_Q)         0.223    -2.680 r  trx/dataSend_reg/Q
                         net (fo=1, routed)           6.104     3.425    w_datasend_rx
    AU36                 OBUF (Prop_obuf_I_O)         2.075     5.500 r  UART_Buffer/O
                         net (fo=0)                   0.000     5.500    USB_UART_RX
    AU36                                                              r  USB_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_18/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.018ns  (logic 1.698ns (21.180%)  route 6.320ns (78.820%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.554    -2.587    adjustable_clock/CLK_OUT1
    SLICE_X73Y311        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y311        FDRE (Prop_fdre_C_Q)         0.223    -2.364 r  adjustable_clock/clk_out_reg_lopt_replica_18/Q
                         net (fo=1, routed)           6.320     3.956    lopt_17
    C38                  OBUFDS (Prop_obufds_I_OB)    1.475     5.431 r  OBUFDS_DACData6[7]/OB
                         net (fo=0)                   0.000     5.431    DACData6_N[7]
    C39                                                               r  DACData6_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_18/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.018ns  (logic 1.698ns (21.180%)  route 6.320ns (78.820%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.554    -2.587    adjustable_clock/CLK_OUT1
    SLICE_X73Y311        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y311        FDRE (Prop_fdre_C_Q)         0.223    -2.364 r  adjustable_clock/clk_out_reg_lopt_replica_18/Q
                         net (fo=1, routed)           6.320     3.956    lopt_17
    C38                  OBUFDS (Prop_obufds_I_O)     1.475     5.431 r  OBUFDS_DACData6[7]/O
                         net (fo=0)                   0.000     5.431    DACData6_P[7]
    C38                                                               r  DACData6_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_27/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 1.654ns (20.832%)  route 6.284ns (79.168%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.545    -2.596    adjustable_clock/CLK_OUT1
    SLICE_X74Y320        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y320        FDRE (Prop_fdre_C_Q)         0.259    -2.337 r  adjustable_clock/clk_out_reg_lopt_replica_27/Q
                         net (fo=1, routed)           6.284     3.948    lopt_26
    M28                  OBUFDS (Prop_obufds_I_OB)    1.395     5.342 r  OBUFDS_DATACLK7/OB
                         net (fo=0)                   0.000     5.342    DATACLK_N[7]
    M29                                                               r  DATACLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_27/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 1.654ns (20.832%)  route 6.284ns (79.168%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.545    -2.596    adjustable_clock/CLK_OUT1
    SLICE_X74Y320        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y320        FDRE (Prop_fdre_C_Q)         0.259    -2.337 r  adjustable_clock/clk_out_reg_lopt_replica_27/Q
                         net (fo=1, routed)           6.284     3.948    lopt_26
    M28                  OBUFDS (Prop_obufds_I_O)     1.395     5.342 r  OBUFDS_DATACLK7/O
                         net (fo=0)                   0.000     5.342    DATACLK_P[7]
    M28                                                               r  DATACLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.842ns  (logic 1.652ns (21.070%)  route 6.189ns (78.930%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.554    -2.587    adjustable_clock/CLK_OUT1
    SLICE_X73Y311        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y311        FDRE (Prop_fdre_C_Q)         0.223    -2.364 r  adjustable_clock/clk_out_reg_lopt_replica_8/Q
                         net (fo=1, routed)           6.189     3.826    lopt_7
    L31                  OBUFDS (Prop_obufds_I_OB)    1.429     5.255 r  OBUFDS_DACCLK[7]/OB
                         net (fo=0)                   0.000     5.255    DACCLK_N[7]
    K32                                                               r  DACCLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.842ns  (logic 1.652ns (21.070%)  route 6.189ns (78.930%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.554    -2.587    adjustable_clock/CLK_OUT1
    SLICE_X73Y311        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y311        FDRE (Prop_fdre_C_Q)         0.223    -2.364 r  adjustable_clock/clk_out_reg_lopt_replica_8/Q
                         net (fo=1, routed)           6.189     3.826    lopt_7
    L31                  OBUFDS (Prop_obufds_I_O)     1.429     5.255 r  OBUFDS_DACCLK[7]/O
                         net (fo=0)                   0.000     5.255    DACCLK_P[7]
    L31                                                               r  DACCLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.674ns  (logic 1.778ns (23.175%)  route 5.896ns (76.825%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.545    -2.596    adjustable_clock/CLK_OUT1
    SLICE_X72Y320        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y320        FDRE (Prop_fdre_C_Q)         0.236    -2.360 r  adjustable_clock/clk_out_reg_lopt_replica_11/Q
                         net (fo=1, routed)           5.896     3.536    lopt_10
    H38                  OBUFDS (Prop_obufds_I_OB)    1.542     5.078 r  OBUFDS_DACData6[11]/OB
                         net (fo=0)                   0.000     5.078    DACData6_N[11]
    G38                                                               r  DACData6_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.674ns  (logic 1.778ns (23.175%)  route 5.896ns (76.825%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.545    -2.596    adjustable_clock/CLK_OUT1
    SLICE_X72Y320        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y320        FDRE (Prop_fdre_C_Q)         0.236    -2.360 r  adjustable_clock/clk_out_reg_lopt_replica_11/Q
                         net (fo=1, routed)           5.896     3.536    lopt_10
    H38                  OBUFDS (Prop_obufds_I_O)     1.542     5.078 r  OBUFDS_DACData6[11]/O
                         net (fo=0)                   0.000     5.078    DACData6_P[11]
    H38                                                               r  DACData6_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_25/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 1.698ns (22.440%)  route 5.868ns (77.560%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.554    -2.587    adjustable_clock/CLK_OUT1
    SLICE_X74Y312        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y312        FDRE (Prop_fdre_C_Q)         0.259    -2.328 r  adjustable_clock/clk_out_reg_lopt_replica_25/Q
                         net (fo=1, routed)           5.868     3.540    lopt_24
    H33                  OBUFDS (Prop_obufds_I_OB)    1.439     4.979 r  OBUFDS_DATACLK5/OB
                         net (fo=0)                   0.000     4.979    DATACLK_N[5]
    G33                                                               r  DATACLK_N[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_instance/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.083ns  (logic 0.083ns (2.692%)  route 3.000ns (97.308%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.991    -2.690    clk
    IDELAYCTRL_X0Y4      IDELAYCTRL                                   r  IDELAYCTRL_instance/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[7]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.659ns  (logic 1.008ns (60.764%)  route 0.651ns (39.236%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.250    -2.431    signalgen/CLK_OUT1
    RAMB36_X4Y38         RAMB36E1                                     r  signalgen/r_memory_Q_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.008    -1.423 r  signalgen/r_memory_Q_reg_3/DOBDO[1]
                         net (fo=3, routed)           0.651    -0.772    w_DACData_Q[7]
    OLOGIC_X0Y188        ODDR                                         r  ODDR_DACData1[7]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[3]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.770ns  (logic 1.008ns (56.950%)  route 0.762ns (43.050%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.238    -2.443    signalgen/CLK_OUT1
    RAMB36_X4Y35         RAMB36E1                                     r  signalgen/r_memory_I_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.008    -1.435 r  signalgen/r_memory_I_reg_1/DOBDO[1]
                         net (fo=3, routed)           0.762    -0.673    w_DACData_I[3]
    OLOGIC_X0Y192        ODDR                                         r  ODDR_DACData1[3]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[3]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.907ns  (logic 1.008ns (52.848%)  route 0.899ns (47.152%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.141    -2.540    signalgen/CLK_OUT1
    RAMB36_X5Y38         RAMB36E1                                     r  signalgen/r_memory_Q_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.008    -1.532 r  signalgen/r_memory_Q_reg_1/DOBDO[1]
                         net (fo=3, routed)           0.899    -0.633    w_DACData_Q[3]
    OLOGIC_X0Y192        ODDR                                         r  ODDR_DACData1[3]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[11]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.874ns  (logic 1.008ns (53.775%)  route 0.866ns (46.225%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.248    -2.433    signalgen/CLK_OUT1
    RAMB36_X4Y37         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.008    -1.425 r  signalgen/r_memory_Q_reg_5/DOBDO[1]
                         net (fo=3, routed)           0.866    -0.559    w_DACData_Q[11]
    OLOGIC_X0Y214        ODDR                                         r  ODDR_DACData1[11]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[7]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.024ns  (logic 1.008ns (49.810%)  route 1.016ns (50.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.134    -2.547    signalgen/CLK_OUT1
    RAMB36_X5Y36         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y36         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.008    -1.539 r  signalgen/r_memory_I_reg_3/DOBDO[1]
                         net (fo=3, routed)           1.016    -0.523    w_DACData_I[7]
    OLOGIC_X0Y188        ODDR                                         r  ODDR_DACData1[7]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[6]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.046ns  (logic 1.008ns (49.264%)  route 1.038ns (50.736%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.134    -2.547    signalgen/CLK_OUT1
    RAMB36_X5Y36         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y36         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.008    -1.539 r  signalgen/r_memory_I_reg_3/DOBDO[0]
                         net (fo=3, routed)           1.038    -0.501    w_DACData_I[6]
    OLOGIC_X0Y190        ODDR                                         r  ODDR_DACData1[6]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[6]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.022ns  (logic 1.008ns (49.844%)  route 1.014ns (50.156%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.250    -2.431    signalgen/CLK_OUT1
    RAMB36_X4Y38         RAMB36E1                                     r  signalgen/r_memory_Q_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.008    -1.423 r  signalgen/r_memory_Q_reg_3/DOBDO[0]
                         net (fo=3, routed)           1.014    -0.409    w_DACData_Q[6]
    OLOGIC_X0Y190        ODDR                                         r  ODDR_DACData1[6]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.472ns  (logic 1.358ns (54.919%)  route 1.114ns (45.081%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.239    -2.442    tenhz_mod/CLK_OUT1
    SLICE_X47Y159        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDRE (Prop_fdre_C_Q)         0.178    -2.264 r  tenhz_mod/ten_hertz_reg_lopt_replica_6/Q
                         net (fo=1, routed)           1.114    -1.149    lopt_32
    AC31                 OBUFDS (Prop_obufds_I_OB)    1.180     0.030 r  OBUFDS_DACData3[3]/OB
                         net (fo=0)                   0.000     0.030    DACData3_N[3]
    AD31                                                              r  DACData3_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.472ns  (logic 1.358ns (54.919%)  route 1.114ns (45.081%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.239    -2.442    tenhz_mod/CLK_OUT1
    SLICE_X47Y159        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDRE (Prop_fdre_C_Q)         0.178    -2.264 r  tenhz_mod/ten_hertz_reg_lopt_replica_6/Q
                         net (fo=1, routed)           1.114    -1.149    lopt_32
    AC31                 OBUFDS (Prop_obufds_I_O)     1.180     0.030 r  OBUFDS_DACData3[3]/O
                         net (fo=0)                   0.000     0.030    DACData3_P[3]
    AC31                                                              r  DACData3_P[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_creator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.030ns (1.479%)  route 1.998ns (98.521%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator fall edge)
                                                      5.000     5.000 f  
    AJ32                                              0.000     5.000 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     5.278 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     5.832    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.530     2.302 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.030     3.332    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.362 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.968     4.330    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 0.083ns (2.229%)  route 3.641ns (97.771%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.632    -2.049    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_OUT1_system_clk_creator

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 0.636ns (17.758%)  route 2.945ns (82.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           2.945     3.581    rcv/dataRcv
    SLICE_X68Y175        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         1.146    -2.535    rcv/CLK_OUT1
    SLICE_X68Y175        FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.143ns (8.308%)  route 1.573ns (91.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           1.573     1.716    rcv/dataRcv
    SLICE_X68Y175        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=547, routed)         0.771    -0.867    rcv/CLK_OUT1
    SLICE_X68Y175        FDRE                                         r  rcv/r_DataR_reg/C





