--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml paddle_top.twx paddle_top.ncd -o paddle_top.twr
paddle_top.pcf -ucf vga_timing_controller.ucf

Design file:              paddle_top.ncd
Physical constraint file: paddle_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    3.789(R)|   -1.540(R)|clk_BUFGP         |   0.000|
btn<1>      |    3.962(R)|   -0.426(R)|clk_BUFGP         |   0.000|
btn<2>      |    3.354(R)|   -1.245(R)|clk_BUFGP         |   0.000|
btn<3>      |    3.841(R)|   -0.120(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
BLUE_OUT<0> |   18.851(R)|clk_BUFGP         |   0.000|
BLUE_OUT<1> |   19.126(R)|clk_BUFGP         |   0.000|
GREEN_OUT<0>|   18.523(R)|clk_BUFGP         |   0.000|
GREEN_OUT<1>|   18.811(R)|clk_BUFGP         |   0.000|
GREEN_OUT<2>|   19.094(R)|clk_BUFGP         |   0.000|
HS_OUT      |   11.532(R)|clk_BUFGP         |   0.000|
RED_OUT<0>  |   19.718(R)|clk_BUFGP         |   0.000|
RED_OUT<1>  |   18.784(R)|clk_BUFGP         |   0.000|
RED_OUT<2>  |   19.997(R)|clk_BUFGP         |   0.000|
VS_OUT      |   13.957(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.386|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 08 13:55:54 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



