Source Block: hdl/library/axi_dmac/axi_dmac_reset_manager.v@139:155@HdlStmProcess
 * If ctrl_enable goes low, even for a single clock cycle, we want to go through
 * a full reset sequence. This might happen when the state machine is busy, e.g.
 * going through a startup sequence. To avoid missing the event store it for
 * later.
 */
always @(posedge clk) begin
  if (state == STATE_RESET) begin
    needs_reset <= 1'b0;
  end else if (ctrl_enable == 1'b0) begin
    needs_reset <= 1'b1;
  end
end

always @(posedge clk) begin
  if (resetn == 1'b0) begin
    state <= STATE_DO_RESET;
  end else begin

Diff Content:
- 144 always @(posedge clk) begin
- 145   if (state == STATE_RESET) begin
- 146     needs_reset <= 1'b0;
- 147   end else if (ctrl_enable == 1'b0) begin
- 148     needs_reset <= 1'b1;
- 150 end
+ 148   always @(posedge clk) begin
+ 148     if (state == STATE_STARTUP || state == STATE_ENABLED) begin
+ 148       do_enable <= 1'b1;
+ 148     end else begin
+ 148       do_enable <= 1'b0;
+ 148     end

Clone Blocks:
