<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Encounter 11.12-s136_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID thor.doe.carleton.ca)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Thu Feb 20 21:37:53 2020</TD></TR>
<TR><TD>#  Design:          /TD><TD>arbiter</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport -outdir summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Assign Statements Infomation Page</H3>
<H4> General Caution: </H4>
<UL>
    <LI>The assignment statements can impact CTS and IPO.
<P>
    <LI>You can use "setDoAssign" properly to slove the problem.
<P>
setDoAssign: Yes
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: arbiter.v<BR></TD>
    <TR>
    <TD>Module Name: allocation_buffer_7<BR></TD>
    <TR>
    <TD>full = N14<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: arbiter.v<BR></TD>
    <TR>
    <TD>Module Name: allocation_buffer_6<BR></TD>
    <TR>
    <TD>full = N14<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: arbiter.v<BR></TD>
    <TR>
    <TD>Module Name: allocation_buffer_5<BR></TD>
    <TR>
    <TD>full = N14<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: arbiter.v<BR></TD>
    <TR>
    <TD>Module Name: allocation_buffer_4<BR></TD>
    <TR>
    <TD>full = N14<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: arbiter.v<BR></TD>
    <TR>
    <TD>Module Name: allocation_buffer_3<BR></TD>
    <TR>
    <TD>full = N14<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: arbiter.v<BR></TD>
    <TR>
    <TD>Module Name: allocation_buffer_2<BR></TD>
    <TR>
    <TD>full = N14<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: arbiter.v<BR></TD>
    <TR>
    <TD>Module Name: allocation_buffer_1<BR></TD>
    <TR>
    <TD>full = N14<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: arbiter.v<BR></TD>
    <TR>
    <TD>Module Name: allocation_buffer_0<BR></TD>
    <TR>
    <TD>full = N14<BR></TD>
</TABLE>
<P>

</BODY>
</HTML>
