[
    {
        "module": "PORT",
        "registers": [
            [
                "PORTA_PCR0",
                "0x40049000",
                "Pin Control Register n (PORTA_PCR0)"
            ],
            [
                "PORTA_PCR1",
                "0x40049004",
                "Pin Control Register n (PORTA_PCR1)"
            ],
            [
                "PORTA_PCR2",
                "0x40049008",
                "Pin Control Register n (PORTA_PCR2)"
            ],
            [
                "PORTA_PCR3",
                "0x4004900C",
                "Pin Control Register n (PORTA_PCR3)"
            ],
            [
                "PORTA_PCR4",
                "0x40049010",
                "Pin Control Register n (PORTA_PCR4)"
            ],
            [
                "PORTA_PCR5",
                "0x40049014",
                "Pin Control Register n (PORTA_PCR5)"
            ],
            [
                "PORTA_PCR6",
                "0x40049018",
                "Pin Control Register n (PORTA_PCR6)"
            ],
            [
                "PORTA_PCR7",
                "0x4004901C",
                "Pin Control Register n (PORTA_PCR7)"
            ],
            [
                "PORTA_PCR8",
                "0x40049020",
                "Pin Control Register n (PORTA_PCR8)"
            ],
            [
                "PORTA_PCR9",
                "0x40049024",
                "Pin Control Register n (PORTA_PCR9)"
            ],
            [
                "PORTA_PCR10",
                "0x40049028",
                "Pin Control Register n (PORTA_PCR10)"
            ],
            [
                "PORTA_PCR11",
                "0x4004902C",
                "Pin Control Register n (PORTA_PCR11)"
            ],
            [
                "PORTA_PCR12",
                "0x40049030",
                "Pin Control Register n (PORTA_PCR12)"
            ],
            [
                "PORTA_PCR13",
                "0x40049034",
                "Pin Control Register n (PORTA_PCR13)"
            ],
            [
                "PORTA_PCR14",
                "0x40049038",
                "Pin Control Register n (PORTA_PCR14)"
            ],
            [
                "PORTA_PCR15",
                "0x4004903C",
                "Pin Control Register n (PORTA_PCR15)"
            ],
            [
                "PORTA_PCR16",
                "0x40049040",
                "Pin Control Register n (PORTA_PCR16)"
            ],
            [
                "PORTA_PCR17",
                "0x40049044",
                "Pin Control Register n (PORTA_PCR17)"
            ],
            [
                "PORTA_PCR18",
                "0x40049048",
                "Pin Control Register n (PORTA_PCR18)"
            ],
            [
                "PORTA_PCR19",
                "0x4004904C",
                "Pin Control Register n (PORTA_PCR19)"
            ],
            [
                "PORTA_PCR20",
                "0x40049050",
                "Pin Control Register n (PORTA_PCR20)"
            ],
            [
                "PORTA_PCR21",
                "0x40049054",
                "Pin Control Register n (PORTA_PCR21)"
            ],
            [
                "PORTA_PCR22",
                "0x40049058",
                "Pin Control Register n (PORTA_PCR22)"
            ],
            [
                "PORTA_PCR23",
                "0x4004905C",
                "Pin Control Register n (PORTA_PCR23)"
            ],
            [
                "PORTA_PCR24",
                "0x40049060",
                "Pin Control Register n (PORTA_PCR24)"
            ],
            [
                "PORTA_PCR25",
                "0x40049064",
                "Pin Control Register n (PORTA_PCR25)"
            ],
            [
                "PORTA_PCR26",
                "0x40049068",
                "Pin Control Register n (PORTA_PCR26)"
            ],
            [
                "PORTA_PCR27",
                "0x4004906C",
                "Pin Control Register n (PORTA_PCR27)"
            ],
            [
                "PORTA_PCR28",
                "0x40049070",
                "Pin Control Register n (PORTA_PCR28)"
            ],
            [
                "PORTA_PCR29",
                "0x40049074",
                "Pin Control Register n (PORTA_PCR29)"
            ],
            [
                "PORTA_PCR30",
                "0x40049078",
                "Pin Control Register n (PORTA_PCR30)"
            ],
            [
                "PORTA_PCR31",
                "0x4004907C",
                "Pin Control Register n (PORTA_PCR31)"
            ],
            [
                "PORTA_GPCLR",
                "0x40049080",
                "Global Pin Control Low Register (PORTA_GPCLR)"
            ],
            [
                "PORTA_GPCHR",
                "0x40049084",
                "Global Pin Control High Register (PORTA_GPCHR)"
            ],
            [
                "PORTA_ISFR",
                "0x400490A0",
                "Interrupt Status Flag Register (PORTA_ISFR)"
            ],
            [
                "PORTB_PCR0",
                "0x4004A000",
                "Pin Control Register n (PORTB_PCR0)"
            ],
            [
                "PORTB_PCR1",
                "0x4004A004",
                "Pin Control Register n (PORTB_PCR1)"
            ],
            [
                "PORTB_PCR2",
                "0x4004A008",
                "Pin Control Register n (PORTB_PCR2)"
            ],
            [
                "PORTB_PCR3",
                "0x4004A00C",
                "Pin Control Register n (PORTB_PCR3)"
            ],
            [
                "PORTB_PCR4",
                "0x4004A010",
                "Pin Control Register n (PORTB_PCR4)"
            ],
            [
                "PORTB_PCR5",
                "0x4004A014",
                "Pin Control Register n (PORTB_PCR5)"
            ],
            [
                "PORTB_PCR6",
                "0x4004A018",
                "Pin Control Register n (PORTB_PCR6)"
            ],
            [
                "PORTB_PCR7",
                "0x4004A01C",
                "Pin Control Register n (PORTB_PCR7)"
            ],
            [
                "PORTB_PCR8",
                "0x4004A020",
                "Pin Control Register n (PORTB_PCR8)"
            ],
            [
                "PORTB_PCR9",
                "0x4004A024",
                "Pin Control Register n (PORTB_PCR9)"
            ],
            [
                "PORTB_PCR10",
                "0x4004A028",
                "Pin Control Register n (PORTB_PCR10)"
            ],
            [
                "PORTB_PCR11",
                "0x4004A02C",
                "Pin Control Register n (PORTB_PCR11)"
            ],
            [
                "PORTB_PCR12",
                "0x4004A030",
                "Pin Control Register n (PORTB_PCR12)"
            ],
            [
                "PORTB_PCR13",
                "0x4004A034",
                "Pin Control Register n (PORTB_PCR13)"
            ],
            [
                "PORTB_PCR14",
                "0x4004A038",
                "Pin Control Register n (PORTB_PCR14)"
            ],
            [
                "PORTB_PCR15",
                "0x4004A03C",
                "Pin Control Register n (PORTB_PCR15)"
            ],
            [
                "PORTB_PCR16",
                "0x4004A040",
                "Pin Control Register n (PORTB_PCR16)"
            ],
            [
                "PORTB_PCR17",
                "0x4004A044",
                "Pin Control Register n (PORTB_PCR17)"
            ],
            [
                "PORTB_PCR18",
                "0x4004A048",
                "Pin Control Register n (PORTB_PCR18)"
            ],
            [
                "PORTB_PCR19",
                "0x4004A04C",
                "Pin Control Register n (PORTB_PCR19)"
            ],
            [
                "PORTB_PCR20",
                "0x4004A050",
                "Pin Control Register n (PORTB_PCR20)"
            ],
            [
                "PORTB_PCR21",
                "0x4004A054",
                "Pin Control Register n (PORTB_PCR21)"
            ],
            [
                "PORTB_PCR22",
                "0x4004A058",
                "Pin Control Register n (PORTB_PCR22)"
            ],
            [
                "PORTB_PCR23",
                "0x4004A05C",
                "Pin Control Register n (PORTB_PCR23)"
            ],
            [
                "PORTB_PCR24",
                "0x4004A060",
                "Pin Control Register n (PORTB_PCR24)"
            ],
            [
                "PORTB_PCR25",
                "0x4004A064",
                "Pin Control Register n (PORTB_PCR25)"
            ],
            [
                "PORTB_PCR26",
                "0x4004A068",
                "Pin Control Register n (PORTB_PCR26)"
            ],
            [
                "PORTB_PCR27",
                "0x4004A06C",
                "Pin Control Register n (PORTB_PCR27)"
            ],
            [
                "PORTB_PCR28",
                "0x4004A070",
                "Pin Control Register n (PORTB_PCR28)"
            ],
            [
                "PORTB_PCR29",
                "0x4004A074",
                "Pin Control Register n (PORTB_PCR29)"
            ],
            [
                "PORTB_PCR30",
                "0x4004A078",
                "Pin Control Register n (PORTB_PCR30)"
            ],
            [
                "PORTB_PCR31",
                "0x4004A07C",
                "Pin Control Register n (PORTB_PCR31)"
            ],
            [
                "PORTB_GPCLR",
                "0x4004A080",
                "Global Pin Control Low Register (PORTB_GPCLR)"
            ],
            [
                "PORTB_GPCHR",
                "0x4004A084",
                "Global Pin Control High Register (PORTB_GPCHR)"
            ],
            [
                "PORTB_ISFR",
                "0x4004A0A0",
                "Interrupt Status Flag Register (PORTB_ISFR)"
            ],
            [
                "PORTC_PCR0",
                "0x4004B000",
                "Pin Control Register n (PORTC_PCR0)"
            ],
            [
                "PORTC_PCR1",
                "0x4004B004",
                "Pin Control Register n (PORTC_PCR1)"
            ],
            [
                "PORTC_PCR2",
                "0x4004B008",
                "Pin Control Register n (PORTC_PCR2)"
            ],
            [
                "PORTC_PCR3",
                "0x4004B00C",
                "Pin Control Register n (PORTC_PCR3)"
            ],
            [
                "PORTC_PCR4",
                "0x4004B010",
                "Pin Control Register n (PORTC_PCR4)"
            ],
            [
                "PORTC_PCR5",
                "0x4004B014",
                "Pin Control Register n (PORTC_PCR5)"
            ],
            [
                "PORTC_PCR6",
                "0x4004B018",
                "Pin Control Register n (PORTC_PCR6)"
            ],
            [
                "PORTC_PCR7",
                "0x4004B01C",
                "Pin Control Register n (PORTC_PCR7)"
            ],
            [
                "PORTC_PCR8",
                "0x4004B020",
                "Pin Control Register n (PORTC_PCR8)"
            ],
            [
                "PORTC_PCR9",
                "0x4004B024",
                "Pin Control Register n (PORTC_PCR9)"
            ],
            [
                "PORTC_PCR10",
                "0x4004B028",
                "Pin Control Register n (PORTC_PCR10)"
            ],
            [
                "PORTC_PCR11",
                "0x4004B02C",
                "Pin Control Register n (PORTC_PCR11)"
            ],
            [
                "PORTC_PCR12",
                "0x4004B030",
                "Pin Control Register n (PORTC_PCR12)"
            ],
            [
                "PORTC_PCR13",
                "0x4004B034",
                "Pin Control Register n (PORTC_PCR13)"
            ],
            [
                "PORTC_PCR14",
                "0x4004B038",
                "Pin Control Register n (PORTC_PCR14)"
            ],
            [
                "PORTC_PCR15",
                "0x4004B03C",
                "Pin Control Register n (PORTC_PCR15)"
            ],
            [
                "PORTC_PCR16",
                "0x4004B040",
                "Pin Control Register n (PORTC_PCR16)"
            ],
            [
                "PORTC_PCR17",
                "0x4004B044",
                "Pin Control Register n (PORTC_PCR17)"
            ],
            [
                "PORTC_PCR18",
                "0x4004B048",
                "Pin Control Register n (PORTC_PCR18)"
            ],
            [
                "PORTC_PCR19",
                "0x4004B04C",
                "Pin Control Register n (PORTC_PCR19)"
            ],
            [
                "PORTC_PCR20",
                "0x4004B050",
                "Pin Control Register n (PORTC_PCR20)"
            ],
            [
                "PORTC_PCR21",
                "0x4004B054",
                "Pin Control Register n (PORTC_PCR21)"
            ],
            [
                "PORTC_PCR22",
                "0x4004B058",
                "Pin Control Register n (PORTC_PCR22)"
            ],
            [
                "PORTC_PCR23",
                "0x4004B05C",
                "Pin Control Register n (PORTC_PCR23)"
            ],
            [
                "PORTC_PCR24",
                "0x4004B060",
                "Pin Control Register n (PORTC_PCR24)"
            ],
            [
                "PORTC_PCR25",
                "0x4004B064",
                "Pin Control Register n (PORTC_PCR25)"
            ],
            [
                "PORTC_PCR26",
                "0x4004B068",
                "Pin Control Register n (PORTC_PCR26)"
            ],
            [
                "PORTC_PCR27",
                "0x4004B06C",
                "Pin Control Register n (PORTC_PCR27)"
            ],
            [
                "PORTC_PCR28",
                "0x4004B070",
                "Pin Control Register n (PORTC_PCR28)"
            ],
            [
                "PORTC_PCR29",
                "0x4004B074",
                "Pin Control Register n (PORTC_PCR29)"
            ],
            [
                "PORTC_PCR30",
                "0x4004B078",
                "Pin Control Register n (PORTC_PCR30)"
            ],
            [
                "PORTC_PCR31",
                "0x4004B07C",
                "Pin Control Register n (PORTC_PCR31)"
            ],
            [
                "PORTC_GPCLR",
                "0x4004B080",
                "Global Pin Control Low Register (PORTC_GPCLR)"
            ],
            [
                "PORTC_GPCHR",
                "0x4004B084",
                "Global Pin Control High Register (PORTC_GPCHR)"
            ],
            [
                "PORTC_ISFR",
                "0x4004B0A0",
                "Interrupt Status Flag Register (PORTC_ISFR)"
            ],
            [
                "PORTD_PCR0",
                "0x4004C000",
                "Pin Control Register n (PORTD_PCR0)"
            ],
            [
                "PORTD_PCR1",
                "0x4004C004",
                "Pin Control Register n (PORTD_PCR1)"
            ],
            [
                "PORTD_PCR2",
                "0x4004C008",
                "Pin Control Register n (PORTD_PCR2)"
            ],
            [
                "PORTD_PCR3",
                "0x4004C00C",
                "Pin Control Register n (PORTD_PCR3)"
            ],
            [
                "PORTD_PCR4",
                "0x4004C010",
                "Pin Control Register n (PORTD_PCR4)"
            ],
            [
                "PORTD_PCR5",
                "0x4004C014",
                "Pin Control Register n (PORTD_PCR5)"
            ],
            [
                "PORTD_PCR6",
                "0x4004C018",
                "Pin Control Register n (PORTD_PCR6)"
            ],
            [
                "PORTD_PCR7",
                "0x4004C01C",
                "Pin Control Register n (PORTD_PCR7)"
            ],
            [
                "PORTD_PCR8",
                "0x4004C020",
                "Pin Control Register n (PORTD_PCR8)"
            ],
            [
                "PORTD_PCR9",
                "0x4004C024",
                "Pin Control Register n (PORTD_PCR9)"
            ],
            [
                "PORTD_PCR10",
                "0x4004C028",
                "Pin Control Register n (PORTD_PCR10)"
            ],
            [
                "PORTD_PCR11",
                "0x4004C02C",
                "Pin Control Register n (PORTD_PCR11)"
            ],
            [
                "PORTD_PCR12",
                "0x4004C030",
                "Pin Control Register n (PORTD_PCR12)"
            ],
            [
                "PORTD_PCR13",
                "0x4004C034",
                "Pin Control Register n (PORTD_PCR13)"
            ],
            [
                "PORTD_PCR14",
                "0x4004C038",
                "Pin Control Register n (PORTD_PCR14)"
            ],
            [
                "PORTD_PCR15",
                "0x4004C03C",
                "Pin Control Register n (PORTD_PCR15)"
            ],
            [
                "PORTD_PCR16",
                "0x4004C040",
                "Pin Control Register n (PORTD_PCR16)"
            ],
            [
                "PORTD_PCR17",
                "0x4004C044",
                "Pin Control Register n (PORTD_PCR17)"
            ],
            [
                "PORTD_PCR18",
                "0x4004C048",
                "Pin Control Register n (PORTD_PCR18)"
            ],
            [
                "PORTD_PCR19",
                "0x4004C04C",
                "Pin Control Register n (PORTD_PCR19)"
            ],
            [
                "PORTD_PCR20",
                "0x4004C050",
                "Pin Control Register n (PORTD_PCR20)"
            ],
            [
                "PORTD_PCR21",
                "0x4004C054",
                "Pin Control Register n (PORTD_PCR21)"
            ],
            [
                "PORTD_PCR22",
                "0x4004C058",
                "Pin Control Register n (PORTD_PCR22)"
            ],
            [
                "PORTD_PCR23",
                "0x4004C05C",
                "Pin Control Register n (PORTD_PCR23)"
            ],
            [
                "PORTD_PCR24",
                "0x4004C060",
                "Pin Control Register n (PORTD_PCR24)"
            ],
            [
                "PORTD_PCR25",
                "0x4004C064",
                "Pin Control Register n (PORTD_PCR25)"
            ],
            [
                "PORTD_PCR26",
                "0x4004C068",
                "Pin Control Register n (PORTD_PCR26)"
            ],
            [
                "PORTD_PCR27",
                "0x4004C06C",
                "Pin Control Register n (PORTD_PCR27)"
            ],
            [
                "PORTD_PCR28",
                "0x4004C070",
                "Pin Control Register n (PORTD_PCR28)"
            ],
            [
                "PORTD_PCR29",
                "0x4004C074",
                "Pin Control Register n (PORTD_PCR29)"
            ],
            [
                "PORTD_PCR30",
                "0x4004C078",
                "Pin Control Register n (PORTD_PCR30)"
            ],
            [
                "PORTD_PCR31",
                "0x4004C07C",
                "Pin Control Register n (PORTD_PCR31)"
            ],
            [
                "PORTD_GPCLR",
                "0x4004C080",
                "Global Pin Control Low Register (PORTD_GPCLR)"
            ],
            [
                "PORTD_GPCHR",
                "0x4004C084",
                "Global Pin Control High Register (PORTD_GPCHR)"
            ],
            [
                "PORTD_ISFR",
                "0x4004C0A0",
                "Interrupt Status Flag Register (PORTD_ISFR)"
            ],
            [
                "PORTE_PCR0",
                "0x4004D000",
                "Pin Control Register n (PORTE_PCR0)"
            ],
            [
                "PORTE_PCR1",
                "0x4004D004",
                "Pin Control Register n (PORTE_PCR1)"
            ],
            [
                "PORTE_PCR2",
                "0x4004D008",
                "Pin Control Register n (PORTE_PCR2)"
            ],
            [
                "PORTE_PCR3",
                "0x4004D00C",
                "Pin Control Register n (PORTE_PCR3)"
            ],
            [
                "PORTE_PCR4",
                "0x4004D010",
                "Pin Control Register n (PORTE_PCR4)"
            ],
            [
                "PORTE_PCR5",
                "0x4004D014",
                "Pin Control Register n (PORTE_PCR5)"
            ],
            [
                "PORTE_PCR6",
                "0x4004D018",
                "Pin Control Register n (PORTE_PCR6)"
            ],
            [
                "PORTE_PCR7",
                "0x4004D01C",
                "Pin Control Register n (PORTE_PCR7)"
            ],
            [
                "PORTE_PCR8",
                "0x4004D020",
                "Pin Control Register n (PORTE_PCR8)"
            ],
            [
                "PORTE_PCR9",
                "0x4004D024",
                "Pin Control Register n (PORTE_PCR9)"
            ],
            [
                "PORTE_PCR10",
                "0x4004D028",
                "Pin Control Register n (PORTE_PCR10)"
            ],
            [
                "PORTE_PCR11",
                "0x4004D02C",
                "Pin Control Register n (PORTE_PCR11)"
            ],
            [
                "PORTE_PCR12",
                "0x4004D030",
                "Pin Control Register n (PORTE_PCR12)"
            ],
            [
                "PORTE_PCR13",
                "0x4004D034",
                "Pin Control Register n (PORTE_PCR13)"
            ],
            [
                "PORTE_PCR14",
                "0x4004D038",
                "Pin Control Register n (PORTE_PCR14)"
            ],
            [
                "PORTE_PCR15",
                "0x4004D03C",
                "Pin Control Register n (PORTE_PCR15)"
            ],
            [
                "PORTE_PCR16",
                "0x4004D040",
                "Pin Control Register n (PORTE_PCR16)"
            ],
            [
                "PORTE_PCR17",
                "0x4004D044",
                "Pin Control Register n (PORTE_PCR17)"
            ],
            [
                "PORTE_PCR18",
                "0x4004D048",
                "Pin Control Register n (PORTE_PCR18)"
            ],
            [
                "PORTE_PCR19",
                "0x4004D04C",
                "Pin Control Register n (PORTE_PCR19)"
            ],
            [
                "PORTE_PCR20",
                "0x4004D050",
                "Pin Control Register n (PORTE_PCR20)"
            ],
            [
                "PORTE_PCR21",
                "0x4004D054",
                "Pin Control Register n (PORTE_PCR21)"
            ],
            [
                "PORTE_PCR22",
                "0x4004D058",
                "Pin Control Register n (PORTE_PCR22)"
            ],
            [
                "PORTE_PCR23",
                "0x4004D05C",
                "Pin Control Register n (PORTE_PCR23)"
            ],
            [
                "PORTE_PCR24",
                "0x4004D060",
                "Pin Control Register n (PORTE_PCR24)"
            ],
            [
                "PORTE_PCR25",
                "0x4004D064",
                "Pin Control Register n (PORTE_PCR25)"
            ],
            [
                "PORTE_PCR26",
                "0x4004D068",
                "Pin Control Register n (PORTE_PCR26)"
            ],
            [
                "PORTE_PCR27",
                "0x4004D06C",
                "Pin Control Register n (PORTE_PCR27)"
            ],
            [
                "PORTE_PCR28",
                "0x4004D070",
                "Pin Control Register n (PORTE_PCR28)"
            ],
            [
                "PORTE_PCR29",
                "0x4004D074",
                "Pin Control Register n (PORTE_PCR29)"
            ],
            [
                "PORTE_PCR30",
                "0x4004D078",
                "Pin Control Register n (PORTE_PCR30)"
            ],
            [
                "PORTE_PCR31",
                "0x4004D07C",
                "Pin Control Register n (PORTE_PCR31)"
            ],
            [
                "PORTE_GPCLR",
                "0x4004D080",
                "Global Pin Control Low Register (PORTE_GPCLR)"
            ],
            [
                "PORTE_GPCHR",
                "0x4004D084",
                "Global Pin Control High Register (PORTE_GPCHR)"
            ],
            [
                "PORTE_ISFR",
                "0x4004D0A0",
                "Interrupt Status Flag Register (PORTE_ISFR)"
            ]
        ]
    },
    {
        "module": "SIM",
        "registers": [
            [
                "SIM_SOPT1",
                "0x40047000",
                "System Options Register 1 (SIM_SOPT1)"
            ],
            [
                "SIM_SOPT2",
                "0x40048004",
                "System Options Register 2 (SIM_SOPT2)"
            ],
            [
                "SIM_SOPT4",
                "0x4004800C",
                "System Options Register 4 (SIM_SOPT4)"
            ],
            [
                "SIM_SOPT5",
                "0x40048010",
                "System Options Register 5 (SIM_SOPT5)"
            ],
            [
                "SIM_SOPT7",
                "0x40048018",
                "System Options Register 7 (SIM_SOPT7)"
            ],
            [
                "SIM_SDID",
                "0x40048024",
                "System Device Identification Register (SIM_SDID)"
            ],
            [
                "SIM_SCGC4",
                "0x40048034",
                "System Clock Gating Control Register 4 (SIM_SCGC4)"
            ],
            [
                "SIM_SCGC5",
                "0x40048038",
                "System Clock Gating Control Register 5 (SIM_SCGC5)"
            ],
            [
                "SIM_SCGC6",
                "0x4004803C",
                "System Clock Gating Control Register 6 (SIM_SCGC6)"
            ],
            [
                "SIM_SCGC7",
                "0x40048040",
                "System Clock Gating Control Register 7 (SIM_SCGC7)"
            ],
            [
                "SIM_CLKDIV1",
                "0x40048044",
                "System Clock Divider Register 1 (SIM_CLKDIV1)"
            ],
            [
                "SIM_CLKDIV2",
                "0x40048048",
                "System Clock Divider Register 2 (SIM_CLKDIV2)"
            ],
            [
                "SIM_FCFG1",
                "0x4004804C",
                "Flash Configuration Register 1 (SIM_FCFG1)"
            ],
            [
                "SIM_FCFG2",
                "0x40048050",
                "Flash Configuration Register 2 (SIM_FCFG2)"
            ],
            [
                "SIM_UIDH",
                "0x40048054",
                "Unique Identification Register High (SIM_UIDH)"
            ],
            [
                "SIM_UIDMH",
                "0x40048058",
                "Unique Identification Register Mid-High (SIM_UIDMH)"
            ],
            [
                "SIM_UIDML",
                "0x4004805C",
                "Unique Identification Register Mid Low (SIM_UIDML)"
            ],
            [
                "SIM_UIDL",
                "0x40048060",
                "Unique Identification Register Low (SIM_UIDL)"
            ]
        ]
    },
    {
        "module": "RCM",
        "registers": [
            [
                "RCM_SRS0",
                "0x4007F000",
                "System Reset Status Register 0"
            ],
            [
                "RCM_SRS1",
                "0x4007F001",
                "System Reset Status Register 1"
            ],
            [
                "RCM_RPFC",
                "0x4007F004",
                "Reset Pin Filter Control Register"
            ],
            [
                "RCM_RPFW",
                "0x4007F005",
                "Reset Pin Filter Width Register"
            ],
            [
                "RCM_MR",
                "0x4007F007",
                "Mode Register"
            ]
        ]
    },
    {
        "module": "SMC",
        "registers": [
            [
                "SMC_PMPROT",
                "0x4007E000",
                "Power Mode Protection Register (SMC_PMPROT)"
            ],
            [
                "SMC_PMCTRL",
                "0x4007E001",
                "Power Mode Control Register (SMC_PMCTRL)"
            ],
            [
                "SMC_VLLSCTRL",
                "0x4007E002",
                "VLLS Control Register (SMC_VLLSCTRL)"
            ],
            [
                "SMC_PMSTAT",
                "0x4007E003",
                "Power Mode Status Register (SMC_PMSTAT)"
            ]
        ]
    },
    {
        "module": "PMC",
        "registers": [
            [
                "PMC_LVDSC1",
                "0x4007D000",
                "Low Voltage Detect Status And Control 1 register"
            ],
            [
                "PMC_LVDSC2",
                "0x4007D001",
                "Low Voltage Detect Status And Control 2 register"
            ],
            [
                "PMC_REGSC",
                "0x4007D002",
                "Regulator Status And Control register"
            ]
        ]
    },
    {
        "module": "LLWU",
        "registers": [
            [
                "LLWU_PE1",
                "0x4007C000",
                "LLWU Pin Enable 1 register (LLWU_PE1)"
            ],
            [
                "LLWU_PE2",
                "0x4007C001",
                "LLWU Pin Enable 2 register (LLWU_PE2)"
            ],
            [
                "LLWU_PE3",
                "0x4007C002",
                "LLWU Pin Enable 3 register (LLWU_PE3)"
            ],
            [
                "LLWU_PE4",
                "0x4007C003",
                "LLWU Pin Enable 4 register (LLWU_PE4)"
            ],
            [
                "LLWU_ME",
                "0x4007C004",
                "LLWU Module Enable register (LLWU_ME)"
            ],
            [
                "LLWU_F1",
                "0x4007C005",
                "LLWU Flag 1 register (LLWU_F1)"
            ],
            [
                "LLWU_F2",
                "0x4007C006",
                "LLWU Flag 2 register (LLWU_F2)"
            ],
            [
                "LLWU_F3",
                "0x4007C007",
                "LLWU Flag 3 register (LLWU_F3)"
            ],
            [
                "LLWU_FILT1",
                "0x4007C008",
                "LLWU Pin Filter 1 register (LLWU_FILT1)"
            ],
            [
                "LLWU_FILT2",
                "0x4007C009",
                "LLWU Pin Filter 2 register (LLWU_FILT2)"
            ],
            [
                "LLWU_RST",
                "0x4007C00A",
                "LLWU Reset Enable register (LLWU_RST)"
            ]
        ]
    },
    {
        "module": "MCM",
        "registers": [
            [
                "MCM_PLASC",
                "0xE0080008",
                "Crossbar Switch (AXBS) Slave Configuration"
            ],
            [
                "MCM_PLAMC",
                "0xE008000A",
                "Crossbar Switch (AXBS) Master Configuration"
            ],
            [
                "MCM_PLACR",
                "0xE008000C",
                "Crossbar Switch (AXBS) Control Register"
            ]
        ]
    },
    {
        "module": "DMAMUX",
        "registers": [
            [
                "DMAMUX0_CHCFG0",
                "0x40021000",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG1",
                "0x40021001",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG2",
                "0x40021002",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG3",
                "0x40021003",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG4",
                "0x40021004",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG5",
                "0x40021005",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG6",
                "0x40021006",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG7",
                "0x40021007",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG8",
                "0x40021008",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG9",
                "0x40021009",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG10",
                "0x4002100A",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG11",
                "0x4002100B",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG12",
                "0x4002100C",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG13",
                "0x4002100D",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG14",
                "0x4002100E",
                "Channel Configuration register"
            ],
            [
                "DMAMUX0_CHCFG15",
                "0x4002100F",
                "Channel Configuration register"
            ]
        ]
    },
    {
        "module": "eDMA",
        "registers": [
            [
                "DMA_CR",
                "0x40008000",
                "Control Register"
            ],
            [
                "DMA_ES",
                "0x40008004",
                "Error Status Register"
            ],
            [
                "DMA_ERQ",
                "0x4000800C",
                "Enable Request Register"
            ],
            [
                "DMA_EEI",
                "0x40008014",
                "Enable Error Interrupt Register"
            ],
            [
                "DMA_CEEI",
                "0x40008018",
                "Clear Enable Error Interrupt Register"
            ],
            [
                "DMA_SEEI",
                "0x40008019",
                "Set Enable Error Interrupt Register"
            ],
            [
                "DMA_CERQ",
                "0x4000801A",
                "Clear Enable Request Register"
            ],
            [
                "DMA_SERQ",
                "0x4000801B",
                "Set Enable Request Register"
            ],
            [
                "DMA_CDNE",
                "0x4000801C",
                "Clear DONE Status Bit Register"
            ],
            [
                "DMA_SSRT",
                "0x4000801D",
                "Set START Bit Register"
            ]
        ]
    },
    {
        "module": "EWM",
        "registers": [
            [
                "EWM_CTRL",
                "0x40061000",
                "Control Register (EWM_CTRL)"
            ],
            [
                "EWM_SERV",
                "0x40061001",
                "Service Register (EWM_SERV)"
            ],
            [
                "EWM_CMPL",
                "0x40061002",
                "Compare Low Register (EWM_CMPL)"
            ],
            [
                "EWM_CMPH",
                "0x40061003",
                "Compare High Register (EWM_CMPH)"
            ]
        ]
    },
    {
        "module": "WDOG",
        "registers": [
            [
                "WDOG_STCTRLH",
                "0x40052000",
                "Watchdog Status and Control Register High"
            ],
            [
                "WDOG_STCTRLL",
                "0x40052002",
                "Watchdog Status and Control Register Low"
            ],
            [
                "WDOG_TOVALH",
                "0x40052004",
                "Watchdog Time-out Value Register High"
            ],
            [
                "WDOG_TOVALL",
                "0x40052006",
                "Watchdog Time-out Value Register Low"
            ],
            [
                "WDOG_WINH",
                "0x40052008",
                "Watchdog Window Register High"
            ],
            [
                "WDOG_WINL",
                "0x4005200A",
                "Watchdog Window Register Low"
            ],
            [
                "WDOG_REFRESH",
                "0x4005200C",
                "Watchdog Refresh register"
            ],
            [
                "WDOG_UNLOCK",
                "0x4005200E",
                "Watchdog Unlock register"
            ],
            [
                "WDOG_TMROUTH",
                "0x40052010",
                "Watchdog Timer Output Register High"
            ],
            [
                "WDOG_TMROUTL",
                "0x40052012",
                "Watchdog Timer Output Register Low"
            ],
            [
                "WDOG_RSTCNT",
                "0x40052014",
                "Watchdog Reset Count register"
            ],
            [
                "WDOG_PRESC",
                "0x40052016",
                "Watchdog Prescaler register"
            ]
        ]
    },
    {
        "module": "MCG",
        "registers": [
            [
                "MCG_C1",
                "0x40064000",
                "MCG Control 1 Register (MCG_C1)"
            ],
            [
                "MCG_C2",
                "0x40064001",
                "MCG Control 2 Register (MCG_C2)"
            ],
            [
                "MCG_C3",
                "0x40064002",
                "MCG Control 3 Register (MCG_C3)"
            ],
            [
                "MCG_C4",
                "0x40064003",
                "MCG Control 4 Register (MCG_C4)"
            ],
            [
                "MCG_C5",
                "0x40064004",
                "MCG Control 5 Register (MCG_C5)"
            ],
            [
                "MCG_C6",
                "0x40064005",
                "MCG Control 6 Register (MCG_C6)"
            ],
            [
                "MCG_S",
                "0x40064006",
                "MCG Status Register (MCG_S)"
            ],
            [
                "MCG_SC",
                "0x40064008",
                "MCG Status and Control Register (MCG_SC)"
            ],
            [
                "MCG_ATCVH",
                "0x4006400A",
                "MCG Auto Trim Compare Value High Register (MCG_ATCVH)"
            ],
            [
                "MCG_ATCVL",
                "0x4006400B",
                "MCG Auto Trim Compare Value Low Register (MCG_ATCVL)"
            ],
            [
                "MCG_C7",
                "0x4006400C",
                "MCG Control 7 Register (MCG_C7)"
            ],
            [
                "MCG_C8",
                "0x4006400D",
                "MCG Control 8 Register (MCG_C8)"
            ]
        ]
    },
    {
        "module": "OSC",
        "registers": [
            [
                "OSC0_CR",
                "0x40065000",
                "OSC Control Register"
            ]
        ]
    },
    {
        "module": "FMC",
        "registers": [
            [
                "FMC_PFAPR",
                "0x4001F000",
                "Flash Access Protection Register (FMC_PFAPR)"
            ],
            [
                "FMC_PFB0CR",
                "0x4001F004",
                "Flash Control Register (FMC_PFB0CR)"
            ],
            [
                "FMC_TAGVDW0S0",
                "0x4001F100",
                "Cache Tag Storage (FMC_TAGVDW0S0)"
            ],
            [
                "FMC_TAGVDW0S1",
                "0x4001F104",
                "Cache Tag Storage (FMC_TAGVDW0S1)"
            ],
            [
                "FMC_TAGVDW1S0",
                "0x4001F108",
                "Cache Tag Storage (FMC_TAGVDW1S0)"
            ],
            [
                "FMC_TAGVDW1S1",
                "0x4001F10C",
                "Cache Tag Storage (FMC_TAGVDW1S1)"
            ],
            [
                "FMC_TAGVDW2S0",
                "0x4001F110",
                "Cache Tag Storage (FMC_TAGVDW2S0)"
            ],
            [
                "FMC_TAGVDW2S1",
                "0x4001F114",
                "Cache Tag Storage (FMC_TAGVDW2S1)"
            ],
            [
                "FMC_TAGVDW3S0",
                "0x4001F118",
                "Cache Tag Storage (FMC_TAGVDW3S0)"
            ],
            [
                "FMC_TAGVDW3S1",
                "0x4001F11C",
                "Cache Tag Storage (FMC_TAGVDW3S1)"
            ],
            [
                "FMC_DATAW0S0",
                "0x4001F200",
                "Cache Data Storage (FMC_DATAW0S0)"
            ],
            [
                "FMC_DATAW0S1",
                "0x4001F204",
                "Cache Data Storage (FMC_DATAW0S1)"
            ],
            [
                "FMC_DATAW1S0",
                "0x4001F208",
                "Cache Data Storage (FMC_DATAW1S0)"
            ],
            [
                "FMC_DATAW1S1",
                "0x4001F20C",
                "Cache Data Storage (FMC_DATAW1S1)"
            ],
            [
                "FMC_DATAW2S0",
                "0x4001F210",
                "Cache Data Storage (FMC_DATAW2S0)"
            ],
            [
                "FMC_DATAW2S1",
                "0x4001F214",
                "Cache Data Storage (FMC_DATAW2S1)"
            ],
            [
                "FMC_DATAW3S0",
                "0x4001F218",
                "Cache Data Storage (FMC_DATAW3S0)"
            ],
            [
                "FMC_DATAW3S1",
                "0x4001F21C",
                "Cache Data Storage (FMC_DATAW3S1)"
            ]
        ]
    },
    {
        "module": "CRC",
        "registers": [
            [
                "CRC_CRC",
                "0x40032000",
                "CRC Data register (CRC_CRC)"
            ],
            [
                "CRC_GPOLY",
                "0x40032004",
                "CRC Polynomial register (CRC_GPOLY)"
            ],
            [
                "CRC_CTRL",
                "0x40032008",
                "CRC Control register (CRC_CTRL)"
            ]
        ]
    },
    {
        "module": "ADC",
        "registers": [
            [
                "ADC0_SC1A",
                "0x4003B000",
                "ADC status and control registers 1 (ADC0_SC1A)"
            ],
            [
                "ADC0_SC1B",
                "0x4003B004",
                "ADC status and control registers 1 (ADC0_SC1B)"
            ],
            [
                "ADC0_CFG1",
                "0x4003B008",
                "ADC configuration register 1 (ADC0_CFG1)"
            ],
            [
                "ADC0_CFG2",
                "0x4003B00C",
                "Configuration register 2 (ADC0_CFG2)"
            ],
            [
                "ADC0_RA",
                "0x4003B010",
                "ADC data result register (ADC0_RA)"
            ],
            [
                "ADC0_RB",
                "0x4003B014",
                "ADC data result register (ADC0_RB)"
            ],
            [
                "ADC0_CV1",
                "0x4003B018",
                "Compare value registers (ADC0_CV1)"
            ],
            [
                "ADC0_CV2",
                "0x4003B01C",
                "Compare value registers (ADC0_CV2)"
            ],
            [
                "ADC0_SC2",
                "0x4003B020",
                "Status and control register 2 (ADC0_SC2)"
            ],
            [
                "ADC0_SC3",
                "0x4003B024",
                "Status and control register 3 (ADC0_SC3)"
            ],
            [
                "ADC0_OFS",
                "0x4003B028",
                "ADC offset correction register (ADC0_OFS)"
            ],
            [
                "ADC0_PG",
                "0x4003B02C",
                "ADC plus-side gain register (ADC0_PG)"
            ],
            [
                "ADC0_CLPD",
                "0x4003B034",
                "ADC plus-side general calibration value register (ADC0_CLPD)"
            ],
            [
                "ADC0_CLPS",
                "0x4003B038",
                "ADC plus-side general calibration value register (ADC0_CLPS)"
            ],
            [
                "ADC0_CLP4",
                "0x4003B03C",
                "ADC plus-side general calibration value register (ADC0_CLP4)"
            ],
            [
                "ADC0_CLP3",
                "0x4003B040",
                "ADC plus-side general calibration value register (ADC0_CLP3)"
            ],
            [
                "ADC0_CLP2",
                "0x4003B044",
                "ADC plus-side general calibration value register (ADC0_CLP2)"
            ],
            [
                "ADC0_CLP1",
                "0x4003B048",
                "ADC plus-side general calibration value register (ADC0_CLP1)"
            ],
            [
                "ADC0_CLP0",
                "0x4003B04C",
                "ADC plus-side general calibration value register (ADC0_CLP0)"
            ]
        ]
    },
    {
        "module": "CMP",
        "registers": [
            [
                "CMP0_CR0",
                "0x40073000",
                "CMP Control Register 0 (CMP0_CR0)"
            ],
            [
                "CMP0_CR1",
                "0x40073001",
                "CMP Control Register 1 (CMP0_CR1)"
            ],
            [
                "CMP0_FPR",
                "0x40073002",
                "CMP Filter Period Register (CMP0_FPR)"
            ],
            [
                "CMP0_SCR",
                "0x40073003",
                "CMP Status and Control Register (CMP0_SCR)"
            ],
            [
                "CMP0_DACCR",
                "0x40073004",
                "DAC Control Register (CMP0_DACCR)"
            ],
            [
                "CMP0_MUXCR",
                "0x40073005",
                "MUX Control Register (CMP0_MUXCR)"
            ],
            [
                "CMP1_CR0",
                "0x40073008",
                "CMP Control Register 0 (CMP1_CR0)"
            ],
            [
                "CMP1_CR1",
                "0x40073009",
                "CMP Control Register 1 (CMP1_CR1)"
            ],
            [
                "CMP1_FPR",
                "0x4007300A",
                "CMP Filter Period Register (CMP1_FPR)"
            ],
            [
                "CMP1_SCR",
                "0x4007300B",
                "CMP Status and Control Register (CMP1_SCR)"
            ],
            [
                "CMP1_DACCR",
                "0x4007300C",
                "DAC Control Register (CMP1_DACCR)"
            ],
            [
                "CMP1_MUXCR",
                "0x4007300D",
                "MUX Control Register (CMP1_MUXCR)"
            ]
        ]
    },
    {
        "module": "PDB",
        "registers": [
            [
                "PDB0_SC",
                "0x40036000",
                "Status and Control Register (PDB0_SC)"
            ],
            [
                "PDB0_MOD",
                "0x40036004",
                "Modulus Register (PDB0_MOD)"
            ],
            [
                "PDB0_CNT",
                "0x40036008",
                "Counter Register (PDB0_CNT)"
            ],
            [
                "PDB0_IDLY",
                "0x4003600C",
                "Interrupt Delay Register (PDB0_IDLY)"
            ],
            [
                "PDB0_CH0C1",
                "0x40036010",
                "Channel n Control Register 1 (PDB0_CH0C1)"
            ],
            [
                "PDB0_CH0S",
                "0x40036014",
                "Channel n Status Register (PDB0_CH0S)"
            ],
            [
                "PDB0_CH0DLY0",
                "0x40036018",
                "Channel n Delay 0 Register (PDB0_CH0DLY0)"
            ],
            [
                "PDB0_CH0DLY1",
                "0x4003601C",
                "Channel n Delay 1 Register (PDB0_CH0DLY1)"
            ],
            [
                "PDB0_POEN",
                "0x40036190",
                "Pulse-Out n Enable Register (PDB0_POEN)"
            ],
            [
                "PDB0_PO0DLY",
                "0x40036194",
                "Pulse-Out n Delay Register (PDB0_PO0DLY)"
            ],
            [
                "PDB0_PO1DLY",
                "0x40036198",
                "Pulse-Out n Delay Register (PDB0_PO1DLY)"
            ]
        ]
    },
    {
        "module": "FTM",
        "registers": [
            [
                "FTM0_SC",
                "0x40038000",
                "Status And Control"
            ],
            [
                "FTM0_CNT",
                "0x40038004",
                "Counter"
            ],
            [
                "FTM0_MOD",
                "0x40038008",
                "Modulo"
            ],
            [
                "FTM0_C0SC",
                "0x4003800C",
                "Channel (n) Status And Control"
            ],
            [
                "FTM0_C0V",
                "0x40038010",
                "Channel (n) Value"
            ],
            [
                "FTM0_C1SC",
                "0x40038014",
                "Channel (n) Status And Control"
            ],
            [
                "FTM0_C1V",
                "0x40038018",
                "Channel (n) Value"
            ],
            [
                "FTM0_C2SC",
                "0x4003801C",
                "Channel (n) Status And Control"
            ],
            [
                "FTM0_C2V",
                "0x40038020",
                "Channel (n) Value"
            ],
            [
                "FTM0_C3SC",
                "0x40038024",
                "Channel (n) Status And Control"
            ],
            [
                "FTM0_C3V",
                "0x40038028",
                "Channel (n) Value"
            ],
            [
                "FTM0_C4SC",
                "0x4003802C",
                "Channel (n) Status And Control"
            ]
        ]
    },
    {
        "module": "PIT",
        "registers": [
            [
                "PIT_MCR",
                "0x40037000",
                "PIT Module Control Register (PIT_MCR)"
            ],
            [
                "PIT_LDVAL0",
                "0x40037100",
                "Timer Load Value Register (PIT_LDVAL0)"
            ],
            [
                "PIT_CVAL0",
                "0x40037104",
                "Current Timer Value Register (PIT_CVAL0)"
            ],
            [
                "PIT_TCTRL0",
                "0x40037108",
                "Timer Control Register (PIT_TCTRL0)"
            ],
            [
                "PIT_TFLG0",
                "0x4003710C",
                "Timer Flag Register (PIT_TFLG0)"
            ],
            [
                "PIT_LDVAL1",
                "0x40037110",
                "Timer Load Value Register (PIT_LDVAL1)"
            ],
            [
                "PIT_CVAL1",
                "0x40037114",
                "Current Timer Value Register (PIT_CVAL1)"
            ],
            [
                "PIT_TCTRL1",
                "0x40037118",
                "Timer Control Register (PIT_TCTRL1)"
            ],
            [
                "PIT_TFLG1",
                "0x4003711C",
                "Timer Flag Register (PIT_TFLG1)"
            ],
            [
                "PIT_LDVAL2",
                "0x40037120",
                "Timer Load Value Register (PIT_LDVAL2)"
            ],
            [
                "PIT_CVAL2",
                "0x40037124",
                "Current Timer Value Register (PIT_CVAL2)"
            ],
            [
                "PIT_TCTRL2",
                "0x40037128",
                "Timer Control Register (PIT_TCTRL2)"
            ],
            [
                "PIT_TFLG2",
                "0x4003712C",
                "Timer Flag Register (PIT_TFLG2)"
            ],
            [
                "PIT_LDVAL3",
                "0x40037130",
                "Timer Load Value Register (PIT_LDVAL3)"
            ],
            [
                "PIT_CVAL3",
                "0x40037134",
                "Current Timer Value Register (PIT_CVAL3)"
            ],
            [
                "PIT_TCTRL3",
                "0x40037138",
                "Timer Control Register (PIT_TCTRL3)"
            ],
            [
                "PIT_TFLG3",
                "0x4003713C",
                "Timer Flag Register (PIT_TFLG3)"
            ]
        ]
    },
    {
        "module": "LPTMR",
        "registers": [
            [
                "LPTMR0_CSR",
                "0x40040000",
                "Low Power Timer Control Status Register (LPTMR0_CSR)"
            ],
            [
                "LPTMR0_PSR",
                "0x40040004",
                "Low Power Timer Prescale Register (LPTMR0_PSR)"
            ],
            [
                "LPTMR0_CMR",
                "0x40040008",
                "Low Power Timer Compare Register (LPTMR0_CMR)"
            ],
            [
                "LPTMR0_CNR",
                "0x4004000C",
                "Low Power Timer Counter Register (LPTMR0_CNR)"
            ]
        ]
    },
    {
        "module": "CMT",
        "registers": [
            [
                "CMT_CGH1",
                "0x40062000",
                "CMT Carrier Generator High Data Register 1"
            ],
            [
                "CMT_CGL1",
                "0x40062001",
                "CMT Carrier Generator Low Data Register 1"
            ],
            [
                "CMT_CGH2",
                "0x40062002",
                "CMT Carrier Generator High Data Register 2"
            ],
            [
                "CMT_CGL2",
                "0x40062003",
                "CMT Carrier Generator Low Data Register 2"
            ],
            [
                "CMT_OC",
                "0x40062004",
                "CMT Output Control Register"
            ],
            [
                "CMT_MSC",
                "0x40062005",
                "CMT Modulator Status and Control Register"
            ],
            [
                "CMT_CMD1",
                "0x40062006",
                "CMT Modulator Data Register Mark High"
            ],
            [
                "CMT_CMD2",
                "0x40062007",
                "CMT Modulator Data Register Mark Low"
            ],
            [
                "CMT_CMD3",
                "0x40062008",
                "CMT Modulator Data Register Space High"
            ],
            [
                "CMT_CMD4",
                "0x40062009",
                "CMT Modulator Data Register Space Low"
            ],
            [
                "CMT_PPS",
                "0x4006200A",
                "CMT Primary Prescaler Register"
            ],
            [
                "CMT_DMA",
                "0x4006200B",
                "CMT Direct Memory Access Register"
            ]
        ]
    },
    {
        "module": "RTC",
        "registers": [
            [
                "RTC_TSR",
                "0x4003D000",
                "RTC Time Seconds Register"
            ],
            [
                "RTC_TPR",
                "0x4003D004",
                "RTC Time Prescaler Register"
            ],
            [
                "RTC_TAR",
                "0x4003D008",
                "RTC Time Alarm Register"
            ],
            [
                "RTC_TCR",
                "0x4003D00C",
                "RTC Time Compensation Register"
            ],
            [
                "RTC_CR",
                "0x4003D010",
                "RTC Control Register"
            ],
            [
                "RTC_SR",
                "0x4003D014",
                "RTC Status Register"
            ],
            [
                "RTC_LR",
                "0x4003D018",
                "RTC Lock Register"
            ],
            [
                "RTC_IER",
                "0x4003D01C",
                "RTC Interrupt Enable Register"
            ],
            [
                "RTC_WAR",
                "0x4003D800",
                "RTC Write Access Register"
            ],
            [
                "RTC_RAR",
                "0x4003D804",
                "RTC Read Access Register"
            ]
        ]
    },
    {
        "module": "DSPI",
        "registers": [
            [
                "SPI0_MCR",
                "0x4002C000",
                "DSPI Module Configuration Register"
            ],
            [
                "SPI0_TCR",
                "0x4002C008",
                "DSPI Transfer Count Register"
            ],
            [
                "SPI0_CTAR0",
                "0x4002C00C",
                "DSPI Clock and Transfer Attributes Register (In Master Mode)"
            ],
            [
                "SPI0_CTAR0_SLAVE",
                "0x4002C00C",
                "DSPI Clock and Transfer Attributes Register (In Slave Mode)"
            ],
            [
                "SPI0_CTAR1",
                "0x4002C010",
                "DSPI Clock and Transfer Attributes Register (In Master Mode)"
            ],
            [
                "SPI0_SR",
                "0x4002C02C",
                "DSPI Status Register"
            ],
            [
                "SPI0_RSER",
                "0x4002C030",
                "DSPI DMA/Interrupt Request Select and Enable Register"
            ],
            [
                "SPI0_PUSHR",
                "0x4002C034",
                "DSPI PUSH TX FIFO Register In Master Mode"
            ],
            [
                "SPI0_PUSHR_SLAVE",
                "0x4002C034",
                "DSPI PUSH TX FIFO Register In Slave Mode"
            ],
            [
                "SPI0_POPR",
                "0x4002C038",
                "DSPI POP RX FIFO Register"
            ],
            [
                "SPI0_TXFR0",
                "0x4002C03C",
                "DSPI Transmit FIFO Registers"
            ],
            [
                "SPI0_TXFR1",
                "0x4002C040",
                "DSPI Transmit FIFO Registers"
            ],
            [
                "SPI0_TXFR2",
                "0x4002C044",
                "DSPI Transmit FIFO Registers"
            ],
            [
                "SPI0_TXFR3",
                "0x4002C048",
                "DSPI Transmit FIFO Registers"
            ],
            [
                "SPI0_RXFR0",
                "0x4002C07C",
                "DSPI Receive FIFO Registers"
            ],
            [
                "SPI0_RXFR1",
                "0x4002C080",
                "DSPI Receive FIFO Registers"
            ],
            [
                "SPI0_RXFR2",
                "0x4002C084",
                "DSPI Receive FIFO Registers"
            ],
            [
                "SPI0_RXFR3",
                "0x4002C088",
                "DSPI Receive FIFO Registers"
            ]
        ]
    },
    {
        "module": "I2C",
        "registers": [
            [
                "I2C0_A1",
                "0x40066000",
                "I2C Address Register 1 (I2C0_A1)"
            ],
            [
                "I2C0_F",
                "0x40066001",
                "I2C Frequency Divider register (I2C0_F)"
            ],
            [
                "I2C0_C1",
                "0x40066002",
                "I2C Control Register 1 (I2C0_C1)"
            ],
            [
                "I2C0_S",
                "0x40066003",
                "I2C Status register (I2C0_S)"
            ],
            [
                "I2C0_D",
                "0x40066004",
                "I2C Data I/O register (I2C0_D)"
            ],
            [
                "I2C0_C2",
                "0x40066005",
                "I2C Control Register 2 (I2C0_C2)"
            ],
            [
                "I2C0_FLT",
                "0x40066006",
                "I2C Programmable Input Glitch Filter register (I2C0_FLT)"
            ],
            [
                "I2C0_RA",
                "0x40066007",
                "I2C Range Address register (I2C0_RA)"
            ],
            [
                "I2C0_SMB",
                "0x40066008",
                "I2C SMBus Control and Status register (I2C0_SMB)"
            ],
            [
                "I2C0_A2",
                "0x40066009",
                "I2C Address Register 2 (I2C0_A2)"
            ],
            [
                "I2C0_SLTH",
                "0x4006600A",
                "I2C SCL Low Timeout Register High (I2C0_SLTH)"
            ],
            [
                "I2C0_SLTL",
                "0x4006600B",
                "I2C SCL Low Timeout Register Low (I2C0_SLTL)"
            ]
        ]
    },
    {
        "module": "UART",
        "registers": [
            [
                "UART0_BDH",
                "0x4006A000",
                "UART Baud Rate Registers: High (UART0_BDH)"
            ],
            [
                "UART0_BDL",
                "0x4006A001",
                "UART Baud Rate Registers: Low (UART0_BDL)"
            ],
            [
                "UART0_C1",
                "0x4006A002",
                "UART Control Register 1 (UART0_C1)"
            ],
            [
                "UART0_C2",
                "0x4006A003",
                "UART Control Register 2 (UART0_C2)"
            ],
            [
                "UART0_S1",
                "0x4006A004",
                "UART Status Register 1 (UART0_S1)"
            ],
            [
                "UART0_S2",
                "0x4006A005",
                "UART Status Register 2 (UART0_S2)"
            ],
            [
                "UART0_C3",
                "0x4006A006",
                "UART Control Register 3 (UART0_C3)"
            ],
            [
                "UART0_D",
                "0x4006A007",
                "UART Data Register (UART0_D)"
            ],
            [
                "UART0_MA1",
                "0x4006A008",
                "UART Match Address Registers 1 (UART0_MA1)"
            ],
            [
                "UART0_MA2",
                "0x4006A009",
                "UART Match Address Registers 2 (UART0_MA2)"
            ],
            [
                "UART0_C4",
                "0x4006A00A",
                "UART Control Register 4 (UART0_C4)"
            ],
            [
                "UART0_C5",
                "0x4006A00B",
                "UART Control Register 5 (UART0_C5)"
            ],
            [
                "UART0_ED",
                "0x4006A00C",
                "UART Extended Data Register (UART0_ED)"
            ],
            [
                "UART0_MODEM",
                "0x4006A00D",
                "UART Modem Register (UART0_MODEM)"
            ],
            [
                "UART0_IR",
                "0x4006A00E",
                "UART Infrared Register (UART0_IR)"
            ],
            [
                "UART0_PFIFO",
                "0x4006A010",
                "UART FIFO Parameters (UART0_PFIFO)"
            ],
            [
                "UART0_CFIFO",
                "0x4006A011",
                "UART FIFO Control Register (UART0_CFIFO)"
            ],
            [
                "UART0_SFIFO",
                "0x4006A012",
                "UART FIFO Status Register (UART0_SFIFO)"
            ],
            [
                "UART0_TWFIFO",
                "0x4006A013",
                "UART FIFO Transmit Watermark (UART0_TWFIFO)"
            ],
            [
                "UART0_TCFIFO",
                "0x4006A014",
                "UART FIFO Transmit Count (UART0_TCFIFO)"
            ],
            [
                "UART0_RWFIFO",
                "0x4006A015",
                "UART FIFO Receive Watermark (UART0_RWFIFO)"
            ],
            [
                "UART0_RCFIFO",
                "0x4006A016",
                "UART FIFO Receive Count (UART0_RCFIFO)"
            ],
            [
                "UART0_C7816",
                "0x4006A018",
                "UART 7816 Control Register (UART0_C7816)"
            ],
            [
                "UART0_IE7816",
                "0x4006A019",
                "UART 7816 Interrupt Enable Register (UART0_IE7816)"
            ],
            [
                "UART0_IS7816",
                "0x4006A01A",
                "UART 7816 Interrupt Status Register (UART0_IS7816)"
            ],
            [
                "UART0_WP7816T0",
                "0x4006A01B",
                "UART 7816 Wait Parameter Register (UART0_WP7816T0)"
            ],
            [
                "UART0_WP7816T1",
                "0x4006A01B",
                "UART 7816 Wait Parameter Register (UART0_WP7816T1)"
            ],
            [
                "UART0_WN7816",
                "0x4006A01C",
                "UART 7816 Wait N Register (UART0_WN7816)"
            ],
            [
                "UART0_WF7816",
                "0x4006A01D",
                "UART 7816 Wait FD Register (UART0_WF7816)"
            ],
            [
                "UART0_ET7816",
                "0x4006A01E",
                "UART 7816 Error Threshold Register (UART0_ET7816)"
            ],
            [
                "UART0_TL7816",
                "0x4006A01F",
                "UART 7816 Transmit Length Register (UART0_TL7816)"
            ],
            [
                "UART0_C6",
                "0x4006A021",
                "UART CEA709.1-B Control Register 6 (UART0_C6)"
            ],
            [
                "UART0_PCTH",
                "0x4006A022",
                "UART CEA709.1-B Packet Cycle Time Counter High (UART0_PCTH)"
            ],
            [
                "UART0_PCTL",
                "0x4006A023",
                "UART CEA709.1-B Packet Cycle Time Counter Low (UART0_PCTL)"
            ],
            [
                "UART0_B1T",
                "0x4006A024",
                "UART CEA709.1-B Beta1 Timer (UART0_B1T)"
            ],
            [
                "UART0_SDTH",
                "0x4006A025",
                "UART CEA709.1-B Secondary Delay Timer High (UART0_SDTH)"
            ],
            [
                "UART0_SDTL",
                "0x4006A026",
                "UART CEA709.1-B Secondary Delay Timer Low (UART0_SDTL)"
            ],
            [
                "UART0_PRE",
                "0x4006A027",
                "UART CEA709.1-B Preamble (UART0_PRE)"
            ],
            [
                "UART0_TPL",
                "0x4006A028",
                "UART CEA709.1-B Transmit Packet Length (UART0_TPL)"
            ],
            [
                "UART0_IE",
                "0x4006A029",
                "UART CEA709.1-B Interrupt Enable Register (UART0_IE)"
            ],
            [
                "UART0_WB",
                "0x4006A02A",
                "UART CEA709.1-B WBASE (UART0_WB)"
            ],
            [
                "UART0_S3",
                "0x4006A02B",
                "UART CEA709.1-B Status Register (UART0_S3)"
            ],
            [
                "UART0_S4",
                "0x4006A02C",
                "UART CEA709.1-B Status Register (UART0_S4)"
            ],
            [
                "UART0_RPL",
                "0x4006A02D",
                "UART CEA709.1-B Received Packet Length (UART0_RPL)"
            ],
            [
                "UART0_RPREL",
                "0x4006A02E",
                "UART CEA709.1-B Received Preamble Length (UART0_RPREL)"
            ],
            [
                "UART0_CPW",
                "0x4006A02F",
                "UART CEA709.1-B Collision Pulse Width (UART0_CPW)"
            ],
            [
                "UART0_RIDT",
                "0x4006A030",
                "UART CEA709.1-B Receive Indeterminate Time (UART0_RIDT)"
            ],
            [
                "UART0_TIDT",
                "0x4006A031",
                "UART CEA709.1-B Transmit Indeterminate Time (UART0_TIDT)"
            ],
            [
                "UART1_BDH",
                "0x4006B000",
                "UART Baud Rate Registers: High (UART1_BDH)"
            ],
            [
                "UART1_BDL",
                "0x4006B001",
                "UART Baud Rate Registers: Low (UART1_BDL)"
            ],
            [
                "UART1_C1",
                "0x4006B002",
                "UART Control Register 1 (UART1_C1)"
            ],
            [
                "UART1_C2",
                "0x4006B003",
                "UART Control Register 2 (UART1_C2)"
            ],
            [
                "UART1_S1",
                "0x4006B004",
                "UART Status Register 1 (UART1_S1)"
            ],
            [
                "UART1_S2",
                "0x4006B005",
                "UART Status Register 2 (UART1_S2)"
            ],
            [
                "UART1_C3",
                "0x4006B006",
                "UART Control Register 3 (UART1_C3)"
            ],
            [
                "UART1_D",
                "0x4006B007",
                "UART Data Register (UART1_D)"
            ],
            [
                "UART1_MA1",
                "0x4006B008",
                "UART Match Address Registers 1 (UART1_MA1)"
            ],
            [
                "UART1_MA2",
                "0x4006B009",
                "UART Match Address Registers 2 (UART1_MA2)"
            ],
            [
                "UART1_C4",
                "0x4006B00A",
                "UART Control Register 4 (UART1_C4)"
            ],
            [
                "UART1_C5",
                "0x4006B00B",
                "UART Control Register 5 (UART1_C5)"
            ],
            [
                "UART1_ED",
                "0x4006B00C",
                "UART Extended Data Register (UART1_ED)"
            ],
            [
                "UART1_MODEM",
                "0x4006B00D",
                "UART Modem Register (UART1_MODEM)"
            ],
            [
                "UART1_IR",
                "0x4006B00E",
                "UART Infrared Register (UART1_IR)"
            ],
            [
                "UART1_PFIFO",
                "0x4006B010",
                "UART FIFO Parameters (UART1_PFIFO)"
            ],
            [
                "UART1_CFIFO",
                "0x4006B011",
                "UART FIFO Control Register (UART1_CFIFO)"
            ],
            [
                "UART1_SFIFO",
                "0x4006B012",
                "UART FIFO Status Register (UART1_SFIFO)"
            ],
            [
                "UART1_TWFIFO",
                "0x4006B013",
                "UART FIFO Transmit Watermark (UART1_TWFIFO)"
            ],
            [
                "UART1_TCFIFO",
                "0x4006B014",
                "UART FIFO Transmit Count (UART1_TCFIFO)"
            ],
            [
                "UART1_RWFIFO",
                "0x4006B015",
                "UART FIFO Receive Watermark (UART1_RWFIFO)"
            ],
            [
                "UART1_RCFIFO",
                "0x4006B016",
                "UART FIFO Receive Count (UART1_RCFIFO)"
            ],
            [
                "UART1_C7816",
                "0x4006B018",
                "UART 7816 Control Register (UART1_C7816)"
            ],
            [
                "UART1_IE7816",
                "0x4006B019",
                "UART 7816 Interrupt Enable Register (UART1_IE7816)"
            ],
            [
                "UART1_IS7816",
                "0x4006B01A",
                "UART 7816 Interrupt Status Register (UART1_IS7816)"
            ],
            [
                "UART1_WP7816T0",
                "0x4006B01B",
                "UART 7816 Wait Parameter Register (UART1_WP7816T0)"
            ],
            [
                "UART1_WP7816T1",
                "0x4006B01B",
                "UART 7816 Wait Parameter Register (UART1_WP7816T1)"
            ],
            [
                "UART1_WN7816",
                "0x4006B01C",
                "UART 7816 Wait N Register (UART1_WN7816)"
            ],
            [
                "UART1_WF7816",
                "0x4006B01D",
                "UART 7816 Wait FD Register (UART1_WF7816)"
            ],
            [
                "UART1_ET7816",
                "0x4006B01E",
                "UART 7816 Error Threshold Register (UART1_ET7816)"
            ],
            [
                "UART1_TL7816",
                "0x4006B01F",
                "UART 7816 Transmit Length Register (UART1_TL7816)"
            ],
            [
                "UART1_C6",
                "0x4006B021",
                "UART CEA709.1-B Control Register 6 (UART1_C6)"
            ],
            [
                "UART1_PCTH",
                "0x4006B022",
                "UART CEA709.1-B Packet Cycle Time Counter High (UART1_PCTH)"
            ],
            [
                "UART1_PCTL",
                "0x4006B023",
                "UART CEA709.1-B Packet Cycle Time Counter Low (UART1_PCTL)"
            ],
            [
                "UART1_B1T",
                "0x4006B024",
                "UART CEA709.1-B Beta1 Timer (UART1_B1T)"
            ],
            [
                "UART1_SDTH",
                "0x4006B025",
                "UART CEA709.1-B Secondary Delay Timer High (UART1_SDTH)"
            ],
            [
                "UART1_SDTL",
                "0x4006B026",
                "UART CEA709.1-B Secondary Delay Timer Low (UART1_SDTL)"
            ],
            [
                "UART1_PRE",
                "0x4006B027",
                "UART CEA709.1-B Preamble (UART1_PRE)"
            ],
            [
                "UART1_TPL",
                "0x4006B028",
                "UART CEA709.1-B Transmit Packet Length (UART1_TPL)"
            ],
            [
                "UART1_IE",
                "0x4006B029",
                "UART CEA709.1-B Interrupt Enable Register (UART1_IE)"
            ],
            [
                "UART1_WB",
                "0x4006B02A",
                "UART CEA709.1-B WBASE (UART1_WB)"
            ],
            [
                "UART1_S3",
                "0x4006B02B",
                "UART CEA709.1-B Status Register (UART1_S3)"
            ],
            [
                "UART1_S4",
                "0x4006B02C",
                "UART CEA709.1-B Status Register (UART1_S4)"
            ],
            [
                "UART1_RPL",
                "0x4006B02D",
                "UART CEA709.1-B Received Packet Length (UART1_RPL)"
            ],
            [
                "UART1_RPREL",
                "0x4006B02E",
                "UART CEA709.1-B Received Preamble Length (UART1_RPREL)"
            ],
            [
                "UART1_CPW",
                "0x4006B02F",
                "UART CEA709.1-B Collision Pulse Width (UART1_CPW)"
            ],
            [
                "UART1_RIDT",
                "0x4006B030",
                "UART CEA709.1-B Receive Indeterminate Time (UART1_RIDT)"
            ],
            [
                "UART1_TIDT",
                "0x4006B031",
                "UART CEA709.1-B Transmit Indeterminate Time (UART1_TIDT)"
            ],
            [
                "UART2_BDH",
                "0x4006C000",
                "UART Baud Rate Registers: High (UART2_BDH)"
            ],
            [
                "UART2_BDL",
                "0x4006C001",
                "UART Baud Rate Registers: Low (UART2_BDL)"
            ],
            [
                "UART2_C1",
                "0x4006C002",
                "UART Control Register 1 (UART2_C1)"
            ],
            [
                "UART2_C2",
                "0x4006C003",
                "UART Control Register 2 (UART2_C2)"
            ],
            [
                "UART2_S1",
                "0x4006C004",
                "UART Status Register 1 (UART2_S1)"
            ],
            [
                "UART2_S2",
                "0x4006C005",
                "UART Status Register 2 (UART2_S2)"
            ],
            [
                "UART2_C3",
                "0x4006C006",
                "UART Control Register 3 (UART2_C3)"
            ],
            [
                "UART2_D",
                "0x4006C007",
                "UART Data Register (UART2_D)"
            ],
            [
                "UART2_MA1",
                "0x4006C008",
                "UART Match Address Registers 1 (UART2_MA1)"
            ],
            [
                "UART2_MA2",
                "0x4006C009",
                "UART Match Address Registers 2 (UART2_MA2)"
            ],
            [
                "UART2_C4",
                "0x4006C00A",
                "UART Control Register 4 (UART2_C4)"
            ],
            [
                "UART2_C5",
                "0x4006C00B",
                "UART Control Register 5 (UART2_C5)"
            ],
            [
                "UART2_ED",
                "0x4006C00C",
                "UART Extended Data Register (UART2_ED)"
            ],
            [
                "UART2_MODEM",
                "0x4006C00D",
                "UART Modem Register (UART2_MODEM)"
            ],
            [
                "UART2_IR",
                "0x4006C00E",
                "UART Infrared Register (UART2_IR)"
            ],
            [
                "UART2_PFIFO",
                "0x4006C010",
                "UART FIFO Parameters (UART2_PFIFO)"
            ],
            [
                "UART2_CFIFO",
                "0x4006C011",
                "UART FIFO Control Register (UART2_CFIFO)"
            ],
            [
                "UART2_SFIFO",
                "0x4006C012",
                "UART FIFO Status Register (UART2_SFIFO)"
            ],
            [
                "UART2_TWFIFO",
                "0x4006C013",
                "UART FIFO Transmit Watermark (UART2_TWFIFO)"
            ],
            [
                "UART2_TCFIFO",
                "0x4006C014",
                "UART FIFO Transmit Count (UART2_TCFIFO)"
            ],
            [
                "UART2_RWFIFO",
                "0x4006C015",
                "UART FIFO Receive Watermark (UART2_RWFIFO)"
            ],
            [
                "UART2_RCFIFO",
                "0x4006C016",
                "UART FIFO Receive Count (UART2_RCFIFO)"
            ],
            [
                "UART2_C7816",
                "0x4006C018",
                "UART 7816 Control Register (UART2_C7816)"
            ],
            [
                "UART2_IE7816",
                "0x4006C019",
                "UART 7816 Interrupt Enable Register (UART2_IE7816)"
            ],
            [
                "UART2_IS7816",
                "0x4006C01A",
                "UART 7816 Interrupt Status Register (UART2_IS7816)"
            ],
            [
                "UART2_WP7816T0",
                "0x4006C01B",
                "UART 7816 Wait Parameter Register (UART2_WP7816T0)"
            ],
            [
                "UART2_WP7816T1",
                "0x4006C01B",
                "UART 7816 Wait Parameter Register (UART2_WP7816T1)"
            ],
            [
                "UART2_WN7816",
                "0x4006C01C",
                "UART 7816 Wait N Register (UART2_WN7816)"
            ],
            [
                "UART2_WF7816",
                "0x4006C01D",
                "UART 7816 Wait FD Register (UART2_WF7816)"
            ],
            [
                "UART2_ET7816",
                "0x4006C01E",
                "UART 7816 Error Threshold Register (UART2_ET7816)"
            ],
            [
                "UART2_TL7816",
                "0x4006C01F",
                "UART 7816 Transmit Length Register (UART2_TL7816)"
            ],
            [
                "UART2_C6",
                "0x4006C021",
                "UART CEA709.1-B Control Register 6 (UART2_C6)"
            ],
            [
                "UART2_PCTH",
                "0x4006C022",
                "UART CEA709.1-B Packet Cycle Time Counter High (UART2_PCTH)"
            ],
            [
                "UART2_PCTL",
                "0x4006C023",
                "UART CEA709.1-B Packet Cycle Time Counter Low (UART2_PCTL)"
            ],
            [
                "UART2_B1T",
                "0x4006C024",
                "UART CEA709.1-B Beta1 Timer (UART2_B1T)"
            ],
            [
                "UART2_SDTH",
                "0x4006C025",
                "UART CEA709.1-B Secondary Delay Timer High (UART2_SDTH)"
            ],
            [
                "UART2_SDTL",
                "0x4006C026",
                "UART CEA709.1-B Secondary Delay Timer Low (UART2_SDTL)"
            ],
            [
                "UART2_PRE",
                "0x4006C027",
                "UART CEA709.1-B Preamble (UART2_PRE)"
            ],
            [
                "UART2_TPL",
                "0x4006C028",
                "UART CEA709.1-B Transmit Packet Length (UART2_TPL)"
            ],
            [
                "UART2_IE",
                "0x4006C029",
                "UART CEA709.1-B Interrupt Enable Register (UART2_IE)"
            ],
            [
                "UART2_WB",
                "0x4006C02A",
                "UART CEA709.1-B WBASE (UART2_WB)"
            ],
            [
                "UART2_S3",
                "0x4006C02B",
                "UART CEA709.1-B Status Register (UART2_S3)"
            ],
            [
                "UART2_S4",
                "0x4006C02C",
                "UART CEA709.1-B Status Register (UART2_S4)"
            ],
            [
                "UART2_RPL",
                "0x4006C02D",
                "UART CEA709.1-B Received Packet Length (UART2_RPL)"
            ],
            [
                "UART2_RPREL",
                "0x4006C02E",
                "UART CEA709.1-B Received Preamble Length (UART2_RPREL)"
            ],
            [
                "UART2_CPW",
                "0x4006C02F",
                "UART CEA709.1-B Collision Pulse Width (UART2_CPW)"
            ],
            [
                "UART2_RIDT",
                "0x4006C030",
                "UART CEA709.1-B Receive Indeterminate Time (UART2_RIDT)"
            ],
            [
                "UART2_TIDT",
                "0x4006C031",
                "UART CEA709.1-B Transmit Indeterminate Time (UART2_TIDT)"
            ]
        ]
    },
    {
        "module": "SAI",
        "registers": [
            [
                "I2S0_TCSR",
                "0x4002F000",
                "SAI Transmit Control Register (I2S0_TCSR)"
            ],
            [
                "I2S0_TCR1",
                "0x4002F004",
                "SAI Transmit Configuration 1 Register (I2S0_TCR1)"
            ],
            [
                "I2S0_TCR2",
                "0x4002F008",
                "SAI Transmit Configuration 2 Register (I2S0_TCR2)"
            ],
            [
                "I2S0_TCR3",
                "0x4002F00C",
                "SAI Transmit Configuration 3 Register (I2S0_TCR3)"
            ],
            [
                "I2S0_TCR4",
                "0x4002F010",
                "SAI Transmit Configuration 4 Register (I2S0_TCR4)"
            ],
            [
                "I2S0_TCR5",
                "0x4002F014",
                "SAI Transmit Configuration 5 Register (I2S0_TCR5)"
            ],
            [
                "I2S0_TDR0",
                "0x4002F020",
                "SAI Transmit Data Register (I2S0_TDR0)"
            ],
            [
                "I2S0_TFR0",
                "0x4002F040",
                "SAI Transmit FIFO Register (I2S0_TFR0)"
            ],
            [
                "I2S0_TMR",
                "0x4002F060",
                "SAI Transmit Mask Register (I2S0_TMR)"
            ],
            [
                "I2S0_RCSR",
                "0x4002F080",
                "SAI Receive Control Register (I2S0_RCSR)"
            ],
            [
                "I2S0_RCR1",
                "0x4002F084",
                "SAI Receive Configuration 1 Register (I2S0_RCR1)"
            ],
            [
                "I2S0_RCR2",
                "0x4002F088",
                "SAI Receive Configuration 2 Register (I2S0_RCR2)"
            ],
            [
                "I2S0_RCR3",
                "0x4002F08C",
                "SAI Receive Configuration 3 Register (I2S0_RCR3)"
            ],
            [
                "I2S0_RCR4",
                "0x4002F090",
                "SAI Receive Configuration 4 Register (I2S0_RCR4)"
            ],
            [
                "I2S0_RCR5",
                "0x4002F094",
                "SAI Receive Configuration 5 Register (I2S0_RCR5)"
            ],
            [
                "I2S0_RDR0",
                "0x4002F0A0",
                "SAI Receive Data Register (I2S0_RDR0)"
            ],
            [
                "I2S0_RFR0",
                "0x4002F0C0",
                "SAI Receive FIFO Register (I2S0_RFR0)"
            ],
            [
                "I2S0_RMR",
                "0x4002F0E0",
                "SAI Receive Mask Register (I2S0_RMR)"
            ],
            [
                "I2S0_MCR",
                "0x4002F100",
                "SAI MCLK Control Register (I2S0_MCR)"
            ],
            [
                "I2S0_MDR",
                "0x4002F104",
                "SAI MCLK Divide Register (I2S0_MDR)"
            ]
        ]
    },
    {
        "module": "GPIO",
        "registers": [
            [
                "GPIOA_PDOR",
                "0x400FF000",
                "Port Data Output Register"
            ],
            [
                "GPIOA_PSOR",
                "0x400FF004",
                "Port Set Output Register"
            ],
            [
                "GPIOA_PCOR",
                "0x400FF008",
                "Port Clear Output Register"
            ],
            [
                "GPIOA_PTOR",
                "0x400FF00C",
                "Port Toggle Output Register"
            ],
            [
                "GPIOA_PDIR",
                "0x400FF010",
                "Port Data Input Register"
            ],
            [
                "GPIOA_PDDR",
                "0x400FF014",
                "Port Data Direction Register"
            ],
            [
                "GPIOB_PDOR",
                "0x400FF040",
                "Port Data Output Register"
            ],
            [
                "GPIOB_PSOR",
                "0x400FF044",
                "Port Set Output Register"
            ],
            [
                "GPIOB_PCOR",
                "0x400FF048",
                "Port Clear Output Register"
            ],
            [
                "GPIOB_PTOR",
                "0x400FF04C",
                "Port Toggle Output Register"
            ],
            [
                "GPIOB_PDIR",
                "0x400FF050",
                "Port Data Input Register"
            ],
            [
                "GPIOB_PDDR",
                "0x400FF054",
                "Port Data Direction Register"
            ],
            [
                "GPIOC_PDOR",
                "0x400FF080",
                "Port Data Output Register"
            ],
            [
                "GPIOC_PSOR",
                "0x400FF084",
                "Port Set Output Register"
            ],
            [
                "GPIOC_PCOR",
                "0x400FF088",
                "Port Clear Output Register"
            ],
            [
                "GPIOC_PTOR",
                "0x400FF08C",
                "Port Toggle Output Register"
            ],
            [
                "GPIOC_PDIR",
                "0x400FF090",
                "Port Data Input Register"
            ],
            [
                "GPIOC_PDDR",
                "0x400FF094",
                "Port Data Direction Register"
            ],
            [
                "GPIOD_PDOR",
                "0x400FF0C0",
                "Port Data Output Register"
            ],
            [
                "GPIOD_PSOR",
                "0x400FF0C4",
                "Port Set Output Register"
            ],
            [
                "GPIOD_PCOR",
                "0x400FF0C8",
                "Port Clear Output Register"
            ],
            [
                "GPIOD_PTOR",
                "0x400FF0CC",
                "Port Toggle Output Register"
            ],
            [
                "GPIOD_PDIR",
                "0x400FF0D0",
                "Port Data Input Register"
            ],
            [
                "GPIOD_PDDR",
                "0x400FF0D4",
                "Port Data Direction Register"
            ],
            [
                "GPIOE_PDOR",
                "0x400FF100",
                "Port Data Output Register"
            ],
            [
                "GPIOE_PSOR",
                "0x400FF104",
                "Port Set Output Register"
            ],
            [
                "GPIOE_PCOR",
                "0x400FF108",
                "Port Clear Output Register"
            ],
            [
                "GPIOE_PTOR",
                "0x400FF10C",
                "Port Toggle Output Register"
            ],
            [
                "GPIOE_PDIR",
                "0x400FF110",
                "Port Data Input Register"
            ],
            [
                "GPIOE_PDDR",
                "0x400FF114",
                "Port Data Direction Register"
            ]
        ]
    },
    {
        "module": "TSI",
        "registers": [
            [
                "TSI0_GENCS",
                "0x40045000",
                "General Control and Status Register"
            ],
            [
                "TSI0_SCANC",
                "0x40045004",
                "SCAN Control Register"
            ],
            [
                "TSI0_PEN",
                "0x40045008",
                "Pin Enable Register"
            ],
            [
                "TSI0_WUCNTR",
                "0x4004500C",
                "Wake-Up Channel Counter Register"
            ],
            [
                "TSI0_CNTR1",
                "0x40045100",
                "Counter Register"
            ],
            [
                "TSI0_CNTR3",
                "0x40045104",
                "Counter Register"
            ],
            [
                "TSI0_CNTR5",
                "0x40045108",
                "Counter Register"
            ],
            [
                "TSI0_CNTR7",
                "0x4004510C",
                "Counter Register"
            ],
            [
                "TSI0_CNTR9",
                "0x40045110",
                "Counter Register"
            ],
            [
                "TSI0_CNTR11",
                "0x40045114",
                "Counter Register"
            ],
            [
                "TSI0_CNTR13",
                "0x40045118",
                "Counter Register"
            ],
            [
                "TSI0_CNTR15",
                "0x4004511C",
                "Counter Register"
            ],
            [
                "TSI0_THRESHOLD",
                "0x40045120",
                "Low Power Channel Threshold Register"
            ]
        ]
    }
]