// Seed: 3646255494
module module_0;
  assign id_1 = id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  always #1 id_1 = #1 1 == 1;
  module_0 modCall_1 ();
  assign id_1 = 1'b0;
  supply0 id_2 = 1 == id_2;
  wire id_3;
endmodule
module module_2 (
    input wor  id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3
);
  if (id_1) begin : LABEL_0
    logic [7:0] id_5;
    assign id_5[!1'b0] = 1;
    always_comb #1;
    tri  id_6;
    wire id_7 = 1'b0;
    assign id_6 = 1;
    assign id_5 = -1;
  end
  assign id_8 = id_2;
  assign id_8 = id_0 ^ id_8;
  always @(posedge id_0)
    @(id_0) begin : LABEL_0
      id_8 = id_0;
    end
  wire id_9;
  tri  id_10;
  assign id_8 = 1;
  module_0 modCall_1 ();
  wire id_11;
  assign id_10 = 1;
endmodule
