analyze -f SVERILOG -library DEFAULT ../verilog/CRC16_CCITT.v
