`timescale 1ns / 1ns
`include "PA_RISC.v"

module PA_RISC_tb;

    reg clk;
    reg reset;
    reg LE;
    reg S;

    PA_RISC uut (
        .clk(clk),
        .reset(reset),
        .LE(LE),
        .S(S)
    );

    // Clock toggles every 1ns â†’ full period = 2ns
    initial begin
        clk = 0;
        forever #2 clk = ~clk;
    end

    initial begin
        reset = 1;
        LE = 1;
        S = 0;
        #3 reset = 0;
        #48 LE = 0;
        #60 S = 1;
        #20 $finish;
    end

    reg [127:0] keyword;

    // This block prints info every 1ns
    always #1 begin
        case (uut.InstructionOut[31:26])
            6'b000010: begin
                case (uut.InstructionOut[11:6])
                    6'b011000: keyword = "ADD";
                    6'b011100: keyword = "ADDC";
                    6'b101000: keyword = "ADDL";
                    6'b010000: keyword = "SUB";
                    6'b010100: keyword = "SUBB";
                    6'b001001: keyword = "OR";
                    6'b001010: keyword = "XOR";
                    6'b001000: keyword = "AND";
                    default: keyword = "UNK_ARITH";
                endcase
            end
            6'b010010: keyword = "LDW";
            6'b010001: keyword = "LDH";
            6'b010000: keyword = "LDB";
            6'b011010: keyword = "STW";
            6'b011001: keyword = "STH";
            6'b011000: keyword = "STB";
            6'b001101: keyword = "LDO";
            6'b001000: keyword = "LDI";
            6'b111010: keyword = "BL";
            6'b100000: keyword = "COMBT";
            6'b100010: keyword = "COMBF";
            6'b101101: keyword = "ADDI";
            6'b100101: keyword = "SUBI";
            6'b110100: begin
                case (uut.InstructionOut[12:10])
                    3'b110: keyword = "EXTRU";
                    3'b111: keyword = "EXTRS";
                    default: keyword = "UNK_SHR";
                endcase
            end
            6'b110101: begin
                case (uut.InstructionOut[12:10])
                    3'b010: keyword = "ZDEP";
                    default: keyword = "UNK_SHL";
                endcase
            end
            default: keyword = "NOP";
        endcase

        $display("Time=%0t | Inst=%s | PCFront=%d | CLK=%b", $time, keyword, uut.PCFrontOut, clk);
        $display("CU  : SH=%b RD_F=%b BL=%b SOH_OP=%b ALU_OP=%b RAM_CTRL=%b L=%b ID_SR=%b RF_LE=%b PSW_EN=%b CO_EN=%b COMB=%b",
            uut.IF_SH, uut.IF_RD_F, uut.IF_BL, uut.IF_SOH_OP, uut.IF_ALU_OP, uut.IF_RAM_CTRL, uut.IF_L,
            uut.IF_ID_SR, uut.IF_RF_LE, uut.IF_PSW_EN, uut.IF_CO_EN, uut.IF_COMB);
        $display("EX  : BL=%b SOH_OP=%b ALU_OP=%b RAM_CTRL=%b L=%b SR=%b RF_LE=%b PSW_EN=%b CO_EN=%b COMB=%b",
            uut.CU_BL, uut.CU_SOH_OP, uut.CU_ALU_OP, uut.CU_RAM_CTRL, uut.CU_L, uut.CU_SR,
            uut.CU_RF_LE, uut.CU_PSW_EN, uut.CU_CO_EN, uut.CU_COMB);

        $display("MEM : RAM_CTRL=%b L=%b RF_LE=%b",
            uut.ID_RAM_CTRL, uut.ID_L, uut.ID_RF_LE);

        $display("WB  : RF_LE=%b\n", uut.MEM_RF_LE_out);
    end

    initial begin
        $dumpfile("PA_RISC_tb.vcd");
        $dumpvars(0, PA_RISC_tb);
    end

endmodule
