<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/dmi/dmi_wrapper.v</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL all coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/dmi</a> - dmi_wrapper.v</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">15</td>
            <td class="headerCovTableEntry">18</td>
            <td class="headerCovTableEntryMed">83.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:24</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2018 Western Digital Corporation or it's affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : // </a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : // </a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : // </a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : //------------------------------------------------------------------------------------</a>
<a name="16"><span class="lineNum">      16 </span>            : //</a>
<a name="17"><span class="lineNum">      17 </span>            : //  Copyright Western Digital, 2018</a>
<a name="18"><span class="lineNum">      18 </span>            : //  Owner : Anusha Narayanamoorthy</a>
<a name="19"><span class="lineNum">      19 </span>            : //  Description:  </a>
<a name="20"><span class="lineNum">      20 </span>            : //                Wrapper module for JTAG_TAP and DMI synchronizer</a>
<a name="21"><span class="lineNum">      21 </span>            : //</a>
<a name="22"><span class="lineNum">      22 </span>            : //-------------------------------------------------------------------------------------</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : module dmi_wrapper(</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            :   // JTAG signals</a>
<a name="27"><span class="lineNum">      27 </span><span class="lineCov">    1005292 :   input              trst_n,              // JTAG reset</span></a>
<a name="28"><span class="lineNum">      28 </span><span class="lineCov">    1007680 :   input              tck,                 // JTAG clock</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">    1005394 :   input              tms,                 // Test mode select   </span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">    1005502 :   input              tdi,                 // Test Data Input</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineCov">        139 :   output             tdo,                 // Test Data Output           </span></a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">         50 :   output             tdoEnable,           // Test Data Output enable             </span></a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            :   // Processor Signals</a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">        173 :   input              core_rst_n,          // Core reset                  </span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">   79600695 :   input              core_clk,            // Core clock                  </span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineNoCov">          0 :   input [31:1]       jtag_id,             // JTAG ID</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">          2 :   input [31:0]       rd_data,             // 32 bit Read data from  Processor                       </span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">          2 :   output [31:0]      reg_wr_data,         // 32 bit Write data to Processor                      </span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">          3 :   output [6:0]       reg_wr_addr,         // 7 bit reg address to Processor                   </span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">         30 :   output             reg_en,              // 1 bit  Read enable to Processor                                    </span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">         16 :   output             reg_wr_en,           // 1 bit  Write enable to Processor </span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :   output             dmi_hard_reset  </span></a>
<a name="44"><span class="lineNum">      44 </span>            : );</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            :   </a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span>            :   //Wire Declaration</a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">         30 :   wire                     rd_en;</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">         16 :   wire                     wr_en;</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :   wire                     dmireset;</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            :  </a>
<a name="56"><span class="lineNum">      56 </span>            :   //jtag_tap instantiation</a>
<a name="57"><span class="lineNum">      57 </span>            :  rvjtag_tap i_jtag_tap(</a>
<a name="58"><span class="lineNum">      58 </span>            :    .trst(trst_n),                      // dedicated JTAG TRST (active low) pad signal or asynchronous active low power on reset</a>
<a name="59"><span class="lineNum">      59 </span>            :    .tck(tck),                          // dedicated JTAG TCK pad signal</a>
<a name="60"><span class="lineNum">      60 </span>            :    .tms(tms),                          // dedicated JTAG TMS pad signal</a>
<a name="61"><span class="lineNum">      61 </span>            :    .tdi(tdi),                          // dedicated JTAG TDI pad signal</a>
<a name="62"><span class="lineNum">      62 </span>            :    .tdo(tdo),                          // dedicated JTAG TDO pad signal</a>
<a name="63"><span class="lineNum">      63 </span>            :    .tdoEnable(tdoEnable),              // enable for TDO pad</a>
<a name="64"><span class="lineNum">      64 </span>            :    .wr_data(reg_wr_data),              // 32 bit Write data</a>
<a name="65"><span class="lineNum">      65 </span>            :    .wr_addr(reg_wr_addr),              // 7 bit Write address</a>
<a name="66"><span class="lineNum">      66 </span>            :    .rd_en(rd_en),                      // 1 bit  read enable</a>
<a name="67"><span class="lineNum">      67 </span>            :    .wr_en(wr_en),                      // 1 bit  Write enable</a>
<a name="68"><span class="lineNum">      68 </span>            :    .rd_data(rd_data),                  // 32 bit Read data</a>
<a name="69"><span class="lineNum">      69 </span>            :    .rd_status(2'b0),</a>
<a name="70"><span class="lineNum">      70 </span>            :    .idle(3'h0),                         // no need to wait to sample data</a>
<a name="71"><span class="lineNum">      71 </span>            :    .dmi_stat(2'b0),                     // no need to wait or error possible</a>
<a name="72"><span class="lineNum">      72 </span>            :    .version(4'h1),                      // debug spec 0.13 compliant</a>
<a name="73"><span class="lineNum">      73 </span>            :    .jtag_id(jtag_id),</a>
<a name="74"><span class="lineNum">      74 </span>            :    .dmi_hard_reset(dmi_hard_reset),</a>
<a name="75"><span class="lineNum">      75 </span>            :    .dmi_reset(dmireset)</a>
<a name="76"><span class="lineNum">      76 </span>            : );</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span>            :   // dmi_jtag_to_core_sync instantiation</a>
<a name="80"><span class="lineNum">      80 </span>            :   dmi_jtag_to_core_sync i_dmi_jtag_to_core_sync(</a>
<a name="81"><span class="lineNum">      81 </span>            :     .wr_en(wr_en),                          // 1 bit  Write enable</a>
<a name="82"><span class="lineNum">      82 </span>            :     .rd_en(rd_en),                          // 1 bit  Read enable</a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            :     .rst_n(core_rst_n),</a>
<a name="85"><span class="lineNum">      85 </span>            :     .clk(core_clk),</a>
<a name="86"><span class="lineNum">      86 </span>            :     .reg_en(reg_en),                          // 1 bit  Write interface bit</a>
<a name="87"><span class="lineNum">      87 </span>            :     .reg_wr_en(reg_wr_en)                          // 1 bit  Write enable</a>
<a name="88"><span class="lineNum">      88 </span>            :   );</a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            : endmodule</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
