

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/lrr/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
04ca1049a9a92d304ff311337d9d67db  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_AyhqYl
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_H0G5gy"
Running: cat _ptx_H0G5gy | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_d9xWaL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_d9xWaL --output-file  /dev/null 2> _ptx_H0G5gyinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_H0G5gy _ptx2_d9xWaL _ptx_H0G5gyinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=15360 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 07:38:36 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(69,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(21,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(50,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 322560 (ipc=322.6) sim_rate=80640 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 07:38:37 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(30,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(54,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(84,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(15,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(11,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(61,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 915232 (ipc=457.6) sim_rate=183046 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 07:38:38 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(71,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 958784 (ipc=383.5) sim_rate=159797 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 07:38:39 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(57,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(46,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1189408 (ipc=297.4) sim_rate=169915 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 07:38:40 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(75,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(42,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1340640 (ipc=268.1) sim_rate=167580 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 07:38:41 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(11,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(80,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(33,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1642784 (ipc=273.8) sim_rate=182531 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 07:38:42 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(88,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(26,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1845952 (ipc=263.7) sim_rate=184595 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:38:43 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(70,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 2023328 (ipc=252.9) sim_rate=183938 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:38:44 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(46,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(86,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(61,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2281408 (ipc=253.5) sim_rate=190117 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 07:38:45 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(31,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(2,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(82,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2569664 (ipc=257.0) sim_rate=197666 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 07:38:46 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2699840 (ipc=257.1) sim_rate=192845 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:38:47 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(11,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(44,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(77,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2955872 (ipc=257.0) sim_rate=197058 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:38:48 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(38,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(8,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 3227744 (ipc=258.2) sim_rate=201734 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:38:49 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(74,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(12,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3346336 (ipc=257.4) sim_rate=196843 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:38:50 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(42,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(13,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3575808 (ipc=255.4) sim_rate=198656 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:38:51 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(89,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(28,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(20,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 3823104 (ipc=254.9) sim_rate=201216 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:38:52 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(83,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(53,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 4051104 (ipc=253.2) sim_rate=202555 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:38:53 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(31,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(17,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 4385248 (ipc=250.6) sim_rate=208821 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:38:54 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(72,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(25,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(20,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 4655520 (ipc=251.6) sim_rate=211614 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:38:55 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(64,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(79,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(87,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(83,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 4976096 (ipc=248.8) sim_rate=216352 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:38:56 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(82,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(77,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(55,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(46,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 5369472 (ipc=255.7) sim_rate=223728 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:38:57 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(10,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(86,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(24,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(8,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(38,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 5859168 (ipc=266.3) sim_rate=234366 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:38:58 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(38,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(55,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 6114336 (ipc=271.7) sim_rate=235166 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:38:59 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(25,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(48,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(23,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(39,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(53,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 6637480 (ipc=282.4) sim_rate=245832 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:39:00 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(41,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(31,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(88,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 6873332 (ipc=286.4) sim_rate=245476 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:39:01 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(89,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(57,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(75,0,0) tid=(154,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(77,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(10,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(29,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 7440883 (ipc=297.6) sim_rate=256582 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:39:02 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(64,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(57,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(64,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 7781273 (ipc=305.1) sim_rate=259375 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:39:03 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(56,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(37,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(89,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(37,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(67,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(66,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 8312355 (ipc=313.7) sim_rate=268140 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:39:04 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(89,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(25,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 8555020 (ipc=316.9) sim_rate=267344 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:39:05 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(67,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(38,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(36,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(19,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(63,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(73,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 9065316 (ipc=323.8) sim_rate=274706 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:39:06 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(48,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(72,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 9282161 (ipc=325.7) sim_rate=273004 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:39:07 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(12,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(36,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(25,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(29,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 9669865 (ipc=327.8) sim_rate=276281 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:39:08 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(5,0,0) tid=(154,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(66,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(57,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 9975102 (ipc=327.1) sim_rate=277086 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:39:09 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(26,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(64,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 10108678 (ipc=326.1) sim_rate=273207 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:39:10 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(46,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(17,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(88,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 10412728 (ipc=325.4) sim_rate=274019 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:39:11 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(83,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(89,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 10630280 (ipc=322.1) sim_rate=272571 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:39:12 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(18,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(14,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(56,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 10908238 (ipc=320.8) sim_rate=272705 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:39:13 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(78,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 11065550 (ipc=320.7) sim_rate=269891 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:39:14 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(3,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(69,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(4,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 11298670 (ipc=318.3) sim_rate=269015 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:39:15 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(83,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(83,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 11532270 (ipc=316.0) sim_rate=268192 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:39:16 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(17,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(89,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(40,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 11773966 (ipc=314.0) sim_rate=267590 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:39:17 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(13,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(16,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 12021902 (ipc=312.3) sim_rate=267153 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:39:18 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(66,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(74,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(73,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 12287694 (ipc=311.1) sim_rate=267123 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:39:19 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(83,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(71,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(18,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 12549326 (ipc=309.9) sim_rate=267006 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:39:20 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(65,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(51,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(89,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(31,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 12954798 (ipc=308.4) sim_rate=269891 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:39:21 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(81,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(31,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(60,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(2,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 13297390 (ipc=309.2) sim_rate=271375 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:39:22 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(78,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(47,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(3,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(7,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(47,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 13770950 (ipc=313.0) sim_rate=275419 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:39:23 2016
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(9,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(78,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 14002466 (ipc=314.7) sim_rate=274558 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:39:24 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(41,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(32,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(51,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(55,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (45280,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(45281,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(69,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 14508612 (ipc=318.9) sim_rate=279011 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:39:25 2016
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(67,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(11,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (45866,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(45867,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(70,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 14762739 (ipc=320.9) sim_rate=278542 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:39:26 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(91,0,0) tid=(228,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(44,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (46282,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(46283,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (46370,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(46371,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(17,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46474,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(46475,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(93,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (46727,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(46728,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(64,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (46765,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(46766,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (46787,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(46788,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46805,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(46806,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(98,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (46934,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(46935,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 15314522 (ipc=325.8) sim_rate=283602 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:39:27 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47031,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(47032,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(8,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (47110,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(47111,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (47169,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(47170,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (47194,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(47195,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (47214,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(47215,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(97,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (47274,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(47275,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (47332,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(47333,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47363,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(47364,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(48,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (47416,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(47417,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (47429,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(47430,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 15602514 (ipc=328.5) sim_rate=283682 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:39:28 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (47548,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(47549,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47555,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(47556,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(35,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (47589,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(47590,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (47651,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(47652,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (47721,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(47722,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (47724,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(47725,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(105,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (47746,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47746,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(47747,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(47748,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (47774,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(47775,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (47841,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(47842,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (47844,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(47845,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (47849,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(47850,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(30,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (47934,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(47935,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 15898210 (ipc=331.2) sim_rate=283896 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:39:29 2016
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(83,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (48153,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(48154,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(72,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (48365,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(48366,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(91,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (48520,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(48521,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (48530,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(48531,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (48573,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(48574,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(42,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(80,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (48960,0), 5 CTAs running
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(102,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 16414698 (ipc=335.0) sim_rate=287977 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:39:30 2016
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(20,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (49333,0), 4 CTAs running
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(118,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 16618490 (ipc=335.7) sim_rate=286525 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:39:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (49565,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (49618,0), 3 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(106,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (49743,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49908,0), 4 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(80,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (49942,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (49944,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (49948,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (49979,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (50050,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (50058,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (50060,0), 1 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(117,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (50322,0), 4 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(73,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (50475,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 17023165 (ipc=337.1) sim_rate=288528 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:39:32 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(74,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50632,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (50718,0), 1 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(94,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (50842,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (51054,0), 3 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(82,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (51237,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (51287,0), 1 CTAs running
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(52,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (51339,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 17418088 (ipc=338.2) sim_rate=290301 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:39:33 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(104,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (51692,0), 5 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(22,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (51878,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 17592209 (ipc=338.3) sim_rate=288396 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:39:34 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(126,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (52194,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (52321,0), 4 CTAs running
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(20,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(28,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (52707,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (52811,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (52887,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (52905,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (52948,0), 5 CTAs running
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(44,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (52978,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 17940031 (ipc=338.5) sim_rate=289355 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:39:35 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (53134,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (53202,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (53244,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (53265,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(126,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (53664,0), 5 CTAs running
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(110,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(92,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (54237,0), 4 CTAs running
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(13,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 18315236 (ipc=336.1) sim_rate=290718 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:39:36 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (54568,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (54645,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (54673,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (54693,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (54695,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (54817,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (54875,0), 2 CTAs running
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(99,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (55043,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (55145,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (55147,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (55149,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (55151,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (55181,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (55196,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(117,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 18577980 (ipc=331.7) sim_rate=290280 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:39:37 2016
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(126,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(126,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(125,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 18793058 (ipc=326.8) sim_rate=289123 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:39:38 2016
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(107,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(118,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 19050018 (ipc=320.2) sim_rate=288636 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:39:39 2016
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(115,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(125,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(105,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 19327938 (ipc=314.3) sim_rate=288476 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:39:40 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(90,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(97,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(106,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(111,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 19700510 (ipc=310.2) sim_rate=289713 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:39:41 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(126,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(111,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(103,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(106,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (64917,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (64919,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 20075697 (ipc=308.9) sim_rate=290952 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:39:42 2016
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(97,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(99,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(118,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(90,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(94,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 20528650 (ipc=306.4) sim_rate=293266 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:39:43 2016
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(94,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(110,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(94,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(123,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 20958389 (ipc=303.7) sim_rate=295188 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:39:44 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(120,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(125,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(97,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 21271351 (ipc=299.6) sim_rate=295435 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:39:45 2016
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(104,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(113,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(117,0,0) tid=(196,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(111,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 21596856 (ipc=295.8) sim_rate=295847 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:39:46 2016
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(101,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(122,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(113,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 21877178 (ipc=291.7) sim_rate=295637 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:39:47 2016
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(116,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(97,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(99,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 22146036 (ipc=287.6) sim_rate=295280 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:39:48 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(121,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(100,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(117,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 22427732 (ipc=282.1) sim_rate=295101 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:39:49 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(90,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(98,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 22690484 (ipc=276.7) sim_rate=294681 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:39:50 2016
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(93,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(94,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(94,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(105,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(90,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 23159746 (ipc=274.1) sim_rate=296919 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 07:39:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (84570,0), 5 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(114,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (84702,0), 5 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(101,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (85517,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (85518,0), 4 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(98,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (85762,0), 4 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(107,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(123,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 23569298 (ipc=272.5) sim_rate=298345 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:39:52 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (86518,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (86595,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (86646,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (86780,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (86987,0), 2 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(108,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (87020,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (87093,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (87159,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (87394,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (87629,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (87659,0), 2 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(104,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (88000,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (88332,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(100,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (89991,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (90028,0), 4 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(102,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (90208,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (90456,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (90470,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (90519,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 24005148 (ipc=263.8) sim_rate=300064 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:39:53 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(121,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(123,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (93777,0), 5 CTAs running
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(125,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (94126,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (94520,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (94894,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (94988,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (95104,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(119,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (95758,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 24416787 (ipc=250.4) sim_rate=301441 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:39:54 2016
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(119,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (97721,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (98183,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (98243,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (98281,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (98575,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 10.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 98576
gpu_sim_insn = 24441600
gpu_ipc =     247.9468
gpu_tot_sim_cycle = 98576
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     247.9468
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 19075
gpu_stall_icnt2sh    = 316462
gpu_total_sim_rate=301748

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 2386
	L1I_total_cache_miss_rate = 0.0051
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9001
L1D_cache:
	L1D_cache_core[0]: Access = 3084, Miss = 3084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35518
	L1D_cache_core[1]: Access = 3598, Miss = 3598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32195
	L1D_cache_core[2]: Access = 6168, Miss = 6168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61254
	L1D_cache_core[3]: Access = 6168, Miss = 6168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53857
	L1D_cache_core[4]: Access = 6168, Miss = 6168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52662
	L1D_cache_core[5]: Access = 3084, Miss = 3084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32788
	L1D_cache_core[6]: Access = 3084, Miss = 3084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35006
	L1D_cache_core[7]: Access = 3084, Miss = 3084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37178
	L1D_cache_core[8]: Access = 3084, Miss = 3084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37325
	L1D_cache_core[9]: Access = 3598, Miss = 3598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31920
	L1D_cache_core[10]: Access = 6168, Miss = 6168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65031
	L1D_cache_core[11]: Access = 6168, Miss = 6168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56260
	L1D_cache_core[12]: Access = 6168, Miss = 6168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52910
	L1D_cache_core[13]: Access = 3084, Miss = 3084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32611
	L1D_cache_core[14]: Access = 3084, Miss = 3084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37132
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 653647
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3264
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 653472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 175
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461230
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9001
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 656911
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3264
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3264
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 653647
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:914138	W0_Idle:249090	W0_Scoreboard:115752	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 226 
maxdqlatency = 0 
maxmflatency = 727 
averagemflatency = 339 
max_icnt2mem_latency = 248 
max_icnt2sh_latency = 98575 
mrq_lat_table:47480 	1139 	1590 	3295 	5990 	4106 	1782 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	235 	64762 	810 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	57795 	6500 	780 	661 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10147 	29404 	21927 	4035 	38 	0 	0 	0 	0 	0 	0 	89 	97 	70 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         4         5         6         4         4         5         3         5         4         5         4         4         4         4         3 
dram[1]:         5         4         4         4         4         7         3         4         4         5         4         5         4         4         3         4 
dram[2]:         4         4         5         5         4         4         4         3         5         4         5         5         5         5         4         4 
dram[3]:         5         4         7         5         6         5         4         4         4         4         5         4         4         5         4         4 
dram[4]:         3         4         5         6         4         4         3         3         4         4         7         4         5         5         4         4 
dram[5]:         3         5         5         5         5         8         4         4         4         3         4         4         5         6         4         4 
maximum service time to same row:
dram[0]:      1614      2162      2185      3240      2251      2199      2222      2154      2200      2204      2238      2326      2219      2215      2249      2494 
dram[1]:      1986      2163      2187      3364      2196      2188      2231      2156      2201      2209      2241      2288      2222      2216      2194      2199 
dram[2]:      2235      2206      2648      2212      3141      2187      2241      2189      2210      2204      2184      2182      2301      2226      2196      2430 
dram[3]:      2237      2176      3573      2291      2212      2188      2238      2219      2210      2154      2201      2184      2202      2182      2197      2197 
dram[4]:      2157      2178      2208      2897      2404      2191      2188      2226      2201      2197      2244      2185      2210      2184      2193      2444 
dram[5]:      2160      2179      2906      3516      2671      2446      2151      2228      2203      2200      2247      2188      2213      2185      2185      2201 
average row accesses per activate:
dram[0]:  1.194690  1.200000  1.242144  1.244444  1.179931  1.228829  1.159802  1.211704  1.177258  1.213793  1.191638  1.210896  1.224044  1.178947  1.191489  1.200000 
dram[1]:  1.180385  1.160622  1.212996  1.208633  1.200704  1.200704  1.181208  1.193220  1.213793  1.224348  1.185442  1.258182  1.193606  1.219601  1.212996  1.233028 
dram[2]:  1.245387  1.187279  1.237569  1.217391  1.181976  1.177281  1.197279  1.173333  1.201365  1.175292  1.210619  1.204947  1.195729  1.191489  1.200000  1.206463 
dram[3]:  1.184534  1.181019  1.219601  1.210811  1.224416  1.169231  1.205480  1.173333  1.246018  1.211704  1.210619  1.224416  1.191489  1.251397  1.217391  1.212996 
dram[4]:  1.178947  1.244444  1.204301  1.224044  1.204947  1.206349  1.185185  1.165563  1.189189  1.228621  1.208042  1.222222  1.202147  1.206463  1.181019  1.202147 
dram[5]:  1.156626  1.235294  1.206463  1.183099  1.184028  1.250457  1.177258  1.197279  1.203419  1.232925  1.217544  1.244526  1.253731  1.212996  1.206463  1.212996 
average row locality = 65584/54442 = 1.204658
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       686       672       672       672       672 
dram[2]:       675       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       686       682       672       672       672       672 
total reads: 65558
bank skew: 704/672 = 1.05
chip skew: 10928/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         7         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         8         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        340       344       333       340       340       343       338       346       336       341       338       360       337       347       339       348
dram[1]:        345       336       343       331       341       337       345       334       342       334       349       353       345       337       347       337
dram[2]:        342       343       337       340       342       344       344       343       341       340       343       344       344       344       347       341
dram[3]:        339       343       335       335       335       343       336       344       335       339       338       342       337       342       334       345
dram[4]:        335       338       333       335       333       341       335       339       331       337       349       341       333       336       333       341
dram[5]:        333       342       329       335       335       341       330       341       332       340       345       341       336       339       334       338
maximum mf latency per bank:
dram[0]:        583       564       515       529       603       554       595       624       527       592       587       541       588       626       585       607
dram[1]:        630       553       574       551       536       655       638       518       562       593       655       554       673       567       606       629
dram[2]:        582       593       550       647       541       666       673       602       610       547       587       668       708       607       597       592
dram[3]:        632       727       499       575       559       726       556       646       551       708       552       711       529       613       536       696
dram[4]:        544       677       523       610       537       642       515       569       531       695       538       656       538       556       491       627
dram[5]:        548       701       520       564       573       624       533       593       635       593       581       601       580       658       560       622

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130119 n_nop=90092 n_act=9091 n_pre=9075 n_req=10932 n_rd=21854 n_write=7 bw_util=0.336
n_activity=108034 dram_eff=0.4047
bk0: 1350a 106679i bk1: 1344a 106631i bk2: 1344a 107768i bk3: 1344a 107678i bk4: 1364a 106134i bk5: 1364a 106663i bk6: 1408a 105180i bk7: 1408a 104979i bk8: 1408a 105948i bk9: 1408a 106444i bk10: 1368a 106156i bk11: 1368a 106218i bk12: 1344a 107084i bk13: 1344a 105702i bk14: 1344a 106253i bk15: 1344a 105891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.896026
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130119 n_nop=90118 n_act=9077 n_pre=9061 n_req=10934 n_rd=21856 n_write=7 bw_util=0.336
n_activity=107829 dram_eff=0.4055
bk0: 1348a 106194i bk1: 1344a 106117i bk2: 1344a 106437i bk3: 1344a 107730i bk4: 1364a 106462i bk5: 1364a 105865i bk6: 1408a 104664i bk7: 1408a 104969i bk8: 1408a 105276i bk9: 1408a 105903i bk10: 1368a 105099i bk11: 1372a 105964i bk12: 1344a 105955i bk13: 1344a 107033i bk14: 1344a 105781i bk15: 1344a 105819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.972356
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130119 n_nop=90065 n_act=9108 n_pre=9092 n_req=10927 n_rd=21854 n_write=0 bw_util=0.3359
n_activity=107795 dram_eff=0.4055
bk0: 1350a 106924i bk1: 1344a 106653i bk2: 1344a 107976i bk3: 1344a 107358i bk4: 1364a 105857i bk5: 1368a 105505i bk6: 1408a 105774i bk7: 1408a 104293i bk8: 1408a 105686i bk9: 1408a 105703i bk10: 1368a 105762i bk11: 1364a 105730i bk12: 1344a 105960i bk13: 1344a 106183i bk14: 1344a 105587i bk15: 1344a 106076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.981855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130119 n_nop=90193 n_act=9045 n_pre=9029 n_req=10926 n_rd=21852 n_write=0 bw_util=0.3359
n_activity=108123 dram_eff=0.4042
bk0: 1348a 106735i bk1: 1344a 106650i bk2: 1344a 108017i bk3: 1344a 107345i bk4: 1364a 106765i bk5: 1368a 105907i bk6: 1408a 105938i bk7: 1408a 104355i bk8: 1408a 106586i bk9: 1408a 106420i bk10: 1368a 106133i bk11: 1364a 106754i bk12: 1344a 106765i bk13: 1344a 107486i bk14: 1344a 106895i bk15: 1344a 106292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.869112
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130119 n_nop=90104 n_act=9087 n_pre=9071 n_req=10931 n_rd=21848 n_write=9 bw_util=0.336
n_activity=108781 dram_eff=0.4019
bk0: 1344a 106812i bk1: 1344a 106896i bk2: 1344a 107266i bk3: 1344a 107448i bk4: 1364a 106702i bk5: 1368a 105862i bk6: 1408a 105628i bk7: 1408a 104472i bk8: 1408a 105905i bk9: 1408a 106771i bk10: 1368a 105676i bk11: 1364a 106220i bk12: 1344a 106597i bk13: 1344a 106774i bk14: 1344a 106310i bk15: 1344a 106000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.880263
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130119 n_nop=90205 n_act=9034 n_pre=9018 n_req=10934 n_rd=21852 n_write=10 bw_util=0.336
n_activity=107458 dram_eff=0.4069
bk0: 1344a 106705i bk1: 1344a 107554i bk2: 1344a 107499i bk3: 1344a 107463i bk4: 1364a 106126i bk5: 1368a 107087i bk6: 1408a 105514i bk7: 1408a 105177i bk8: 1408a 106474i bk9: 1408a 106314i bk10: 1372a 105786i bk11: 1364a 106437i bk12: 1344a 107669i bk13: 1344a 107029i bk14: 1344a 106467i bk15: 1344a 106084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.832069

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 676
L2_cache_bank[1]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 931
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 1304
L2_cache_bank[3]: Access = 5524, Miss = 5464, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 706
L2_cache_bank[4]: Access = 5492, Miss = 5465, Miss_rate = 0.995, Pending_hits = 5, Reservation_fails = 804
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
L2_cache_bank[6]: Access = 5477, Miss = 5464, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 336
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 3, Reservation_fails = 477
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 950
L2_cache_bank[10]: Access = 5524, Miss = 5464, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 299
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 614
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65558
L2_total_cache_miss_rate = 0.9946
L2_total_cache_pending_hits = 31
L2_total_cache_reservation_fails = 8329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7702
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 75
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 526
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.222

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.8557
	minimum = 6
	maximum = 145
Network latency average = 15.7116
	minimum = 6
	maximum = 127
Slowest packet = 732
Flit latency average = 15.9745
	minimum = 6
	maximum = 123
Slowest flit = 285729
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.049529
	minimum = 0.0313667 (at node 0)
	maximum = 0.0626522 (at node 2)
Accepted packet rate average = 0.049529
	minimum = 0.0313667 (at node 0)
	maximum = 0.0626522 (at node 2)
Injected flit rate average = 0.148287
	minimum = 0.0314884 (at node 0)
	maximum = 0.279023 (at node 15)
Accepted flit rate average= 0.148287
	minimum = 0.055409 (at node 20)
	maximum = 0.312267 (at node 2)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8557 (1 samples)
	minimum = 6 (1 samples)
	maximum = 145 (1 samples)
Network latency average = 15.7116 (1 samples)
	minimum = 6 (1 samples)
	maximum = 127 (1 samples)
Flit latency average = 15.9745 (1 samples)
	minimum = 6 (1 samples)
	maximum = 123 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.049529 (1 samples)
	minimum = 0.0313667 (1 samples)
	maximum = 0.0626522 (1 samples)
Accepted packet rate average = 0.049529 (1 samples)
	minimum = 0.0313667 (1 samples)
	maximum = 0.0626522 (1 samples)
Injected flit rate average = 0.148287 (1 samples)
	minimum = 0.0314884 (1 samples)
	maximum = 0.279023 (1 samples)
Accepted flit rate average = 0.148287 (1 samples)
	minimum = 0.055409 (1 samples)
	maximum = 0.312267 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 21 sec (81 sec)
gpgpu_simulation_rate = 301748 (inst/sec)
gpgpu_simulation_rate = 1216 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 78576.437500 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
