Timing Analyzer report for MIPSProcessor
Thu Aug  9 16:51:10 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clkIn'
 14. Slow 1200mV 85C Model Setup: 'clk'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'clkIn'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Recovery: 'clk'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'clk'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'clkIn'
 31. Slow 1200mV 0C Model Setup: 'clk'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'clkIn'
 34. Slow 1200mV 0C Model Hold: 'clk'
 35. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Recovery: 'clk'
 38. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'clk'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'clkIn'
 47. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Setup: 'clk'
 49. Fast 1200mV 0C Model Hold: 'clk'
 50. Fast 1200mV 0C Model Hold: 'clkIn'
 51. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 52. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Recovery: 'clk'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'clk'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; MIPSProcessor                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.52        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  52.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; MIPSProcessor.out.sdc ; OK     ; Thu Aug  9 16:50:59 2018 ;
+-----------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                         ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk                 ; Generated ; 120.000 ; 8.33 MHz  ; 0.000 ; 60.000 ;            ; 6         ; 1           ;       ;        ;           ;            ; false    ; clkIn  ; clkIn  ; { clk|q }               ;
; clkIn               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkIn }               ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 9.86 MHz   ; 9.86 MHz        ; clk                 ;                                                               ;
; 63.48 MHz  ; 63.48 MHz       ; altera_reserved_tck ;                                                               ;
; 449.03 MHz ; 250.0 MHz       ; clkIn               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clkIn               ; 17.773 ; 0.000         ;
; clk                 ; 18.537 ; 0.000         ;
; altera_reserved_tck ; 42.123 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.330 ; 0.000         ;
; clkIn               ; 0.382 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary        ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; altera_reserved_tck ; 94.908  ; 0.000         ;
; clk                 ; 110.201 ; 0.000         ;
+---------------------+---------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.009 ; 0.000         ;
; clk                 ; 8.881 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clkIn               ; 9.758  ; 0.000              ;
; altera_reserved_tck ; 49.568 ; 0.000              ;
; clk                 ; 59.658 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkIn'                                                                         ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 17.773 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 2.144      ;
; 17.815 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 2.102      ;
; 17.832 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 2.085      ;
; 17.905 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 2.012      ;
; 17.913 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 2.004      ;
; 17.924 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.993      ;
; 17.932 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.985      ;
; 17.947 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.970      ;
; 17.956 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.961      ;
; 18.028 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.889      ;
; 18.035 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.882      ;
; 18.037 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.880      ;
; 18.040 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.877      ;
; 18.045 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.872      ;
; 18.047 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.870      ;
; 18.056 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.861      ;
; 18.059 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.858      ;
; 18.064 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.853      ;
; 18.101 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.816      ;
; 18.110 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.807      ;
; 18.122 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.795      ;
; 18.136 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.781      ;
; 18.144 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.773      ;
; 18.146 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.771      ;
; 18.150 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.767      ;
; 18.154 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.763      ;
; 18.163 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.754      ;
; 18.167 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.750      ;
; 18.169 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.748      ;
; 18.172 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.745      ;
; 18.191 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.726      ;
; 18.193 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.724      ;
; 18.196 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.721      ;
; 18.254 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.663      ;
; 18.261 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.656      ;
; 18.274 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.643      ;
; 18.281 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.636      ;
; 18.284 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.633      ;
; 18.290 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.627      ;
; 18.295 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.622      ;
; 18.295 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.622      ;
; 18.299 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.618      ;
; 18.304 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.613      ;
; 18.331 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.586      ;
; 18.389 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.528      ;
; 18.389 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.528      ;
; 18.399 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.518      ;
; 18.408 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.509      ;
; 18.484 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.433      ;
; 18.602 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.315      ;
; 18.650 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.267      ;
; 18.765 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.152      ;
; 18.774 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.143      ;
; 18.775 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.142      ;
; 18.794 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.123      ;
; 18.799 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.081     ; 1.118      ;
; 19.152 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.313     ; 0.533      ;
; 19.183 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.313     ; 0.502      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.537 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.196      ; 101.687    ;
; 18.543 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.197      ; 101.682    ;
; 18.546 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.196      ; 101.678    ;
; 18.552 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.197      ; 101.673    ;
; 18.707 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.196      ; 101.517    ;
; 18.713 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.197      ; 101.512    ;
; 18.726 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.196      ; 101.498    ;
; 18.732 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.197      ; 101.493    ;
; 19.051 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[27] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.196      ; 101.173    ;
; 19.057 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[27] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.197      ; 101.168    ;
; 19.130 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.199      ; 101.097    ;
; 19.136 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.200      ; 101.092    ;
; 19.140 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[3]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.168      ; 101.056    ;
; 19.146 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[3]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.169      ; 101.051    ;
; 19.264 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[25] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.196      ; 100.960    ;
; 19.270 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[25] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.197      ; 100.955    ;
; 19.439 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.194      ; 100.783    ;
; 19.448 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.194      ; 100.774    ;
; 19.585 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[0]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.176      ; 100.619    ;
; 19.591 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[0]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.177      ; 100.614    ;
; 19.609 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.194      ; 100.613    ;
; 19.628 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.194      ; 100.594    ;
; 19.655 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[18][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 100.231    ;
; 19.656 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[22][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 100.230    ;
; 19.664 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[18][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 100.222    ;
; 19.665 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[22][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 100.221    ;
; 19.692 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[10]       ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.172      ; 100.508    ;
; 19.698 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[10]       ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.173      ; 100.503    ;
; 19.699 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[16][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 100.179    ;
; 19.699 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[28][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 100.179    ;
; 19.700 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[20][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.111     ; 100.177    ;
; 19.700 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[24][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.111     ; 100.177    ;
; 19.702 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[16][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.108     ; 100.178    ;
; 19.707 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[24][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.107     ; 100.174    ;
; 19.708 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[20][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.107     ; 100.173    ;
; 19.708 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[16][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 100.170    ;
; 19.708 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[28][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 100.170    ;
; 19.709 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[20][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.111     ; 100.168    ;
; 19.709 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[24][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.111     ; 100.168    ;
; 19.711 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[16][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.108     ; 100.169    ;
; 19.716 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[24][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.107     ; 100.165    ;
; 19.717 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[20][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.107     ; 100.164    ;
; 19.766 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[13][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.103     ; 100.119    ;
; 19.770 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[12][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.103     ; 100.115    ;
; 19.775 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[13][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.103     ; 100.110    ;
; 19.776 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[15][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 100.110    ;
; 19.779 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[12][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.103     ; 100.106    ;
; 19.785 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[15][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 100.101    ;
; 19.792 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[16][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 100.086    ;
; 19.792 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[28][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 100.086    ;
; 19.801 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.198      ; 100.425    ;
; 19.801 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[16][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 100.077    ;
; 19.801 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[28][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 100.077    ;
; 19.804 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[3][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.110     ; 100.074    ;
; 19.804 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[1][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.110     ; 100.074    ;
; 19.810 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.198      ; 100.416    ;
; 19.812 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.192      ; 100.408    ;
; 19.813 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[3][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.110     ; 100.065    ;
; 19.813 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[1][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.110     ; 100.065    ;
; 19.816 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[17][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.113     ; 100.059    ;
; 19.817 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[29][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.113     ; 100.058    ;
; 19.821 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.192      ; 100.399    ;
; 19.825 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[18][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 100.061    ;
; 19.825 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[17][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.113     ; 100.050    ;
; 19.826 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[22][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 100.060    ;
; 19.826 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[29][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.113     ; 100.049    ;
; 19.836 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[25][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.114     ; 100.038    ;
; 19.837 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[21][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.114     ; 100.037    ;
; 19.844 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[18][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 100.042    ;
; 19.845 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[22][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 100.041    ;
; 19.845 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[25][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.114     ; 100.029    ;
; 19.846 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[21][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.114     ; 100.028    ;
; 19.853 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[1]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.168      ; 100.343    ;
; 19.859 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[1]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.169      ; 100.338    ;
; 19.869 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[16][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 100.009    ;
; 19.869 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[28][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 100.009    ;
; 19.870 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[20][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.111     ; 100.007    ;
; 19.870 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[24][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.111     ; 100.007    ;
; 19.872 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[16][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.108     ; 100.008    ;
; 19.877 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[24][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.107     ; 100.004    ;
; 19.878 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[2][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.103     ; 100.007    ;
; 19.878 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[14][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.103     ; 100.007    ;
; 19.878 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[20][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.107     ; 100.003    ;
; 19.887 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[2][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.103     ; 99.998     ;
; 19.887 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[14][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.103     ; 99.998     ;
; 19.888 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[16][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 99.990     ;
; 19.888 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[28][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 99.990     ;
; 19.889 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[20][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.111     ; 99.988     ;
; 19.889 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[24][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.111     ; 99.988     ;
; 19.891 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[16][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.108     ; 99.989     ;
; 19.892 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_bytena_reg0 ; clk          ; clk         ; 120.000      ; 0.197      ; 100.333    ;
; 19.894 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[20][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.107     ; 99.987     ;
; 19.896 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[24][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.107     ; 99.985     ;
; 19.897 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[20][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.107     ; 99.984     ;
; 19.900 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[24][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.107     ; 99.981     ;
; 19.901 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_bytena_reg0 ; clk          ; clk         ; 120.000      ; 0.197      ; 100.324    ;
; 19.903 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[20][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.107     ; 99.978     ;
; 19.909 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[24][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.107     ; 99.972     ;
; 19.913 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[24][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.111     ; 99.964     ;
; 19.915 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[4][17]                                                                               ; clk          ; clk         ; 120.000      ; -0.097     ; 99.976     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.093      ; 7.988      ;
; 42.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 7.696      ;
; 42.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 7.625      ;
; 42.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 7.422      ;
; 43.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 6.986      ;
; 43.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 6.800      ;
; 43.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 6.372      ;
; 44.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 5.916      ;
; 44.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 5.766      ;
; 44.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 5.707      ;
; 44.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 5.626      ;
; 44.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 5.297      ;
; 44.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.293      ;
; 45.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 5.068      ;
; 45.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 4.833      ;
; 45.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 4.808      ;
; 45.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 4.406      ;
; 46.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 3.906      ;
; 46.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 3.830      ;
; 46.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 3.809      ;
; 46.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 3.758      ;
; 46.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 3.666      ;
; 46.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 3.548      ;
; 46.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 3.149      ;
; 47.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.093      ; 2.656      ;
; 47.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 2.642      ;
; 47.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 2.510      ;
; 47.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.486      ;
; 47.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.276      ;
; 47.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.166      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.679      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.640      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.621      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.595      ;
; 91.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.584      ;
; 91.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.584      ;
; 91.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.584      ;
; 91.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.584      ;
; 91.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.584      ;
; 91.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.584      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 0.993      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 0.996      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 0.997      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.442      ; 1.008      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.006      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.440      ; 1.008      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.021      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.023      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.441      ; 1.023      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.026      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.031      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.045      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.051      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.051      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.441      ; 1.051      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.441      ; 1.051      ;
; 0.401 ; Processor:processor|ALU:alu|lo[31]                                                                                                                                                                                       ; Processor:processor|ALU:alu|lo[31]                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Processor:processor|ALU:alu|hi[31]                                                                                                                                                                                       ; Processor:processor|ALU:alu|hi[31]                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[184]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[184]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[168]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[168]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[194]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[194]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[195]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[195]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[193]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[193]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[192]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[192]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[122]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[122]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[66]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[66]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[114]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[114]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[98]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[98]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[111]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[111]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[115]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[115]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[99]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[99]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[67]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[67]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[64]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[64]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[112]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[112]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[113]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[113]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[65]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[65]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[97]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[97]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[3]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[3]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[0]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[0]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[2]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[2]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[1]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[1]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[51]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[51]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[48]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[48]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|matrix_settings.secondary_buffer                                                                                                                                                                     ; Processor:processor|matrix_settings.secondary_buffer                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                   ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PC:pc|currentPC[0]                                                                                                                                                                                   ; Processor:processor|PC:pc|currentPC[0]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|matrix_use_secondary_buffer                                                                                                                                                                          ; Processor:processor|matrix_use_secondary_buffer                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Processor:processor|pc_resetAddress[3]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[3]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|pc_resetAddress[14]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[14]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|pc_resetAddress[24]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[24]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|pc_resetAddress[23]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[23]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|pc_resetAddress[25]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[25]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|pc_resetAddress[30]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[30]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|pc_resetAddress[22]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[22]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|pc_resetAddress[18]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[18]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|pc_resetAddress[20]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[20]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|pc_resetAddress[21]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[21]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|pc_resetAddress[29]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[29]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[1]                                                                                                                                                                ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[1]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SerialCommandProcessor:serialCP|WordTX_state~5                                                                                                                                                                           ; SerialCommandProcessor:serialCP|WordTX_state~5                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[2]                                                                                                                                                                ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[2]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[187]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[187]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[139]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[139]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[171]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[171]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[155]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[155]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[137]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[137]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[186]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[186]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[170]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[170]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[154]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[154]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[138]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[138]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[136]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[136]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[152]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[152]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[191]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[191]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[175]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[175]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[174]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[174]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[172]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[172]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[179]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[179]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[178]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[178]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[176]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[176]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[163]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[163]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[160]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[160]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[162]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[162]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[147]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[147]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[146]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[146]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[145]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[145]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[144]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[144]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[128]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[128]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[130]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[130]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[131]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[131]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[151]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[151]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[150]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[150]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[148]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[148]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[166]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[166]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[164]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[164]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[167]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[167]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkIn'                                                                         ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.151     ; 0.437      ;
; 0.389 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.151     ; 0.444      ;
; 0.642 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 0.909      ;
; 0.644 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 0.912      ;
; 0.648 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 0.915      ;
; 0.648 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 0.915      ;
; 0.806 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.073      ;
; 0.921 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.188      ;
; 0.962 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.229      ;
; 0.963 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.230      ;
; 0.972 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.239      ;
; 0.975 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.242      ;
; 0.977 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.244      ;
; 0.980 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.247      ;
; 0.993 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.260      ;
; 1.009 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.276      ;
; 1.037 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.304      ;
; 1.043 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.310      ;
; 1.052 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.319      ;
; 1.059 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.326      ;
; 1.074 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.341      ;
; 1.081 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.348      ;
; 1.083 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.350      ;
; 1.086 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.353      ;
; 1.088 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.355      ;
; 1.089 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.356      ;
; 1.098 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.365      ;
; 1.101 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.368      ;
; 1.103 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.370      ;
; 1.108 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.375      ;
; 1.124 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.391      ;
; 1.173 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.440      ;
; 1.181 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.448      ;
; 1.184 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.451      ;
; 1.196 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.463      ;
; 1.207 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.474      ;
; 1.209 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.476      ;
; 1.210 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.477      ;
; 1.210 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.477      ;
; 1.212 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.479      ;
; 1.215 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.482      ;
; 1.224 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.491      ;
; 1.233 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.500      ;
; 1.243 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.510      ;
; 1.298 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.565      ;
; 1.306 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.573      ;
; 1.309 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.576      ;
; 1.332 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.599      ;
; 1.333 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.600      ;
; 1.336 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.603      ;
; 1.341 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.608      ;
; 1.360 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.627      ;
; 1.386 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.653      ;
; 1.395 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.662      ;
; 1.507 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.774      ;
; 1.546 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.081      ; 1.813      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.687      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.041      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.041      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.041      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.041      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.041      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.043      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.043      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.043      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.043      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.043      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.043      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.043      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.043      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.043      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.044      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.044      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.044      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.044      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.044      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.044      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.044      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.044      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.044      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.044      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.044      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.037      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.037      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.037      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.037      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.037      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.037      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.037      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.037      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_160|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.041      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_160|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.041      ;
; 94.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_160|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.041      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.034      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.034      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.034      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.034      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.034      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.034      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.034      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.034      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.034      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.034      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.045      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.041      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.041      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.041      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.041      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.041      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.041      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.041      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.041      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.041      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.041      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.040      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.040      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.040      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.040      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.040      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.040      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.040      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.040      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.040      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.045      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.036      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.036      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.036      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.036      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.040      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.037      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.035      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.035      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.035      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.035      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                       ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 110.201 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[2]               ; clk          ; clk         ; 120.000      ; -0.110     ; 9.677      ;
; 110.201 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[0]               ; clk          ; clk         ; 120.000      ; -0.099     ; 9.688      ;
; 110.201 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][0]  ; clk          ; clk         ; 120.000      ; -0.099     ; 9.688      ;
; 110.201 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[15]                           ; clk          ; clk         ; 120.000      ; -0.110     ; 9.677      ;
; 110.201 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[2]                            ; clk          ; clk         ; 120.000      ; -0.110     ; 9.677      ;
; 110.201 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[1]                            ; clk          ; clk         ; 120.000      ; -0.110     ; 9.677      ;
; 110.201 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[1]                         ; clk          ; clk         ; 120.000      ; -0.110     ; 9.677      ;
; 110.201 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[12]                           ; clk          ; clk         ; 120.000      ; -0.111     ; 9.676      ;
; 110.201 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[11]                           ; clk          ; clk         ; 120.000      ; -0.111     ; 9.676      ;
; 110.201 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[0]                         ; clk          ; clk         ; 120.000      ; -0.110     ; 9.677      ;
; 110.201 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[13]                           ; clk          ; clk         ; 120.000      ; -0.110     ; 9.677      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[10]              ; clk          ; clk         ; 120.000      ; -0.116     ; 9.670      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[30][10] ; clk          ; clk         ; 120.000      ; -0.124     ; 9.662      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][10] ; clk          ; clk         ; 120.000      ; -0.124     ; 9.662      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[18][10] ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[10]              ; clk          ; clk         ; 120.000      ; -0.112     ; 9.674      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][31] ; clk          ; clk         ; 120.000      ; -0.135     ; 9.651      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][31] ; clk          ; clk         ; 120.000      ; -0.135     ; 9.651      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][31] ; clk          ; clk         ; 120.000      ; -0.125     ; 9.661      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][31]  ; clk          ; clk         ; 120.000      ; -0.125     ; 9.661      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][31]  ; clk          ; clk         ; 120.000      ; -0.130     ; 9.656      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[4][31]  ; clk          ; clk         ; 120.000      ; -0.130     ; 9.656      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][13]  ; clk          ; clk         ; 120.000      ; -0.130     ; 9.656      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][13]  ; clk          ; clk         ; 120.000      ; -0.130     ; 9.656      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][13] ; clk          ; clk         ; 120.000      ; -0.126     ; 9.660      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][13] ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][13] ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][0]  ; clk          ; clk         ; 120.000      ; -0.124     ; 9.662      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[30][0]  ; clk          ; clk         ; 120.000      ; -0.124     ; 9.662      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][0]  ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][0]  ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][3]   ; clk          ; clk         ; 120.000      ; -0.132     ; 9.654      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][3]  ; clk          ; clk         ; 120.000      ; -0.125     ; 9.661      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][3]   ; clk          ; clk         ; 120.000      ; -0.125     ; 9.661      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[7]               ; clk          ; clk         ; 120.000      ; -0.128     ; 9.658      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][7]   ; clk          ; clk         ; 120.000      ; -0.125     ; 9.661      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][7]  ; clk          ; clk         ; 120.000      ; -0.126     ; 9.660      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][7]   ; clk          ; clk         ; 120.000      ; -0.126     ; 9.660      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][7]  ; clk          ; clk         ; 120.000      ; -0.125     ; 9.661      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[30][7]  ; clk          ; clk         ; 120.000      ; -0.124     ; 9.662      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][7]  ; clk          ; clk         ; 120.000      ; -0.124     ; 9.662      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[18][7]  ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[25][7]  ; clk          ; clk         ; 120.000      ; -0.132     ; 9.654      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[5]               ; clk          ; clk         ; 120.000      ; -0.123     ; 9.663      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][5]   ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][5]   ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][5]  ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][5]  ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][1]  ; clk          ; clk         ; 120.000      ; -0.125     ; 9.661      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][1]   ; clk          ; clk         ; 120.000      ; -0.125     ; 9.661      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[18][4]  ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][4]  ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[25][4]  ; clk          ; clk         ; 120.000      ; -0.132     ; 9.654      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][4]   ; clk          ; clk         ; 120.000      ; -0.132     ; 9.654      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][4]   ; clk          ; clk         ; 120.000      ; -0.113     ; 9.673      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[25][6]  ; clk          ; clk         ; 120.000      ; -0.132     ; 9.654      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][6]  ; clk          ; clk         ; 120.000      ; -0.124     ; 9.662      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[30][6]  ; clk          ; clk         ; 120.000      ; -0.124     ; 9.662      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[18][6]  ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][6]   ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][6]  ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][6]   ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][6]  ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][29]  ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][29] ; clk          ; clk         ; 120.000      ; -0.125     ; 9.661      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][29]  ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][29] ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][29] ; clk          ; clk         ; 120.000      ; -0.135     ; 9.651      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][29] ; clk          ; clk         ; 120.000      ; -0.135     ; 9.651      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][29]  ; clk          ; clk         ; 120.000      ; -0.130     ; 9.656      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[4][29]  ; clk          ; clk         ; 120.000      ; -0.130     ; 9.656      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[26]              ; clk          ; clk         ; 120.000      ; -0.116     ; 9.670      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][26] ; clk          ; clk         ; 120.000      ; -0.135     ; 9.651      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][26] ; clk          ; clk         ; 120.000      ; -0.135     ; 9.651      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][26]  ; clk          ; clk         ; 120.000      ; -0.113     ; 9.673      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][26]  ; clk          ; clk         ; 120.000      ; -0.113     ; 9.673      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][19]  ; clk          ; clk         ; 120.000      ; -0.130     ; 9.656      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][19]  ; clk          ; clk         ; 120.000      ; -0.130     ; 9.656      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][19]  ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][19] ; clk          ; clk         ; 120.000      ; -0.125     ; 9.661      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][19]  ; clk          ; clk         ; 120.000      ; -0.125     ; 9.661      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][19] ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][18] ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[18][18] ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][18]  ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][18]  ; clk          ; clk         ; 120.000      ; -0.113     ; 9.673      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[4][30]  ; clk          ; clk         ; 120.000      ; -0.130     ; 9.656      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][30]  ; clk          ; clk         ; 120.000      ; -0.130     ; 9.656      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][30] ; clk          ; clk         ; 120.000      ; -0.138     ; 9.648      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][30]  ; clk          ; clk         ; 120.000      ; -0.113     ; 9.673      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][30]  ; clk          ; clk         ; 120.000      ; -0.113     ; 9.673      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][30] ; clk          ; clk         ; 120.000      ; -0.135     ; 9.651      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][30] ; clk          ; clk         ; 120.000      ; -0.135     ; 9.651      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][12] ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][12] ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][25] ; clk          ; clk         ; 120.000      ; -0.135     ; 9.651      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][25]  ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][25] ; clk          ; clk         ; 120.000      ; -0.114     ; 9.672      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][16]  ; clk          ; clk         ; 120.000      ; -0.113     ; 9.673      ;
; 110.202 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][16] ; clk          ; clk         ; 120.000      ; -0.134     ; 9.652      ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.275      ;
; 1.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.275      ;
; 1.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.275      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.664      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.664      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.664      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.664      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.668      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.668      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.668      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.668      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.668      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.668      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.668      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.668      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.668      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.668      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.671      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.671      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.671      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.671      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.671      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.671      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.671      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.671      ;
; 1.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.788      ;
; 1.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.788      ;
; 1.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.023      ;
; 1.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.023      ;
; 1.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.023      ;
; 1.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.023      ;
; 1.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.023      ;
; 1.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.023      ;
; 1.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.023      ;
; 1.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.023      ;
; 1.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.023      ;
; 1.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.023      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.242      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.812      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.812      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.812      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.812      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.812      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.812      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.812      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.812      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.812      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 4.817      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.812      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 4.817      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 4.817      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 4.817      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 4.817      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 4.817      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 4.817      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 4.817      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 4.817      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 4.817      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.809      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 4.818      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 4.818      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 4.818      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 4.818      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 4.818      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 4.818      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 4.818      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 4.814      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 4.814      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 4.814      ;
; 4.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 4.814      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.813      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.813      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.813      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.813      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 4.813      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.814      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.814      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.814      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.814      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.814      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.814      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.814      ;
; 4.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.814      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                         ;
+-------+-------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.881 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[8]         ; clk          ; clk         ; 0.000        ; 0.160      ; 9.227      ;
; 8.881 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[9]         ; clk          ; clk         ; 0.000        ; 0.160      ; 9.227      ;
; 8.881 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[10]        ; clk          ; clk         ; 0.000        ; 0.160      ; 9.227      ;
; 8.881 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[11]        ; clk          ; clk         ; 0.000        ; 0.160      ; 9.227      ;
; 8.881 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[12]        ; clk          ; clk         ; 0.000        ; 0.160      ; 9.227      ;
; 8.881 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[13]        ; clk          ; clk         ; 0.000        ; 0.160      ; 9.227      ;
; 8.881 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[14]        ; clk          ; clk         ; 0.000        ; 0.160      ; 9.227      ;
; 8.881 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[15]        ; clk          ; clk         ; 0.000        ; 0.160      ; 9.227      ;
; 8.881 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[24]        ; clk          ; clk         ; 0.000        ; 0.160      ; 9.227      ;
; 8.881 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[25]        ; clk          ; clk         ; 0.000        ; 0.160      ; 9.227      ;
; 8.881 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[26]        ; clk          ; clk         ; 0.000        ; 0.160      ; 9.227      ;
; 8.881 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[27]        ; clk          ; clk         ; 0.000        ; 0.160      ; 9.227      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[29]                 ; clk          ; clk         ; 0.000        ; 0.190      ; 9.259      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[11]                 ; clk          ; clk         ; 0.000        ; 0.190      ; 9.259      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[15]                           ; clk          ; clk         ; 0.000        ; 0.191      ; 9.260      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[14]                           ; clk          ; clk         ; 0.000        ; 0.191      ; 9.260      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[11]                           ; clk          ; clk         ; 0.000        ; 0.190      ; 9.259      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[2] ; clk          ; clk         ; 0.000        ; 0.199      ; 9.268      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[3] ; clk          ; clk         ; 0.000        ; 0.199      ; 9.268      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[1] ; clk          ; clk         ; 0.000        ; 0.199      ; 9.268      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[0] ; clk          ; clk         ; 0.000        ; 0.199      ; 9.268      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[4] ; clk          ; clk         ; 0.000        ; 0.199      ; 9.268      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[5] ; clk          ; clk         ; 0.000        ; 0.199      ; 9.268      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[7] ; clk          ; clk         ; 0.000        ; 0.199      ; 9.268      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[6] ; clk          ; clk         ; 0.000        ; 0.199      ; 9.268      ;
; 8.883 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[2]                            ; clk          ; clk         ; 0.000        ; 0.191      ; 9.260      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[5]            ; clk          ; clk         ; 0.000        ; 0.160      ; 9.230      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[16]        ; clk          ; clk         ; 0.000        ; 0.156      ; 9.226      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[17]        ; clk          ; clk         ; 0.000        ; 0.156      ; 9.226      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[18]        ; clk          ; clk         ; 0.000        ; 0.156      ; 9.226      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[19]        ; clk          ; clk         ; 0.000        ; 0.156      ; 9.226      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[20]        ; clk          ; clk         ; 0.000        ; 0.156      ; 9.226      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[21]        ; clk          ; clk         ; 0.000        ; 0.156      ; 9.226      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[22]        ; clk          ; clk         ; 0.000        ; 0.156      ; 9.226      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[23]        ; clk          ; clk         ; 0.000        ; 0.156      ; 9.226      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[28]        ; clk          ; clk         ; 0.000        ; 0.156      ; 9.226      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[29]        ; clk          ; clk         ; 0.000        ; 0.156      ; 9.226      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[30]        ; clk          ; clk         ; 0.000        ; 0.156      ; 9.226      ;
; 8.884 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[31]        ; clk          ; clk         ; 0.000        ; 0.156      ; 9.226      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][10]     ; clk          ; clk         ; 0.000        ; 0.184      ; 9.256      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[2][10]     ; clk          ; clk         ; 0.000        ; 0.184      ; 9.256      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][10]    ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][10]    ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][10]    ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][10]    ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[31]                 ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[13]                 ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[29][0]     ; clk          ; clk         ; 0.000        ; 0.186      ; 9.258      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[21][0]     ; clk          ; clk         ; 0.000        ; 0.186      ; 9.258      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[3]                  ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][3]     ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][3]     ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][7]     ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][7]     ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][7]     ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][7]     ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][5]     ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][5]     ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][5]     ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][5]     ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][1]     ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][1]     ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[1]                  ; clk          ; clk         ; 0.000        ; 0.176      ; 9.248      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[4]                  ; clk          ; clk         ; 0.000        ; 0.176      ; 9.248      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][6]     ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][6]     ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][6]     ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][6]     ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][26]    ; clk          ; clk         ; 0.000        ; 0.178      ; 9.250      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][26]    ; clk          ; clk         ; 0.000        ; 0.178      ; 9.250      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][19]     ; clk          ; clk         ; 0.000        ; 0.185      ; 9.257      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][19]     ; clk          ; clk         ; 0.000        ; 0.185      ; 9.257      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][19]    ; clk          ; clk         ; 0.000        ; 0.178      ; 9.250      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][19]    ; clk          ; clk         ; 0.000        ; 0.178      ; 9.250      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][18]    ; clk          ; clk         ; 0.000        ; 0.178      ; 9.250      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][18]    ; clk          ; clk         ; 0.000        ; 0.178      ; 9.250      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][18]     ; clk          ; clk         ; 0.000        ; 0.185      ; 9.257      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][18]     ; clk          ; clk         ; 0.000        ; 0.185      ; 9.257      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][25]    ; clk          ; clk         ; 0.000        ; 0.178      ; 9.250      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][25]    ; clk          ; clk         ; 0.000        ; 0.178      ; 9.250      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[16]                 ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][16]     ; clk          ; clk         ; 0.000        ; 0.185      ; 9.257      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][16]     ; clk          ; clk         ; 0.000        ; 0.185      ; 9.257      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][24]    ; clk          ; clk         ; 0.000        ; 0.178      ; 9.250      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][24]    ; clk          ; clk         ; 0.000        ; 0.178      ; 9.250      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][9]     ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][9]     ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][27]    ; clk          ; clk         ; 0.000        ; 0.178      ; 9.250      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][27]    ; clk          ; clk         ; 0.000        ; 0.178      ; 9.250      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][8]     ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][8]     ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][8]     ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][8]     ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[17]                 ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][17]     ; clk          ; clk         ; 0.000        ; 0.185      ; 9.257      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][17]     ; clk          ; clk         ; 0.000        ; 0.185      ; 9.257      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][17]    ; clk          ; clk         ; 0.000        ; 0.187      ; 9.259      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][11]    ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][11]    ; clk          ; clk         ; 0.000        ; 0.188      ; 9.260      ;
; 8.886 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][22]     ; clk          ; clk         ; 0.000        ; 0.185      ; 9.257      ;
+-------+-------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 233.371 ns




+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 10.9 MHz   ; 10.9 MHz        ; clk                 ;                                                               ;
; 68.91 MHz  ; 68.91 MHz       ; altera_reserved_tck ;                                                               ;
; 502.51 MHz ; 250.0 MHz       ; clkIn               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clkIn               ; 18.010 ; 0.000         ;
; clk                 ; 28.285 ; 0.000         ;
; altera_reserved_tck ; 42.744 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clkIn               ; 0.333 ; 0.000         ;
; clk                 ; 0.341 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary         ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; altera_reserved_tck ; 95.338  ; 0.000         ;
; clk                 ; 111.042 ; 0.000         ;
+---------------------+---------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.912 ; 0.000         ;
; clk                 ; 7.955 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clkIn               ; 9.779  ; 0.000             ;
; altera_reserved_tck ; 49.491 ; 0.000             ;
; clk                 ; 59.665 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkIn'                                                                          ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 18.010 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.916      ;
; 18.031 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.895      ;
; 18.067 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.859      ;
; 18.126 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.800      ;
; 18.134 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.792      ;
; 18.137 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.789      ;
; 18.142 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.784      ;
; 18.155 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.771      ;
; 18.163 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.763      ;
; 18.231 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.695      ;
; 18.237 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.689      ;
; 18.242 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.684      ;
; 18.245 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.681      ;
; 18.250 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.676      ;
; 18.266 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.660      ;
; 18.271 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.655      ;
; 18.274 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.652      ;
; 18.279 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.647      ;
; 18.287 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.639      ;
; 18.291 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.635      ;
; 18.315 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.611      ;
; 18.319 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.607      ;
; 18.322 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.604      ;
; 18.324 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.602      ;
; 18.326 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.600      ;
; 18.331 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.595      ;
; 18.345 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.581      ;
; 18.347 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.579      ;
; 18.358 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.568      ;
; 18.361 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.565      ;
; 18.368 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.558      ;
; 18.390 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.536      ;
; 18.395 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.531      ;
; 18.431 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.495      ;
; 18.435 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.491      ;
; 18.439 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.487      ;
; 18.440 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.486      ;
; 18.440 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.486      ;
; 18.444 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.482      ;
; 18.460 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.466      ;
; 18.461 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.465      ;
; 18.463 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.463      ;
; 18.470 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.456      ;
; 18.484 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.442      ;
; 18.549 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.377      ;
; 18.552 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.374      ;
; 18.553 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.373      ;
; 18.556 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.370      ;
; 18.623 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.303      ;
; 18.735 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.191      ;
; 18.786 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.140      ;
; 18.894 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.032      ;
; 18.900 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.026      ;
; 18.901 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.025      ;
; 18.912 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.014      ;
; 18.915 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.011      ;
; 19.243 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.286     ; 0.470      ;
; 19.271 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.286     ; 0.442      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 28.285 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.167      ; 91.902     ;
; 28.292 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.167      ; 91.895     ;
; 28.302 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.169      ; 91.887     ;
; 28.309 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.169      ; 91.880     ;
; 28.441 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.167      ; 91.746     ;
; 28.445 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.167      ; 91.742     ;
; 28.458 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.169      ; 91.731     ;
; 28.462 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.169      ; 91.727     ;
; 28.765 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[27] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.167      ; 91.422     ;
; 28.782 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[27] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.169      ; 91.407     ;
; 28.836 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.171      ; 91.355     ;
; 28.853 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.173      ; 91.340     ;
; 28.859 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[3]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.140      ; 91.301     ;
; 28.876 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[3]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.142      ; 91.286     ;
; 28.946 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[25] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.167      ; 91.241     ;
; 28.963 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[25] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.169      ; 91.226     ;
; 29.230 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.165      ; 90.955     ;
; 29.237 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.165      ; 90.948     ;
; 29.312 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[0]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.145      ; 90.853     ;
; 29.329 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[0]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.147      ; 90.838     ;
; 29.343 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[10]       ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.141      ; 90.818     ;
; 29.354 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[18][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.545     ;
; 29.355 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[22][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.544     ;
; 29.360 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[10]       ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.143      ; 90.803     ;
; 29.361 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[18][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.538     ;
; 29.362 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[22][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.537     ;
; 29.384 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[24][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.093     ; 90.512     ;
; 29.385 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[20][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.093     ; 90.511     ;
; 29.386 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.165      ; 90.799     ;
; 29.390 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.165      ; 90.795     ;
; 29.391 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[24][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.093     ; 90.505     ;
; 29.392 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[20][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.093     ; 90.504     ;
; 29.417 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[16][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.094     ; 90.478     ;
; 29.424 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[16][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.094     ; 90.471     ;
; 29.443 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[13][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.456     ;
; 29.446 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[12][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.453     ;
; 29.449 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[15][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.089     ; 90.451     ;
; 29.450 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[13][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.449     ;
; 29.453 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[12][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.446     ;
; 29.456 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[15][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.089     ; 90.444     ;
; 29.458 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[16][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.096     ; 90.435     ;
; 29.458 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[28][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.096     ; 90.435     ;
; 29.462 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[20][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.097     ; 90.430     ;
; 29.462 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[24][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.097     ; 90.430     ;
; 29.463 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[3][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.097     ; 90.429     ;
; 29.463 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[1][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.097     ; 90.429     ;
; 29.465 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[16][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.096     ; 90.428     ;
; 29.465 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[28][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.096     ; 90.428     ;
; 29.469 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[20][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.097     ; 90.423     ;
; 29.469 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[24][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.097     ; 90.423     ;
; 29.470 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[3][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.097     ; 90.422     ;
; 29.470 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[1][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.097     ; 90.422     ;
; 29.484 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[16][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.096     ; 90.409     ;
; 29.485 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[28][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.096     ; 90.408     ;
; 29.491 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[16][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.096     ; 90.402     ;
; 29.492 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[28][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.096     ; 90.401     ;
; 29.510 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[17][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.100     ; 90.379     ;
; 29.510 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[18][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.389     ;
; 29.511 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[29][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.100     ; 90.378     ;
; 29.511 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[22][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.388     ;
; 29.514 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[18][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.385     ;
; 29.515 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[22][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.384     ;
; 29.517 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[17][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.100     ; 90.372     ;
; 29.518 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[29][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.100     ; 90.371     ;
; 29.528 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[1]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.140      ; 90.632     ;
; 29.529 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[25][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.101     ; 90.359     ;
; 29.530 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[21][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.101     ; 90.358     ;
; 29.536 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.168      ; 90.652     ;
; 29.536 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[25][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.101     ; 90.352     ;
; 29.537 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[21][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.101     ; 90.351     ;
; 29.540 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[24][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.093     ; 90.356     ;
; 29.541 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[20][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.093     ; 90.355     ;
; 29.543 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.168      ; 90.645     ;
; 29.544 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[2][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.091     ; 90.354     ;
; 29.544 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[14][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.091     ; 90.354     ;
; 29.544 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[24][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.093     ; 90.352     ;
; 29.545 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[1]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.142      ; 90.617     ;
; 29.545 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[20][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.093     ; 90.351     ;
; 29.551 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[2][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.091     ; 90.347     ;
; 29.551 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[14][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.091     ; 90.347     ;
; 29.560 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.163      ; 90.623     ;
; 29.567 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.163      ; 90.616     ;
; 29.573 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[16][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.094     ; 90.322     ;
; 29.575 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_bytena_reg0 ; clk          ; clk         ; 120.000      ; 0.169      ; 90.614     ;
; 29.577 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[16][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.094     ; 90.318     ;
; 29.582 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_bytena_reg0 ; clk          ; clk         ; 120.000      ; 0.169      ; 90.607     ;
; 29.589 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[24][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.097     ; 90.303     ;
; 29.596 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[24][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.097     ; 90.296     ;
; 29.599 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[13][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.300     ;
; 29.600 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[20][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.093     ; 90.296     ;
; 29.602 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[12][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.297     ;
; 29.603 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[2][30]                                                                               ; clk          ; clk         ; 120.000      ; -0.094     ; 90.292     ;
; 29.603 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[13][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.296     ;
; 29.605 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[24][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.093     ; 90.291     ;
; 29.605 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[15][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.089     ; 90.295     ;
; 29.606 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[12][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.090     ; 90.293     ;
; 29.607 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[20][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.093     ; 90.289     ;
; 29.609 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[15][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.089     ; 90.291     ;
; 29.610 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[2][30]                                                                               ; clk          ; clk         ; 120.000      ; -0.094     ; 90.285     ;
; 29.612 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[24][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.093     ; 90.284     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 7.433      ;
; 43.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 7.112      ;
; 43.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 7.101      ;
; 43.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 6.916      ;
; 43.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 6.471      ;
; 43.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 6.324      ;
; 44.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 5.850      ;
; 44.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 5.491      ;
; 44.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 5.328      ;
; 44.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 5.237      ;
; 45.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 5.169      ;
; 45.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 4.893      ;
; 45.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 4.859      ;
; 45.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 4.666      ;
; 45.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 4.460      ;
; 45.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 4.444      ;
; 46.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 4.111      ;
; 46.547 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.648      ;
; 46.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 3.580      ;
; 46.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 3.466      ;
; 46.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.444      ;
; 46.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 3.379      ;
; 46.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 3.216      ;
; 47.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 2.892      ;
; 47.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.377      ;
; 47.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.360      ;
; 47.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.251      ;
; 47.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 2.229      ;
; 48.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 2.073      ;
; 48.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 1.970      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.121      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.089      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.070      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.038      ;
; 91.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.034      ;
; 91.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.034      ;
; 91.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.034      ;
; 91.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.034      ;
; 91.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.034      ;
; 91.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.034      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkIn'                                                                          ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.333 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.140     ; 0.384      ;
; 0.348 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.140     ; 0.399      ;
; 0.586 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 0.830      ;
; 0.588 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 0.832      ;
; 0.590 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 0.834      ;
; 0.592 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 0.836      ;
; 0.592 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 0.836      ;
; 0.749 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 0.993      ;
; 0.840 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.084      ;
; 0.877 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.121      ;
; 0.877 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.121      ;
; 0.878 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.122      ;
; 0.880 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.124      ;
; 0.880 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.124      ;
; 0.888 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.132      ;
; 0.891 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.135      ;
; 0.911 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.155      ;
; 0.928 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.172      ;
; 0.949 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.193      ;
; 0.952 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.196      ;
; 0.953 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.197      ;
; 0.960 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.204      ;
; 0.966 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.210      ;
; 0.971 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.215      ;
; 0.976 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.220      ;
; 0.982 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.226      ;
; 0.987 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.231      ;
; 0.987 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.231      ;
; 0.988 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.232      ;
; 0.990 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.234      ;
; 0.998 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.242      ;
; 1.010 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.254      ;
; 1.035 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.279      ;
; 1.059 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.303      ;
; 1.062 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.306      ;
; 1.063 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.307      ;
; 1.079 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.323      ;
; 1.081 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.325      ;
; 1.086 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.330      ;
; 1.087 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.331      ;
; 1.089 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.333      ;
; 1.092 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.336      ;
; 1.097 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.341      ;
; 1.098 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.342      ;
; 1.108 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.352      ;
; 1.129 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.373      ;
; 1.175 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.419      ;
; 1.179 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.423      ;
; 1.180 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.424      ;
; 1.191 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.435      ;
; 1.197 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.441      ;
; 1.206 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.450      ;
; 1.208 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.452      ;
; 1.228 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.472      ;
; 1.255 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.499      ;
; 1.268 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.512      ;
; 1.355 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.599      ;
; 1.385 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.629      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.936      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.937      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.938      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.395      ; 0.948      ;
; 0.353 ; Processor:processor|pc_resetAddress[25]                                                                                                 ; Processor:processor|pc_resetAddress[25]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Processor:processor|matrix_settings.secondary_buffer                                                                                    ; Processor:processor|matrix_settings.secondary_buffer                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Processor:processor|PC:pc|currentPC[1]                                                                                                  ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Processor:processor|PC:pc|currentPC[0]                                                                                                  ; Processor:processor|PC:pc|currentPC[0]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Processor:processor|ALU:alu|lo[31]                                                                                                      ; Processor:processor|ALU:alu|lo[31]                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Processor:processor|ALU:alu|hi[31]                                                                                                      ; Processor:processor|ALU:alu|hi[31]                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Processor:processor|matrix_use_secondary_buffer                                                                                         ; Processor:processor|matrix_use_secondary_buffer                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[27]                                                                                                 ; Processor:processor|pc_resetAddress[27]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[13]                                                                                                 ; Processor:processor|pc_resetAddress[13]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[2]                                                                                                  ; Processor:processor|pc_resetAddress[2]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[3]                                                                                                  ; Processor:processor|pc_resetAddress[3]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[14]                                                                                                 ; Processor:processor|pc_resetAddress[14]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[24]                                                                                                 ; Processor:processor|pc_resetAddress[24]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[23]                                                                                                 ; Processor:processor|pc_resetAddress[23]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[30]                                                                                                 ; Processor:processor|pc_resetAddress[30]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[20]                                                                                                 ; Processor:processor|pc_resetAddress[20]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[21]                                                                                                 ; Processor:processor|pc_resetAddress[21]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|genericCounter[0]                                                                                                   ; Processor:processor|genericCounter[0]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[26]                                                                                                 ; Processor:processor|pc_resetAddress[26]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[139]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[139]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[171]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[171]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[155]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[155]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[170]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[170]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[154]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[154]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[138]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[138]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[184]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[184]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[168]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[168]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[136]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[136]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[152]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[152]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[191]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[191]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[190]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[190]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[188]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[188]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[142]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[142]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[140]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[140]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[143]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[143]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[158]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[158]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[156]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[156]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[159]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[159]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[175]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[175]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[174]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[174]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[172]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[172]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[179]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[179]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[178]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[178]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[176]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[176]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[163]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[163]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[160]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[160]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[162]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[162]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[147]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[147]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[146]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[146]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[128]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[128]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[130]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[130]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[131]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[131]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[166]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[166]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[164]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[164]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[167]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[167]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[134]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[134]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[132]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[132]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[135]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[135]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[183]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[183]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[180]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[180]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[182]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[182]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[240]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[240]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[242]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[242]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[243]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[243]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[241]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[241]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[249]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[249]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[248]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[248]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[250]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[250]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[251]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[251]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[194]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[194]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[198]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[198]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[199]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[199]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[195]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[195]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[193]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[193]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[197]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[197]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[196]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[196]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[192]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[192]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[200]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[200]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[234]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[234]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[226]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[226]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[230]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[230]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[238]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[238]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[232]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[232]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[224]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[224]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[225]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[225]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[237]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[237]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[233]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[233]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[239]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[239]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[235]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[235]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[217]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[217]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[219]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[219]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[210]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[210]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[218]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[218]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[208]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[208]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[216]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[216]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[78]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[78]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.623      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.636      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.625      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.618      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.618      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.618      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.618      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.618      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.618      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.618      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.618      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.618      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.618      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.625      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.625      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.625      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.625      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.629      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.629      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.629      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.629      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.631      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.626      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.626      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.626      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.626      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.626      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.626      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.626      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.626      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.626      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.626      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.629      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.629      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.629      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.629      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.629      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.632      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.632      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.632      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.632      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.632      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.632      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.632      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.622      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.622      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.622      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.622      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.619      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.620      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.620      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.620      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.620      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.620      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.620      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.620      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.620      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.620      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.620      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_72|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.620      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.628      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.628      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.628      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.628      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.628      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.628      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.628      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.628      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.628      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.628      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.628      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.623      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.623      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.623      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.623      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.623      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.623      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.623      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.623      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.630      ;
; 95.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.633      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                       ;
+---------+-------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[10]             ; clk          ; clk         ; 120.000      ; -0.082     ; 8.865      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[10]             ; clk          ; clk         ; 120.000      ; -0.078     ; 8.869      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[2]              ; clk          ; clk         ; 120.000      ; -0.077     ; 8.870      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[0]              ; clk          ; clk         ; 120.000      ; -0.066     ; 8.881      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][0] ; clk          ; clk         ; 120.000      ; -0.066     ; 8.881      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[5]              ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][5]  ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][5]  ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][6]  ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][6]  ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][29] ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][29] ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[26]             ; clk          ; clk         ; 120.000      ; -0.082     ; 8.865      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][19] ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][18] ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][25] ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[9]              ; clk          ; clk         ; 120.000      ; -0.089     ; 8.858      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[27]             ; clk          ; clk         ; 120.000      ; -0.089     ; 8.858      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][15] ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][15] ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[15]                          ; clk          ; clk         ; 120.000      ; -0.076     ; 8.871      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[2]                           ; clk          ; clk         ; 120.000      ; -0.077     ; 8.870      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[1]                           ; clk          ; clk         ; 120.000      ; -0.076     ; 8.871      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[31]                          ; clk          ; clk         ; 120.000      ; -0.076     ; 8.871      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[15]       ; clk          ; clk         ; 120.000      ; -0.077     ; 8.870      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[19]                       ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[1]                        ; clk          ; clk         ; 120.000      ; -0.076     ; 8.871      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_writeMode_d0[1]                    ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[18]                       ; clk          ; clk         ; 120.000      ; -0.068     ; 8.879      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[2]                    ; clk          ; clk         ; 120.000      ; -0.070     ; 8.877      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[2]                     ; clk          ; clk         ; 120.000      ; -0.070     ; 8.877      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[3]                    ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[4]                    ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[5]                    ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[6]                    ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[7]                    ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[8]                    ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[9]                    ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[10]                   ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[11]                   ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[12]                   ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[13]                   ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[14]                          ; clk          ; clk         ; 120.000      ; -0.079     ; 8.868      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_registerWriteSource_d1[0]          ; clk          ; clk         ; 120.000      ; -0.079     ; 8.868      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_registerWriteSource_d0[1]          ; clk          ; clk         ; 120.000      ; -0.079     ; 8.868      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_registerWriteSource_d1[1]          ; clk          ; clk         ; 120.000      ; -0.079     ; 8.868      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[22]                       ; clk          ; clk         ; 120.000      ; -0.068     ; 8.879      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[29]                       ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[30]                       ; clk          ; clk         ; 120.000      ; -0.068     ; 8.879      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[20]                          ; clk          ; clk         ; 120.000      ; -0.079     ; 8.868      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[16]                       ; clk          ; clk         ; 120.000      ; -0.080     ; 8.867      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[8]                           ; clk          ; clk         ; 120.000      ; -0.076     ; 8.871      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[10]                          ; clk          ; clk         ; 120.000      ; -0.078     ; 8.869      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[16]                          ; clk          ; clk         ; 120.000      ; -0.068     ; 8.879      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[17]                          ; clk          ; clk         ; 120.000      ; -0.083     ; 8.864      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[19]                          ; clk          ; clk         ; 120.000      ; -0.079     ; 8.868      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[22]                          ; clk          ; clk         ; 120.000      ; -0.082     ; 8.865      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[15]                   ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[15]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[16]                   ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[17]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[17]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[18]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[18]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[18]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[19]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[19]                    ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[19]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[20]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[20]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[20]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[21]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[21]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[21]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[22]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[22]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[22]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[23]                       ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[23]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[24]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[25]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[25]                    ; clk          ; clk         ; 120.000      ; -0.068     ; 8.879      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[26]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[26]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[26]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[27]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[27]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[27]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[28]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[30]                          ; clk          ; clk         ; 120.000      ; -0.068     ; 8.879      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[23]                          ; clk          ; clk         ; 120.000      ; -0.082     ; 8.865      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[21]                          ; clk          ; clk         ; 120.000      ; -0.082     ; 8.865      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[29]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[29]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[29]                    ; clk          ; clk         ; 120.000      ; -0.086     ; 8.861      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[30]                   ; clk          ; clk         ; 120.000      ; -0.075     ; 8.872      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[14]                   ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[20]                       ; clk          ; clk         ; 120.000      ; -0.088     ; 8.859      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[18]                          ; clk          ; clk         ; 120.000      ; -0.083     ; 8.864      ;
; 111.042 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[28]                             ; clk          ; clk         ; 120.000      ; -0.085     ; 8.862      ;
+---------+-------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.154      ;
; 0.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.154      ;
; 0.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.154      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.528      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.528      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.528      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.528      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.530      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.530      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.530      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.530      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.530      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.530      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.530      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.530      ;
; 1.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.632      ;
; 1.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.632      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.828      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.828      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.828      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.828      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.828      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.828      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.828      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.828      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.828      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.828      ;
; 1.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.020      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.296      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 4.290      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 4.290      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 4.290      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 4.290      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 4.290      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 4.290      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 4.290      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 4.290      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 4.290      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 4.290      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 4.289      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 4.289      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 4.289      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 4.289      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 4.289      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 4.289      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 4.289      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 4.289      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 4.289      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.294      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 4.287      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 4.287      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 4.287      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 4.287      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 4.289      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 4.286      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 4.284      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.294      ;
; 3.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.294      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                          ;
+-------+-------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[29]                 ; clk          ; clk         ; 0.000        ; 0.192      ; 8.318      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[11]                 ; clk          ; clk         ; 0.000        ; 0.192      ; 8.318      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[15]                           ; clk          ; clk         ; 0.000        ; 0.193      ; 8.319      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[14]                           ; clk          ; clk         ; 0.000        ; 0.193      ; 8.319      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[11]                           ; clk          ; clk         ; 0.000        ; 0.192      ; 8.318      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[2] ; clk          ; clk         ; 0.000        ; 0.201      ; 8.327      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[3] ; clk          ; clk         ; 0.000        ; 0.201      ; 8.327      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[1] ; clk          ; clk         ; 0.000        ; 0.201      ; 8.327      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[0] ; clk          ; clk         ; 0.000        ; 0.201      ; 8.327      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[4] ; clk          ; clk         ; 0.000        ; 0.201      ; 8.327      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[5] ; clk          ; clk         ; 0.000        ; 0.201      ; 8.327      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[7] ; clk          ; clk         ; 0.000        ; 0.201      ; 8.327      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|asciiKeyAddress_d0[6] ; clk          ; clk         ; 0.000        ; 0.201      ; 8.327      ;
; 7.955 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[2]                            ; clk          ; clk         ; 0.000        ; 0.193      ; 8.319      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][10]     ; clk          ; clk         ; 0.000        ; 0.186      ; 8.313      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[2][10]     ; clk          ; clk         ; 0.000        ; 0.186      ; 8.313      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][10]    ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][10]    ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][10]    ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][10]    ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[31]                 ; clk          ; clk         ; 0.000        ; 0.179      ; 8.306      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[13]                 ; clk          ; clk         ; 0.000        ; 0.180      ; 8.307      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[2]                  ; clk          ; clk         ; 0.000        ; 0.180      ; 8.307      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[29][0]     ; clk          ; clk         ; 0.000        ; 0.188      ; 8.315      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[21][0]     ; clk          ; clk         ; 0.000        ; 0.188      ; 8.315      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[3]                  ; clk          ; clk         ; 0.000        ; 0.180      ; 8.307      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][3]     ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][3]     ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[7]                  ; clk          ; clk         ; 0.000        ; 0.180      ; 8.307      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][7]     ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][7]     ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][7]     ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][7]     ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][5]     ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][5]     ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][5]     ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][5]     ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[1]                  ; clk          ; clk         ; 0.000        ; 0.180      ; 8.307      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][1]     ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][1]     ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[1]                  ; clk          ; clk         ; 0.000        ; 0.178      ; 8.305      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[4]                  ; clk          ; clk         ; 0.000        ; 0.178      ; 8.305      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][6]     ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][6]     ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][6]     ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][6]     ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[19]                 ; clk          ; clk         ; 0.000        ; 0.179      ; 8.306      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][19]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][19]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][18]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][18]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[18]                 ; clk          ; clk         ; 0.000        ; 0.179      ; 8.306      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[16]                 ; clk          ; clk         ; 0.000        ; 0.180      ; 8.307      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][16]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][16]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][9]     ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][9]     ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][8]     ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][8]     ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][8]     ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][8]     ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][17]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][17]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][17]    ; clk          ; clk         ; 0.000        ; 0.189      ; 8.316      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][11]    ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][11]    ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][22]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][22]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[14]                 ; clk          ; clk         ; 0.000        ; 0.180      ; 8.307      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[21][14]    ; clk          ; clk         ; 0.000        ; 0.188      ; 8.315      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[29][14]    ; clk          ; clk         ; 0.000        ; 0.188      ; 8.315      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][14]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][14]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[15]                 ; clk          ; clk         ; 0.000        ; 0.180      ; 8.307      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][15]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][15]     ; clk          ; clk         ; 0.000        ; 0.187      ; 8.314      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[15]                 ; clk          ; clk         ; 0.000        ; 0.178      ; 8.305      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[20]                 ; clk          ; clk         ; 0.000        ; 0.179      ; 8.306      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][20]    ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][20]    ; clk          ; clk         ; 0.000        ; 0.190      ; 8.317      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[21]                 ; clk          ; clk         ; 0.000        ; 0.179      ; 8.306      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[21]                 ; clk          ; clk         ; 0.000        ; 0.178      ; 8.305      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[23]                 ; clk          ; clk         ; 0.000        ; 0.178      ; 8.305      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[16]        ; clk          ; clk         ; 0.000        ; 0.158      ; 8.285      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[17]        ; clk          ; clk         ; 0.000        ; 0.158      ; 8.285      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[18]        ; clk          ; clk         ; 0.000        ; 0.158      ; 8.285      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[19]        ; clk          ; clk         ; 0.000        ; 0.158      ; 8.285      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[20]        ; clk          ; clk         ; 0.000        ; 0.158      ; 8.285      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[21]        ; clk          ; clk         ; 0.000        ; 0.158      ; 8.285      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[22]        ; clk          ; clk         ; 0.000        ; 0.158      ; 8.285      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[23]        ; clk          ; clk         ; 0.000        ; 0.158      ; 8.285      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[28]        ; clk          ; clk         ; 0.000        ; 0.158      ; 8.285      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[29]        ; clk          ; clk         ; 0.000        ; 0.158      ; 8.285      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[30]        ; clk          ; clk         ; 0.000        ; 0.158      ; 8.285      ;
; 7.956 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[31]        ; clk          ; clk         ; 0.000        ; 0.158      ; 8.285      ;
; 7.957 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[31]                 ; clk          ; clk         ; 0.000        ; 0.188      ; 8.316      ;
; 7.957 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[13]                 ; clk          ; clk         ; 0.000        ; 0.188      ; 8.316      ;
; 7.957 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[0]                  ; clk          ; clk         ; 0.000        ; 0.180      ; 8.308      ;
; 7.957 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[3]                  ; clk          ; clk         ; 0.000        ; 0.188      ; 8.316      ;
; 7.957 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[5]                  ; clk          ; clk         ; 0.000        ; 0.180      ; 8.308      ;
+-------+-------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 233.947 ns




+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clkIn               ; 18.904 ; 0.000         ;
; altera_reserved_tck ; 46.214 ; 0.000         ;
; clk                 ; 69.290 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.133 ; 0.000         ;
; clkIn               ; 0.160 ; 0.000         ;
; altera_reserved_tck ; 0.180 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary         ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; altera_reserved_tck ; 97.283  ; 0.000         ;
; clk                 ; 114.609 ; 0.000         ;
+---------------------+---------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.491 ; 0.000         ;
; clk                 ; 4.579 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clkIn               ; 9.440  ; 0.000             ;
; altera_reserved_tck ; 49.459 ; 0.000             ;
; clk                 ; 59.709 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkIn'                                                                          ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 18.904 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 1.040      ;
; 18.931 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 1.013      ;
; 18.945 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.999      ;
; 18.968 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.976      ;
; 18.972 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.972      ;
; 18.978 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.966      ;
; 18.982 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.962      ;
; 18.999 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.945      ;
; 19.003 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.941      ;
; 19.031 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.913      ;
; 19.035 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.909      ;
; 19.036 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.908      ;
; 19.040 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.904      ;
; 19.040 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.904      ;
; 19.044 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.900      ;
; 19.046 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.898      ;
; 19.050 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.894      ;
; 19.054 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.890      ;
; 19.085 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.859      ;
; 19.088 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.856      ;
; 19.089 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.855      ;
; 19.096 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.848      ;
; 19.097 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.847      ;
; 19.102 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.842      ;
; 19.104 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.840      ;
; 19.108 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.836      ;
; 19.108 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.836      ;
; 19.109 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.835      ;
; 19.112 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.832      ;
; 19.114 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.830      ;
; 19.122 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.822      ;
; 19.124 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.820      ;
; 19.125 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.819      ;
; 19.156 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.788      ;
; 19.161 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.783      ;
; 19.179 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.765      ;
; 19.182 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.762      ;
; 19.182 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.762      ;
; 19.184 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.760      ;
; 19.186 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.758      ;
; 19.190 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.754      ;
; 19.193 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.751      ;
; 19.193 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.751      ;
; 19.205 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.739      ;
; 19.205 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.739      ;
; 19.206 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.738      ;
; 19.234 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.710      ;
; 19.238 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.706      ;
; 19.279 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.665      ;
; 19.327 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.617      ;
; 19.331 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.613      ;
; 19.397 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.547      ;
; 19.397 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.547      ;
; 19.398 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.546      ;
; 19.405 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.539      ;
; 19.410 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.534      ;
; 19.585 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.148     ; 0.254      ;
; 19.594 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.148     ; 0.245      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 4.066      ;
; 46.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.867      ;
; 46.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.851      ;
; 46.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.770      ;
; 46.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 3.557      ;
; 46.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 3.457      ;
; 47.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.149      ;
; 47.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.109      ;
; 47.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.912      ;
; 47.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.909      ;
; 47.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.865      ;
; 47.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 2.691      ;
; 47.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.675      ;
; 47.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 2.552      ;
; 47.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.494      ;
; 47.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 2.429      ;
; 48.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.247      ;
; 48.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 2.001      ;
; 48.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.988      ;
; 48.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.881      ;
; 48.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 1.859      ;
; 48.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 1.809      ;
; 48.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 1.766      ;
; 48.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 1.566      ;
; 48.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.287      ;
; 49.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.281      ;
; 49.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.226      ;
; 49.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.213      ;
; 49.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.086      ;
; 49.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.082      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.524      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.510      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.508      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.505      ;
; 95.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.490      ;
; 95.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.490      ;
; 95.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.490      ;
; 95.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.490      ;
; 95.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.490      ;
; 95.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.490      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 69.290 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.159      ; 50.868     ;
; 69.291 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.159      ; 50.867     ;
; 69.320 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.161      ; 50.840     ;
; 69.321 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.161      ; 50.839     ;
; 69.371 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.159      ; 50.787     ;
; 69.377 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.159      ; 50.781     ;
; 69.401 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.161      ; 50.759     ;
; 69.407 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.161      ; 50.753     ;
; 69.550 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[27] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.159      ; 50.608     ;
; 69.580 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[27] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.161      ; 50.580     ;
; 69.584 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[3]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.130      ; 50.545     ;
; 69.592 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.163      ; 50.570     ;
; 69.614 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[3]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.132      ; 50.517     ;
; 69.622 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.165      ; 50.542     ;
; 69.646 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[25] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.159      ; 50.512     ;
; 69.676 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[25] ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.161      ; 50.484     ;
; 69.700 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[24][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.046     ; 50.231     ;
; 69.701 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[24][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.046     ; 50.230     ;
; 69.702 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[20][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.046     ; 50.229     ;
; 69.703 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[20][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.046     ; 50.228     ;
; 69.731 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[0]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.137      ; 50.405     ;
; 69.733 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[13][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.203     ;
; 69.734 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[13][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.202     ;
; 69.737 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[12][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.199     ;
; 69.738 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[12][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.198     ;
; 69.740 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[15][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.040     ; 50.197     ;
; 69.741 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[15][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.040     ; 50.196     ;
; 69.761 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[0]        ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.139      ; 50.377     ;
; 69.767 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[3][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.049     ; 50.161     ;
; 69.767 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[1][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.049     ; 50.161     ;
; 69.768 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[10]       ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a8~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.131      ; 50.362     ;
; 69.768 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[3][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.049     ; 50.160     ;
; 69.768 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[1][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.049     ; 50.160     ;
; 69.770 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[2][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.046     ; 50.161     ;
; 69.770 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[14][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.046     ; 50.161     ;
; 69.770 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[18][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.166     ;
; 69.771 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[2][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.046     ; 50.160     ;
; 69.771 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[14][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.046     ; 50.160     ;
; 69.771 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[18][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.165     ;
; 69.772 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[22][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.164     ;
; 69.773 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[22][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.163     ;
; 69.776 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[16][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.046     ; 50.155     ;
; 69.777 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[16][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.046     ; 50.154     ;
; 69.780 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[17][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.054     ; 50.143     ;
; 69.781 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[24][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.046     ; 50.150     ;
; 69.781 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[17][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.054     ; 50.142     ;
; 69.782 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[29][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.054     ; 50.141     ;
; 69.783 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[20][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.046     ; 50.148     ;
; 69.783 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[29][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.054     ; 50.140     ;
; 69.784 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[16][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.144     ;
; 69.785 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[28][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.143     ;
; 69.785 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[16][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.143     ;
; 69.786 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[28][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.142     ;
; 69.787 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[24][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.046     ; 50.144     ;
; 69.789 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[20][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.046     ; 50.142     ;
; 69.795 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[21][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.054     ; 50.128     ;
; 69.795 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[25][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.054     ; 50.128     ;
; 69.796 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[21][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.054     ; 50.127     ;
; 69.796 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[25][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.054     ; 50.127     ;
; 69.797 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[20][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.131     ;
; 69.797 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[24][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.131     ;
; 69.798 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[16][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.130     ;
; 69.798 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[28][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.130     ;
; 69.798 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[10]       ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a16~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.133      ; 50.334     ;
; 69.798 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[20][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.130     ;
; 69.798 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[24][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.130     ;
; 69.799 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[16][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.129     ;
; 69.799 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[28][12]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.129     ;
; 69.814 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[13][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.122     ;
; 69.818 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[12][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.118     ;
; 69.820 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[13][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.116     ;
; 69.821 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[15][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.040     ; 50.116     ;
; 69.824 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[12][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.112     ;
; 69.827 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[15][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.040     ; 50.110     ;
; 69.837 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|registerFile_readValue0_d0[18]                                                                                           ; clk          ; clk         ; 120.000      ; -0.044     ; 50.096     ;
; 69.838 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|registerFile_readValue0_d0[18]                                                                                           ; clk          ; clk         ; 120.000      ; -0.044     ; 50.095     ;
; 69.848 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[3][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.049     ; 50.080     ;
; 69.848 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[1][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.049     ; 50.080     ;
; 69.850 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[24][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.078     ;
; 69.851 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[20][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.046     ; 50.080     ;
; 69.851 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[2][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.046     ; 50.080     ;
; 69.851 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[14][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.046     ; 50.080     ;
; 69.851 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[18][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.085     ;
; 69.851 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[24][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.077     ;
; 69.852 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[20][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.046     ; 50.079     ;
; 69.853 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[22][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.083     ;
; 69.854 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[3][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.049     ; 50.074     ;
; 69.854 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[1][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.049     ; 50.074     ;
; 69.857 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[2][20]                                                                               ; clk          ; clk         ; 120.000      ; -0.046     ; 50.074     ;
; 69.857 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[14][20]                                                                              ; clk          ; clk         ; 120.000      ; -0.046     ; 50.074     ;
; 69.857 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[18][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.079     ;
; 69.857 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[16][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.046     ; 50.074     ;
; 69.858 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers[24][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.046     ; 50.073     ;
; 69.859 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[22][13]                                                                              ; clk          ; clk         ; 120.000      ; -0.041     ; 50.077     ;
; 69.859 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers[24][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.046     ; 50.072     ;
; 69.861 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[17][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.054     ; 50.062     ;
; 69.863 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers[16][9]                                                                               ; clk          ; clk         ; 120.000      ; -0.046     ; 50.068     ;
; 69.863 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[29][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.054     ; 50.060     ;
; 69.865 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[16][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.063     ;
; 69.866 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers[28][17]                                                                              ; clk          ; clk         ; 120.000      ; -0.049     ; 50.062     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.462      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.463      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.464      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.470      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.468      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.472      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.475      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.478      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.486      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.487      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.499      ;
; 0.177 ; Processor:processor|pc_resetAddress[30]                                                                                                 ; Processor:processor|pc_resetAddress[30]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; Processor:processor|pc_resetAddress[20]                                                                                                 ; Processor:processor|pc_resetAddress[20]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[10]                                                                                                 ; Processor:processor|pc_resetAddress[10]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[31]                                                                                                 ; Processor:processor|pc_resetAddress[31]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[2]                                                                                                  ; Processor:processor|pc_resetAddress[2]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[3]                                                                                                  ; Processor:processor|pc_resetAddress[3]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[14]                                                                                                 ; Processor:processor|pc_resetAddress[14]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[24]                                                                                                 ; Processor:processor|pc_resetAddress[24]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[23]                                                                                                 ; Processor:processor|pc_resetAddress[23]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[11]                                                                                                 ; Processor:processor|pc_resetAddress[11]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[25]                                                                                                 ; Processor:processor|pc_resetAddress[25]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[22]                                                                                                 ; Processor:processor|pc_resetAddress[22]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[18]                                                                                                 ; Processor:processor|pc_resetAddress[18]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[21]                                                                                                 ; Processor:processor|pc_resetAddress[21]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|genericCounter[0]                                                                                                   ; Processor:processor|genericCounter[0]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[29]                                                                                                 ; Processor:processor|pc_resetAddress[29]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[1]                                                                               ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[1]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SerialCommandProcessor:serialCP|WordTX_state~5                                                                                          ; SerialCommandProcessor:serialCP|WordTX_state~5                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[2]                                                                               ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[2]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[15]                                                                                                 ; Processor:processor|pc_resetAddress[15]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[27]                                                                                                 ; Processor:processor|pc_resetAddress[27]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[8]                                                                                                  ; Processor:processor|pc_resetAddress[8]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[16]                                                                                                 ; Processor:processor|pc_resetAddress[16]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[17]                                                                                                 ; Processor:processor|pc_resetAddress[17]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[6]                                                                                                  ; Processor:processor|pc_resetAddress[6]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[19]                                                                                                 ; Processor:processor|pc_resetAddress[19]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[7]                                                                                                  ; Processor:processor|pc_resetAddress[7]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[4]                                                                                                  ; Processor:processor|pc_resetAddress[4]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[13]                                                                                                 ; Processor:processor|pc_resetAddress[13]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|genericCounterHighRes[0]                                                                                            ; Processor:processor|genericCounterHighRes[0]                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[26]                                                                                                 ; Processor:processor|pc_resetAddress[26]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SerialCommandProcessor:serialCP|SCP_state~5                                                                                             ; SerialCommandProcessor:serialCP|SCP_state~5                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SerialCommandProcessor:serialCP|SCP_state~4                                                                                             ; SerialCommandProcessor:serialCP|SCP_state~4                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[1]                                                                               ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[1]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[0]                                                                               ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[0]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RS232:rs|RX_currentBit[2]                                                                                                               ; RS232:rs|RX_currentBit[2]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RS232:rs|RX_currentBit[1]                                                                                                               ; RS232:rs|RX_currentBit[1]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[12]                                                                                                 ; Processor:processor|pc_resetAddress[12]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[9]                                                                                                  ; Processor:processor|pc_resetAddress[9]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[5]                                                                                                  ; Processor:processor|pc_resetAddress[5]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[28]                                                                                                 ; Processor:processor|pc_resetAddress[28]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; RS232:rs|TX_state~5                                                                                                                     ; RS232:rs|TX_state~5                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Processor:processor|PC:pc|currentPC[1]                                                                                                  ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Processor:processor|PC:pc|currentPC[0]                                                                                                  ; Processor:processor|PC:pc|currentPC[0]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Processor:processor|ALU:alu|lo[31]                                                                                                      ; Processor:processor|ALU:alu|lo[31]                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[166]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[166]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[164]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[164]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[134]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[134]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[132]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[132]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[135]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[135]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[180]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[180]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[182]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[182]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[194]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[194]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[195]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[195]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[205]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[205]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[193]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[193]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[192]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[192]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[213]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[213]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[209]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[209]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[215]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[215]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[214]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[214]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[212]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[212]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[70]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[70]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[102]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[102]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[118]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[118]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[86]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[86]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[66]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[66]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[87]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[87]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[71]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[71]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[103]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[103]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[68]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[68]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[84]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[84]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[76]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[76]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[124]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[124]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[64]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[64]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[80]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[80]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[104]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[104]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[72]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[72]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[88]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[88]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[101]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[101]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[69]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[69]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[85]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[85]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[117]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[117]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkIn'                                                                          ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.160 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.062     ; 0.202      ;
; 0.167 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.062     ; 0.209      ;
; 0.291 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.418      ;
; 0.292 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.421      ;
; 0.294 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.421      ;
; 0.360 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.487      ;
; 0.425 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.552      ;
; 0.442 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.569      ;
; 0.444 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.571      ;
; 0.449 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.576      ;
; 0.452 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.579      ;
; 0.452 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.579      ;
; 0.453 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.580      ;
; 0.455 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.582      ;
; 0.456 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.583      ;
; 0.459 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.586      ;
; 0.472 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.599      ;
; 0.480 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.607      ;
; 0.480 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.607      ;
; 0.495 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.622      ;
; 0.503 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.630      ;
; 0.505 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.632      ;
; 0.506 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.633      ;
; 0.508 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.635      ;
; 0.508 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.635      ;
; 0.509 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.636      ;
; 0.510 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.637      ;
; 0.513 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.640      ;
; 0.518 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.645      ;
; 0.519 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.646      ;
; 0.522 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.649      ;
; 0.545 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.672      ;
; 0.548 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.675      ;
; 0.555 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.682      ;
; 0.564 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.691      ;
; 0.565 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.692      ;
; 0.569 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.696      ;
; 0.569 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.696      ;
; 0.571 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.698      ;
; 0.572 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.699      ;
; 0.572 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.699      ;
; 0.573 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.700      ;
; 0.576 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.703      ;
; 0.585 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.712      ;
; 0.612 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.739      ;
; 0.620 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.747      ;
; 0.623 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.750      ;
; 0.631 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.758      ;
; 0.634 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.761      ;
; 0.635 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.762      ;
; 0.639 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.766      ;
; 0.639 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.766      ;
; 0.642 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.769      ;
; 0.652 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.779      ;
; 0.712 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.839      ;
; 0.719 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.846      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.697      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.697      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.697      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.697      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.697      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.697      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.697      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.697      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.703      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.703      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.703      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.703      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.703      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.710      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.710      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.710      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.710      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.710      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.710      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.710      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.696      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.696      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.696      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_148|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.696      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_148|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.696      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_148|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.696      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.696      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.690      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.690      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.690      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_155|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.690      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.690      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.690      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.690      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.690      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.699      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.699      ;
; 97.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.704      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.704      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.704      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.704      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.704      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.704      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.704      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.701      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.701      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.701      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.701      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.701      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.701      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.701      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.701      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.701      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.699      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.701      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.697      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.697      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.697      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.697      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.697      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.697      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.697      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.696      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.696      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.696      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.696      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.696      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.696      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.696      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.696      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.696      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.702      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.702      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.702      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.702      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.702      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.702      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.702      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.702      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.702      ;
; 97.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.702      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                        ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][5]  ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][5]  ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][6]  ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][6]  ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][29] ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][19] ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][25] ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][17] ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][17] ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][15] ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][15] ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][23] ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.609 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][23] ; clk          ; clk         ; 120.000      ; -0.124     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[10]              ; clk          ; clk         ; 120.000      ; -0.125     ; 5.242      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][5]   ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][5]   ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][4]   ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][6]   ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][6]   ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][29]  ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][29]  ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[26]              ; clk          ; clk         ; 120.000      ; -0.125     ; 5.242      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][26]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][26]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][19]  ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][18]  ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][18]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][30]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][30]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][25]  ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][16]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][24]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][24]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[9]               ; clk          ; clk         ; 120.000      ; -0.128     ; 5.239      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[27]              ; clk          ; clk         ; 120.000      ; -0.128     ; 5.239      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][17]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][17]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[22]              ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][22]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][22]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][15]  ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][15]  ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[20]              ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][23]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][23]  ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[4]             ; clk          ; clk         ; 120.000      ; -0.130     ; 5.237      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_writeMode_d0[1]                     ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[2]                     ; clk          ; clk         ; 120.000      ; -0.118     ; 5.249      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[2]                      ; clk          ; clk         ; 120.000      ; -0.118     ; 5.249      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[13]                     ; clk          ; clk         ; 120.000      ; -0.123     ; 5.244      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[6]                            ; clk          ; clk         ; 120.000      ; -0.125     ; 5.242      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[3]                            ; clk          ; clk         ; 120.000      ; -0.125     ; 5.242      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[4]                            ; clk          ; clk         ; 120.000      ; -0.142     ; 5.225      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[16]                        ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[7]                            ; clk          ; clk         ; 120.000      ; -0.125     ; 5.242      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[8]         ; clk          ; clk         ; 120.000      ; -0.127     ; 5.240      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_shamt_d0[1]                         ; clk          ; clk         ; 120.000      ; -0.127     ; 5.240      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_shamt_d0[2]                         ; clk          ; clk         ; 120.000      ; -0.127     ; 5.240      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_shamt_d0[3]                         ; clk          ; clk         ; 120.000      ; -0.127     ; 5.240      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[9]         ; clk          ; clk         ; 120.000      ; -0.127     ; 5.240      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[25]                              ; clk          ; clk         ; 120.000      ; -0.141     ; 5.226      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[25]                              ; clk          ; clk         ; 120.000      ; -0.141     ; 5.226      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[27]                              ; clk          ; clk         ; 120.000      ; -0.141     ; 5.226      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[27]                              ; clk          ; clk         ; 120.000      ; -0.141     ; 5.226      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[1]             ; clk          ; clk         ; 120.000      ; -0.130     ; 5.237      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_branchMode_d0[3]                    ; clk          ; clk         ; 120.000      ; -0.130     ; 5.237      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[1]                      ; clk          ; clk         ; 120.000      ; -0.129     ; 5.238      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[1]                      ; clk          ; clk         ; 120.000      ; -0.129     ; 5.238      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[2]             ; clk          ; clk         ; 120.000      ; -0.130     ; 5.237      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[7]         ; clk          ; clk         ; 120.000      ; -0.127     ; 5.240      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[13]                        ; clk          ; clk         ; 120.000      ; -0.122     ; 5.245      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[4]                               ; clk          ; clk         ; 120.000      ; -0.142     ; 5.225      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[3]             ; clk          ; clk         ; 120.000      ; -0.130     ; 5.237      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_writeMode_d0[0]                     ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_writeMode_d0[2]                     ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_branchMode_d0[1]                    ; clk          ; clk         ; 120.000      ; -0.124     ; 5.243      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[0]             ; clk          ; clk         ; 120.000      ; -0.130     ; 5.237      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_branchMode_d0[2]                    ; clk          ; clk         ; 120.000      ; -0.130     ; 5.237      ;
; 114.610 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_branchMode_d0[0]                    ; clk          ; clk         ; 120.000      ; -0.130     ; 5.237      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][10]  ; clk          ; clk         ; 120.000      ; -0.134     ; 5.232      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][10]  ; clk          ; clk         ; 120.000      ; -0.134     ; 5.232      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[10]              ; clk          ; clk         ; 120.000      ; -0.123     ; 5.243      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[30][31] ; clk          ; clk         ; 120.000      ; -0.139     ; 5.227      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][31]  ; clk          ; clk         ; 120.000      ; -0.133     ; 5.233      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][31] ; clk          ; clk         ; 120.000      ; -0.133     ; 5.233      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][31]  ; clk          ; clk         ; 120.000      ; -0.135     ; 5.231      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][31]  ; clk          ; clk         ; 120.000      ; -0.135     ; 5.231      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][31]  ; clk          ; clk         ; 120.000      ; -0.135     ; 5.231      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[4][31]  ; clk          ; clk         ; 120.000      ; -0.135     ; 5.231      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[2]               ; clk          ; clk         ; 120.000      ; -0.121     ; 5.245      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][2]  ; clk          ; clk         ; 120.000      ; -0.133     ; 5.233      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][2]  ; clk          ; clk         ; 120.000      ; -0.133     ; 5.233      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][2]   ; clk          ; clk         ; 120.000      ; -0.133     ; 5.233      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][2]   ; clk          ; clk         ; 120.000      ; -0.133     ; 5.233      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[0]               ; clk          ; clk         ; 120.000      ; -0.116     ; 5.250      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][0]  ; clk          ; clk         ; 120.000      ; -0.116     ; 5.250      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][3]   ; clk          ; clk         ; 120.000      ; -0.135     ; 5.231      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][3]   ; clk          ; clk         ; 120.000      ; -0.135     ; 5.231      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][3]  ; clk          ; clk         ; 120.000      ; -0.133     ; 5.233      ;
; 114.611 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][3]   ; clk          ; clk         ; 120.000      ; -0.133     ; 5.233      ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.617      ;
; 0.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.788      ;
; 0.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.788      ;
; 0.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.788      ;
; 0.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.788      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.788      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.845      ;
; 0.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.845      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.949      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.949      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.949      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.949      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.949      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.949      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.949      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.949      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.949      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.949      ;
; 0.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.059      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.452      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.452      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.452      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.452      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.452      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.452      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.452      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.452      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.452      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.448      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.445      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.445      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.445      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.445      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.445      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.445      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.445      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.445      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.445      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.445      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.445      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_72|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.445      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
; 2.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.453      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                       ;
+-------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][10] ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][10] ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[31]              ; clk          ; clk         ; 0.000        ; 0.039      ; 4.702      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[13]              ; clk          ; clk         ; 0.000        ; 0.039      ; 4.702      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[3]               ; clk          ; clk         ; 0.000        ; 0.039      ; 4.702      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][7]  ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][7]  ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][5]  ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][5]  ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][6]  ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][6]  ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][18] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.698      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][18] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.698      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][25] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.698      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][25] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.698      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[16]              ; clk          ; clk         ; 0.000        ; 0.039      ; 4.702      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][24] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.698      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][24] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.698      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][9]  ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][9]  ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][8]  ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][8]  ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[17]              ; clk          ; clk         ; 0.000        ; 0.039      ; 4.702      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][11] ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][11] ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][22] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.698      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][22] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.698      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[14]              ; clk          ; clk         ; 0.000        ; 0.039      ; 4.702      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][20] ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][20] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.698      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][20] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.698      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][20] ; clk          ; clk         ; 0.000        ; 0.040      ; 4.703      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][21] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.698      ;
; 4.579 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][21] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][10]  ; clk          ; clk         ; 0.000        ; 0.038      ; 4.702      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[2][10]  ; clk          ; clk         ; 0.000        ; 0.038      ; 4.702      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][10]  ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][10]  ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][10] ; clk          ; clk         ; 0.000        ; 0.039      ; 4.703      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][10] ; clk          ; clk         ; 0.000        ; 0.039      ; 4.703      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[31]              ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][31] ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][31] ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][31] ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][31] ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][13]  ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][13]  ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[13]              ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[2]               ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][2]  ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][2]  ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[0]               ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][0]  ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][0]  ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][0]   ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][0]   ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[29][0]  ; clk          ; clk         ; 0.000        ; 0.038      ; 4.702      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[21][0]  ; clk          ; clk         ; 0.000        ; 0.038      ; 4.702      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[3]               ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][3]  ; clk          ; clk         ; 0.000        ; 0.039      ; 4.703      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][3]  ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][3]  ; clk          ; clk         ; 0.000        ; 0.039      ; 4.703      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][3]  ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[7]               ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][7]  ; clk          ; clk         ; 0.000        ; 0.039      ; 4.703      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][7]  ; clk          ; clk         ; 0.000        ; 0.039      ; 4.703      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[5]               ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][5]  ; clk          ; clk         ; 0.000        ; 0.039      ; 4.703      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][5]  ; clk          ; clk         ; 0.000        ; 0.039      ; 4.703      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[1]               ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][1]  ; clk          ; clk         ; 0.000        ; 0.039      ; 4.703      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][1]  ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][1]  ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][1]  ; clk          ; clk         ; 0.000        ; 0.039      ; 4.703      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[1]               ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[4]               ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][4]  ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][4]  ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[4]               ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][6]  ; clk          ; clk         ; 0.000        ; 0.039      ; 4.703      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][6]  ; clk          ; clk         ; 0.000        ; 0.039      ; 4.703      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][29] ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][29] ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][29] ; clk          ; clk         ; 0.000        ; 0.033      ; 4.697      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][29] ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][26] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][26] ; clk          ; clk         ; 0.000        ; 0.035      ; 4.699      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][26] ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][26] ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][26] ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][26] ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[19]              ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][19]  ; clk          ; clk         ; 0.000        ; 0.038      ; 4.702      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][19]  ; clk          ; clk         ; 0.000        ; 0.038      ; 4.702      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][19] ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][19] ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][18] ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][18] ; clk          ; clk         ; 0.000        ; 0.034      ; 4.698      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][18]  ; clk          ; clk         ; 0.000        ; 0.038      ; 4.702      ;
; 4.580 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][18]  ; clk          ; clk         ; 0.000        ; 0.038      ; 4.702      ;
+-------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 236.774 ns




+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 17.773 ; 0.133 ; 94.908   ; 0.491   ; 9.440               ;
;  altera_reserved_tck ; 42.123 ; 0.180 ; 94.908   ; 0.491   ; 49.459              ;
;  clk                 ; 18.537 ; 0.133 ; 110.201  ; 4.579   ; 59.658              ;
;  clkIn               ; 17.773 ; 0.160 ; N/A      ; N/A     ; 9.440               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clkIn               ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_RTS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rowDecoder[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rowDecoder[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rowDecoder[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rowDecoder[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rowDecoder[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixelClk            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnPixels0[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnPixels0[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnPixels0[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnPixels1[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnPixels1[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnPixels1[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnLatch         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blank               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_pins[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_pins[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_pins[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_pins[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_pins[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_pins[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_pins[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_pins[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; UART_CTS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_pins[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_pins[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_pins[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_pins[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_pins[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_pins[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_pins[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_pins[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rstIn                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clkIn                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DAT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_RTS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; rowDecoder[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rowDecoder[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rowDecoder[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rowDecoder[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rowDecoder[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixelClk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnPixels0[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnPixels0[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnPixels0[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnPixels1[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnPixels1[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnPixels1[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnLatch         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; blank               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO_pins[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO_pins[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO_pins[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO_pins[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO_pins[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO_pins[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO_pins[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO_pins[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_RTS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; rowDecoder[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixelClk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels0[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels0[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels0[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels1[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels1[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels1[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnLatch         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; blank               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_RTS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; rowDecoder[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixelClk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels0[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels0[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels0[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels1[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels1[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels1[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnLatch         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blank               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_pins[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+---------------------+---------------------+----------+------------+------------+--------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths   ; RF Paths   ; FF Paths     ;
+---------------------+---------------------+----------+------------+------------+--------------+
; altera_reserved_tck ; altera_reserved_tck ; 6281     ; 0          ; 58         ; 0            ;
; clk                 ; altera_reserved_tck ; 0        ; false path ; 0          ; 0            ;
; altera_reserved_tck ; clk                 ; 0        ; 0          ; false path ; 0            ;
; clk                 ; clk                 ; 0        ; 0          ; 0          ; > 2147483647 ;
; clk                 ; clkIn               ; 1        ; 1          ; 0          ; 0            ;
; clkIn               ; clkIn               ; 60       ; 0          ; 0          ; 0            ;
+---------------------+---------------------+----------+------------+------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+---------------------+---------------------+----------+------------+------------+--------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths   ; RF Paths   ; FF Paths     ;
+---------------------+---------------------+----------+------------+------------+--------------+
; altera_reserved_tck ; altera_reserved_tck ; 6281     ; 0          ; 58         ; 0            ;
; clk                 ; altera_reserved_tck ; 0        ; false path ; 0          ; 0            ;
; altera_reserved_tck ; clk                 ; 0        ; 0          ; false path ; 0            ;
; clk                 ; clk                 ; 0        ; 0          ; 0          ; > 2147483647 ;
; clk                 ; clkIn               ; 1        ; 1          ; 0          ; 0            ;
; clkIn               ; clkIn               ; 60       ; 0          ; 0          ; 0            ;
+---------------------+---------------------+----------+------------+------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+----------+----------+------------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths   ; FF Paths ;
+---------------------+---------------------+----------+----------+------------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 355      ; 0        ; 0          ; 0        ;
; altera_reserved_tck ; clk                 ; 0        ; 0        ; false path ; 0        ;
; clk                 ; clk                 ; 0        ; 0        ; 0          ; 1513     ;
+---------------------+---------------------+----------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+----------+----------+------------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths   ; FF Paths ;
+---------------------+---------------------+----------+----------+------------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 355      ; 0        ; 0          ; 0        ;
; altera_reserved_tck ; clk                 ; 0        ; 0        ; false path ; 0        ;
; clk                 ; clk                 ; 0        ; 0        ; 0          ; 1513     ;
+---------------------+---------------------+----------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 2486  ; 2486 ;
; Unconstrained Output Ports      ; 83    ; 83   ;
; Unconstrained Output Port Paths ; 346   ; 346  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------+
; Clock Status Summary                                                ;
+---------------------+---------------------+-----------+-------------+
; Target              ; Clock               ; Type      ; Status      ;
+---------------------+---------------------+-----------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base      ; Constrained ;
; clkIn               ; clkIn               ; Base      ; Constrained ;
; clk|q               ; clk                 ; Generated ; Constrained ;
+---------------------+---------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; GPIO_pins[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[4]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[5]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[6]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[7]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_CLK             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_DAT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstIn               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GPIO_pins[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blank               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnLatch         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels0[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels0[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels0[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels1[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels1[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels1[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClk            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; GPIO_pins[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[4]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[5]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[6]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[7]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_CLK             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_DAT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstIn               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GPIO_pins[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_pins[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blank               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnLatch         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels0[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels0[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels0[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels1[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels1[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels1[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClk            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Aug  9 16:50:57 2018
Info: Command: quartus_sta MIPSProcessor -c MIPSProcessor
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MIPSProcessor.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 17.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.773               0.000 clkIn 
    Info (332119):    18.537               0.000 clk 
    Info (332119):    42.123               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.330               0.000 clk 
    Info (332119):     0.382               0.000 clkIn 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 94.908
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    94.908               0.000 altera_reserved_tck 
    Info (332119):   110.201               0.000 clk 
Info (332146): Worst-case removal slack is 1.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.009               0.000 altera_reserved_tck 
    Info (332119):     8.881               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.758               0.000 clkIn 
    Info (332119):    49.568               0.000 altera_reserved_tck 
    Info (332119):    59.658               0.000 clk 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 233.371 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 18.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.010               0.000 clkIn 
    Info (332119):    28.285               0.000 clk 
    Info (332119):    42.744               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.333               0.000 clkIn 
    Info (332119):     0.341               0.000 clk 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 95.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.338               0.000 altera_reserved_tck 
    Info (332119):   111.042               0.000 clk 
Info (332146): Worst-case removal slack is 0.912
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.912               0.000 altera_reserved_tck 
    Info (332119):     7.955               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.779               0.000 clkIn 
    Info (332119):    49.491               0.000 altera_reserved_tck 
    Info (332119):    59.665               0.000 clk 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 233.947 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 18.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.904               0.000 clkIn 
    Info (332119):    46.214               0.000 altera_reserved_tck 
    Info (332119):    69.290               0.000 clk 
Info (332146): Worst-case hold slack is 0.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.133               0.000 clk 
    Info (332119):     0.160               0.000 clkIn 
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 97.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.283               0.000 altera_reserved_tck 
    Info (332119):   114.609               0.000 clk 
Info (332146): Worst-case removal slack is 0.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.491               0.000 altera_reserved_tck 
    Info (332119):     4.579               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.440               0.000 clkIn 
    Info (332119):    49.459               0.000 altera_reserved_tck 
    Info (332119):    59.709               0.000 clk 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 236.774 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 1075 megabytes
    Info: Processing ended: Thu Aug  9 16:51:10 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


