





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-81903.html">
    <link rel="next" href="x86-84253.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-81903.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-84253.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <li>
                <ul>
                  <li><a href="index.html">Instruction set</a></li>
                  <li><a href="x86-175915.html">Registers</a></li>
                  <li><a href="x86-190707.html">Protection, privilege</a></li>
                  <li><a href="x86-224627.html">Exceptions</a></li>
                  <li><a href="x86-225699.html">Addressing modes</a></li>
                  <li><a href="x86-229455.html">Opcodes</a></li>
                  
                </ul>
              </li>
              <li>FPU</li>
              <li>
                <ul>
                  <li><a href="x86-245307.html">Instruction set</a></li>
                  <li><a href="x86-307843.html">Registers, data types</a></li>
                  
                </ul>
              </li>
              <li>MMX</li>
              <li>
                <ul>
                  <li><a href="x86-318646.html">Instruction set</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">LMSW            Load Machine Status Word             Flags: Not altered</span></span><br><span class="line"></span><br><span class="line"><span class="ngb">LMSW</span> source                                          CPU: 286+ <span class="ngu">Priv</span></span><br><span class="line"></span><br><span class="line">        <span class="ngb">Logic</span>   MSW ← source            ; MSW is part of CR0</span><br><span class="line"></span><br><span class="line">    LMSW loads the machine status word (MSW -- lower 16 bits of CR0)</span><br><span class="line">    from the source operand. This instruction can be used to switch to</span><br><span class="line">    protected mode by setting the protection enable bit (PE) to zero;</span><br><span class="line">    if so, it must be followed by an intrasegment jump to flush the</span><br><span class="line">    instruction queue. LMSW will <span class="ngu">not</span> switch back to real-address</span><br><span class="line">    mode (PE bit cannot be reset to 0 with an LMSW instruction).</span><br><span class="line"></span><br><span class="line">    <span class="ngb">Note</span></span><br><span class="line">    LMSW should be used only under 286-based systems; programs written</span><br><span class="line">    for the 80386+ should load CR0 with a MOV instruction.</span><br><span class="line"></span><br><span class="line">    For compatibility with the 80286, the extension type (ET) bit of</span><br><span class="line">    MSW is not altered by LMSW when executed by 80386+.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    LMSW appears in operating system software; it is not used in</span><br><span class="line">    application programs.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Opcode      Format</span></span><br><span class="line">    0F 01 /6    LMSW r/m16</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Length and timing</span></span><br><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br><span class="line">    r16           3                      3      10      13       8   NP</span><br><span class="line">    mem16       3+d(0-2)                 6      13      13       8   NP</span><br></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-187047.html">Control registers</a>
            
          </li>
        
          <li>
            
              <a href="x86-153023.html">SMSW</a>
            
          </li>
        
          <li>
            
              <a href="x86-92014.html">MOV</a>
            
          </li>
        
      </ul>
    </nav>
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:35:14</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

