Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/gideon/proj/ultimate/fpga/altera --output-directory=/home/gideon/proj/ultimate/fpga/altera/nios --report-file=bsf:/home/gideon/proj/ultimate/fpga/altera/nios/nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE15F23C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=/home/gideon/proj/ultimate/fpga/altera/nios.qsys --remove-qsys-generate-warning
Progress: Loading altera/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 14.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 14.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios.mm_bridge_0: mm_bridge_0.m0 must be connected to an Avalon-MM slave
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/gideon/proj/ultimate/fpga/altera --output-directory=/home/gideon/proj/ultimate/fpga/altera/nios/synthesis --file-set=QUARTUS_SYNTH --report-file=html:/home/gideon/proj/ultimate/fpga/altera/nios/nios.html --report-file=sopcinfo:/home/gideon/proj/ultimate/fpga/altera/nios.sopcinfo --report-file=cmp:/home/gideon/proj/ultimate/fpga/altera/nios/nios.cmp --report-file=qip:/home/gideon/proj/ultimate/fpga/altera/nios/synthesis/nios.qip --report-file=svd:/home/gideon/proj/ultimate/fpga/altera/nios/synthesis/nios.svd --report-file=regmap:/home/gideon/proj/ultimate/fpga/altera/nios/synthesis/nios.regmap --report-file=xml:/home/gideon/proj/ultimate/fpga/altera/nios/nios.xml --report-file=debuginfo:/home/gideon/proj/ultimate/fpga/altera/nios/synthesis/nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE15F23C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=/home/gideon/proj/ultimate/fpga/altera/nios.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading altera/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 14.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 14.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios.mm_bridge_0: mm_bridge_0.m0 must be connected to an Avalon-MM slave
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: mm_bridge_0: "nios" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: nios2_gen2_0: "nios" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/local/altera/14.1sp1/quartus/linux64/eperlcmd -I /opt/local/altera/14.1sp1/quartus/linux64/perl/lib -I /opt/local/altera/14.1sp1/quartus/sopc_builder/bin/europa -I /opt/local/altera/14.1sp1/quartus/sopc_builder/bin/perl_lib -I /opt/local/altera/14.1sp1/quartus/sopc_builder/bin -I /opt/local/altera/14.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/local/altera/14.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/local/altera/14.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/local/altera/14.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/local/altera/14.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_gen2_0_cpu --dir=/tmp/alt6791_6956860787303506670.dir/0002_cpu_gen/ --quartus_bindir=/opt/local/altera/14.1sp1/quartus/linux64 --verilog --config=/tmp/alt6791_6956860787303506670.dir/0002_cpu_gen//nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.12.22 18:26:24 (*) Starting Nios II generation
Info: cpu: # 2015.12.22 18:26:24 (*)   Checking for plaintext license.
Info: cpu: # 2015.12.22 18:26:26 (*)   Plaintext license not found.
Info: cpu: # 2015.12.22 18:26:26 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2015.12.22 18:26:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.12.22 18:26:26 (*)   Creating all objects for CPU
Info: cpu: # 2015.12.22 18:26:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.12.22 18:26:27 (*)   Creating plain-text RTL
Info: cpu: # 2015.12.22 18:26:28 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/gideon/proj/ultimate/fpga/altera/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios: Done "nios" with 16 modules, 29 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
