BIT,FUNC_0
FSL_SAI_CR4_FRSZ,FUNC_1
FSL_SAI_CR4_FRSZ_MASK,VAR_0
FSL_SAI_CR4_SYWD,FUNC_2
FSL_SAI_CR4_SYWD_MASK,VAR_1
FSL_SAI_CR5_FBT,FUNC_3
FSL_SAI_CR5_FBT_MASK,VAR_2
FSL_SAI_CR5_W0W,FUNC_4
FSL_SAI_CR5_W0W_MASK,VAR_3
FSL_SAI_CR5_WNW,FUNC_5
FSL_SAI_CR5_WNW_MASK,VAR_4
FSL_SAI_RCR4,FUNC_6
FSL_SAI_RCR5,FUNC_7
FSL_SAI_RMR,VAR_5
FSL_SAI_TCR4,FUNC_8
FSL_SAI_TCR5,FUNC_9
FSL_SAI_TMR,VAR_6
FSL_SAI_xCR4,FUNC_10
FSL_SAI_xCR5,FUNC_11
FSL_SAI_xMR,FUNC_12
RX,VAR_7
SNDRV_PCM_STREAM_PLAYBACK,VAR_8
TX,VAR_9
clk_prepare_enable,FUNC_13
fsl_sai_set_bclk,FUNC_14
params_channels,FUNC_15
params_rate,FUNC_16
params_width,FUNC_17
regmap_update_bits,FUNC_18
regmap_write,FUNC_19
snd_soc_dai_get_drvdata,FUNC_20
fsl_sai_hw_params,FUNC_21
substream,VAR_10
params,VAR_11
cpu_dai,VAR_12
sai,VAR_13
ofs,VAR_14
tx,VAR_15
channels,VAR_16
word_width,VAR_17
val_cr4,VAR_18
val_cr5,VAR_19
slots,VAR_20
slot_width,VAR_21
ret,VAR_22
