INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Tolerant_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/carry_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/sum_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/Error_Tolerant_Adder 8 2/Error_Tolerant_Adder 8 2.srcs/sim_1/new/Error_Tolerant_Adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Tolerant_Adder_tb
