Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jun 16 16:38:25 2024
| Host         : Park running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file spi_con_exam_IP_wrapper_timing_summary_routed.rpt -pb spi_con_exam_IP_wrapper_timing_summary_routed.pb -rpx spi_con_exam_IP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : spi_con_exam_IP_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       2           
TIMING-18  Warning           Missing input or output delay                                     20          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (5)
6. checking no_output_delay (19)
7. checking multiple_clock (394)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk1000Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (394)
--------------------------------
 There are 394 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.457        0.000                      0                  885        0.047        0.000                      0                  885        3.000        0.000                       0                   400  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
sys_clk_pin                             {0.000 5.000}      10.000          100.000         
  clk_out1_spi_con_exam_IP_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_spi_con_exam_IP_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
sys_clock                               {0.000 5.000}      10.000          100.000         
  clk_out1_spi_con_exam_IP_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_spi_con_exam_IP_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_spi_con_exam_IP_clk_wiz_0_1        4.458        0.000                      0                  526        0.122        0.000                      0                  526        4.020        0.000                       0                   396  
  clkfbout_spi_con_exam_IP_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_spi_con_exam_IP_clk_wiz_0          4.457        0.000                      0                  526        0.122        0.000                      0                  526        4.020        0.000                       0                   396  
  clkfbout_spi_con_exam_IP_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_spi_con_exam_IP_clk_wiz_0    clk_out1_spi_con_exam_IP_clk_wiz_0_1        4.457        0.000                      0                  526        0.047        0.000                      0                  526  
clk_out1_spi_con_exam_IP_clk_wiz_0_1  clk_out1_spi_con_exam_IP_clk_wiz_0          4.457        0.000                      0                  526        0.047        0.000                      0                  526  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     clk_out1_spi_con_exam_IP_clk_wiz_0    clk_out1_spi_con_exam_IP_clk_wiz_0          5.217        0.000                      0                  359        1.073        0.000                      0                  359  
**async_default**                     clk_out1_spi_con_exam_IP_clk_wiz_0_1  clk_out1_spi_con_exam_IP_clk_wiz_0          5.217        0.000                      0                  359        0.998        0.000                      0                  359  
**async_default**                     clk_out1_spi_con_exam_IP_clk_wiz_0    clk_out1_spi_con_exam_IP_clk_wiz_0_1        5.217        0.000                      0                  359        0.998        0.000                      0                  359  
**async_default**                     clk_out1_spi_con_exam_IP_clk_wiz_0_1  clk_out1_spi_con_exam_IP_clk_wiz_0_1        5.218        0.000                      0                  359        1.073        0.000                      0                  359  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                                                      clk_out1_spi_con_exam_IP_clk_wiz_0    
(none)                                                                      clk_out1_spi_con_exam_IP_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                                                                                            
(none)                                clk_out1_spi_con_exam_IP_clk_wiz_0                                          
(none)                                clk_out1_spi_con_exam_IP_clk_wiz_0_1                                        
(none)                                clkfbout_spi_con_exam_IP_clk_wiz_0                                          
(none)                                clkfbout_spi_con_exam_IP_clk_wiz_0_1                                        
(none)                                                                      clk_out1_spi_con_exam_IP_clk_wiz_0    
(none)                                                                      clk_out1_spi_con_exam_IP_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0_1
  To Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.500ns (27.220%)  route 4.011ns (72.780%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           1.037     4.220    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.332     4.552 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.552    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[1]_i_1__0_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.933    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.077     9.010    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.500ns (27.269%)  route 4.001ns (72.731%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           1.027     4.210    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.332     4.542 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.542    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1__0_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.933    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.081     9.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 1.494ns (27.464%)  route 3.946ns (72.536%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.938     2.293    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I4_O)        0.374     2.667 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4/O
                         net (fo=3, routed)           0.787     3.454    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.328     3.782 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_4/O
                         net (fo=1, routed)           0.575     4.357    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_4_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.481 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.481    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_1_n_0
    SLICE_X47Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X47Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]/C
                         clock pessimism              0.579     9.019    
                         clock uncertainty           -0.074     8.946    
    SLICE_X47Y21         FDCE (Setup_fdce_C_D)        0.029     8.975    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 1.494ns (27.353%)  route 3.968ns (72.647%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.938     2.293    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I4_O)        0.374     2.667 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4/O
                         net (fo=3, routed)           0.938     3.605    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4_n_0
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.328     3.933 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_5/O
                         net (fo=1, routed)           0.446     4.379    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_5_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.503 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.503    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1_n_0
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/C
                         clock pessimism              0.601     9.041    
                         clock uncertainty           -0.074     8.968    
    SLICE_X46Y21         FDCE (Setup_fdce_C_D)        0.081     9.049    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 1.500ns (28.191%)  route 3.821ns (71.809%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.847     4.030    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.362 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.362    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.029     8.961    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -4.362    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.500ns (28.180%)  route 3.823ns (71.820%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.849     4.032    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.364 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.364    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.031     8.963    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 1.500ns (28.049%)  route 3.848ns (71.951%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.874     4.057    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.332     4.389 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1__0/O
                         net (fo=1, routed)           0.000     4.389    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1__0_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.933    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.079     9.012    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.500ns (29.093%)  route 3.656ns (70.907%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.682     3.865    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.197 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.197    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[5]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.031     8.963    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.500ns (29.121%)  route 3.651ns (70.879%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.677     3.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.192 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.192    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.032     8.964    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.264ns (24.535%)  route 3.888ns (75.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.582     1.937    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.285 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           0.771     3.056    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I0_O)        0.124     3.180 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_6/O
                         net (fo=1, routed)           0.889     4.069    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_6_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.193 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_2/O
                         net (fo=1, routed)           0.000     4.193    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_2_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.933    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.079     9.012    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  4.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.420    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.617    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.075    -0.542    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.409    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/p_1_in
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.078    -0.539    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X43Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.048    -0.320 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/p_0_in__1[2]
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.131    -0.475    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.397    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.617    
    SLICE_X52Y11         FDRE (Hold_fdre_C_D)         0.060    -0.557    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.560    -0.621    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X43Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]/Q
                         net (fo=8, routed)           0.111    -0.370    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/p_0_in__8[5]
    SLICE_X42Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.829    -0.861    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X42Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X42Y12         FDCE (Hold_fdce_C_D)         0.121    -0.487    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X43Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]
    SLICE_X42Y7          LUT4 (Prop_lut4_I3_O)        0.045    -0.323 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/p_0_in__1[1]
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.120    -0.486    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.560    -0.621    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X40Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]/Q
                         net (fo=8, routed)           0.085    -0.395    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/p_1_in[0]
    SLICE_X41Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.829    -0.861    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X41Y12         FDCE (Hold_fdce_C_D)         0.092    -0.516    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X43Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/Q
                         net (fo=5, routed)           0.114    -0.364    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]
    SLICE_X42Y7          LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/p_0_in__1[3]
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.121    -0.485    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_reg/Q
                         net (fo=1, routed)           0.102    -0.376    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/start_w
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/C
                         clock pessimism              0.254    -0.603    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.053    -0.550    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.062%)  route 0.114ns (37.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.557    -0.624    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X41Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg/Q
                         net (fo=1, routed)           0.114    -0.370    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg_n_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.045    -0.325 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.325    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_i_1__0_n_0
    SLICE_X39Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X39Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg/C
                         clock pessimism              0.274    -0.591    
    SLICE_X39Y17         FDCE (Hold_fdce_C_D)         0.091    -0.500    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_spi_con_exam_IP_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y13     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y13     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y13     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y12     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y12     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y12     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y12     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_spi_con_exam_IP_clk_wiz_0_1
  To Clock:  clkfbout_spi_con_exam_IP_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_spi_con_exam_IP_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    spi_con_exam_IP_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0
  To Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.500ns (27.220%)  route 4.011ns (72.780%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           1.037     4.220    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.332     4.552 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.552    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[1]_i_1__0_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.077     9.009    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.500ns (27.269%)  route 4.001ns (72.731%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           1.027     4.210    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.332     4.542 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.542    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1__0_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.081     9.013    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 1.494ns (27.464%)  route 3.946ns (72.536%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.938     2.293    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I4_O)        0.374     2.667 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4/O
                         net (fo=3, routed)           0.787     3.454    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.328     3.782 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_4/O
                         net (fo=1, routed)           0.575     4.357    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_4_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.481 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.481    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_1_n_0
    SLICE_X47Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X47Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]/C
                         clock pessimism              0.579     9.019    
                         clock uncertainty           -0.074     8.945    
    SLICE_X47Y21         FDCE (Setup_fdce_C_D)        0.029     8.974    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 1.494ns (27.353%)  route 3.968ns (72.647%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.938     2.293    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I4_O)        0.374     2.667 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4/O
                         net (fo=3, routed)           0.938     3.605    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4_n_0
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.328     3.933 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_5/O
                         net (fo=1, routed)           0.446     4.379    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_5_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.503 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.503    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1_n_0
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/C
                         clock pessimism              0.601     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X46Y21         FDCE (Setup_fdce_C_D)        0.081     9.048    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 1.500ns (28.191%)  route 3.821ns (71.809%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.847     4.030    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.362 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.362    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.029     8.960    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -4.362    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.500ns (28.180%)  route 3.823ns (71.820%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.849     4.032    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.364 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.364    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.031     8.962    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 1.500ns (28.049%)  route 3.848ns (71.951%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.874     4.057    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.332     4.389 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1__0/O
                         net (fo=1, routed)           0.000     4.389    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1__0_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.079     9.011    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.500ns (29.093%)  route 3.656ns (70.907%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.682     3.865    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.197 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.197    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[5]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.031     8.962    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.500ns (29.121%)  route 3.651ns (70.879%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.677     3.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.192 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.192    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.032     8.963    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.264ns (24.535%)  route 3.888ns (75.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.582     1.937    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.285 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           0.771     3.056    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I0_O)        0.124     3.180 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_6/O
                         net (fo=1, routed)           0.889     4.069    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_6_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.193 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_2/O
                         net (fo=1, routed)           0.000     4.193    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_2_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.079     9.011    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  4.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.420    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.617    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.075    -0.542    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.409    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/p_1_in
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.078    -0.539    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X43Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.048    -0.320 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/p_0_in__1[2]
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.131    -0.475    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.397    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.617    
    SLICE_X52Y11         FDRE (Hold_fdre_C_D)         0.060    -0.557    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.560    -0.621    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X43Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]/Q
                         net (fo=8, routed)           0.111    -0.370    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/p_0_in__8[5]
    SLICE_X42Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.829    -0.861    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X42Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X42Y12         FDCE (Hold_fdce_C_D)         0.121    -0.487    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X43Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]
    SLICE_X42Y7          LUT4 (Prop_lut4_I3_O)        0.045    -0.323 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/p_0_in__1[1]
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.120    -0.486    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.560    -0.621    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X40Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]/Q
                         net (fo=8, routed)           0.085    -0.395    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/p_1_in[0]
    SLICE_X41Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.829    -0.861    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X41Y12         FDCE (Hold_fdce_C_D)         0.092    -0.516    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X43Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/Q
                         net (fo=5, routed)           0.114    -0.364    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]
    SLICE_X42Y7          LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/p_0_in__1[3]
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.121    -0.485    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_reg/Q
                         net (fo=1, routed)           0.102    -0.376    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/start_w
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/C
                         clock pessimism              0.254    -0.603    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.053    -0.550    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.062%)  route 0.114ns (37.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.557    -0.624    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X41Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg/Q
                         net (fo=1, routed)           0.114    -0.370    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg_n_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.045    -0.325 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.325    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_i_1__0_n_0
    SLICE_X39Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X39Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg/C
                         clock pessimism              0.274    -0.591    
    SLICE_X39Y17         FDCE (Hold_fdce_C_D)         0.091    -0.500    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_spi_con_exam_IP_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y13     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y13     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y13     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y12     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y12     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y12     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y12     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y11     spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_spi_con_exam_IP_clk_wiz_0
  To Clock:  clkfbout_spi_con_exam_IP_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_spi_con_exam_IP_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    spi_con_exam_IP_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0
  To Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.500ns (27.220%)  route 4.011ns (72.780%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           1.037     4.220    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.332     4.552 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.552    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[1]_i_1__0_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.077     9.009    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.500ns (27.269%)  route 4.001ns (72.731%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           1.027     4.210    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.332     4.542 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.542    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1__0_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.081     9.013    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 1.494ns (27.464%)  route 3.946ns (72.536%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.938     2.293    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I4_O)        0.374     2.667 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4/O
                         net (fo=3, routed)           0.787     3.454    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.328     3.782 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_4/O
                         net (fo=1, routed)           0.575     4.357    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_4_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.481 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.481    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_1_n_0
    SLICE_X47Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X47Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]/C
                         clock pessimism              0.579     9.019    
                         clock uncertainty           -0.074     8.945    
    SLICE_X47Y21         FDCE (Setup_fdce_C_D)        0.029     8.974    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 1.494ns (27.353%)  route 3.968ns (72.647%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.938     2.293    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I4_O)        0.374     2.667 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4/O
                         net (fo=3, routed)           0.938     3.605    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4_n_0
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.328     3.933 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_5/O
                         net (fo=1, routed)           0.446     4.379    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_5_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.503 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.503    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1_n_0
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/C
                         clock pessimism              0.601     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X46Y21         FDCE (Setup_fdce_C_D)        0.081     9.048    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 1.500ns (28.191%)  route 3.821ns (71.809%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.847     4.030    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.362 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.362    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.029     8.960    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -4.362    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.500ns (28.180%)  route 3.823ns (71.820%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.849     4.032    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.364 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.364    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.031     8.962    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 1.500ns (28.049%)  route 3.848ns (71.951%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.874     4.057    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.332     4.389 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1__0/O
                         net (fo=1, routed)           0.000     4.389    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1__0_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.079     9.011    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.500ns (29.093%)  route 3.656ns (70.907%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.682     3.865    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.197 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.197    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[5]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.031     8.962    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.500ns (29.121%)  route 3.651ns (70.879%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.677     3.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.192 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.192    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.032     8.963    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.264ns (24.535%)  route 3.888ns (75.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.582     1.937    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.285 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           0.771     3.056    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I0_O)        0.124     3.180 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_6/O
                         net (fo=1, routed)           0.889     4.069    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_6_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.193 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_2/O
                         net (fo=1, routed)           0.000     4.193    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_2_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.079     9.011    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  4.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.420    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.075    -0.468    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.409    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/p_1_in
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.078    -0.465    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X43Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.048    -0.320 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/p_0_in__1[2]
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.131    -0.401    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.397    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X52Y11         FDRE (Hold_fdre_C_D)         0.060    -0.483    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.560    -0.621    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X43Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]/Q
                         net (fo=8, routed)           0.111    -0.370    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/p_0_in__8[5]
    SLICE_X42Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.829    -0.861    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X42Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X42Y12         FDCE (Hold_fdce_C_D)         0.121    -0.413    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X43Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]
    SLICE_X42Y7          LUT4 (Prop_lut4_I3_O)        0.045    -0.323 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/p_0_in__1[1]
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.120    -0.412    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.560    -0.621    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X40Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]/Q
                         net (fo=8, routed)           0.085    -0.395    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/p_1_in[0]
    SLICE_X41Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.829    -0.861    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X41Y12         FDCE (Hold_fdce_C_D)         0.092    -0.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X43Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/Q
                         net (fo=5, routed)           0.114    -0.364    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]
    SLICE_X42Y7          LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/p_0_in__1[3]
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.121    -0.411    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_reg/Q
                         net (fo=1, routed)           0.102    -0.376    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/start_w
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.053    -0.476    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.062%)  route 0.114ns (37.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.557    -0.624    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X41Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg/Q
                         net (fo=1, routed)           0.114    -0.370    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg_n_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.045    -0.325 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.325    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_i_1__0_n_0
    SLICE_X39Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X39Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X39Y17         FDCE (Hold_fdce_C_D)         0.091    -0.426    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0_1
  To Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.500ns (27.220%)  route 4.011ns (72.780%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           1.037     4.220    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.332     4.552 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.552    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[1]_i_1__0_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.077     9.009    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.500ns (27.269%)  route 4.001ns (72.731%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           1.027     4.210    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.332     4.542 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.542    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1__0_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.081     9.013    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 1.494ns (27.464%)  route 3.946ns (72.536%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.938     2.293    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I4_O)        0.374     2.667 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4/O
                         net (fo=3, routed)           0.787     3.454    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.328     3.782 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_4/O
                         net (fo=1, routed)           0.575     4.357    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_4_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.481 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.481    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[2]_i_1_n_0
    SLICE_X47Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X47Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]/C
                         clock pessimism              0.579     9.019    
                         clock uncertainty           -0.074     8.945    
    SLICE_X47Y21         FDCE (Setup_fdce_C_D)        0.029     8.974    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 1.494ns (27.353%)  route 3.968ns (72.647%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.938     2.293    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I4_O)        0.374     2.667 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4/O
                         net (fo=3, routed)           0.938     3.605    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[0]_i_4_n_0
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.328     3.933 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_5/O
                         net (fo=1, routed)           0.446     4.379    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_5_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.503 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.503    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1_n_0
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/C
                         clock pessimism              0.601     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X46Y21         FDCE (Setup_fdce_C_D)        0.081     9.048    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 1.500ns (28.191%)  route 3.821ns (71.809%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.847     4.030    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.362 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.362    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.029     8.960    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -4.362    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.500ns (28.180%)  route 3.823ns (71.820%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.849     4.032    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.364 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.364    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.031     8.962    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 1.500ns (28.049%)  route 3.848ns (71.951%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.874     4.057    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.332     4.389 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1__0/O
                         net (fo=1, routed)           0.000     4.389    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1__0_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.079     9.011    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.500ns (29.093%)  route 3.656ns (70.907%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.682     3.865    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.197 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.197    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[5]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.031     8.962    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.500ns (29.121%)  route 3.651ns (70.879%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.669     2.025    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.373 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4/O
                         net (fo=3, routed)           0.659     3.031    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_4_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.183 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5/O
                         net (fo=8, routed)           0.677     3.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.332     4.192 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.192    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1__0_n_0
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X51Y23         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X51Y23         FDCE (Setup_fdce_C_D)        0.032     8.963    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.264ns (24.535%)  route 3.888ns (75.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X46Y21         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=43, routed)          1.646     1.205    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.355 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3/O
                         net (fo=5, routed)           0.582     1.937    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt[3]_i_3_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.348     2.285 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           0.771     3.056    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I0_O)        0.124     3.180 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_6/O
                         net (fo=1, routed)           0.889     4.069    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_6_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.193 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_2/O
                         net (fo=1, routed)           0.000     4.193    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_2_n_0
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438     8.443    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X52Y22         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X52Y22         FDCE (Setup_fdce_C_D)        0.079     9.011    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  4.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.420    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.075    -0.468    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.409    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/p_1_in
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.078    -0.465    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X43Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.048    -0.320 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/p_0_in__1[2]
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.131    -0.401    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.397    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X52Y11         FDRE (Hold_fdre_C_D)         0.060    -0.483    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.560    -0.621    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X43Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]/Q
                         net (fo=8, routed)           0.111    -0.370    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[0]
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/p_0_in__8[5]
    SLICE_X42Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.829    -0.861    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X42Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X42Y12         FDCE (Hold_fdce_C_D)         0.121    -0.413    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X43Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]
    SLICE_X42Y7          LUT4 (Prop_lut4_I3_O)        0.045    -0.323 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/p_0_in__1[1]
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.120    -0.412    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.560    -0.621    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X40Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]/Q
                         net (fo=8, routed)           0.085    -0.395    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata1_reg[0]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/p_1_in[0]
    SLICE_X41Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.829    -0.861    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y12         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X41Y12         FDCE (Hold_fdce_C_D)         0.092    -0.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/wdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X43Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]/Q
                         net (fo=5, routed)           0.114    -0.364    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[0]
    SLICE_X42Y7          LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/p_0_in__1[3]
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.121    -0.411    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/done_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/start_w_reg/Q
                         net (fo=1, routed)           0.102    -0.376    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/start_w
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X42Y7          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.053    -0.476    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_con_exam_IP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.062%)  route 0.114ns (37.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.557    -0.624    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X41Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg/Q
                         net (fo=1, routed)           0.114    -0.370    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_2d_reg_n_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.045    -0.325 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.325    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_i_1__0_n_0
    SLICE_X39Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X39Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X39Y17         FDCE (Hold_fdce_C_D)         0.091    -0.426    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn1_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0
  To Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.667ns (16.495%)  route 3.377ns (83.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.126     3.100    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X48Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X48Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.667ns (16.495%)  route 3.377ns (83.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.126     3.100    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X48Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X48Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.667ns (16.495%)  route 3.377ns (83.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.126     3.100    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X48Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X48Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.667ns (16.512%)  route 3.372ns (83.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.121     3.096    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X49Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X49Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.667ns (16.512%)  route 3.372ns (83.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.121     3.096    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X49Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X49Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.667ns (16.770%)  route 3.310ns (83.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.059     3.034    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X39Y8          FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.444     8.449    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X39Y8          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]/C
                         clock pessimism              0.564     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X39Y8          FDCE (Recov_fdce_C_CLR)     -0.613     8.325    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.208ns (21.991%)  route 0.738ns (78.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.271     0.328    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X49Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X49Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X49Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.744    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.744    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.744    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.744    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.744    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.208ns (22.208%)  route 0.729ns (77.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.261     0.319    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X51Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.829    -0.861    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X51Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X51Y17         FDCE (Remov_fdce_C_CLR)     -0.159    -0.766    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.763    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.763    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.763    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.763    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.114    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0_1
  To Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.667ns (16.495%)  route 3.377ns (83.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.126     3.100    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X48Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X48Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.667ns (16.495%)  route 3.377ns (83.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.126     3.100    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X48Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X48Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.667ns (16.495%)  route 3.377ns (83.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.126     3.100    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X48Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X48Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.667ns (16.512%)  route 3.372ns (83.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.121     3.096    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X49Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X49Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.667ns (16.512%)  route 3.372ns (83.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.121     3.096    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X49Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X49Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.667ns (16.770%)  route 3.310ns (83.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.059     3.034    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X39Y8          FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.444     8.449    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X39Y8          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]/C
                         clock pessimism              0.564     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X39Y8          FDCE (Recov_fdce_C_CLR)     -0.613     8.325    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.208ns (21.991%)  route 0.738ns (78.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.271     0.328    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X49Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X49Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X49Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.670    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.670    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.670    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.670    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.670    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.208ns (22.208%)  route 0.729ns (77.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.261     0.319    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X51Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.829    -0.861    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X51Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X51Y17         FDCE (Remov_fdce_C_CLR)     -0.159    -0.692    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]/C
                         clock pessimism              0.253    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]/C
                         clock pessimism              0.253    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]/C
                         clock pessimism              0.253    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]/C
                         clock pessimism              0.253    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.039    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0
  To Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.667ns (16.495%)  route 3.377ns (83.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.126     3.100    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X48Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X48Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.667ns (16.495%)  route 3.377ns (83.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.126     3.100    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X48Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X48Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.667ns (16.495%)  route 3.377ns (83.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.126     3.100    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X48Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X48Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.667ns (16.512%)  route 3.372ns (83.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.121     3.096    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X49Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X49Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.667ns (16.512%)  route 3.372ns (83.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.121     3.096    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X49Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X49Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.317    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.667ns (16.770%)  route 3.310ns (83.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.059     3.034    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X39Y8          FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.444     8.449    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X39Y8          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]/C
                         clock pessimism              0.564     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X39Y8          FDCE (Recov_fdce_C_CLR)     -0.613     8.325    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.208ns (21.991%)  route 0.738ns (78.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.271     0.328    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X49Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X49Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X49Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.670    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.670    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.670    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.670    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.670    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.208ns (22.208%)  route 0.729ns (77.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.261     0.319    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X51Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.829    -0.861    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X51Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X51Y17         FDCE (Remov_fdce_C_CLR)     -0.159    -0.692    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]/C
                         clock pessimism              0.253    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]/C
                         clock pessimism              0.253    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]/C
                         clock pessimism              0.253    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]/C
                         clock pessimism              0.253    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.689    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.039    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0_1
  To Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.667ns (16.495%)  route 3.377ns (83.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.126     3.100    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X48Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X48Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.931    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.667ns (16.495%)  route 3.377ns (83.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.126     3.100    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X48Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X48Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.931    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.667ns (16.495%)  route 3.377ns (83.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.126     3.100    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X48Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X48Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.931    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.667ns (16.512%)  route 3.372ns (83.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.121     3.096    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X49Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X49Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.931    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.667ns (16.512%)  route 3.372ns (83.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.121     3.096    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset_0
    SLICE_X49Y26         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.436     8.441    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X49Y26         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.931    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.613     8.318    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.667ns (16.770%)  route 3.310ns (83.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.059     3.034    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X39Y8          FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.444     8.449    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X39Y8          FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]/C
                         clock pessimism              0.564     9.012    
                         clock uncertainty           -0.074     8.939    
    SLICE_X39Y8          FDCE (Recov_fdce_C_CLR)     -0.613     8.326    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/rready_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.319    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.319    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.319    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@10.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.667ns (16.973%)  route 3.263ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.568    -0.944    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.251     0.826    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.149     0.975 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.012     2.986    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn2_reg_0
    SLICE_X36Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X36Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X36Y17         FDCE (Recov_fdce_C_CLR)     -0.613     8.319    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  5.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.208ns (21.991%)  route 0.738ns (78.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.271     0.328    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X49Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X49Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X49Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.744    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.744    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.744    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.744    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.208ns (21.891%)  route 0.742ns (78.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.275     0.333    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X48Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.830    -0.860    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X48Y15         FDCE (Remov_fdce_C_CLR)     -0.159    -0.744    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.208ns (22.208%)  route 0.729ns (77.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.261     0.319    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X51Y17         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.829    -0.861    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X51Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X51Y17         FDCE (Remov_fdce_C_CLR)     -0.159    -0.766    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.763    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.763    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.763    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns - clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.208ns (21.498%)  route 0.760ns (78.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.292     0.350    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y14         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.832    -0.858    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X53Y14         FDCE (Remov_fdce_C_CLR)     -0.159    -0.763    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  1.114    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.738ns  (logic 1.456ns (38.960%)  route 2.281ns (61.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.281     3.738    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.449    -1.546    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.224ns (19.106%)  route 0.949ns (80.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.949     1.174    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.738ns  (logic 1.456ns (38.960%)  route 2.281ns (61.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.281     3.738    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.449    -1.546    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.224ns (19.106%)  route 0.949ns (80.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.949     1.174    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_0[0]
                            (input port)
  Destination:            fnd_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.417ns  (logic 5.444ns (47.687%)  route 5.973ns (52.313%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn_0[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btn_0_IBUF[0]_inst/O
                         net (fo=2, routed)           2.830     4.284    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     4.408 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.653     5.060    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.153     5.213 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[0]_INST_0/O
                         net (fo=1, routed)           2.490     7.703    fnd_0_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    11.417 r  fnd_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.417    fnd_0[0]
    W7                                                                r  fnd_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[1]
                            (input port)
  Destination:            fnd_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 5.464ns (48.114%)  route 5.893ns (51.886%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_0[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[1]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_0_IBUF[1]_inst/O
                         net (fo=2, routed)           2.657     4.109    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     4.233 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.889     5.121    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I1_O)        0.152     5.273 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[2]_INST_0/O
                         net (fo=1, routed)           2.347     7.620    fnd_0_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    11.357 r  fnd_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.357    fnd_0[2]
    U8                                                                r  fnd_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[1]
                            (input port)
  Destination:            fnd_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.326ns  (logic 5.440ns (48.028%)  route 5.886ns (51.972%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btn_0[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[1]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btn_0_IBUF[1]_inst/O
                         net (fo=2, routed)           2.657     4.109    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     4.233 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.891     5.123    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I1_O)        0.152     5.275 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[5]_INST_0/O
                         net (fo=1, routed)           2.338     7.614    fnd_0_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    11.326 r  fnd_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.326    fnd_0[5]
    V5                                                                r  fnd_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[0]
                            (input port)
  Destination:            fnd_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.160ns  (logic 5.222ns (46.790%)  route 5.938ns (53.210%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_0[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_0_IBUF[0]_inst/O
                         net (fo=2, routed)           2.830     4.284    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     4.408 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.656     5.063    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I2_O)        0.124     5.187 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[4]_INST_0/O
                         net (fo=1, routed)           2.453     7.640    fnd_0_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.160 r  fnd_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.160    fnd_0[4]
    U5                                                                r  fnd_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[1]
                            (input port)
  Destination:            fnd_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.136ns  (logic 5.228ns (46.952%)  route 5.907ns (53.048%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btn_0[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[1]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btn_0_IBUF[1]_inst/O
                         net (fo=2, routed)           2.657     4.109    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     4.233 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.889     5.121    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     5.245 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[1]_INST_0/O
                         net (fo=1, routed)           2.361     7.607    fnd_0_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.136 r  fnd_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.136    fnd_0[1]
    W6                                                                r  fnd_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[1]
                            (input port)
  Destination:            fnd_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.105ns  (logic 5.235ns (47.141%)  route 5.870ns (52.859%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btn_0[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[1]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btn_0_IBUF[1]_inst/O
                         net (fo=2, routed)           2.657     4.109    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     4.233 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.891     5.123    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I1_O)        0.124     5.247 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[3]_INST_0/O
                         net (fo=1, routed)           2.322     7.569    fnd_0_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.105 r  fnd_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.105    fnd_0[3]
    V8                                                                r  fnd_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[0]
                            (input port)
  Destination:            fnd_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.037ns  (logic 5.233ns (47.413%)  route 5.804ns (52.587%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_0[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_0_IBUF[0]_inst/O
                         net (fo=2, routed)           2.830     4.284    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     4.408 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.653     5.060    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I1_O)        0.124     5.184 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0/O
                         net (fo=1, routed)           2.322     7.506    fnd_0_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.037 r  fnd_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.037    fnd_0[6]
    U7                                                                r  fnd_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.741ns  (logic 4.316ns (55.754%)  route 3.425ns (44.246%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.851     1.307    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/Q[1]
    SLICE_X51Y17         LUT2 (Prop_lut2_I0_O)        0.154     1.461 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/fndsel[0]_INST_0/O
                         net (fo=1, routed)           2.574     4.035    fndsel_0_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     7.741 r  fndsel_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.741    fndsel_0[0]
    U2                                                                r  fndsel_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 4.090ns (55.058%)  route 3.339ns (44.942%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.840     1.296    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/Q[1]
    SLICE_X51Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.420 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/fndsel[3]_INST_0/O
                         net (fo=1, routed)           2.499     3.919    fndsel_0_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.429 r  fndsel_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.429    fndsel_0[3]
    W4                                                                r  fndsel_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 4.331ns (58.489%)  route 3.074ns (41.511%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/Q
                         net (fo=10, routed)          0.679     1.135    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/Q[0]
    SLICE_X51Y17         LUT2 (Prop_lut2_I0_O)        0.150     1.285 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/fndsel[2]_INST_0/O
                         net (fo=1, routed)           2.395     3.680    fndsel_0_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.405 r  fndsel_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.405    fndsel_0[2]
    V4                                                                r  fndsel_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.184ns (29.425%)  route 0.441ns (70.575%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/Q
                         net (fo=10, routed)          0.262     0.403    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/Q[0]
    SLICE_X51Y17         LUT2 (Prop_lut2_I0_O)        0.043     0.446 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter[1]_i_1/O
                         net (fo=1, routed)           0.179     0.625    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/p_0_in[1]
    SLICE_X51Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.186ns (28.702%)  route 0.462ns (71.298%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/Q
                         net (fo=10, routed)          0.239     0.380    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/Q[0]
    SLICE_X51Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.425 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter[0]_i_1/O
                         net (fo=1, routed)           0.223     0.648    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/p_0_in[0]
    SLICE_X51Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.386ns (58.012%)  route 1.003ns (41.988%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.238     0.379    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/Q[1]
    SLICE_X51Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.424 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/fndsel[1]_INST_0/O
                         net (fo=1, routed)           0.765     1.189    fndsel_0_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.390 r  fndsel_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.390    fndsel_0[1]
    U4                                                                r  fndsel_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.397ns (58.173%)  route 1.005ns (41.827%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/Q
                         net (fo=10, routed)          0.262     0.403    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/Q[0]
    SLICE_X51Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.448 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/fndsel[3]_INST_0/O
                         net (fo=1, routed)           0.743     1.191    fndsel_0_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.402 r  fndsel_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.402    fndsel_0[3]
    W4                                                                r  fndsel_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.473ns (60.970%)  route 0.943ns (39.030%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.238     0.379    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/Q[1]
    SLICE_X51Y17         LUT2 (Prop_lut2_I1_O)        0.046     0.425 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/fndsel[2]_INST_0/O
                         net (fo=1, routed)           0.705     1.130    fndsel_0_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     2.416 r  fndsel_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.416    fndsel_0[2]
    V4                                                                r  fndsel_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fnd_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.463ns (60.251%)  route 0.965ns (39.749%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.156     0.297    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/Q[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.165     0.506    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.045     0.551 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0/O
                         net (fo=1, routed)           0.645     1.196    fnd_0_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.429 r  fnd_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.429    fnd_0[6]
    U7                                                                r  fnd_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fnd_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.467ns (59.634%)  route 0.993ns (40.366%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.156     0.297    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/Q[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.179     0.520    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I2_O)        0.045     0.565 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[3]_INST_0/O
                         net (fo=1, routed)           0.659     1.224    fnd_0_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.461 r  fnd_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.461    fnd_0[3]
    V8                                                                r  fnd_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fnd_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.461ns (59.228%)  route 1.006ns (40.772%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.156     0.297    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/Q[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.177     0.518    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.045     0.563 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[1]_INST_0/O
                         net (fo=1, routed)           0.673     1.237    fnd_0_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.467 r  fnd_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.467    fnd_0[1]
    W6                                                                r  fnd_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fnd_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.502ns (60.486%)  route 0.981ns (39.514%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.156     0.297    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/Q[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.179     0.520    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.043     0.563 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[5]_INST_0/O
                         net (fo=1, routed)           0.646     1.210    fnd_0_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     2.482 r  fnd_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.482    fnd_0[5]
    V5                                                                r  fnd_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fnd_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.452ns (58.468%)  route 1.031ns (41.532%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE                         0.000     0.000 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.156     0.297    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/Q[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.165     0.506    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.045     0.551 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[4]_INST_0/O
                         net (fo=1, routed)           0.711     1.262    fnd_0_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.483 r  fnd_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.483    fnd_0[4]
    U5                                                                r  fnd_0[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.469ns (53.366%)  route 3.905ns (46.634%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.563    -0.949    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X49Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/Q
                         net (fo=1, routed)           0.670     0.177    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[5]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.301 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.889     1.190    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I1_O)        0.152     1.342 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[2]_INST_0/O
                         net (fo=1, routed)           2.347     3.689    fnd_0_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737     7.426 r  fnd_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.426    fnd_0[2]
    U8                                                                r  fnd_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.343ns  (logic 4.444ns (53.269%)  route 3.899ns (46.731%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.563    -0.949    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X49Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.493 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/Q
                         net (fo=1, routed)           0.670     0.177    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[5]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.301 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.891     1.192    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I1_O)        0.152     1.344 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[5]_INST_0/O
                         net (fo=1, routed)           2.338     3.682    fnd_0_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     7.395 r  fnd_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.395    fnd_0[5]
    V5                                                                r  fnd_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.318ns  (logic 4.447ns (53.457%)  route 3.872ns (46.543%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.564    -0.948    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/Q
                         net (fo=1, routed)           0.858     0.367    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[7]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.491 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.523     1.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.153     1.167 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[0]_INST_0/O
                         net (fo=1, routed)           2.490     3.657    fnd_0_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714     7.371 r  fnd_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.371    fnd_0[0]
    W7                                                                r  fnd_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.233ns (51.922%)  route 3.920ns (48.078%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.563    -0.949    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X49Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.493 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/Q
                         net (fo=1, routed)           0.670     0.177    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[5]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.301 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.889     1.190    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.314 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[1]_INST_0/O
                         net (fo=1, routed)           2.361     3.675    fnd_0_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.204 r  fnd_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.204    fnd_0[1]
    W6                                                                r  fnd_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.122ns  (logic 4.240ns (52.199%)  route 3.882ns (47.801%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.563    -0.949    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X49Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.493 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/Q
                         net (fo=1, routed)           0.670     0.177    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[5]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.301 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.891     1.192    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.316 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[3]_INST_0/O
                         net (fo=1, routed)           2.322     3.638    fnd_0_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.173 r  fnd_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.173    fnd_0[3]
    V8                                                                r  fnd_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 4.224ns (52.451%)  route 3.829ns (47.549%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.564    -0.948    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/Q
                         net (fo=1, routed)           0.858     0.367    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[7]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.491 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.518     1.009    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.124     1.133 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[4]_INST_0/O
                         net (fo=1, routed)           2.453     3.586    fnd_0_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.106 r  fnd_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.106    fnd_0[4]
    U5                                                                r  fnd_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.939ns  (logic 4.235ns (53.352%)  route 3.703ns (46.648%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.564    -0.948    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/Q
                         net (fo=1, routed)           0.858     0.367    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[7]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.491 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.523     1.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.138 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0/O
                         net (fo=1, routed)           2.322     3.460    fnd_0_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.991 r  fnd_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.991    fnd_0[6]
    U7                                                                r  fnd_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.492ns  (logic 4.048ns (54.030%)  route 3.444ns (45.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.559    -0.953    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X42Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.444     3.009    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.539 r  led_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.539    led_out_0[1]
    E19                                                               r  led_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 4.095ns (56.604%)  route 3.139ns (43.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.564    -0.948    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.419    -0.529 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.139     2.611    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         3.676     6.286 r  led_out_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.286    led_out_0[7]
    V14                                                               r  led_out_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.964ns  (logic 3.970ns (57.017%)  route 2.993ns (42.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.564    -0.948    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.993     2.502    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.016 r  led_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.016    led_out_0[5]
    U15                                                               r  led_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.208ns (25.141%)  route 0.619ns (74.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.152     0.210    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]_0
    SLICE_X51Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.208ns (25.141%)  route 0.619ns (74.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.152     0.210    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]_0
    SLICE_X51Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.343ns (59.899%)  route 0.899ns (40.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.558    -0.623    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y16         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.899     0.417    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.619 r  led_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.619    led_out_0[2]
    U19                                                               r  led_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.351ns (60.210%)  route 0.893ns (39.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.558    -0.623    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y16         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.893     0.411    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.621 r  led_out_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.621    led_out_0[3]
    V19                                                               r  led_out_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.348ns (59.781%)  route 0.907ns (40.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.907     0.429    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.636 r  led_out_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.636    led_out_0[6]
    U14                                                               r  led_out_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.351ns (58.944%)  route 0.941ns (41.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.558    -0.623    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y16         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.941     0.458    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.668 r  led_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.668    led_out_0[4]
    W18                                                               r  led_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.347ns (57.623%)  route 0.991ns (42.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.991     0.512    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.718 r  led_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.718    led_out_0[0]
    U16                                                               r  led_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.357ns (57.855%)  route 0.988ns (42.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.988     0.510    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.725 r  led_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.725    led_out_0[5]
    U15                                                               r  led_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.445ns (59.446%)  route 0.986ns (40.554%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.327    -0.126    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.081 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[3]_INST_0/O
                         net (fo=1, routed)           0.659     0.578    fnd_0_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.814 r  fnd_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.814    fnd_0[3]
    V8                                                                r  fnd_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.384ns (56.831%)  route 1.051ns (43.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.051     0.560    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         1.256     1.816 r  led_out_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.816    led_out_0[7]
    V14                                                               r  led_out_0[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0_1
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.469ns (53.366%)  route 3.905ns (46.634%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.563    -0.949    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X49Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/Q
                         net (fo=1, routed)           0.670     0.177    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[5]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.301 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.889     1.190    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I1_O)        0.152     1.342 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[2]_INST_0/O
                         net (fo=1, routed)           2.347     3.689    fnd_0_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737     7.426 r  fnd_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.426    fnd_0[2]
    U8                                                                r  fnd_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.343ns  (logic 4.444ns (53.269%)  route 3.899ns (46.731%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.563    -0.949    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X49Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.493 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/Q
                         net (fo=1, routed)           0.670     0.177    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[5]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.301 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.891     1.192    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I1_O)        0.152     1.344 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[5]_INST_0/O
                         net (fo=1, routed)           2.338     3.682    fnd_0_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     7.395 r  fnd_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.395    fnd_0[5]
    V5                                                                r  fnd_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.318ns  (logic 4.447ns (53.457%)  route 3.872ns (46.543%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.564    -0.948    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/Q
                         net (fo=1, routed)           0.858     0.367    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[7]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.491 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.523     1.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.153     1.167 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[0]_INST_0/O
                         net (fo=1, routed)           2.490     3.657    fnd_0_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714     7.371 r  fnd_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.371    fnd_0[0]
    W7                                                                r  fnd_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.233ns (51.922%)  route 3.920ns (48.078%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.563    -0.949    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X49Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.493 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/Q
                         net (fo=1, routed)           0.670     0.177    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[5]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.301 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.889     1.190    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.314 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[1]_INST_0/O
                         net (fo=1, routed)           2.361     3.675    fnd_0_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.204 r  fnd_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.204    fnd_0[1]
    W6                                                                r  fnd_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.122ns  (logic 4.240ns (52.199%)  route 3.882ns (47.801%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.563    -0.949    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X49Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.493 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]/Q
                         net (fo=1, routed)           0.670     0.177    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[5]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.301 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.891     1.192    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.316 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[3]_INST_0/O
                         net (fo=1, routed)           2.322     3.638    fnd_0_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.173 r  fnd_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.173    fnd_0[3]
    V8                                                                r  fnd_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 4.224ns (52.451%)  route 3.829ns (47.549%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.564    -0.948    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/Q
                         net (fo=1, routed)           0.858     0.367    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[7]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.491 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.518     1.009    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.124     1.133 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[4]_INST_0/O
                         net (fo=1, routed)           2.453     3.586    fnd_0_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.106 r  fnd_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.106    fnd_0[4]
    U5                                                                r  fnd_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.939ns  (logic 4.235ns (53.352%)  route 3.703ns (46.648%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.564    -0.948    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]/Q
                         net (fo=1, routed)           0.858     0.367    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_out[7]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     0.491 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.523     1.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     1.138 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0/O
                         net (fo=1, routed)           2.322     3.460    fnd_0_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.991 r  fnd_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.991    fnd_0[6]
    U7                                                                r  fnd_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.492ns  (logic 4.048ns (54.030%)  route 3.444ns (45.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.559    -0.953    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X42Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.444     3.009    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.539 r  led_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.539    led_out_0[1]
    E19                                                               r  led_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 4.095ns (56.604%)  route 3.139ns (43.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.564    -0.948    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.419    -0.529 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.139     2.611    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         3.676     6.286 r  led_out_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.286    led_out_0[7]
    V14                                                               r  led_out_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.964ns  (logic 3.970ns (57.017%)  route 2.993ns (42.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.564    -0.948    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.993     2.502    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.016 r  led_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.016    led_out_0[5]
    U15                                                               r  led_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.208ns (25.141%)  route 0.619ns (74.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.152     0.210    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]_0
    SLICE_X51Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.208ns (25.141%)  route 0.619ns (74.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.467     0.014    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X49Y15         LUT1 (Prop_lut1_I0_O)        0.044     0.058 f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.152     0.210    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]_0
    SLICE_X51Y15         FDCE                                         f  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.343ns (59.899%)  route 0.899ns (40.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.558    -0.623    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y16         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.899     0.417    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.619 r  led_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.619    led_out_0[2]
    U19                                                               r  led_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.351ns (60.210%)  route 0.893ns (39.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.558    -0.623    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y16         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.893     0.411    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.621 r  led_out_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.621    led_out_0[3]
    V19                                                               r  led_out_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.348ns (59.781%)  route 0.907ns (40.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.907     0.429    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.636 r  led_out_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.636    led_out_0[6]
    U14                                                               r  led_out_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.351ns (58.944%)  route 0.941ns (41.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.558    -0.623    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X41Y16         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.941     0.458    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.668 r  led_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.668    led_out_0[4]
    W18                                                               r  led_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.347ns (57.623%)  route 0.991ns (42.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.991     0.512    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.718 r  led_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.718    led_out_0[0]
    U16                                                               r  led_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.357ns (57.855%)  route 0.988ns (42.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.988     0.510    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.725 r  led_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.725    led_out_0[5]
    U15                                                               r  led_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.445ns (59.446%)  route 0.986ns (40.554%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.564    -0.617    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.327    -0.126    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/reset
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.081 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/fnd[3]_INST_0/O
                         net (fo=1, routed)           0.659     0.578    fnd_0_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.814 r  fnd_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.814    fnd_0[3]
    V8                                                                r  fnd_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.384ns (56.831%)  route 1.051ns (43.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.562    -0.619    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X44Y11         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/led_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.051     0.560    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         1.256     1.816 r  led_out_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.816    led_out_0[7]
    V14                                                               r  led_out_0[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_spi_con_exam_IP_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_spi_con_exam_IP_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_spi_con_exam_IP_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    spi_con_exam_IP_i/clk_wiz/inst/clkfbout_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  spi_con_exam_IP_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    spi_con_exam_IP_i/clk_wiz/inst/clkfbout_buf_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_spi_con_exam_IP_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clkfbout_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    spi_con_exam_IP_i/clk_wiz/inst/clkfbout_buf_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_spi_con_exam_IP_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_spi_con_exam_IP_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_spi_con_exam_IP_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    spi_con_exam_IP_i/clk_wiz/inst/clkfbout_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  spi_con_exam_IP_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    spi_con_exam_IP_i/clk_wiz/inst/clkfbout_buf_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_spi_con_exam_IP_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clkfbout_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    spi_con_exam_IP_i/clk_wiz/inst/clkfbout_buf_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_0[3]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 1.452ns (37.286%)  route 2.443ns (62.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_0[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_0_IBUF[3]_inst/O
                         net (fo=2, routed)           2.443     3.895    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn[0]
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.441    -1.554    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/clk
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[0]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.729ns  (logic 1.454ns (38.987%)  route 2.275ns (61.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_0[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_0_IBUF[0]_inst/O
                         net (fo=2, routed)           2.275     3.729    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn[0]
    SLICE_X41Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.442    -1.553    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X41Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[1]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.574ns  (logic 1.451ns (40.606%)  route 2.123ns (59.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_0[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[1]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_0_IBUF[1]_inst/O
                         net (fo=2, routed)           2.123     3.574    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn[0]
    SLICE_X41Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.439    -1.556    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X41Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.489ns  (logic 1.451ns (41.589%)  route 2.038ns (58.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_0_IBUF[2]_inst/O
                         net (fo=2, routed)           2.038     3.489    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn[0]
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.441    -1.554    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/C

Slack:                    inf
  Source:                 spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.922ns  (logic 0.124ns (6.452%)  route 1.798ns (93.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.798     1.798    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X52Y11         LUT4 (Prop_lut4_I0_O)        0.124     1.922 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.922    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.449    -1.546    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.045ns (5.536%)  route 0.768ns (94.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.768     0.768    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X52Y11         LUT4 (Prop_lut4_I0_O)        0.045     0.813 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.813    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.219ns (19.160%)  route 0.925ns (80.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_0_IBUF[2]_inst/O
                         net (fo=2, routed)           0.925     1.144    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn[0]
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.827    -0.863    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[1]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.219ns (18.942%)  route 0.939ns (81.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_0[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_0_IBUF[1]_inst/O
                         net (fo=2, routed)           0.939     1.158    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn[0]
    SLICE_X41Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X41Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[0]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.222ns (18.142%)  route 1.001ns (81.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_0[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_0_IBUF[0]_inst/O
                         net (fo=2, routed)           1.001     1.223    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn[0]
    SLICE_X41Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X41Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[3]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.221ns (17.143%)  route 1.066ns (82.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_0[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_0_IBUF[3]_inst/O
                         net (fo=2, routed)           1.066     1.287    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn[0]
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.827    -0.863    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/clk
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_spi_con_exam_IP_clk_wiz_0_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_0[3]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 1.452ns (37.286%)  route 2.443ns (62.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_0[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_0_IBUF[3]_inst/O
                         net (fo=2, routed)           2.443     3.895    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn[0]
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.441    -1.554    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/clk
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[0]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.729ns  (logic 1.454ns (38.987%)  route 2.275ns (61.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_0[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_0_IBUF[0]_inst/O
                         net (fo=2, routed)           2.275     3.729    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn[0]
    SLICE_X41Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.442    -1.553    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X41Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[1]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.574ns  (logic 1.451ns (40.606%)  route 2.123ns (59.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_0[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[1]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_0_IBUF[1]_inst/O
                         net (fo=2, routed)           2.123     3.574    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn[0]
    SLICE_X41Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.439    -1.556    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X41Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.489ns  (logic 1.451ns (41.589%)  route 2.038ns (58.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_0_IBUF[2]_inst/O
                         net (fo=2, routed)           2.038     3.489    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn[0]
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.441    -1.554    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/C

Slack:                    inf
  Source:                 spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.922ns  (logic 0.124ns (6.452%)  route 1.798ns (93.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.798     1.798    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X52Y11         LUT4 (Prop_lut4_I0_O)        0.124     1.922 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.922    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.449    -1.546    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.045ns (5.536%)  route 0.768ns (94.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.768     0.768    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X52Y11         LUT4 (Prop_lut4_I0_O)        0.045     0.813 r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.813    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.835    -0.855    spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y11         FDRE                                         r  spi_con_exam_IP_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.219ns (19.160%)  route 0.925ns (80.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_0_IBUF[2]_inst/O
                         net (fo=2, routed)           0.925     1.144    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn[0]
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.827    -0.863    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[1]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.219ns (18.942%)  route 0.939ns (81.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_0[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_0_IBUF[1]_inst/O
                         net (fo=2, routed)           0.939     1.158    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn[0]
    SLICE_X41Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X41Y17         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[0]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.222ns (18.142%)  route 1.001ns (81.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_0[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_0_IBUF[0]_inst/O
                         net (fo=2, routed)           1.001     1.223    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn[0]
    SLICE_X41Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X41Y14         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[3]
                            (input port)
  Destination:            spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_spi_con_exam_IP_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.221ns (17.143%)  route 1.066ns (82.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_0[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_0_IBUF[3]_inst/O
                         net (fo=2, routed)           1.066     1.287    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn[0]
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_con_exam_IP_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    spi_con_exam_IP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  spi_con_exam_IP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    spi_con_exam_IP_i/clk_wiz/inst/clk_in1_spi_con_exam_IP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  spi_con_exam_IP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    spi_con_exam_IP_i/clk_wiz/inst/clk_out1_spi_con_exam_IP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  spi_con_exam_IP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.827    -0.863    spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/clk
    SLICE_X41Y15         FDCE                                         r  spi_con_exam_IP_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/C





