// Seed: 1467746160
`define pp_3 0
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  logic id_3 = 1;
  assign id_3 = id_2 ? 1'b0 : 1 ? 1 : id_1[1'b0-1] & id_2;
endmodule
