# Verilog

Learning Verilog

## Testing tools

``` bash
iverilog -o "name_Simulation" "source1.v" "source2.v"
vvp "name_Simulation"
gtkwave "name_Data.vcd"
```