CORDIC Unit Design using Verilog HDL

