//D-FlipFlop with synchronous set and reset

module d_ff(d,clk,set,reset,q,qbar);
  input d,set,reset,clk;
  output reg q; output qbar;
  assign qbar = ~q;
  always @(posedge clk)
    begin
      if(set == 0) q <= 1;
      else if(reset == 0) q<=0;
      else q<=d;
    end
endmodule


//D-FlipFlop with asynchronous set and reset

module d_ff(d,clk,set,reset,q,qbar);
  input d,set,reset,clk;
  output reg q; output qbar;
  assign qbar = ~q;
  always @(posedge clk or negedge reset or negedge set)
    begin
      if(set == 0) q <= 1;
      else if(reset == 0) q<=0;
      else q<=d;
    end
endmodule
