<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="39" Path="C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="bd6bf5eee7d641d489ebaa473494efaf"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_4"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="131"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="75"/>
    <Option Name="WTModelSimExportSim" Val="75"/>
    <Option Name="WTQuestaExportSim" Val="75"/>
    <Option Name="WTIesExportSim" Val="74"/>
    <Option Name="WTVcsExportSim" Val="74"/>
    <Option Name="WTRivieraExportSim" Val="74"/>
    <Option Name="WTActivehdlExportSim" Val="74"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/ALU.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/ALU.vhd"/>
          <Attr Name="ImportTime" Val="1553977125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/Descrambler.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/Descrambler.vhd"/>
          <Attr Name="ImportTime" Val="1553861449"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/RV32I.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../RV32I.vhd"/>
          <Attr Name="ImportTime" Val="1554080564"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/alu_signals.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/brach_logic.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/brach_logic.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/clock_div.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/clock_div.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_count.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_count.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_logic.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_logic.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/instruction_clear.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/instruction_clear.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_output.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_output.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_descr_alu.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_descr_alu.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_pc_alu.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_pc_alu.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_write.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_write.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/pc_logic.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/pc_logic.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/pc_shift_down.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/post_memory_logic.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/post_memory_logic.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/pre_memory_logic.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/pre_memory_logic.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/program_counter.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/program_counter.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_DE.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_DE.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_EM.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_EM.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_FD.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_FD.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_MW.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_MW.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Capstone/fontROM.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/Google_Drive/2018/Fall 2018/Embedded Systems/Embedded_Systems/embedded_systems_lab4/embedded_lab4.srcs/sources_1/imports/Capstone/fontROM.vhd"/>
          <Attr Name="ImportTime" Val="1554247070"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/pixel_pusher.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/Google_Drive/2018/Fall 2018/Embedded Systems/Embedded_Systems/embedded_systems_lab4/embedded_lab4.srcs/sources_1/new/pixel_pusher.vhd"/>
          <Attr Name="ImportTime" Val="1554260094"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/select_pix.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/Google_Drive/2018/Fall 2018/Embedded Systems/Embedded_Systems/embedded_systems_lab4/embedded_lab4.srcs/sources_1/new/select_pix.vhd"/>
          <Attr Name="ImportTime" Val="1554260140"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/vga_ctrl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/Google_Drive/2018/Fall 2018/Embedded Systems/Embedded_Systems/embedded_systems_lab4/embedded_lab4.srcs/sources_1/new/vga_ctrl.vhd"/>
          <Attr Name="ImportTime" Val="1554259944"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/terminal_tld.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/Google_Drive/2018/Fall 2018/Embedded Systems/Embedded_Systems/embedded_systems_lab4/embedded_lab4.srcs/sources_1/new/terminal_tld.vhd"/>
          <Attr Name="ImportTime" Val="1554260233"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/debounce.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/debounce.vhd"/>
          <Attr Name="ImportTime" Val="1553861450"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/input_handler.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_ALU_0_0/RV32I_pipelined_ALU_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_ALU_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_Descrambler_0_0/RV32I_pipelined_Descrambler_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_Descrambler_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_blk_mem_gen_0_0/RV32I_pipelined_blk_mem_gen_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_blk_mem_gen_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_brach_logic_0_0/RV32I_pipelined_brach_logic_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_brach_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_clock_div_0_0/RV32I_pipelined_clock_div_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_clock_div_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_hazard_count_0_0/RV32I_pipelined_hazard_count_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_hazard_count_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_hazard_logic_0_0/RV32I_pipelined_hazard_logic_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_hazard_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_mux_output_0_0/RV32I_pipelined_mux_output_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_mux_output_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_alu_signals_0_0/RV32I_pipelined_alu_signals_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_alu_signals_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_mux_reg_pc_alu_0_0/RV32I_pipelined_mux_reg_pc_alu_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_mux_reg_pc_alu_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_mux_reg_descr_alu_0_0/RV32I_pipelined_mux_reg_descr_alu_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_mux_reg_descr_alu_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_mux_reg_write_0_0/RV32I_pipelined_mux_reg_write_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_mux_reg_write_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_pc_logic_0_0/RV32I_pipelined_pc_logic_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_pc_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_instruction_clear_0_0/RV32I_pipelined_instruction_clear_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_instruction_clear_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_RV32I_0_0/RV32I_pipelined_RV32I_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_RV32I_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_clk_wiz_0_0/RV32I_pipelined_clk_wiz_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_clk_wiz_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_post_memory_logic_0_0/RV32I_pipelined_post_memory_logic_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_post_memory_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_pc_shift_down_0_0/RV32I_pipelined_pc_shift_down_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_pc_shift_down_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_registers_0_0/RV32I_pipelined_registers_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_registers_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_stage_EM_0_0/RV32I_pipelined_stage_EM_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_stage_EM_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_stage_DE_0_0/RV32I_pipelined_stage_DE_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_stage_DE_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_pre_memory_logic_0_0/RV32I_pipelined_pre_memory_logic_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_pre_memory_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_blk_mem_gen_1_0/RV32I_pipelined_blk_mem_gen_1_0.xci">
          <Proxy FileSetName="RV32I_pipelined_blk_mem_gen_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_terminal_tld_0_0/RV32I_pipelined_terminal_tld_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_terminal_tld_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_input_handler_0_0/RV32I_pipelined_input_handler_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_input_handler_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_stage_MW_0_0/RV32I_pipelined_stage_MW_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_stage_MW_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_program_counter_1_0/RV32I_pipelined_program_counter_1_0.xci">
          <Proxy FileSetName="RV32I_pipelined_program_counter_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_stage_FD_0_0/RV32I_pipelined_stage_FD_0_0.xci">
          <Proxy FileSetName="RV32I_pipelined_stage_FD_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="RV32I_pipelined.bd" FileRelPathName="ip/RV32I_pipelined_clock_div_1_0/RV32I_pipelined_clock_div_1_0.xci">
          <Proxy FileSetName="RV32I_pipelined_clock_div_1_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Dumps/addTest_Dump.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/addTest_Dump.coe"/>
          <Attr Name="ImportTime" Val="1553461696"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Dumps/FPGA_Critical_Dump.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/FPGA_Critical_Dump.coe"/>
          <Attr Name="ImportTime" Val="1553461700"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Dumps/FPGA_RISC_V_Tests_Dump.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/FPGA_RISC_V_Tests_Dump.coe"/>
          <Attr Name="ImportTime" Val="1553461705"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Dumps_and_Assembly/Dumps/FPGA_RISC_V_Tests_Dump.coe">
        <FileInfo RelPath="FPGA_RISC_V_Tests_Dump.coe">
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Dumps/terminal_test_for_simulator.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/terminal_test_for_simulator.coe"/>
          <Attr Name="ImportTime" Val="1554087875"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Dumps_and_Assembly/Dumps/terminal_test_for_simulator.coe">
        <FileInfo RelPath="terminal_test_for_simulator.coe">
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Dumps/terminalDemo_2019_Wide_Delay.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/terminalDemo_2019_Wide_Delay.coe"/>
          <Attr Name="ImportTime" Val="1554903902"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Dumps/terminalDemo_2019_Wide_NoDelay.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/terminalDemo_2019_Wide_NoDelay.coe"/>
          <Attr Name="ImportTime" Val="1554903902"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Dumps_and_Assembly/Dumps/addTest_Dump.coe">
        <FileInfo RelPath="addTest_Dump.coe">
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Dumps/inputtest.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/inputtest.coe"/>
          <Attr Name="ImportTime" Val="1555644443"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Dumps/inputtest2.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/inputtest2.coe"/>
          <Attr Name="ImportTime" Val="1555644489"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Dumps_and_Assembly/Dumps/terminalDemo_2019_Wide_NoDelay.coe">
        <FileInfo RelPath="terminalDemo_2019_Wide_NoDelay.coe">
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Dumps_and_Assembly/Dumps/InputTest.coe">
        <FileInfo RelPath="InputTest.coe">
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="RV32I_pipelined_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/new/ZYBO_MASTER.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../old vhdl/rv32i/rv32i.srcs/constrs_1/new/ZYBO_MASTER.xdc"/>
          <Attr Name="ImportTime" Val="1553991823"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/new/RV32I_pipelined_tb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sim_1/new/RV32I_pipelined_tb.vhd"/>
          <Attr Name="ImportTime" Val="1553861449"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="RV32I_pipelined_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/RV32I_pipelined_tb_behav.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_2" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_2">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_2/imports/new/RV32I_pipelined_tb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sim_1/imports/new/RV32I_pipelined_tb.vhd"/>
          <Attr Name="ImportTime" Val="1553998478"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_2/new/clk_div_tb.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="RV32I_pipelined_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/RV32I_pipelined_tb_behav.wcfg"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/RV32I_pipelined_tb_behav1.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_3" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_3">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_3/imports/rv32i_pipelined/rv32i_pipelined.srcs/sim_2/imports/new/RV32I_pipelined_tb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sim_2/imports/new/RV32I_pipelined_tb.vhd"/>
          <Attr Name="ImportTime" Val="1554001608"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_3/imports/rv32i_pipelined/RV32I_pipelined_tb_behav2.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/RV32I_pipelined_tb_behav2.wcfg"/>
          <Attr Name="ImportTime" Val="1554013521"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="RV32I_pipelined_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/RV32I_pipelined_tb_behav2.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_4" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_4">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_4/imports/new/RV32I_pipelined_tb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sim_3/imports/rv32i_pipelined/rv32i_pipelined.srcs/sim_2/imports/new/RV32I_pipelined_tb.vhd"/>
          <Attr Name="ImportTime" Val="1554001608"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/RV32I_pipelined_tb_behav3.wcfg"/>
          <Attr Name="ImportTime" Val="1554062524"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="RV32I_pipelined_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/RV32I_pipelined_tb_behav3.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_Descrambler_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_Descrambler_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_Descrambler_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_brach_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_brach_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_brach_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_clk_wiz_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_clk_wiz_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_clk_wiz_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_ALU_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_ALU_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_ALU_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_hazard_count_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_hazard_count_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_hazard_count_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_hazard_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_hazard_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_hazard_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_mux_output_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_mux_output_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_mux_output_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_mux_reg_descr_alu_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_mux_reg_descr_alu_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_mux_reg_descr_alu_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_instruction_clear_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_instruction_clear_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_instruction_clear_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_mux_reg_pc_alu_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_mux_reg_pc_alu_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_mux_reg_pc_alu_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_pc_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_pc_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_pc_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_stage_MW_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_stage_MW_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_stage_MW_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_stage_EM_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_stage_EM_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_stage_EM_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_mux_reg_write_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_mux_reg_write_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_mux_reg_write_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_stage_DE_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_stage_DE_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_stage_DE_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_stage_FD_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_stage_FD_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_stage_FD_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_RV32I_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_RV32I_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_RV32I_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_clock_div_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_clock_div_1_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_clock_div_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_clock_div_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_clock_div_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_clock_div_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_post_memory_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_post_memory_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_post_memory_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_blk_mem_gen_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_blk_mem_gen_1_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_blk_mem_gen_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_terminal_tld_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_terminal_tld_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_terminal_tld_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_input_handler_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_input_handler_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_input_handler_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_blk_mem_gen_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_blk_mem_gen_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_blk_mem_gen_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_alu_signals_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_alu_signals_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_alu_signals_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_program_counter_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_program_counter_1_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_program_counter_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_pc_shift_down_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_pc_shift_down_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_pc_shift_down_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_registers_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_registers_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_registers_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="RV32I_pipelined_pre_memory_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RV32I_pipelined_pre_memory_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="RV32I_pipelined_pre_memory_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_Descrambler_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_Descrambler_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_Descrambler_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_Descrambler_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_brach_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_brach_logic_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_brach_logic_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_brach_logic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_clk_wiz_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_clk_wiz_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_clk_wiz_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_clk_wiz_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_ALU_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_ALU_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_ALU_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_ALU_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_hazard_count_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_hazard_count_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_hazard_count_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_hazard_count_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_hazard_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_hazard_logic_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_hazard_logic_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_hazard_logic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_mux_output_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_mux_output_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_mux_output_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_mux_output_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_mux_reg_descr_alu_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_mux_reg_descr_alu_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_mux_reg_descr_alu_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_mux_reg_descr_alu_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_instruction_clear_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_instruction_clear_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_instruction_clear_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_instruction_clear_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_mux_reg_pc_alu_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_mux_reg_pc_alu_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_mux_reg_pc_alu_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_mux_reg_pc_alu_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_pc_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_pc_logic_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_pc_logic_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_pc_logic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_stage_MW_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_stage_MW_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_stage_MW_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_stage_MW_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_stage_EM_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_stage_EM_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_stage_EM_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_stage_EM_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_mux_reg_write_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_mux_reg_write_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_mux_reg_write_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_mux_reg_write_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_stage_DE_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_stage_DE_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_stage_DE_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_stage_DE_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_stage_FD_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_stage_FD_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_stage_FD_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_stage_FD_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_RV32I_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_RV32I_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_RV32I_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_RV32I_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_clock_div_1_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_clock_div_1_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_clock_div_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_clock_div_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_clock_div_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_clock_div_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_clock_div_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_clock_div_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_post_memory_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_post_memory_logic_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_post_memory_logic_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_post_memory_logic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_blk_mem_gen_1_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_blk_mem_gen_1_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_blk_mem_gen_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_blk_mem_gen_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_terminal_tld_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_terminal_tld_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_terminal_tld_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_terminal_tld_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_input_handler_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_input_handler_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_input_handler_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_input_handler_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_blk_mem_gen_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_blk_mem_gen_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_blk_mem_gen_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_blk_mem_gen_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_alu_signals_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_alu_signals_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_alu_signals_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_alu_signals_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_program_counter_1_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_program_counter_1_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_program_counter_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_program_counter_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_pc_shift_down_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_pc_shift_down_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_pc_shift_down_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_pc_shift_down_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_registers_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_registers_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_registers_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_registers_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_pre_memory_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="RV32I_pipelined_pre_memory_logic_0_0" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_pre_memory_logic_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/RV32I_pipelined_pre_memory_logic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_Descrambler_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_Descrambler_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_Descrambler_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_brach_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_brach_logic_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_brach_logic_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_clk_wiz_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_clk_wiz_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_clk_wiz_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_ALU_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_ALU_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_ALU_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_hazard_count_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_hazard_count_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_hazard_count_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_hazard_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_hazard_logic_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_hazard_logic_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_mux_output_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_mux_output_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_mux_output_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_mux_reg_descr_alu_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_mux_reg_descr_alu_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_mux_reg_descr_alu_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_instruction_clear_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_instruction_clear_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_instruction_clear_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_mux_reg_pc_alu_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_mux_reg_pc_alu_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_mux_reg_pc_alu_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_pc_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_pc_logic_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_pc_logic_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_stage_MW_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_stage_MW_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_stage_MW_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_stage_EM_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_stage_EM_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_stage_EM_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_mux_reg_write_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_mux_reg_write_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_mux_reg_write_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_stage_DE_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_stage_DE_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_stage_DE_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_stage_FD_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_stage_FD_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_stage_FD_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_RV32I_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_RV32I_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_RV32I_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_clock_div_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_clock_div_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_clock_div_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_clock_div_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_clock_div_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_clock_div_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_post_memory_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_post_memory_logic_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_post_memory_logic_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_blk_mem_gen_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_blk_mem_gen_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_blk_mem_gen_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_terminal_tld_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_terminal_tld_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_terminal_tld_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_input_handler_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_input_handler_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_input_handler_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_blk_mem_gen_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_blk_mem_gen_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_blk_mem_gen_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_alu_signals_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_alu_signals_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_alu_signals_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_program_counter_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_program_counter_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_program_counter_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_pc_shift_down_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_pc_shift_down_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_pc_shift_down_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_registers_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_registers_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_registers_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="RV32I_pipelined_pre_memory_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="RV32I_pipelined_pre_memory_logic_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="RV32I_pipelined_pre_memory_logic_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
  <BootPmcSettings Version="1" Minor="0">
    <Parameters/>
  </BootPmcSettings>
</Project>
