{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 16:44:32 2018 " "Info: Processing started: Sun Dec 09 16:44:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } } { "d:/programfiles/quartusii9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartusii9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\] register counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[15\] 401.61 MHz 2.49 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 401.61 MHz between source register \"counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\]\" and destination register \"counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[15\]\" (period= 2.49 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.276 ns + Longest register register " "Info: + Longest register to register delay is 2.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\] 1 REG LCFF_X28_Y34_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y34_N1; Fanout = 3; REG Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X28_Y34_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X28_Y34_N0; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X28_Y34_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X28_Y34_N2; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita0~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X28_Y34_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X28_Y34_N4; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita1~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X28_Y34_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X28_Y34_N6; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita2~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X28_Y34_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X28_Y34_N8; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita3~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X28_Y34_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X28_Y34_N10; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita4~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X28_Y34_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X28_Y34_N12; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita6~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita5~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X28_Y34_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita7~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita6~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X28_Y34_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X28_Y34_N16; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita8~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita7~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X28_Y34_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X28_Y34_N18; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita9~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita8~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X28_Y34_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X28_Y34_N20; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita10~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita9~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 86 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X28_Y34_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X28_Y34_N22; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita11~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita10~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X28_Y34_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita12~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita11~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X28_Y34_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 2; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita13~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita12~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 101 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X28_Y34_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X28_Y34_N28; Fanout = 1; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita14~COUT'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita13~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 106 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.192 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita15 17 COMB LCCOMB_X28_Y34_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 2.192 ns; Loc. = LCCOMB_X28_Y34_N30; Fanout = 1; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita15'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita14~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 111 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.276 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[15\] 18 REG LCFF_X28_Y34_N31 2 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 2.276 ns; Loc. = LCFF_X28_Y34_N31; Fanout = 2; REG Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[15\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita15 counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.969 ns ( 86.51 % ) " "Info: Total cell delay = 1.969 ns ( 86.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 13.49 % ) " "Info: Total interconnect delay = 0.307 ns ( 13.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita0~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita1~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita2~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita3~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita4~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita5~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita6~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita7~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita8~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita9~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita10~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita11~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita12~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita13~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita14~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita15 counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.276 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita0~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita1~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita2~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita3~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita4~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita5~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita6~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita7~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita8~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita9~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita10~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita11~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita12~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita13~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita14~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita15 {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.696 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clk~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[15\] 3 REG LCFF_X28_Y34_N31 2 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X28_Y34_N31; Fanout = 2; REG Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[15\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.696 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clk~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\] 3 REG LCFF_X28_Y34_N1 3 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X28_Y34_N1; Fanout = 3; REG Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita0~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita1~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita2~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita3~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita4~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita5~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita6~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita7~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita8~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita9~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita10~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita11~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita12~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita13~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita14~COUT counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita15 counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.276 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita0~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita1~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita2~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita3~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita4~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita5~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita6~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita7~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita8~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita9~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita10~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita11~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita12~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita13~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita14~COUT {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita15 {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\] Clr Clk 0.633 ns register " "Info: tsu for register \"counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\]\" (data pin = \"Clr\", clock pin = \"Clk\") is 0.633 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.365 ns + Longest pin register " "Info: + Longest pin to register delay is 3.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Clr 1 PIN PIN_C13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 17; PIN Node = 'Clr'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clr } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.420 ns) 2.048 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|_~2 2 COMB LCCOMB_X30_Y34_N0 16 " "Info: 2: + IC(0.649 ns) + CELL(0.420 ns) = 2.048 ns; Loc. = LCCOMB_X30_Y34_N0; Fanout = 16; COMB Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|_~2'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { Clr counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|_~2 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/programfiles/quartusii9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.660 ns) 3.365 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\] 3 REG LCFF_X28_Y34_N1 3 " "Info: 3: + IC(0.657 ns) + CELL(0.660 ns) = 3.365 ns; Loc. = LCFF_X28_Y34_N1; Fanout = 3; REG Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|_~2 counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 61.19 % ) " "Info: Total cell delay = 2.059 ns ( 61.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.306 ns ( 38.81 % ) " "Info: Total interconnect delay = 1.306 ns ( 38.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { Clr counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|_~2 counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "3.365 ns" { Clr {} Clr~combout {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|_~2 {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.649ns 0.657ns } { 0.000ns 0.979ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.696 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clk~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\] 3 REG LCFF_X28_Y34_N1 3 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X28_Y34_N1; Fanout = 3; REG Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { Clr counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|_~2 counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "3.365 ns" { Clr {} Clr~combout {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|_~2 {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.649ns 0.657ns } { 0.000ns 0.979ns 0.420ns 0.660ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q\[8\] counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[8\] 9.305 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q\[8\]\" through register \"counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[8\]\" is 9.305 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.696 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clk~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[8\] 3 REG LCFF_X28_Y34_N17 3 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X28_Y34_N17; Fanout = 3; REG Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[8\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[8] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.359 ns + Longest register pin " "Info: + Longest register to pin delay is 6.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[8\] 1 REG LCFF_X28_Y34_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y34_N17; Fanout = 3; REG Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[8\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.727 ns) + CELL(2.632 ns) 6.359 ns Q\[8\] 2 PIN PIN_L25 0 " "Info: 2: + IC(3.727 ns) + CELL(2.632 ns) = 6.359 ns; Loc. = PIN_L25; Fanout = 0; PIN Node = 'Q\[8\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[8] Q[8] } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 41.39 % ) " "Info: Total cell delay = 2.632 ns ( 41.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.727 ns ( 58.61 % ) " "Info: Total interconnect delay = 3.727 ns ( 58.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[8] Q[8] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "6.359 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[8] {} Q[8] {} } { 0.000ns 3.727ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[8] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[8] Q[8] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "6.359 ns" { counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[8] {} Q[8] {} } { 0.000ns 3.727ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\] Clr Clk 0.480 ns register " "Info: th for register \"counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\]\" (data pin = \"Clr\", clock pin = \"Clk\") is 0.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.696 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clk~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\] 3 REG LCFF_X28_Y34_N1 3 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X28_Y34_N1; Fanout = 3; REG Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.482 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Clr 1 PIN PIN_C13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 17; PIN Node = 'Clr'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clr } "NODE_NAME" } } { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/counter16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.659 ns) 2.482 ns counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\] 2 REG LCFF_X28_Y34_N1 3 " "Info: 2: + IC(0.844 ns) + CELL(0.659 ns) = 2.482 ns; Loc. = LCFF_X28_Y34_N1; Fanout = 3; REG Node = 'counter16:counter\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { Clr counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part3/db/cntr_mpi.tdf" 122 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 66.00 % ) " "Info: Total cell delay = 1.638 ns ( 66.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.844 ns ( 34.00 % ) " "Info: Total interconnect delay = 0.844 ns ( 34.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { Clr counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { Clr {} Clr~combout {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.844ns } { 0.000ns 0.979ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { Clr counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { Clr {} Clr~combout {} counter16:counter|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.844ns } { 0.000ns 0.979ns 0.659ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 16:44:32 2018 " "Info: Processing ended: Sun Dec 09 16:44:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
