;redcode
;assert 1
	SPL 0, -102
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @22, 33
	SUB #71, 60
	ADD -500, 9
	SPL <-1
	DJN -1, @-20
	MOV -7, <-60
	DJN -17, @-60
	CMP 20, @12
	SLT #270, <0
	SUB #727, 106
	SUB @127, 106
	SUB <-127, 100
	SUB <-127, 100
	CMP #71, 60
	SUB @22, 33
	SUB @127, 106
	SUB #12, @10
	SUB @22, 33
	SUB -207, <-130
	SUB 201, 120
	SUB <-127, 100
	SUB -1, <-1
	SUB <-127, 100
	SUB @121, 106
	ADD 220, 330
	MOV -7, <-90
	ADD 220, 330
	CMP @121, 103
	SUB @121, 103
	ADD 620, 330
	SUB @121, 103
	SUB -7, <-20
	SUB -7, <-20
	SPL <-1
	SPL 0, -102
	SPL 0, -102
	SUB @127, 106
	SPL 0, -102
	SPL 0, -102
	DJN -1, @-20
	SPL 0, -102
	DJN 2, @20
	SPL 0, -102
	DJN -1, @-20
	MOV -1, <-20
