

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_3'
================================================================
* Date:           Wed Oct  8 15:53:20 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1050|     1050|  10.500 us|  10.500 us|  1050|  1050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_3  |     1048|     1048|        26|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i105"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_16 = load i11 %i" [activation_accelerator.cpp:171]   --->   Operation 32 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.94ns)   --->   "%icmp_ln166 = icmp_eq  i11 %i_16, i11 1024" [activation_accelerator.cpp:166]   --->   Operation 33 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%add_ln166 = add i11 %i_16, i11 1" [activation_accelerator.cpp:166]   --->   Operation 35 'add' 'add_ln166' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %for.inc.i105.split, void %if.end70.loopexit.exitStub" [activation_accelerator.cpp:166]   --->   Operation 36 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_16, i32 2, i32 9" [activation_accelerator.cpp:168]   --->   Operation 37 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i8 %lshr_ln7" [activation_accelerator.cpp:168]   --->   Operation 38 'zext' 'zext_ln168' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln168" [activation_accelerator.cpp:168]   --->   Operation 39 'getelementptr' 'x_addr' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln168" [activation_accelerator.cpp:168]   --->   Operation 40 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln168" [activation_accelerator.cpp:168]   --->   Operation 41 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln168" [activation_accelerator.cpp:168]   --->   Operation 42 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i11 %i_16" [activation_accelerator.cpp:168]   --->   Operation 43 'trunc' 'trunc_ln168' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:168]   --->   Operation 44 'load' 'x_load' <Predicate = (!icmp_ln166)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:168]   --->   Operation 45 'load' 'x_2_load' <Predicate = (!icmp_ln166)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:168]   --->   Operation 46 'load' 'x_4_load' <Predicate = (!icmp_ln166)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:168]   --->   Operation 47 'load' 'x_6_load' <Predicate = (!icmp_ln166)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln171_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i_16, i32 3, i32 9" [activation_accelerator.cpp:171]   --->   Operation 48 'partselect' 'lshr_ln171_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i11 %i_16" [activation_accelerator.cpp:171]   --->   Operation 49 'trunc' 'trunc_ln171' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i3 %trunc_ln171, void %arrayidx41.i102.case.7, i3 0, void %arrayidx41.i102.case.0, i3 1, void %arrayidx41.i102.case.1, i3 2, void %arrayidx41.i102.case.2, i3 3, void %arrayidx41.i102.case.3, i3 4, void %arrayidx41.i102.case.4, i3 5, void %arrayidx41.i102.case.5, i3 6, void %arrayidx41.i102.case.6" [activation_accelerator.cpp:171]   --->   Operation 50 'switch' 'switch_ln171' <Predicate = (!icmp_ln166)> <Delay = 0.44>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln166 = store i11 %add_ln166, i11 %i" [activation_accelerator.cpp:166]   --->   Operation 51 'store' 'store_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.inc.i105" [activation_accelerator.cpp:166]   --->   Operation 52 'br' 'br_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.02>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:168]   --->   Operation 53 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:168]   --->   Operation 54 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:168]   --->   Operation 55 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:168]   --->   Operation 56 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/1] (0.52ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln168" [activation_accelerator.cpp:168]   --->   Operation 57 'mux' 'tmp_s' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln168 = bitcast i32 %tmp_s" [activation_accelerator.cpp:168]   --->   Operation 58 'bitcast' 'bitcast_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.35ns)   --->   "%xor_ln168 = xor i32 %bitcast_ln168, i32 2147483648" [activation_accelerator.cpp:168]   --->   Operation 59 'xor' 'xor_ln168' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln168_1 = bitcast i32 %xor_ln168" [activation_accelerator.cpp:168]   --->   Operation 60 'bitcast' 'bitcast_ln168_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [8/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 61 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 62 [7/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 62 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 63 [6/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 63 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.91>
ST_5 : Operation 64 [5/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 64 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 65 [4/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 65 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 66 [3/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 66 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 67 [2/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 67 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 68 [1/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 68 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 69 [4/4] (6.43ns)   --->   "%add_i2 = fadd i32 %tmp_4, i32 1" [activation_accelerator.cpp:168]   --->   Operation 69 'fadd' 'add_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 70 [3/4] (6.43ns)   --->   "%add_i2 = fadd i32 %tmp_4, i32 1" [activation_accelerator.cpp:168]   --->   Operation 70 'fadd' 'add_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 71 [2/4] (6.43ns)   --->   "%add_i2 = fadd i32 %tmp_4, i32 1" [activation_accelerator.cpp:168]   --->   Operation 71 'fadd' 'add_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 72 [1/4] (6.43ns)   --->   "%add_i2 = fadd i32 %tmp_4, i32 1" [activation_accelerator.cpp:168]   --->   Operation 72 'fadd' 'add_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 73 [9/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:168]   --->   Operation 73 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 74 [8/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:168]   --->   Operation 74 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 75 [7/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:168]   --->   Operation 75 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 76 [6/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:168]   --->   Operation 76 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 77 [5/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:168]   --->   Operation 77 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 78 [4/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:168]   --->   Operation 78 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 79 [3/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:168]   --->   Operation 79 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 80 [2/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:168]   --->   Operation 80 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 81 [1/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:168]   --->   Operation 81 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 82 [3/3] (7.01ns)   --->   "%val = fmul i32 %tmp_s, i32 %sig" [activation_accelerator.cpp:169]   --->   Operation 82 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 83 [2/3] (7.01ns)   --->   "%val = fmul i32 %tmp_s, i32 %sig" [activation_accelerator.cpp:169]   --->   Operation 83 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 84 [1/3] (7.01ns)   --->   "%val = fmul i32 %tmp_s, i32 %sig" [activation_accelerator.cpp:169]   --->   Operation 84 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln171 = bitcast i32 %val" [activation_accelerator.cpp:171]   --->   Operation 85 'bitcast' 'bitcast_ln171' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln171, i32 16, i32 31" [activation_accelerator.cpp:171]   --->   Operation 86 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln167 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:167]   --->   Operation 87 'specpipeline' 'specpipeline_ln167' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [activation_accelerator.cpp:166]   --->   Operation 88 'specloopname' 'specloopname_ln166' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i7 %lshr_ln171_1" [activation_accelerator.cpp:171]   --->   Operation 89 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 90 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln171" [activation_accelerator.cpp:171]   --->   Operation 90 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 91 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln171" [activation_accelerator.cpp:171]   --->   Operation 91 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 92 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln171" [activation_accelerator.cpp:171]   --->   Operation 92 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 93 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln171" [activation_accelerator.cpp:171]   --->   Operation 93 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 94 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln171" [activation_accelerator.cpp:171]   --->   Operation 94 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 95 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln171" [activation_accelerator.cpp:171]   --->   Operation 95 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 96 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln171" [activation_accelerator.cpp:171]   --->   Operation 96 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 97 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln171" [activation_accelerator.cpp:171]   --->   Operation 97 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62" [activation_accelerator.cpp:171]   --->   Operation 98 'store' 'store_ln171' <Predicate = (trunc_ln171 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_26 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx41.i102.exit" [activation_accelerator.cpp:171]   --->   Operation 99 'br' 'br_ln171' <Predicate = (trunc_ln171 == 6)> <Delay = 0.00>
ST_26 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61" [activation_accelerator.cpp:171]   --->   Operation 100 'store' 'store_ln171' <Predicate = (trunc_ln171 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_26 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx41.i102.exit" [activation_accelerator.cpp:171]   --->   Operation 101 'br' 'br_ln171' <Predicate = (trunc_ln171 == 5)> <Delay = 0.00>
ST_26 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60" [activation_accelerator.cpp:171]   --->   Operation 102 'store' 'store_ln171' <Predicate = (trunc_ln171 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_26 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx41.i102.exit" [activation_accelerator.cpp:171]   --->   Operation 103 'br' 'br_ln171' <Predicate = (trunc_ln171 == 4)> <Delay = 0.00>
ST_26 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59" [activation_accelerator.cpp:171]   --->   Operation 104 'store' 'store_ln171' <Predicate = (trunc_ln171 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_26 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx41.i102.exit" [activation_accelerator.cpp:171]   --->   Operation 105 'br' 'br_ln171' <Predicate = (trunc_ln171 == 3)> <Delay = 0.00>
ST_26 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58" [activation_accelerator.cpp:171]   --->   Operation 106 'store' 'store_ln171' <Predicate = (trunc_ln171 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx41.i102.exit" [activation_accelerator.cpp:171]   --->   Operation 107 'br' 'br_ln171' <Predicate = (trunc_ln171 == 2)> <Delay = 0.00>
ST_26 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57" [activation_accelerator.cpp:171]   --->   Operation 108 'store' 'store_ln171' <Predicate = (trunc_ln171 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_26 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx41.i102.exit" [activation_accelerator.cpp:171]   --->   Operation 109 'br' 'br_ln171' <Predicate = (trunc_ln171 == 1)> <Delay = 0.00>
ST_26 : Operation 110 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56" [activation_accelerator.cpp:171]   --->   Operation 110 'store' 'store_ln171' <Predicate = (trunc_ln171 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_26 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx41.i102.exit" [activation_accelerator.cpp:171]   --->   Operation 111 'br' 'br_ln171' <Predicate = (trunc_ln171 == 0)> <Delay = 0.00>
ST_26 : Operation 112 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63" [activation_accelerator.cpp:171]   --->   Operation 112 'store' 'store_ln171' <Predicate = (trunc_ln171 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx41.i102.exit" [activation_accelerator.cpp:171]   --->   Operation 113 'br' 'br_ln171' <Predicate = (trunc_ln171 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [13]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:171) on local variable 'i' [17]  (0 ns)
	'getelementptr' operation ('x_addr', activation_accelerator.cpp:168) [27]  (0 ns)
	'load' operation ('x_load', activation_accelerator.cpp:168) on array 'x' [32]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 7.03ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:168) on array 'x' [32]  (1.24 ns)
	'mux' operation ('tmp_s', activation_accelerator.cpp:168) [36]  (0.525 ns)
	'xor' operation ('xor_ln168', activation_accelerator.cpp:168) [38]  (0.351 ns)
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [40]  (4.91 ns)

 <State 3>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [40]  (4.91 ns)

 <State 4>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [40]  (4.91 ns)

 <State 5>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [40]  (4.91 ns)

 <State 6>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [40]  (4.91 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [40]  (4.91 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [40]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [40]  (4.91 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2', activation_accelerator.cpp:168) [41]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2', activation_accelerator.cpp:168) [41]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2', activation_accelerator.cpp:168) [41]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2', activation_accelerator.cpp:168) [41]  (6.44 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:168) [42]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:168) [42]  (7.06 ns)

 <State 16>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:168) [42]  (7.06 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:168) [42]  (7.06 ns)

 <State 18>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:168) [42]  (7.06 ns)

 <State 19>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:168) [42]  (7.06 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:168) [42]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:168) [42]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:168) [42]  (7.06 ns)

 <State 23>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:169) [43]  (7.02 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:169) [43]  (7.02 ns)

 <State 25>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:169) [43]  (7.02 ns)

 <State 26>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63', activation_accelerator.cpp:171) [55]  (0 ns)
	'store' operation ('store_ln171', activation_accelerator.cpp:171) of variable 'trunc_ln', activation_accelerator.cpp:171 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i' [80]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
