// Seed: 806974308
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply0 id_2,
    input tri id_3,
    output tri id_4
);
  wire id_6;
endmodule
module module_0 #(
    parameter id_6 = 32'd36
) (
    input wor id_0,
    input wire id_1,
    output tri0 id_2,
    output tri module_1,
    output tri id_4
    , id_8,
    input supply0 id_5
    , id_9,
    output uwire _id_6
    , id_10
);
  logic [1 : id_6] id_11;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  supply0 id_0,
    output supply0 id_1
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
