Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 28 18:20:55 2019
| Host         : N-5CD6281M34 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mainBlockDesign_wrapper_control_sets_placed.rpt
| Design       : mainBlockDesign_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    82 |
| Unused register locations in slices containing registers |   198 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            4 |
|      6 |            1 |
|      8 |            8 |
|     10 |           10 |
|     12 |            2 |
|     14 |            5 |
|    16+ |           50 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5930 |          826 |
| No           | No                    | Yes                    |              68 |           20 |
| No           | Yes                   | No                     |            2058 |          311 |
| Yes          | No                    | No                     |             504 |           74 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2962 |          381 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                     Enable Signal                                                     |                                                                                                                        Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mainBlockDesign_i/KLT_bs_0/inst/context/Q[0]                     |                                                                                                                       |                                                                                                                                                                                                                                                                |                1 |              2 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                       | mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                           |                1 |              2 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                       | mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                            |                1 |              4 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                                                                  |                1 |              4 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                       | mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                                                                                                              |                1 |              4 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                       | mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                          |                1 |              4 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                       | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                     |                1 |              6 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                              |                2 |              8 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                              |                1 |              8 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[51]            |                1 |              8 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[51]            |                1 |              8 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        | mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                    |                                                                                                                                                                                                                                                                |                1 |              8 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        | mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0    | mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                                        |                1 |              8 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                              |                1 |              8 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        | mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0 | mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                                        |                1 |              8 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                          |                                                                                                                                                                                                                                                                |                3 |             10 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                          |                                                                                                                                                                                                                                                                |                2 |             10 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                        | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                |                2 |             10 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                                                                                                                                                                                  |                2 |             10 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                             |                                                                                                                                                                                                                                                                |                3 |             10 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                        | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                |                2 |             10 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                                                                                                                                                                                  |                1 |             10 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                                                                                                                                                                                  |                1 |             10 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        | mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/sel                                                                     | mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                          |                1 |             10 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                        | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                |                1 |             10 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/opt_has_pipe.first_q[13]_i_1__1_n_0 |                2 |             12 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/opt_has_pipe.first_q[13]_i_1__1_n_0 |                1 |             12 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                       | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                 |                3 |             14 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                       | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                 |                2 |             14 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/first_q[3]                                                          |                3 |             14 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                       | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                 |                2 |             14 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/first_q[3]                                                          |                3 |             14 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                       | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                     |                2 |             16 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        | mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                         |                                                                                                                                                                                                                                                                |                4 |             16 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                       | mainBlockDesign_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                         |                6 |             18 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | mainBlockDesign_i/KLT_bs_0/inst/inroi/E[0]                                                                            | mainBlockDesign_i/KLT_bs_0/inst/inroi/write_addr_reg[9][0]                                                                                                                                                                                                     |                3 |             20 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                           |                5 |             20 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | mainBlockDesign_i/KLT_bs_0/inst/context_pos/E[0]                                                                      | mainBlockDesign_i/KLT_bs_0/inst/context/y_pos_reg[0][0]                                                                                                                                                                                                        |                3 |             20 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                             | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                      |                3 |             22 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                      |                3 |             22 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_nd_del/opt_has_pipe.first_q_reg[10]                                                                    |                2 |             22 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | mainBlockDesign_i/KLT_bs_0/inst/context/Q[2]                                                                          | mainBlockDesign_i/KLT_bs_0/inst/context/SR[0]                                                                                                                                                                                                                  |                3 |             22 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/context/line1/position0_inferred__0/i__carry_n_0                                                                                                                                                                               |                2 |             22 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                             | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                      |                3 |             22 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/context/line2/position0_inferred__0/i__carry_n_0                                                                                                                                                                               |                2 |             22 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_nd_del/opt_has_pipe.first_q_reg[10]                                                                    |                2 |             22 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | mainBlockDesign_i/KLT_bs_0/inst/box/x_pos1                                                                            | mainBlockDesign_i/KLT_bs_0/inst/box/y_pos                                                                                                                                                                                                                      |                3 |             22 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVDE                                                   | mainBlockDesign_i/KLT_bs_0/inst/box/x_pos[0]_i_1_n_0                                                                                                                                                                                                           |                3 |             24 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                       | mainBlockDesign_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                         |                8 |             24 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[51]                            |                3 |             32 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]                                           |                3 |             32 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[51]                            |                3 |             32 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]                                           |                3 |             32 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        | mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                        |                                                                                                                                                                                                                                                                |                3 |             32 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                       | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                                                                                                                                                                                  |                6 |             42 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | mainBlockDesign_i/KLT_bs_0/inst/context/Q[0]                                                                          |                                                                                                                                                                                                                                                                |                6 |             46 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/sel                                                           | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                  |                6 |             48 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel                                                           | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                  |                6 |             48 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel                                                           | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                  |                6 |             48 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | mainBlockDesign_i/KLT_bs_0/inst/kltboy/synch_comp/genblk1[0].puz_i/E[0]                                               | mainBlockDesign_i/KLT_bs_0/inst/kltboy/synch_comp/genblk1[0].puz_i/SCLR                                                                                                                                                                                        |                9 |             54 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_est_prescale_balance/mux_ab[4][0]                                                                                       |                6 |             62 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_est_prescale_balance/mux_ab[4][0]                                                                                       |                9 |             62 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_ctrl/first_q[5]                                                          |               12 |             62 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_ctrl/first_q[5]                                                          |                8 |             62 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                               |               19 |             64 |
|  mainBlockDesign_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                       |                                                                                                                                                                                                                                                                |               23 |             76 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_ctrl/first_q[6]                                                          |               14 |             88 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_ctrl/first_q[6]                                                          |               18 |             88 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                           |                                                                                                                                                                                                                                                                |                6 |             96 |
| ~mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       |                                                                                                                                                                                                                                                                |               25 |            100 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                         |               20 |            102 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                         |               14 |            102 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_residue_reg/opt_has_pipe.first_q_reg[15]_0                                                 |               25 |            126 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_residue_reg/opt_has_pipe.first_q_reg[15]_0                                                 |               26 |            126 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | mainBlockDesign_i/KLT_bs_0/inst/inroi/d_ready_delay/genblk1[0].puz_i/y0                                               |                                                                                                                                                                                                                                                                |               19 |            168 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | mainBlockDesign_i/KLT_bs_0/inst/kltboy/synch_comp/genblk1[0].puz_i/E[0]                                               | mainBlockDesign_i/KLT_bs_0/inst/context/Q[0]                                                                                                                                                                                                                   |               35 |            260 |
|  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                       |                                                                                                                                                                                                                                                                |               40 |            290 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/nd_d1                                                                                                                     |               42 |            344 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       | mainBlockDesign_i/KLT_bs_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/nd_d1                                                                                                                     |               43 |            344 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | mainBlockDesign_i/KLT_bs_0/inst/kltboy/synch_comp/genblk1[0].puz_i/CE                                                 |                                                                                                                                                                                                                                                                |               57 |            390 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | mainBlockDesign_i/KLT_bs_0/inst/kltboy/synch_comp/genblk1[0].puz_i/CE                                                 | mainBlockDesign_i/KLT_bs_0/inst/context/Q[0]                                                                                                                                                                                                                   |              283 |           2244 |
|  mainBlockDesign_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                       |                                                                                                                                                                                                                                                                |              830 |           6612 |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


