

================================================================
== Vitis HLS Report for 'Mem2Stream_Batch_64u_784u_s'
================================================================
* Date:           Wed Mar 26 22:46:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_0_IODMA_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104  |Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11  |      101|      101|   2.020 us|   2.020 us|    99|    99|  loop auto-rewind flp (delay=0 clock cycles(s))|
        |grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113   |Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1   |     1571|     1571|  31.420 us|  31.420 us|  1569|  1569|  loop auto-rewind flp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_166_1  |        ?|        ?|  112 ~ 1582|          -|          -|     ?|        no|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    271|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     166|    228|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    384|    -|
|Register         |        -|    -|     218|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     384|    883|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113   |Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1   |        0|   0|  85|  112|    0|
    |grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104  |Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11  |        0|   0|  81|  116|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                            |                                                      |        0|   0| 166|  228|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln140_fu_190_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln170_fu_172_p2               |         +|   0|  0|  32|          32|          32|
    |rep_2_fu_225_p2                   |         +|   0|  0|  39|          32|           5|
    |rep_3_fu_215_p2                   |         +|   0|  0|  39|          32|           1|
    |sub_ln170_fu_160_p2               |         -|   0|  0|  32|          32|          32|
    |icmp_ln166_fu_134_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln168_fu_143_p2              |      icmp|   0|  0|  13|           4|           4|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 271|         231|         173|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  106|         21|    1|         21|
    |ap_done                |    9|          2|    1|          2|
    |dma2dwc_din            |    9|          2|   64|        128|
    |dma2dwc_write          |   14|          3|    1|          3|
    |gmem_blk_n_AR          |    9|          2|    1|          2|
    |m_axi_gmem_0_ARADDR    |   20|          4|   64|        256|
    |m_axi_gmem_0_ARBURST   |   14|          3|    2|          6|
    |m_axi_gmem_0_ARCACHE   |   14|          3|    4|         12|
    |m_axi_gmem_0_ARID      |   14|          3|    1|          3|
    |m_axi_gmem_0_ARLEN     |   25|          5|   32|        160|
    |m_axi_gmem_0_ARLOCK    |   14|          3|    2|          6|
    |m_axi_gmem_0_ARPROT    |   14|          3|    3|          9|
    |m_axi_gmem_0_ARQOS     |   14|          3|    4|         12|
    |m_axi_gmem_0_ARREGION  |   14|          3|    4|         12|
    |m_axi_gmem_0_ARSIZE    |   14|          3|    3|          9|
    |m_axi_gmem_0_ARUSER    |   14|          3|    1|          3|
    |m_axi_gmem_0_ARVALID   |   20|          4|    1|          4|
    |m_axi_gmem_0_RREADY    |   14|          3|    1|          3|
    |numReps_c_blk_n        |    9|          2|    1|          2|
    |real_start             |    9|          2|    1|          2|
    |rep_fu_72              |   14|          3|   32|         96|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  384|         80|  224|        751|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                     |  20|   0|   20|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |empty_reg_253                                                                 |   4|   0|    4|          0|
    |grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln168_reg_264                                                            |   1|   0|    1|          0|
    |in_read_reg_248                                                               |  64|   0|   64|          0|
    |numReps_read_reg_243                                                          |  32|   0|   32|          0|
    |rep_fu_72                                                                     |  32|   0|   32|          0|
    |start_once_reg                                                                |   1|   0|    1|          0|
    |trunc_ln1_reg_268                                                             |  61|   0|   61|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 218|   0|  218|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|m_axi_gmem_0_AWVALID      |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWREADY      |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWADDR       |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWID         |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWLEN        |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWSIZE       |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWBURST      |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWLOCK       |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWCACHE      |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWPROT       |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWQOS        |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWREGION     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWUSER       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WVALID       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WREADY       |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WDATA        |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WSTRB        |  out|    8|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WLAST        |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WID          |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WUSER        |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARVALID      |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARREADY      |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARADDR       |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARID         |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARLEN        |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARSIZE       |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARBURST      |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARLOCK       |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARCACHE      |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARPROT       |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARQOS        |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARREGION     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARUSER       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RVALID       |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RREADY       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RDATA        |   in|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RLAST        |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RID          |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RFIFONUM     |   in|    9|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RUSER        |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RRESP        |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_BVALID       |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_BREADY       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_BRESP        |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_BID          |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_BUSER        |   in|    1|       m_axi|                         gmem|       pointer|
|in_r                      |   in|   64|     ap_none|                         in_r|        scalar|
|dma2dwc_din               |  out|   64|     ap_fifo|                      dma2dwc|       pointer|
|dma2dwc_full_n            |   in|    1|     ap_fifo|                      dma2dwc|       pointer|
|dma2dwc_write             |  out|    1|     ap_fifo|                      dma2dwc|       pointer|
|dma2dwc_num_data_valid    |   in|    3|     ap_fifo|                      dma2dwc|       pointer|
|dma2dwc_fifo_cap          |   in|    3|     ap_fifo|                      dma2dwc|       pointer|
|numReps                   |   in|   32|     ap_none|                      numReps|        scalar|
|numReps_c_din             |  out|   32|     ap_fifo|                    numReps_c|       pointer|
|numReps_c_full_n          |   in|    1|     ap_fifo|                    numReps_c|       pointer|
|numReps_c_write           |  out|    1|     ap_fifo|                    numReps_c|       pointer|
|numReps_c_num_data_valid  |   in|    3|     ap_fifo|                    numReps_c|       pointer|
|numReps_c_fifo_cap        |   in|    3|     ap_fifo|                    numReps_c|       pointer|
+--------------------------+-----+-----+------------+-----------------------------+--------------+

