[2025-09-17 07:27:55] START suite=qualcomm_srv trace=srv362_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv362_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2653883 heartbeat IPC: 3.768 cumulative IPC: 3.768 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5058904 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5058904 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5058905 heartbeat IPC: 4.158 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 13622821 heartbeat IPC: 1.168 cumulative IPC: 1.168 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 22299767 heartbeat IPC: 1.152 cumulative IPC: 1.16 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 30608412 heartbeat IPC: 1.204 cumulative IPC: 1.174 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 39288998 heartbeat IPC: 1.152 cumulative IPC: 1.169 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 47825520 heartbeat IPC: 1.171 cumulative IPC: 1.169 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 56183822 heartbeat IPC: 1.196 cumulative IPC: 1.174 (Simulation time: 00 hr 07 min 58 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 64595105 heartbeat IPC: 1.189 cumulative IPC: 1.176 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 73002105 heartbeat IPC: 1.189 cumulative IPC: 1.177 (Simulation time: 00 hr 10 min 09 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv362_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 81569904 heartbeat IPC: 1.167 cumulative IPC: 1.176 (Simulation time: 00 hr 11 min 17 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 84923349 cumulative IPC: 1.178 (Simulation time: 00 hr 12 min 23 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 84923349 cumulative IPC: 1.178 (Simulation time: 00 hr 12 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv362_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.178 instructions: 100000004 cycles: 84923349
CPU 0 Branch Prediction Accuracy: 91.59% MPKI: 14.85 Average ROB Occupancy at Mispredict: 27.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2666
BRANCH_INDIRECT: 0.4146
BRANCH_CONDITIONAL: 12.54
BRANCH_DIRECT_CALL: 0.6786
BRANCH_INDIRECT_CALL: 0.5067
BRANCH_RETURN: 0.4352


====Backend Stall Breakdown====
ROB_STALL: 221842
LQ_STALL: 0
SQ_STALL: 571613


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 131.12149
REPLAY_LOAD: 89.06383
NON_REPLAY_LOAD: 18.592077

== Total ==
ADDR_TRANS: 14030
REPLAY_LOAD: 12558
NON_REPLAY_LOAD: 195254

== Counts ==
ADDR_TRANS: 107
REPLAY_LOAD: 141
NON_REPLAY_LOAD: 10502

cpu0->cpu0_STLB TOTAL        ACCESS:    1760066 HIT:    1754217 MISS:       5849 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1760066 HIT:    1754217 MISS:       5849 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 180.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7701040 HIT:    6766770 MISS:     934270 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6240562 HIT:    5448822 MISS:     791740 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     537680 HIT:     412462 MISS:     125218 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     912095 HIT:     903936 MISS:       8159 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10703 HIT:       1550 MISS:       9153 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.14 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14456309 HIT:    8094848 MISS:    6361461 MSHR_MERGE:    1527221
cpu0->cpu0_L1I LOAD         ACCESS:   14456309 HIT:    8094848 MISS:    6361461 MSHR_MERGE:    1527221
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29891251 HIT:   26551070 MISS:    3340181 MSHR_MERGE:    1385442
cpu0->cpu0_L1D LOAD         ACCESS:   16854026 HIT:   15100105 MISS:    1753921 MSHR_MERGE:     347577
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13025158 HIT:   11449619 MISS:    1575539 MSHR_MERGE:    1037847
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12067 HIT:       1346 MISS:      10721 MSHR_MERGE:         18
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12097280 HIT:   10367990 MISS:    1729290 MSHR_MERGE:     870556
cpu0->cpu0_ITLB LOAD         ACCESS:   12097280 HIT:   10367990 MISS:    1729290 MSHR_MERGE:     870556
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.123 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28264392 HIT:   27060580 MISS:    1203812 MSHR_MERGE:     302480
cpu0->cpu0_DTLB LOAD         ACCESS:   28264392 HIT:   27060580 MISS:    1203812 MSHR_MERGE:     302480
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.064 cycles
cpu0->LLC TOTAL        ACCESS:    1109780 HIT:    1037201 MISS:      72579 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     791739 HIT:     763877 MISS:      27862 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     125218 HIT:      85146 MISS:      40072 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     183670 HIT:     183383 MISS:        287 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9153 HIT:       4795 MISS:       4358 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 123.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4248
  ROW_BUFFER_MISS:      68042
  AVG DBUS CONGESTED CYCLE: 3.637
Channel 0 WQ ROW_BUFFER_HIT:       1892
  ROW_BUFFER_MISS:      36326
  FULL:          0
Channel 0 REFRESHES ISSUED:       7077

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       525524       414501        73386         5152
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          239          484          232
  STLB miss resolved @ L2C                0          340          406          789          141
  STLB miss resolved @ LLC                0          193          848         2375          841
  STLB miss resolved @ MEM                0            4          208         2064         2367

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157302        54436      1133169       129908          602
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          244          137           62
  STLB miss resolved @ L2C                0          225          393           68            7
  STLB miss resolved @ LLC                0           38          358          537           96
  STLB miss resolved @ MEM                0            1           85          291          157
[2025-09-17 07:40:19] END   suite=qualcomm_srv trace=srv362_ap (rc=0)
