// Seed: 1558208794
module module_0;
  always @(posedge 1'b0) id_1 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1
);
  wire id_3;
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    output supply0 id_1
    , id_10,
    input tri id_2,
    output supply1 id_3
    , id_11,
    output tri id_4,
    input tri0 id_5,
    output wor id_6,
    input wire id_7,
    input uwire id_8
);
  assign id_10 = 1'd0;
  module_0();
endmodule
