$date
	Fri Sep 26 11:35:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux $end
$var wire 1 ! y $end
$var reg 8 " i [0:7] $end
$var reg 3 # s [0:2] $end
$scope module uut $end
$var wire 8 $ i [0:7] $end
$var wire 3 % s [0:2] $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 1 * w5 $end
$var wire 1 + w6 $end
$var wire 1 , w7 $end
$var wire 1 - w8 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
1&
b0 %
b10000000 $
b0 #
b10000000 "
1!
$end
#10000
0!
0&
b1 #
b1 %
b0 "
b0 $
#20000
1!
1(
b10 #
b10 %
b100000 "
b100000 $
#30000
1)
0(
b11 #
b11 %
b10000 "
b10000 $
#40000
0!
0)
b100 #
b100 %
b0 "
b0 $
#50000
1!
1+
b101 #
b101 %
b100 "
b100 $
#60000
0!
0+
b110 #
b110 %
b0 "
b0 $
#70000
1!
1-
b111 #
b111 %
b1 "
b1 $
#80000
