$date
	Wed Oct 12 11:20:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var reg 1 ! x $end
$var reg 1 " y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
1!
$end
#20
