{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449097515841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449097515841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 18:05:15 2015 " "Processing started: Wed Dec 02 18:05:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449097515841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449097515841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449097515842 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449097516315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_possibility_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_possibility_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_possibility_table-behavior " "Found design unit 1: g10_possibility_table-behavior" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516917 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_possibility_table " "Found entity 1: g10_possibility_table" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_7_segment_decoder-behaviour " "Found design unit 1: g10_7_segment_decoder-behaviour" {  } { { "../Lab3/g10_7_segment_decoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516923 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_7_segment_decoder " "Found entity 1: g10_7_segment_decoder" {  } { { "../Lab3/g10_7_segment_decoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_7_seg_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_7_seg_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_7_seg_test-behaviour " "Found design unit 1: g10_7_seg_test-behaviour" {  } { { "../Lab3/g10_7_seg_test.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_seg_test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516929 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_7_seg_test " "Found entity 1: g10_7_seg_test" {  } { { "../Lab3/g10_7_seg_test.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_seg_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_score_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_score_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_score_encoder-implementation " "Found design unit 1: g10_score_encoder-implementation" {  } { { "../Lab3/g10_score_encoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_score_encoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516935 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_score_encoder " "Found entity 1: g10_score_encoder" {  } { { "../Lab3/g10_score_encoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_score_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_num_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_num_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_num_matches-a " "Found design unit 1: g10_num_matches-a" {  } { { "../Lab3/g10_num_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num_matches.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516942 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_num_matches " "Found entity 1: g10_num_matches" {  } { { "../Lab3/g10_num_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num_matches.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_minimum3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_minimum3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_minimum3-a " "Found design unit 1: g10_minimum3-a" {  } { { "../Lab3/g10_minimum3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_minimum3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516948 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_minimum3 " "Found entity 1: g10_minimum3" {  } { { "../Lab3/g10_minimum3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_minimum3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_mastermind_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_mastermind_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_score-implementation " "Found design unit 1: g10_mastermind_score-implementation" {  } { { "../Lab3/g10_mastermind_score.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516954 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_score " "Found entity 1: g10_mastermind_score" {  } { { "../Lab3/g10_mastermind_score.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_comp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_comp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp3-bdf_type " "Found design unit 1: g10_comp3-bdf_type" {  } { { "../Lab3/g10_comp3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516960 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp3 " "Found entity 1: g10_comp3" {  } { { "../Lab3/g10_comp3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp3.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_color_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_color_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_color_matches-implementation " "Found design unit 1: g10_color_matches-implementation" {  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516967 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_color_matches " "Found entity 1: g10_color_matches" {  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_num1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_num1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_num1s-Implementation " "Found design unit 1: g10_num1s-Implementation" {  } { { "../Lab3/g10_num1s.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num1s.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516974 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_num1s " "Found entity 1: g10_num1s" {  } { { "../Lab3/g10_num1s.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num1s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_comp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_comp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp6-bdf_type " "Found design unit 1: g10_comp6-bdf_type" {  } { { "../Lab3/g10_comp6.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp6.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516981 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp6 " "Found entity 1: g10_comp6" {  } { { "../Lab3/g10_comp6.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp6.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/register_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/register_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12bit-behavior " "Found design unit 1: register_12bit-behavior" {  } { { "../Lab4/register_12bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_12bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516988 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12bit " "Found entity 1: register_12bit" {  } { { "../Lab4/register_12bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_12bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/register_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/register_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_4bit-behavior " "Found design unit 1: register_4bit-behavior" {  } { { "../Lab4/register_4bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516995 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "../Lab4/register_4bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097516995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097516995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_3bit-behavior " "Found design unit 1: register_3bit-behavior" {  } { { "../Lab4/register_3bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_3bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097517001 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_3bit " "Found entity 1: register_3bit" {  } { { "../Lab4/register_3bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097517001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097517001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/g10_mastermind_datapath.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/benjamin/desktop/dsd/lab4/g10_mastermind_datapath.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097517008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/g10_mastermind_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/benjamin/desktop/dsd/lab4/g10_mastermind_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097517013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/g10_comp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/g10_comp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp4-bdf_type " "Found design unit 1: g10_comp4-bdf_type" {  } { { "../Lab4/g10_comp4.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_comp4.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097517019 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp4 " "Found entity 1: g10_comp4" {  } { { "../Lab4/g10_comp4.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_comp4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097517019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097517019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randompatterngenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randompatterngenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomPatternGenerator-behavior " "Found design unit 1: RandomPatternGenerator-behavior" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097517025 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomPatternGenerator " "Found entity 1: RandomPatternGenerator" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097517025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097517025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermind.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mastermind.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097517032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_table-behavior " "Found design unit 1: counter_table-behavior" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097517037 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_table " "Found entity 1: counter_table" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097517037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097517037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_ledi.vhd 0 0 " "Found 0 design units, including 0 entities, in source file switch_ledi.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097517043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_rptest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_rptest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_rptest-behaviour " "Found design unit 1: g10_rptest-behaviour" {  } { { "g10_rptest.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_rptest.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097517049 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_rptest " "Found entity 1: g10_rptest" {  } { { "g10_rptest.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_rptest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097517049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097517049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_3to4_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_3to4_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_3to4_decoder-behaviour " "Found design unit 1: g10_3to4_decoder-behaviour" {  } { { "g10_3to4_decoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_3to4_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097517058 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_3to4_decoder " "Found entity 1: g10_3to4_decoder" {  } { { "g10_3to4_decoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_3to4_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449097517058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449097517058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g10_rptest " "Elaborating entity \"g10_rptest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449097517426 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ripple g10_rptest.vhd(19) " "Verilog HDL or VHDL warning at g10_rptest.vhd(19): object \"ripple\" assigned a value but never read" {  } { { "g10_rptest.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_rptest.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449097517427 "|g10_rptest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomPatternGenerator RandomPatternGenerator:gate1 " "Elaborating entity \"RandomPatternGenerator\" for hierarchy \"RandomPatternGenerator:gate1\"" {  } { { "g10_rptest.vhd" "gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_rptest.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449097517430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last2 RandomPatternGenerator.vhd(20) " "Verilog HDL or VHDL warning at RandomPatternGenerator.vhd(20): object \"last2\" assigned a value but never read" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449097517432 "|g10_rptest|RandomPatternGenerator:gate1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rpld RandomPatternGenerator.vhd(21) " "Verilog HDL or VHDL warning at RandomPatternGenerator.vhd(21): object \"rpld\" assigned a value but never read" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449097517432 "|g10_rptest|RandomPatternGenerator:gate1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_table RandomPatternGenerator:gate1\|counter_table:gate1 " "Elaborating entity \"counter_table\" for hierarchy \"RandomPatternGenerator:gate1\|counter_table:gate1\"" {  } { { "RandomPatternGenerator.vhd" "gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449097517435 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q_value counter_table.vhd(20) " "Verilog HDL or VHDL warning at counter_table.vhd(20): object \"Q_value\" assigned a value but never read" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449097517438 "|g10_rptest|RandomPatternGenerator:gate1|counter_table:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int counter_table.vhd(41) " "VHDL Process Statement warning at counter_table.vhd(41): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449097517438 "|g10_rptest|RandomPatternGenerator:gate1|counter_table:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last counter_table.vhd(88) " "VHDL Process Statement warning at counter_table.vhd(88): signal \"last\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449097517439 "|g10_rptest|RandomPatternGenerator:gate1|counter_table:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int counter_table.vhd(91) " "VHDL Process Statement warning at counter_table.vhd(91): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449097517439 "|g10_rptest|RandomPatternGenerator:gate1|counter_table:gate1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last counter_table.vhd(26) " "VHDL Process Statement warning at counter_table.vhd(26): inferring latch(es) for signal or variable \"last\", which holds its previous value in one or more paths through the process" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449097517439 "|g10_rptest|RandomPatternGenerator:gate1|counter_table:gate1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last counter_table.vhd(26) " "Inferred latch for \"last\" at counter_table.vhd(26)" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449097517440 "|g10_rptest|RandomPatternGenerator:gate1|counter_table:gate1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12bit RandomPatternGenerator:gate1\|register_12bit:gate2 " "Elaborating entity \"register_12bit\" for hierarchy \"RandomPatternGenerator:gate1\|register_12bit:gate2\"" {  } { { "RandomPatternGenerator.vhd" "gate2" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449097517488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_3to4_decoder g10_3to4_decoder:gate2 " "Elaborating entity \"g10_3to4_decoder\" for hierarchy \"g10_3to4_decoder:gate2\"" {  } { { "g10_rptest.vhd" "gate2" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_rptest.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449097517498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_7_segment_decoder g10_7_segment_decoder:gate6 " "Elaborating entity \"g10_7_segment_decoder\" for hierarchy \"g10_7_segment_decoder:gate6\"" {  } { { "g10_rptest.vhd" "gate6" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_rptest.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449097517523 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449097518086 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449097518086 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449097518175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449097518437 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449097518437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449097518576 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449097518576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449097518576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449097518576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449097518641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 18:05:18 2015 " "Processing ended: Wed Dec 02 18:05:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449097518641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449097518641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449097518641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449097518641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449097520641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449097520642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 18:05:19 2015 " "Processing started: Wed Dec 02 18:05:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449097520642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449097520642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449097520642 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449097520910 ""}
{ "Info" "0" "" "Project  = lab5" {  } {  } 0 0 "Project  = lab5" 0 0 "Fitter" 0 0 1449097520911 ""}
{ "Info" "0" "" "Revision = lab5" {  } {  } 0 0 "Revision = lab5" 0 0 "Fitter" 0 0 1449097520911 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449097521023 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449097521036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449097521071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449097521071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449097521155 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449097521167 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449097521586 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449097521586 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449097521586 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449097521586 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Benjamin/Desktop/DSD/Lab5/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449097521588 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Benjamin/Desktop/DSD/Lab5/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449097521588 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Benjamin/Desktop/DSD/Lab5/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449097521588 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449097521588 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab5.sdc " "Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449097521811 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449097521812 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449097521814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449097521822 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "g10_rptest.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_rptest.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Benjamin/Desktop/DSD/Lab5/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449097521822 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449097521886 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449097521886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449097521886 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449097521887 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449097521887 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449097521888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449097521888 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449097521888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449097521889 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449097521889 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449097521889 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449097521915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449097522903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449097522987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449097522998 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449097523572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449097523572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449097523633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y14 X11_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27" {  } { { "loc" "" { Generic "C:/Users/Benjamin/Desktop/DSD/Lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} 0 14 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449097524322 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449097524322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449097524518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449097524520 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449097524520 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449097524527 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449097524529 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[0\] 0 " "Pin \"segment1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[1\] 0 " "Pin \"segment1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[2\] 0 " "Pin \"segment1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[3\] 0 " "Pin \"segment1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[4\] 0 " "Pin \"segment1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[5\] 0 " "Pin \"segment1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[6\] 0 " "Pin \"segment1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[0\] 0 " "Pin \"segment2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[1\] 0 " "Pin \"segment2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[2\] 0 " "Pin \"segment2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[3\] 0 " "Pin \"segment2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[4\] 0 " "Pin \"segment2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[5\] 0 " "Pin \"segment2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[6\] 0 " "Pin \"segment2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[0\] 0 " "Pin \"segment3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[1\] 0 " "Pin \"segment3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[2\] 0 " "Pin \"segment3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[3\] 0 " "Pin \"segment3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[4\] 0 " "Pin \"segment3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[5\] 0 " "Pin \"segment3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[6\] 0 " "Pin \"segment3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[0\] 0 " "Pin \"segment4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[1\] 0 " "Pin \"segment4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[2\] 0 " "Pin \"segment4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[3\] 0 " "Pin \"segment4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[4\] 0 " "Pin \"segment4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[5\] 0 " "Pin \"segment4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[6\] 0 " "Pin \"segment4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449097524533 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1449097524533 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449097524645 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449097524659 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449097524750 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449097524987 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1449097525059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Benjamin/Desktop/DSD/Lab5/output_files/lab5.fit.smsg " "Generated suppressed messages file C:/Users/Benjamin/Desktop/DSD/Lab5/output_files/lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449097525146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449097525330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 18:05:25 2015 " "Processing ended: Wed Dec 02 18:05:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449097525330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449097525330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449097525330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449097525330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449097526667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449097526668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 18:05:26 2015 " "Processing started: Wed Dec 02 18:05:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449097526668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449097526668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449097526668 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449097527778 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449097527830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449097528304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 18:05:28 2015 " "Processing ended: Wed Dec 02 18:05:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449097528304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449097528304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449097528304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449097528304 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449097528984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449097529832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449097529833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 18:05:29 2015 " "Processing started: Wed Dec 02 18:05:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449097529833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449097529833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab5 -c lab5 " "Command: quartus_sta lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449097529834 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449097530174 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449097530379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449097530422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449097530422 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab5.sdc " "Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449097530528 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449097530529 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530529 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530529 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449097530531 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1449097530553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449097530564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.986 " "Worst-case setup slack is -1.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.986       -21.664 clk  " "   -1.986       -21.664 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449097530570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449097530578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.968 " "Worst-case recovery slack is -0.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.968        -8.169 clk  " "   -0.968        -8.169 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449097530585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.183 " "Worst-case removal slack is 1.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.183         0.000 clk  " "    1.183         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449097530593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -35.847 clk  " "   -1.631       -35.847 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449097530599 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449097530659 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1449097530661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449097530676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.297 " "Worst-case setup slack is -0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297        -1.715 clk  " "   -0.297        -1.715 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449097530684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449097530691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.093 " "Worst-case recovery slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093         0.000 clk  " "    0.093         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449097530699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.588 " "Worst-case removal slack is 0.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588         0.000 clk  " "    0.588         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449097530709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -29.380 clk  " "   -1.380       -29.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449097530717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449097530717 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449097530788 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449097530820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449097530821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449097530912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 18:05:30 2015 " "Processing ended: Wed Dec 02 18:05:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449097530912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449097530912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449097530912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449097530912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449097532065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449097532065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 18:05:31 2015 " "Processing started: Wed Dec 02 18:05:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449097532065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449097532065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449097532066 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "lab5.vho\", \"lab5_fast.vho lab5_vhd.sdo lab5_vhd_fast.sdo C:/Users/Benjamin/Desktop/DSD/Lab5/simulation/modelsim/ simulation " "Generated files \"lab5.vho\", \"lab5_fast.vho\", \"lab5_vhd.sdo\" and \"lab5_vhd_fast.sdo\" in directory \"C:/Users/Benjamin/Desktop/DSD/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1449097532495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449097532554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 18:05:32 2015 " "Processing ended: Wed Dec 02 18:05:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449097532554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449097532554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449097532554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449097532554 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449097533209 ""}
