{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681399190288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681399190290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 11:19:34 2023 " "Processing started: Thu Apr 13 11:19:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681399190290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399190290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off marc_antoine_nadeau_jatin_patel_vhdl4 -c marc_antoine_nadeau_jatin_patel_vhdl4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off marc_antoine_nadeau_jatin_patel_vhdl4 -c marc_antoine_nadeau_jatin_patel_vhdl4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399190290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681399190776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_rca_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_rca_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_rca_behavioral-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_rca_behavioral-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_rca_behavioral.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_rca_behavioral.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197452 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_rca_behavioral " "Found entity 1: marc_antoine_nadeau_jatin_patel_rca_behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_rca_behavioral.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_rca_behavioral.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399197452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-decoder " "Found design unit 1: seven_segment_decoder-decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "P:/vhdl4/seven_segment_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197456 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "P:/vhdl4/seven_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399197456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_bcd_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_bcd_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_bcd_behavioral-BEHAVIORAL " "Found design unit 1: marc_antoine_nadeau_jatin_patel_bcd_behavioral-BEHAVIORAL" {  } { { "marc_antoine_nadeau_jatin_patel_bcd_behavioral.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_bcd_behavioral.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197460 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_bcd_behavioral " "Found entity 1: marc_antoine_nadeau_jatin_patel_bcd_behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_bcd_behavioral.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_bcd_behavioral.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399197460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_comparator-Structural " "Found design unit 1: marc_antoine_nadeau_jatin_patel_comparator-Structural" {  } { { "marc_antoine_nadeau_jatin_patel_comparator.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197465 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_comparator " "Found entity 1: marc_antoine_nadeau_jatin_patel_comparator" {  } { { "marc_antoine_nadeau_jatin_patel_comparator.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399197465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_jkff-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_jkff-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_jkff.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_jkff.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197471 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_jkff " "Found entity 1: marc_antoine_nadeau_jatin_patel_jkff" {  } { { "marc_antoine_nadeau_jatin_patel_jkff.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_jkff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399197471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_counter-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_counter-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_counter.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197475 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_counter " "Found entity 1: marc_antoine_nadeau_jatin_patel_counter" {  } { { "marc_antoine_nadeau_jatin_patel_counter.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399197475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_clock_divider-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_clock_divider-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_clock_divider.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_clock_divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197479 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_clock_divider " "Found entity 1: marc_antoine_nadeau_jatin_patel_clock_divider" {  } { { "marc_antoine_nadeau_jatin_patel_clock_divider.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399197479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_FSM-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_FSM-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_FSM.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_FSM.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197483 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_FSM " "Found entity 1: marc_antoine_nadeau_jatin_patel_FSM" {  } { { "marc_antoine_nadeau_jatin_patel_FSM.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399197483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_sequence_detector-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_sequence_detector-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197487 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_sequence_detector " "Found entity 1: marc_antoine_nadeau_jatin_patel_sequence_detector" {  } { { "marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399197487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch " "Found design unit 1: ROM-arch" {  } { { "ROM.vhd" "" { Text "P:/vhdl4/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197492 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "P:/vhdl4/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399197492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_wrapper2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_wrapper2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_wrapper2-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_wrapper2-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper2.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197496 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_wrapper2 " "Found entity 1: marc_antoine_nadeau_jatin_patel_wrapper2" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper2.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399197496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_wrapper_vhdl6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_wrapper_vhdl6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_wrapper_VHDL6-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_wrapper_VHDL6-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper_VHDL6.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper_VHDL6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197499 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_wrapper_VHDL6 " "Found entity 1: marc_antoine_nadeau_jatin_patel_wrapper_VHDL6" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper_VHDL6.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper_VHDL6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681399197499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399197499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "marc_antoine_nadeau_jatin_patel_wrapper2 " "Elaborating entity \"marc_antoine_nadeau_jatin_patel_wrapper2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681399197603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marc_antoine_nadeau_jatin_patel_clock_divider marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider " "Elaborating entity \"marc_antoine_nadeau_jatin_patel_clock_divider\" for hierarchy \"marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\"" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper2.vhd" "clock_divider" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper2.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681399197696 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_cycles marc_antoine_nadeau_jatin_patel_clock_divider.vhd(13) " "VHDL Signal Declaration warning at marc_antoine_nadeau_jatin_patel_clock_divider.vhd(13): used explicit default value for signal \"clk_cycles\" because signal was never assigned a value" {  } { { "marc_antoine_nadeau_jatin_patel_clock_divider.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_clock_divider.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1681399197699 "|marc_antoine_nadeau_jatin_patel_clock_divider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_cycles marc_antoine_nadeau_jatin_patel_clock_divider.vhd(22) " "VHDL Process Statement warning at marc_antoine_nadeau_jatin_patel_clock_divider.vhd(22): signal \"clk_cycles\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "marc_antoine_nadeau_jatin_patel_clock_divider.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_clock_divider.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681399197699 "|marc_antoine_nadeau_jatin_patel_clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom_component " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom_component\"" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper2.vhd" "rom_component" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper2.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681399197700 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sevenSegment_ROM ROM.vhd(18) " "VHDL Signal Declaration warning at ROM.vhd(18): used explicit default value for signal \"sevenSegment_ROM\" because signal was never assigned a value" {  } { { "ROM.vhd" "" { Text "P:/vhdl4/ROM.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1681399197704 "|marc_antoine_nadeau_jatin_patel_wrapper2|ROM:rom_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marc_antoine_nadeau_jatin_patel_sequence_detector marc_antoine_nadeau_jatin_patel_sequence_detector:sequence_detector " "Elaborating entity \"marc_antoine_nadeau_jatin_patel_sequence_detector\" for hierarchy \"marc_antoine_nadeau_jatin_patel_sequence_detector:sequence_detector\"" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper2.vhd" "sequence_detector" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper2.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681399197704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marc_antoine_nadeau_jatin_patel_FSM marc_antoine_nadeau_jatin_patel_sequence_detector:sequence_detector\|marc_antoine_nadeau_jatin_patel_FSM:fsm " "Elaborating entity \"marc_antoine_nadeau_jatin_patel_FSM\" for hierarchy \"marc_antoine_nadeau_jatin_patel_sequence_detector:sequence_detector\|marc_antoine_nadeau_jatin_patel_FSM:fsm\"" {  } { { "marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" "fsm" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681399197708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marc_antoine_nadeau_jatin_patel_counter marc_antoine_nadeau_jatin_patel_sequence_detector:sequence_detector\|marc_antoine_nadeau_jatin_patel_counter:sequence_counter1 " "Elaborating entity \"marc_antoine_nadeau_jatin_patel_counter\" for hierarchy \"marc_antoine_nadeau_jatin_patel_sequence_detector:sequence_detector\|marc_antoine_nadeau_jatin_patel_counter:sequence_counter1\"" {  } { { "marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" "sequence_counter1" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681399197713 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_temporary_signal marc_antoine_nadeau_jatin_patel_counter.vhd(30) " "VHDL Process Statement warning at marc_antoine_nadeau_jatin_patel_counter.vhd(30): signal \"internal_temporary_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "marc_antoine_nadeau_jatin_patel_counter.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681399197717 "|marc_antoine_nadeau_jatin_patel_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:HEX0_seven_segment " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:HEX0_seven_segment\"" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper2.vhd" "HEX0_seven_segment" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper2.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681399197718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681399199016 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681399199465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681399200219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681399200219 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681399200723 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681399200723 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681399200723 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681399200723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5089 " "Peak virtual memory: 5089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681399200955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 11:20:00 2023 " "Processing ended: Thu Apr 13 11:20:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681399200955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681399200955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681399200955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681399200955 ""}
