                          CONFORMAL (R)
                   Version 21.10-p100 (15-Apr-2021) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2021. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 929 days old. You can download the latest version from http://downloads.cadence.com.

0
// Command: usage -auto -elapse
// Command: usage -auto -elapse
CPU time     : 0.62    seconds
Elapse time  : 7       seconds
Memory usage : 61.73   M bytes
0
// Command: set_verification_information fv_map_risc_v_top_intermediatev_db
// Command: set_verification_information fv_map_risc_v_top_intermediatev_db
// Verification information is set to /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/fv_map_risc_v_top_intermediatev_db.
// Advanced reporting is enabled and the output is written to /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/fv_map_risc_v_top_intermediatev_db
0
// Command: read_implementation_information fv/risc_v_top -golden fv_map -revised risc_v_top_intermediatev
// Command: read_implementation_information fv/risc_v_top -golden fv_map -revised risc_v_top_intermediatev
// Reading implementation information from fv/risc_v_top ...
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                          7038
       Sequential optimization                          3200
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
CPU time     : 0.82    seconds
Elapse time  : 9       seconds
Memory usage : 84.69   M bytes
// Command: set_parallel_option -threads 1,4 -norelease_license
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "20.11-s111_1"
20.11-s111_1
// Command: set env(CDN_SYNTH_ROOT) "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86
// Command: set env(CW_DIR) "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware
// Command: set_undefined_cell black_box -noascend -both
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ -library -both
// Command: add_search_path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ -library -both
0
// Command: read_library -liberty -both /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib
// Command: read_library -liberty -both /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib ...
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib ...
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib ...
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib ...
// Warning: (RTL9.16) Duplicated operating_condition, the second one is ignored (occurrence:2)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:20)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:32)
// Warning: (IGN3.2) Duplicate modules/entities are detected. Subsequent modules/entities are ignored (occurrence:505)
// Note: Read Liberty library successfully
0
CPU time     : 1.35    seconds
Elapse time  : 9       seconds
Memory usage : 110.21  M bytes
// Command: read_design -verilog95   -golden -lastmod -noelab fv/risc_v_top/fv_map.v.gz
// Command: read_design -verilog95 -golden -lastmod -noelab fv/risc_v_top/fv_map.v.gz
// Parsing file fv/risc_v_top/fv_map.v.gz ...
0
CPU time     : 1.49    seconds
Elapse time  : 9       seconds
Memory usage : 121.21  M bytes
// Command: elaborate_design -golden -root {risc_v_top}
// Command: elaborate_design -golden -root risc_v_top
// Golden root module is set to 'risc_v_top'
// Warning: (RTL14) Signal has input but it has no output (occurrence:300)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:1)
0
// Command: read_design -verilog95   -revised -lastmod -noelab Netlist/risc_v_top_intermediate.v
// Command: read_design -verilog95 -revised -lastmod -noelab Netlist/risc_v_top_intermediate.v
// Parsing file Netlist/risc_v_top_intermediate.v ...
0
CPU time     : 1.72    seconds
Elapse time  : 11      seconds
Memory usage : 126.89  M bytes
// Command: elaborate_design -revised -root {risc_v_top}
// Command: elaborate_design -revised -root risc_v_top
// Revised root module is set to 'risc_v_top'
// Warning: (RTL14) Signal has input but it has no output (occurrence:3500)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:1)
0
CPU time     : 1.88    seconds
Elapse time  : 11      seconds
Memory usage : 124.20  M bytes
// Command: report_design_data
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         1               1
Library-cells       3810            3810
============================================
Primitives      Golden              Revised
============================================
INPUT                3                    3
OUTPUT               1                    1
--------------------------------------------
AND                431                  431
BUF                 11                   11
DFF               3519                 3519
INV               1035                 1035
NAND                 9                    9
NOR                 23                   23
OR                  80                   80
XNOR                 4                    4
XOR                 45                   45
--------------------------------------------
Total             5157                 5157

0
// Command: report_black_box
// Command: report_black_box
0
// Command: set_flatten_model -seq_constant
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
// Command: set_flatten_model -hier_seq_merge
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//              check_verification_information
//          }
// Command: check_verification_information
Checking Sequential constant...
Checking Sequential merge...
Checking Synthesis equation...
================================================================================
Implementation Information Check Summary: 
--------------------------------------------------------------------------------
Total Sequential Constants:     3200
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
--------------------------------------------------------------------------------
Total Sequential Merges:        0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
  Merge Target:
    Name Ambiguous:             0
    Name not Found:             0
--------------------------------------------------------------------------------
Total Synthesis Equations:      0
  Module not Found:             0
  Equation Conflict:            0
  Empty Equation:               0
================================================================================
0
// Command: set_analyze_option -auto -report_map
// Command: set_analyze_option -auto -report_map
0
// Command: set_system_mode lec
// Command: set_system_mode lec
// Warning: 30 sequential merge information is loaded from Netlist/risc_v_top_intermediate.v
// Processing Golden ...
// Modeling Golden ...
// (F21) Merged 30 DFF/DLAT(s) due to added instance equivalences (flatten)
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling (auto) mapped 7038 out of 7038 DFF/DLATs
// Collected 3200 sequential constant(s) via setup info for Golden
CPU time     : 4.34    seconds
Elapse time  : 14      seconds
Memory usage : 152.64  M bytes
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            3      1         4       
--------------------------------------------------------------------------------
Revised           3      1         4       
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
// Note: A key point group is counted as one key point
// Golden has 30 key point groups
CPU time     : 4.67    seconds
Elapse time  : 14      seconds
Memory usage : 154.51  M bytes
// Running automatic setup...
// Converted 3200 DFF/DLAT(s) in (G) to ZERO/ONE
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            3      1         4       
--------------------------------------------------------------------------------
Revised           3      1         4       
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
// Note: A key point group is counted as one key point
// Golden has 30 key point groups
// Automatic setup finished.
0
CPU time     : 6.50    seconds
Elapse time  : 16      seconds
Memory usage : 160.70  M bytes
// Command: report_unmapped_points -summary
// Command: report_unmapped_points -summary
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
// Note: A key point group is counted as one key point
// Golden has 30 key point groups
0
// Command: report_unmapped_points -notmapped
// Command: report_unmapped_points -notmapped

0 unmapped points reported
0
// Command: add_compared_points -all
// Command: add_compared_points -all
// 1 compared points added to compare list
0
// Command: compare
// Command: compare
================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1         1       
================================================================================
Compare results of instance/output/pin equivalences and/or sequential merge      
================================================================================
Compared points      DFF       Total   
--------------------------------------------------------------------------------
Equivalent           30        30      
================================================================================
0
CPU time     : 6.78    seconds
Elapse time  : 16      seconds
Memory usage : 161.14  M bytes
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
0 Non-equivalent point(s) reported
0 Abort point(s) reported
0 Not-compared point(s) reported
0 compared point(s) reported
================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1         1       
================================================================================
0 Non-equivalent point(s) reported
0 Abort point(s) reported
0 Not-compared point(s) reported
0 compared point(s) reported
Compare results of instance/output/pin equivalences and/or sequential merge      
================================================================================
Compared points      DFF       Total   
--------------------------------------------------------------------------------
Equivalent           30        30      
================================================================================
0
// Command: report_verification -verbose
// Command: report_verification -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      0
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               yes
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 0
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        no
     Always false constraints detected:                        no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  0
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        3
     Duplicate module definition:                              yes *
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    yes *
     Ratio of golden unreachable gates:                        83%
     Revised design has abnormal ratio of unreachable gates:   yes *
     Ratio of revised unreachable gates:                       74%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
     Always X compared point is detected:                      not checked
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Number of EQ compare points:                              31
     Number of NON-EQ compare points:                          0
     Number of Aborted compare points:                         0
     Number of Uncompared compare points :                     0
================================================================================
pass
// Command: report_statistics
// Command: report_statistics
Mapping and compare statistics
================================================================================
                     Compare Result       Golden            Revised
--------------------------------------------------------------------------------
Root module name                          risc_v_top        risc_v_top        

Primary inputs                                 3                  3
   Mapped                                      3                  3

Primary outputs                                1                  1
   Mapped                                      1                  1
      Equivalent                  1

State key points                            3519               3519
   Unmapped                                 3519               3519
      Unreachable                           3519               3519
   Merged                                     30                  0
================================================================================
Compare results of instance/output/pin equivalences and/or sequential merge      
================================================================================
Compared points      DFF       Total   
--------------------------------------------------------------------------------
Equivalent           30        30      
================================================================================
0
// Command: if {![is_pass]} {
//              error "// ERROR: Compare was not equivalent."
//          }
// Command: write_verification_information
// Command: write_verification_information
// Verification information is written to fv_map_risc_v_top_intermediatev_db.
0
// Command: report_verification_information
// Command: report_verification_information
// Generating reports on verification information at /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/fv_map_risc_v_top_intermediatev_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 10        10             
sequential_merge    10        10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             75        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 3200      0              sequential_constant.json      
sequential_merge    30        0              sequential_merge.json         
sequential_phase    0         0                                            
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: set lec_version_required "18.20330"
18.20330
// Command: if {$lec_version >= $lec_version_required} {
//              report_implementation_information
//          }
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase      7038      7038         0         0         0
               Phase mapping         0         0         0         0         0
         Sequential constant      3200      3200         0         0         0
            Sequential merge         0         0         0         0         0
      Sequential unreachable         0         0         0         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         0         0         0         0         0
  Combinational loop breaker         0         0         0         0         0
 HDL indexed expression info         3         0         3         0         0
================================================================================
0
CPU time     : 7.26    seconds
Elapse time  : 19      seconds
Memory usage : 161.95  M bytes
// Command: reset
// Command: reset
// Warning: Reset the system and deleting all design data
// Warning: Existing golden design has been deleted
// Warning: Existing golden library has been deleted
// Warning: Existing revised design has been deleted
// Warning: Existing revised library has been deleted
0
CPU time     : 7.41    seconds
Elapse time  : 20      seconds
Memory usage : 162.61  M bytes
// Command: set_verification_information rtl_fv_map_db
// Command: set_verification_information rtl_fv_map_db
// Verification information is set to /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/rtl_fv_map_db.
// Advanced reporting is enabled and the output is written to /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/rtl_fv_map_db
0
// Command: read_implementation_information fv/risc_v_top -revised fv_map
// Command: read_implementation_information fv/risc_v_top -revised fv_map
// Reading implementation information from fv/risc_v_top ...
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                          3519
       Sequential optimization                          8572
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
CPU time     : 7.64    seconds
Elapse time  : 21      seconds
Memory usage : 162.70  M bytes
// Command: set_parallel_option -threads 1,4 -norelease_license
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "20.11-s111_1"
20.11-s111_1
// Command: set env(CDN_SYNTH_ROOT) "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86
// Command: set env(CW_DIR) "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware
// Command: set_undefined_cell black_box -noascend -both
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ -library -both
// Command: add_search_path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ -library -both
0
// Command: read_library -liberty -both /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib
// Command: read_library -liberty -both /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib ...
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib ...
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib ...
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib ...
// Warning: (RTL9.16) Duplicated operating_condition, the second one is ignored (occurrence:2)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:20)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:32)
// Warning: (IGN3.2) Duplicate modules/entities are detected. Subsequent modules/entities are ignored (occurrence:505)
// Note: Read Liberty library successfully
0
CPU time     : 8.19    seconds
Elapse time  : 22      seconds
Memory usage : 165.25  M bytes
// Command: set_undriven_signal 0 -golden
// Command: set_undriven_signal 0 -golden
0
// Command: set lec_version_required "16.20100"
16.20100
// Command: if {$lec_version >= $lec_version_required} {
//              set_naming_style genus -golden
//          } else {
//              set_naming_style rc -golden
//          }
// Command: set_naming_style genus -golden
0
// Command: set_naming_rule "%s\[%d\]" -instance_array -golden
// Command: set_naming_rule %s[%d] -instance_array -golden
0
// Command: set_naming_rule "%s_reg" -register -golden
// Command: set_naming_rule %s_reg -register -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden
// Command: set_naming_rule %L.%s %L[%d].%s %s -instance -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden
// Command: set_naming_rule %L.%s %L[%d].%s %s -variable -golden
0
// Command: set lec_version_required "17.10200"
17.10200
// Command: if {$lec_version >= $lec_version_required} {
//              set_naming_rule -ungroup_separator {_} -golden
//          }
// Command: set_naming_rule -ungroup_separator _ -golden
0
// Command: set lec_version_required "17.20301"
17.20301
// Command: if {$lec_version >= $lec_version_required} {
//              set_hdl_options -const_port_extend
//          }
// Command: set_hdl_options -const_port_extend
0
// Command: set_hdl_options -VERILOG_INCLUDE_DIR "sep:src:cwd"
// Command: set_hdl_options -VERILOG_INCLUDE_DIR sep:src:cwd
0
// Command: delete_search_path -all -design -golden
// Command: delete_search_path -all -design -golden
0
// Command: add_search_path ../../src -design -golden
// Command: add_search_path ../../src -design -golden
0
// Command: read_design  -define SYNTHESIS  -merge bbox -golden -lastmod -noelab -verilog2k  ../../src/Counter_02Limit_ovf.v ../../src/risc_v_top.v ../../src/multiplexor_param.v ../../src/ffd_param_pc_risk.v ../../src/adder.v ../../src/branch_prediction.v ../../src/instr_memory.v ../../src/ffd_param_clear_n.v ../../src/imm_gen.v ../../src/register_file.v ../../src/jump_detection_unit.v ../../src/control_unit.v ../../src/hazard_detection_unit.v ../../src/ALU_control.v ../../src/double_multiplexor_param.v ../../src/ALU.v ../../src/forward_unit.v ../../src/master_memory_map.v ../../src/data_memory.v ../../src/uart_IP.v ../../src/branch_control_unit.v ../../src/uart_full_duplex.v ../../src/UART_Rx.v ../../src/uart_tx.v ../../src/uart_tx_fsm.v ../../src/ffd_param_clear.v ../../src/Delayer.v ../../src/Bit_Rate_Pulse.v ../../src/ffd_param.v ../../src/parallel2serial.v ../../src/Shift_Register_R_Param.v ../../src/FSM_UART_Rx.v ../../src/Counter_Param.v
// Command: read_design -define SYNTHESIS -merge bbox -golden -lastmod -noelab -verilog2k ../../src/Counter_02Limit_ovf.v ../../src/risc_v_top.v ../../src/multiplexor_param.v ../../src/ffd_param_pc_risk.v ../../src/adder.v ../../src/branch_prediction.v ../../src/instr_memory.v ../../src/ffd_param_clear_n.v ../../src/imm_gen.v ../../src/register_file.v ../../src/jump_detection_unit.v ../../src/control_unit.v ../../src/hazard_detection_unit.v ../../src/ALU_control.v ../../src/double_multiplexor_param.v ../../src/ALU.v ../../src/forward_unit.v ../../src/master_memory_map.v ../../src/data_memory.v ../../src/uart_IP.v ../../src/branch_control_unit.v ../../src/uart_full_duplex.v ../../src/UART_Rx.v ../../src/uart_tx.v ../../src/uart_tx_fsm.v ../../src/ffd_param_clear.v ../../src/Delayer.v ../../src/Bit_Rate_Pulse.v ../../src/ffd_param.v ../../src/parallel2serial.v ../../src/Shift_Register_R_Param.v ../../src/FSM_UART_Rx.v ../../src/Counter_Param.v
// Parsing file ../../src/Counter_02Limit_ovf.v ...
// Parsing file ../../src/risc_v_top.v ...
// Parsing file ../../src/multiplexor_param.v ...
// Parsing file ../../src/ffd_param_pc_risk.v ...
// Parsing file ../../src/adder.v ...
// Parsing file ../../src/branch_prediction.v ...
// Parsing file ../../src/instr_memory.v ...
// Parsing file ../../src/ffd_param_clear_n.v ...
// Parsing file ../../src/imm_gen.v ...
// Parsing file ../../src/register_file.v ...
// Parsing file ../../src/jump_detection_unit.v ...
// Parsing file ../../src/control_unit.v ...
// Parsing file ../../src/hazard_detection_unit.v ...
// Parsing file ../../src/ALU_control.v ...
// Parsing file ../../src/double_multiplexor_param.v ...
// Parsing file ../../src/ALU.v ...
// Parsing file ../../src/forward_unit.v ...
// Parsing file ../../src/master_memory_map.v ...
// Parsing file ../../src/data_memory.v ...
// Parsing file ../../src/uart_IP.v ...
// Parsing file ../../src/branch_control_unit.v ...
// Parsing file ../../src/uart_full_duplex.v ...
// Parsing file ../../src/UART_Rx.v ...
// Parsing file ../../src/uart_tx.v ...
// Parsing file ../../src/uart_tx_fsm.v ...
// Parsing file ../../src/ffd_param_clear.v ...
// Parsing file ../../src/Delayer.v ...
// Parsing file ../../src/Bit_Rate_Pulse.v ...
// Parsing file ../../src/ffd_param.v ...
// Parsing file ../../src/parallel2serial.v ...
// Parsing file ../../src/Shift_Register_R_Param.v ...
// Parsing file ../../src/FSM_UART_Rx.v ...
// Parsing file ../../src/Counter_Param.v ...
0
CPU time     : 8.40    seconds
Elapse time  : 22      seconds
Memory usage : 170.74  M bytes
// Command: elaborate_design -golden -root {risc_v_top} -rootonly 
// Command: elaborate_design -golden -root risc_v_top -rootonly
// Golden root module is set to 'risc_v_top'
// Warning: (RTL1.2) Variable/signal is assigned by multiple non-blocking assignments (occurrence:4)
// Warning: (RTL1.4) Assignment with LHS bit width is greater than RHS bit width (occurrence:1)
// Warning: (RTL1.5b) Potential loss of RHS msb or carry-out bit (occurrence:8)
// Warning: (RTL1.7) Non-blocking assignment is in combinational always block (occurrence:72)
// Note: (RTL5.5a) Default case item with non-X assignment(s) (occurrence:29)
// Note: (RTL5.6) Case statement with no default (occurrence:4)
// Warning: (RTL7.3) Array index in RHS might be out of range (occurrence:3)
// Warning: (RTL7.4) Array index in LHS might be out of range (occurrence:3)
// Warning: (RTL7.10a) Comparison with different data sizes (occurrence:43)
// Warning: (RTL14) Signal has input but it has no output (occurrence:3)
// Note: (VLG6.4) Supported system datapath function call (occurrence:3)
// Note: (VLG9.2) The `define macro is used (occurrence:1)
// Note: (HRC3.5b) Open output port connection is detected (occurrence:2)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:61)
// Warning: (HRC3.16) A wire is declared, but not used in the module (occurrence:18)
0
CPU time     : 8.77    seconds
Elapse time  : 24      seconds
Memory usage : 194.02  M bytes
// Command: read_design -verilog95   -revised -lastmod -noelab fv/risc_v_top/fv_map.v.gz
// Command: read_design -verilog95 -revised -lastmod -noelab fv/risc_v_top/fv_map.v.gz
// Parsing file fv/risc_v_top/fv_map.v.gz ...
0
CPU time     : 8.93    seconds
Elapse time  : 24      seconds
Memory usage : 203.48  M bytes
// Command: elaborate_design -revised -root {risc_v_top}
// Command: elaborate_design -revised -root risc_v_top
// Revised root module is set to 'risc_v_top'
// Warning: (RTL14) Signal has input but it has no output (occurrence:300)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:1)
0
CPU time     : 9.13    seconds
Elapse time  : 25      seconds
Memory usage : 200.30  M bytes
// Command: uniquify -all -nolib -golden
// Command: uniquify -all -nolib -golden
Uniquified 4 instance(s) referring to module 'double_multiplexor_param_LENGTH32' in Golden
Uniquified 2 instance(s) referring to module 'adder_LENGTH32' in Golden
Uniquified 2 module(s)
0
CPU time     : 9.34    seconds
Elapse time  : 26      seconds
Memory usage : 200.84  M bytes
// Command: report_design_data
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules        81               1
Library-cells        480            3810
============================================
Primitives      Golden              Revised
============================================
INPUT                3                    3
OUTPUT               1                    1
--------------------------------------------
AND        *     12724                  431
BUF        *        59                   11
DFF        *      8087                 3519
INV        *       326                 1035
MUX        *     13079                    0
NAND       *        17                    9
NOR        *       889                   23
OR         *      1349                   80
WIRE       *       737                    0
XNOR       *       611                    4
XOR        *      1810                   45
------ word-level --------------------------
ADD        *        16                    0
EQ         *         9                    0
GE         *         3                    0
GT         *         3                    0
LE         *         1                    0
LT         *         3                    0
MULT       *         1                    0
NE         *         4                    0
SLL        *         2                    0
SRL        *         2                    0
SUBTRACT   *         1                    0
WAND       *         1                    0
WINV       *         1                    0
WMUX       *       388                    0
WOR        *         1                    0
WSEL       *        49                    0
WXOR       *         1                    0
------ don't care --------------------------
X-assignments       96                    0
--------------------------------------------
Total            39784                 5157

0
// Command: report_black_box
// Command: report_black_box
0
// Command: set_flatten_model -seq_constant
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
// Command: set_flatten_model -hier_seq_merge
0
// Command: set_flatten_model -balanced_modeling
// Command: set_flatten_model -balanced_modeling
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//              check_verification_information
//          }
// Command: check_verification_information
Checking Sequential constant...
Checking Sequential merge...
Checking Synthesis equation...
================================================================================
Implementation Information Check Summary: 
--------------------------------------------------------------------------------
Total Sequential Constants:     8155
  Name Collision:               774
  Name Ambiguous:               0
  Name not Found:               0
--------------------------------------------------------------------------------
Total Sequential Merges:        30
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
  Merge Target:
    Name Ambiguous:             0
    Name not Found:             0
--------------------------------------------------------------------------------
Total Synthesis Equations:      0
  Module not Found:             0
  Equation Conflict:            0
  Empty Equation:               0
================================================================================
0
// Command: set_analyze_option -auto -report_map
// Command: set_analyze_option -auto -report_map
0
// Command: write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage \
//          -replace -balanced_extraction -input_output_pin_equivalence \
//          -prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose"
// Command: write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string {report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath -flowgraph -verbose}
// The following settings are used for hierarchical dofile generation:
// Modeling Options:
    Auto setup disabled
    GATED_Clock modeling enabled
// Mapping Method:
    Name Only
--------------------------------------------------------------------------------
// Flattening Golden and Revised designs ...
--------------------------------------------------------------------------------
// Read in 30 merge group(s) from verification information.
// Processing Golden ...
// Modeling Golden ...
// Warning: (F34) Converted 96 X assignment(s) as don't care(s)
// (F21) Merged 30 DFF/DLAT(s) due to added instance equivalences (flatten)
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 7038 out of 11606 DFF/DLATs
// Collected 7768 sequential constant(s) via setup info for Golden
// (F18) Converted 154 DFF/DLAT(s) in (G) to ZERO/ONE
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 8091
// Revised key points = 3523
// Warning: Automatic key point mapping is skipped
// Note: Comparing instance equivalent points ...
// Command: compare -nowriteuvi
Compare results of instance/output/pin equivalences and/or sequential merge      
================================================================================
Compared points      DFF       Total   
--------------------------------------------------------------------------------
Non-equivalent       30        30      
================================================================================
CPU time     : 24.12   seconds
Elapse time  : 42      seconds
Memory usage : 219.62  M bytes
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[23] and ex_mem_datapath_ffd/q_reg[55] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[31] and ex_mem_datapath_ffd/q_reg[63] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[10] and ex_mem_datapath_ffd/q_reg[42] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[20] and ex_mem_datapath_ffd/q_reg[52] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[26] and ex_mem_datapath_ffd/q_reg[58] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[30] and ex_mem_datapath_ffd/q_reg[62] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[8] and ex_mem_datapath_ffd/q_reg[40] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[5] and ex_mem_datapath_ffd/q_reg[37] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[15] and ex_mem_datapath_ffd/q_reg[47] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[13] and ex_mem_datapath_ffd/q_reg[45] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[22] and ex_mem_datapath_ffd/q_reg[54] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[17] and ex_mem_datapath_ffd/q_reg[49] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[25] and ex_mem_datapath_ffd/q_reg[57] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[29] and ex_mem_datapath_ffd/q_reg[61] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[11] and ex_mem_datapath_ffd/q_reg[43] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[2] and ex_mem_datapath_ffd/q_reg[34] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[19] and ex_mem_datapath_ffd/q_reg[51] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[6] and ex_mem_datapath_ffd/q_reg[38] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[28] and ex_mem_datapath_ffd/q_reg[60] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[9] and ex_mem_datapath_ffd/q_reg[41] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[24] and ex_mem_datapath_ffd/q_reg[56] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[21] and ex_mem_datapath_ffd/q_reg[53] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[3] and ex_mem_datapath_ffd/q_reg[35] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[14] and ex_mem_datapath_ffd/q_reg[46] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[16] and ex_mem_datapath_ffd/q_reg[48] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[27] and ex_mem_datapath_ffd/q_reg[59] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[12] and ex_mem_datapath_ffd/q_reg[44] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[18] and ex_mem_datapath_ffd/q_reg[50] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[7] and ex_mem_datapath_ffd/q_reg[39] in Golden is non-equivalent
// Warning: Comparison of instances ex_mem_datapath_ffd/q_reg[4] and ex_mem_datapath_ffd/q_reg[36] in Golden is non-equivalent
// Command: set system mode setup
// Read in 30 merge group(s) from verification information.
// Processing Golden ...
// Modeling Golden ...
// Warning: (F34) Converted 96 X assignment(s) as don't care(s)
// Note: Skip merging ex_mem_datapath_ffd/q_reg[2] and ex_mem_datapath_ffd/q_reg[34]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[3] and ex_mem_datapath_ffd/q_reg[35]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[4] and ex_mem_datapath_ffd/q_reg[36]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[5] and ex_mem_datapath_ffd/q_reg[37]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[6] and ex_mem_datapath_ffd/q_reg[38]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[7] and ex_mem_datapath_ffd/q_reg[39]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[8] and ex_mem_datapath_ffd/q_reg[40]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[9] and ex_mem_datapath_ffd/q_reg[41]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[10] and ex_mem_datapath_ffd/q_reg[42]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[11] and ex_mem_datapath_ffd/q_reg[43]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[12] and ex_mem_datapath_ffd/q_reg[44]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[13] and ex_mem_datapath_ffd/q_reg[45]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[14] and ex_mem_datapath_ffd/q_reg[46]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[15] and ex_mem_datapath_ffd/q_reg[47]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[16] and ex_mem_datapath_ffd/q_reg[48]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[17] and ex_mem_datapath_ffd/q_reg[49]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[18] and ex_mem_datapath_ffd/q_reg[50]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[19] and ex_mem_datapath_ffd/q_reg[51]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[20] and ex_mem_datapath_ffd/q_reg[52]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[21] and ex_mem_datapath_ffd/q_reg[53]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[22] and ex_mem_datapath_ffd/q_reg[54]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[23] and ex_mem_datapath_ffd/q_reg[55]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[24] and ex_mem_datapath_ffd/q_reg[56]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[25] and ex_mem_datapath_ffd/q_reg[57]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[26] and ex_mem_datapath_ffd/q_reg[58]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[27] and ex_mem_datapath_ffd/q_reg[59]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[28] and ex_mem_datapath_ffd/q_reg[60]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[29] and ex_mem_datapath_ffd/q_reg[61]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[30] and ex_mem_datapath_ffd/q_reg[62]
// Note: Skip merging ex_mem_datapath_ffd/q_reg[31] and ex_mem_datapath_ffd/q_reg[63]
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 7038 out of 11606 DFF/DLATs
// Collected 7768 sequential constant(s) via setup info for Golden
// (F18) Converted 150 DFF/DLAT(s) in (G) to ZERO/ONE
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 8091
// Revised key points = 3523
// Warning: Automatic key point mapping is skipped
// Command: MAP KEy Points
// Mapping key points ...
// Warning: Golden has 7935 unmapped key points
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            3      1         4       
--------------------------------------------------------------------------------
Revised           3      1         4       
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       152       152     
Not-mapped        7935      7935    
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
// Warning: Key point mapping is incomplete
CPU time     : 39.22   seconds
Elapse time  : 57      seconds
Memory usage : 220.57  M bytes
--------------------------------------------------------------------------------
// Starting hierarchical dofile generation ...
--------------------------------------------------------------------------------
// Total Matching Module Instance Pairs =  1
// Module Instantiation Ratio in Golden = 1.00
// Module Instantiation Ratio in Revised = 1.00
// Gathering Instance Boundary Information ...
// Extracting Constraints in Golden ...
// Extracting Constraints in Revised ...
// Extracting logic-cone properties of pins ...
// Balancing Constraints ...
// Resolving Constraints ...
// Writing hierarchical dofile ...
# The following Golden modules are not written because of non-matching
# instance names in Revised:
# ffd_param_clear_n_LENGTH64 (Instance: if_id_datapath_ffd) (G)
# master_memory_map_DATA_WIDTH32_ADDR_WIDTH7 (Instance: memory_map) (G)
# adder_LENGTH32_1 (Instance: adder_pc_prev_4) (G)
# uart_tx_baud_rate5210 (Instance: uart_IP_module/UART_full_duplex/tx_uart) (G)
# double_multiplexor_param_LENGTH32 (Instance: forwardA_mux) (G)
# branch_control_unit (Instance: branch_control) (G)
# Bit_Rate_Pulse_delay_counts5210 (Instance: uart_IP_module/UART_full_duplex/rx_uart/BR_pulse) (G)
# double_multiplexor_param_LENGTH32_0 (Instance: forwardB_mux) (G)
# Delayer_YY250000 (Instance: uart_IP_module/UART_full_duplex/tx_uart/delay_5ms) (G)
# FSM_UART_Rx (Instance: uart_IP_module/UART_full_duplex/rx_uart/FSM_Rx) (G)
# double_multiplexor_param_LENGTH32_1 (Instance: mult_fwd_SW) (G)
# ALU_LENGTH32 (Instance: alu_block) (G)
# ALU_control (Instance: alu_ctrl) (G)
# UART_Rx_baud_rate5210 (Instance: uart_IP_module/UART_full_duplex/rx_uart) (G)
# uart_full_duplex (Instance: uart_IP_module/UART_full_duplex) (G)
# ffd_param_clear_n_LENGTH193 (Instance: id_ex_datapath_ffd) (G)
# forward_unit (Instance: fwd_unit) (G)
# ffd_param_pc_risk_LENGTH32_RST_VAL32h00400000 (Instance: ff_pc) (G)
# uart_IP_DATA_WIDTH32 (Instance: uart_IP_module) (G)
# control_unit (Instance: cu) (G)
# double_multiplexor_param_LENGTH32_2 (Instance: memory_map/memory_map_mult) (G)
# uart_tx_fsm (Instance: uart_IP_module/UART_full_duplex/tx_uart/tx_fsm) (G)
# register_file (Instance: reg_file) (G)
# branch_prediction_DATA_WIDTH32_BRANCH_NO8 (Instance: branch_predictor) (G)
# imm_gen (Instance: immediate_gen) (G)
# instr_memory_DATA_WIDTH32_ADDR_WIDTH10 (Instance: memory_rom) (G)
# double_multiplexor_param_LENGTH32_3 (Instance: mult_alu_param) (G)
# ffd_param_clear_n_LENGTH133 (Instance: mem_wb_datapath_ffd) (G)
# multiplexor_param_LENGTH64 (Instance: mult_if_pipe) (G)
# data_memory_DATA_WIDTH32_ADDR_WIDTH9 (Instance: memory_ram) (G)
# adder_LENGTH32 (Instance: adder_pc_4) (G)
# adder_LENGTH32_0 (Instance: adder_jump) (G)
# ffd_param_clear_n_LENGTH206 (Instance: ex_mem_datapath_ffd) (G)
1 module pairs are written for hierarchical comparison
0
CPU time     : 39.37   seconds
Elapse time  : 57      seconds
Memory usage : 224.69  M bytes
// Command: run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy
// Command: run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy
// Command: vpxmode
// Command: delete set_seq_merge
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[2]  /ex_mem_datapath_ffd_q_reg[34] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[3]  /ex_mem_datapath_ffd_q_reg[35] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[4]  /ex_mem_datapath_ffd_q_reg[36] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[5]  /ex_mem_datapath_ffd_q_reg[37] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[6]  /ex_mem_datapath_ffd_q_reg[38] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[7]  /ex_mem_datapath_ffd_q_reg[39] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[8]  /ex_mem_datapath_ffd_q_reg[40] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[9]  /ex_mem_datapath_ffd_q_reg[41] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[10]  /ex_mem_datapath_ffd_q_reg[42] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[11]  /ex_mem_datapath_ffd_q_reg[43] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[12]  /ex_mem_datapath_ffd_q_reg[44] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[13]  /ex_mem_datapath_ffd_q_reg[45] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[14]  /ex_mem_datapath_ffd_q_reg[46] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[15]  /ex_mem_datapath_ffd_q_reg[47] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[16]  /ex_mem_datapath_ffd_q_reg[48] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[17]  /ex_mem_datapath_ffd_q_reg[49] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[18]  /ex_mem_datapath_ffd_q_reg[50] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[19]  /ex_mem_datapath_ffd_q_reg[51] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[20]  /ex_mem_datapath_ffd_q_reg[52] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[21]  /ex_mem_datapath_ffd_q_reg[53] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[22]  /ex_mem_datapath_ffd_q_reg[54] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[23]  /ex_mem_datapath_ffd_q_reg[55] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[24]  /ex_mem_datapath_ffd_q_reg[56] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[25]  /ex_mem_datapath_ffd_q_reg[57] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[26]  /ex_mem_datapath_ffd_q_reg[58] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[27]  /ex_mem_datapath_ffd_q_reg[59] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[28]  /ex_mem_datapath_ffd_q_reg[60] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[29]  /ex_mem_datapath_ffd_q_reg[61] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[30]  /ex_mem_datapath_ffd_q_reg[62] -Golden
// Command: set_seq_merge /ex_mem_datapath_ffd_q_reg[31]  /ex_mem_datapath_ffd_q_reg[63] -Golden
// Command: tclmode
// Running Module risc_v_top and risc_v_top
// Command: set_root_module risc_v_top -Golden
// Warning: Golden root module is already at 'risc_v_top'
0
// Command: set_root_module risc_v_top -Revised
// Warning: Revised root module is already at 'risc_v_top'
0
// Command: set_module_property -instance / -Golden
0
// Command: set_module_property -instance / -Revised
0
// Command: report_black_box -NOHidden
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Warning: (F34) Converted 96 X assignment(s) as don't care(s)
// (F21) Merged 30 DFF/DLAT(s) due to added instance equivalences (flatten)
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 7038 out of 11606 DFF/DLATs
// Collected 7768 sequential constant(s) via setup info for Golden
// (F18) Converted 154 DFF/DLAT(s) in (G) to ZERO/ONE
CPU time     : 53.87   seconds
Elapse time  : 72      seconds
Memory usage : 226.52  M bytes
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 8091
// Revised key points = 3523
// Mapping key points ...
// Warning: Golden has 7901 unmapped key points
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            3      1         4       
--------------------------------------------------------------------------------
Revised           3      1         4       
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       186       186     
Not-mapped        7901      7901    
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
// Note: A key point group is counted as one key point
// Golden has 30 key point groups
// Warning: Key point mapping is incomplete
CPU time     : 54.53   seconds
Elapse time  : 73      seconds
Memory usage : 226.53  M bytes
// Running automatic setup...
// Converted 7563 DFF/DLAT(s) in (G) to ZERO/ONE
// Converted 50 DFF/DLAT(s) in constant group(s) in (G) to ZERO/ONE
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            3      1         4       
--------------------------------------------------------------------------------
Revised           3      1         4       
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       8087      8087    
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
// Note: A key point group is counted as one key point
// Golden has 30 key point groups
// Automatic setup finished.
0
CPU time     : 64.78   seconds
Elapse time  : 83      seconds
Memory usage : 229.34  M bytes
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules        81               1
Library-cells        480            3810
============================================
Primitives      Golden              Revised
============================================
INPUT                3                    3
OUTPUT               1                    1
--------------------------------------------
AND        *     12724                  431
BUF        *        59                   11
DFF        *      8087                 3519
INV        *       326                 1035
MUX        *     13079                    0
NAND       *        17                    9
NOR        *       889                   23
OR         *      1349                   80
WIRE       *       737                    0
XNOR       *       611                    4
XOR        *      1810                   45
------ word-level --------------------------
ADD        *        16                    0
EQ         *         9                    0
GE         *         3                    0
GT         *         3                    0
LE         *         1                    0
LT         *         3                    0
MULT       *         1                    0
NE         *         4                    0
SLL        *         2                    0
SRL        *         2                    0
SUBTRACT   *         1                    0
WAND       *         1                    0
WINV       *         1                    0
WMUX       *       388                    0
WOR        *         1                    0
WSEL       *        49                    0
WXOR       *         1                    0
------ don't care --------------------------
X-assignments       96                    0
--------------------------------------------
Total            39784                 5157

// Command: report_unmapped_points -summary
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       8087      8087    
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
// Note: A key point group is counted as one key point
// Golden has 30 key point groups
// Command: report_unmapped_points -notmapped

0 unmapped points reported
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -flowgraph -verbose
0
CPU time     : 65.75   seconds
Elapse time  : 84      seconds
Memory usage : 288.09  M bytes
// Command: add_compared_points -all
// 1 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1         1       
================================================================================
Compare results of instance/output/pin equivalences and/or sequential merge      
================================================================================
Compared points      DFF       Total   
--------------------------------------------------------------------------------
Equivalent           30        30      
================================================================================
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
0
CPU time     : 66.22   seconds
Elapse time  : 84      seconds
Memory usage : 288.28  M bytes
// Command: set_system_mode setup
0
// Command: usage
CPU time     : 66.22   seconds
Memory usage : 288.28  M bytes
0
Processed 1 out of 1 module pairs	EQ: 1	NEQ: 0	ABORT: 0

================================================================================
Module Comparison Results
--------------------------------------------------------------------------------
Equivalent                     1
--------------------------------------------------------------------------------
Total                          1
--------------------------------------------------------------------------------
Hierarchical compare : Equivalent 
================================================================================
0
CPU time     : 66.37   seconds
Elapse time  : 84      seconds
Memory usage : 288.32  M bytes
// Command: report_hier_compare_result -dynamicflattened
// Command: report_hier_compare_result -dynamicflattened
0
// Command: report_verification -hier -verbose
// Command: report_verification -hier -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      1
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               no *
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 0
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        no
     Always false constraints detected:                        no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  0
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        2
     Duplicate module definition:                              yes *
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        1%
     Revised design has abnormal ratio of unreachable gates:   yes *
     Ratio of revised unreachable gates:                       83%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
     Always X compared point is detected:                      not checked
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Number of EQ compare points:                              31
     Number of NON-EQ compare points:                          0
     Number of Aborted compare points:                         0
     Number of Uncompared compare points :                     0
================================================================================
pass
// Command: write_verification_information
// Command: write_verification_information
// Verification information is written to rtl_fv_map_db.
0
CPU time     : 66.56   seconds
Elapse time  : 85      seconds
Memory usage : 288.33  M bytes
// Command: report_verification_information
// Command: report_verification_information
// Generating reports on verification information at /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/rtl_fv_map_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             5         10             
mapping             10        10             
sequential_constant 5         10             
sequential_merge    10        10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             65        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 7768      1              sequential_constant.json      
sequential_merge    30        0              sequential_merge.json         
sequential_phase    0         0                                            
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
CPU time     : 66.68   seconds
Elapse time  : 88      seconds
Memory usage : 288.33  M bytes
// Command: set lec_version_required "18.20330"
18.20330
// Command: if {$lec_version >= $lec_version_required} {
//              report_implementation_information
//          }
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase      3519      3519         0         0         0
               Phase mapping         0         0         0         0         0
         Sequential constant      8155      7768       387         0         0
            Sequential merge        30        30         0         0         0
      Sequential unreachable       387       387         0         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         0         0         0         0         0
  Combinational loop breaker         0         0         0         0         0
 HDL indexed expression info         3         0         3         0         0
================================================================================
0
CPU time     : 67.02   seconds
Elapse time  : 88      seconds
Memory usage : 288.33  M bytes
// Command: set_system_mode lec
// Command: set_system_mode lec
0
// Command: puts "No of compare points = [get_compare_points -count]"
// Command: get_compare_points -count
No of compare points = 31
// Command: puts "No of diff points    = [get_compare_points -NONequivalent -count]"
// Command: get_compare_points -NONequivalent -count
No of diff points    = 0
// Command: puts "No of abort points   = [get_compare_points -abort -count]"
// Command: get_compare_points -abort -count
No of abort points   = 0
// Command: puts "No of unknown points = [get_compare_points -unknown -count]"
// Command: get_compare_points -unknown -count
No of unknown points = 0
// Command: if {[get_compare_points -count] == 0} {
//              puts "---------------------------------"
//              puts "ERROR: No compare points detected"
//              puts "---------------------------------"
//          }
// Command: get_compare_points -count
// Command: if {[get_compare_points -NONequivalent -count] > 0} {
//              puts "------------------------------------"
//              puts "ERROR: Different Key Points detected"
//              puts "------------------------------------"
//          }
// Command: get_compare_points -NONequivalent -count
// Command: if {[get_compare_points -abort -count] > 0} {
//              puts "-----------------------------"
//              puts "ERROR: Abort Points detected "
//              puts "-----------------------------"
//          }
// Command: get_compare_points -abort -count
// Command: if {[get_compare_points -unknown -count] > 0} {
//              puts "----------------------------------"
//              puts "ERROR: Unknown Key Points detected"
//              puts "----------------------------------"
//          }
// Command: get_compare_points -unknown -count
// Command: set lec_version_required "19.10100"
19.10100
// Command: if {$lec_version >= $lec_version_required} {
//          analyze_results -logfiles logs_Nov01-02:55:10/rtl2intermediate.lec.log
//          }
// Command: analyze_results -logfiles logs_Nov01-02:55:10/rtl2intermediate.lec.log
// Analyzing logfile 'logs_Nov01-02:55:10/rtl2intermediate.lec.log'
Report Verification Error: no result.
Report Verification Error: no result.
// Warning: Analyze results collects information from the log file but does not
//          qualify the execution or completeness of the run.
// Logfile Results
================================================================================
|                  Conformal Version |21.10-p100 
|                        Root Module |risc_v_top 
|                           CPU Time |67.0 sec
|                       Elapsed Time |88.0 sec
|                             Memory |288.33 MB
|              Power Grid Comparison |N/A 
|               Power Intent Compare |N/A 
|           Supply Power Consistency |N/A 
|        Retention Power Consistency |N/A 
|             Compare Power Crossing |N/A 
|                     LEC Comparison |PASS 
|                 Flatten Comparison |PASS 
|            Hierarchical Comparison |PASS 
|    Hierarchical Comparison Modules |1 
|                      Logfile Lines |1384 
|                       Logfile Name |rtl2intermediate.lec.log 
|              Logfile Modified Time |Wed Nov  1 22:28:27 2023 
|         Implementation Information |fv/risc_v_top 
|       Set Verification Information |/users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/rtl_fv_map_db 
|      Read Verification Information |N/A 
|                   Analysis Elapsed |0.1 sec
|                    Dynamic Flatten |0 
|                    Runtime / #Gate |0.00 sec. 
|    Low-power Rule Check Occurrence |N/A
|Matched back-to-back isolation cell |N/A 
|            Time-consuming commands | 1. set_system_mode lec: 62.0s(70.45%) (execute 5 time(s))
|                                    | 2. usage: 7.0s(7.95%) (execute 2 time(s))
|                                    | 3. elaborate_design: 3.0s(3.41%) (execute 8 time(s))
================================================================================
               
// Compare Strategy
Compare #1: compare (line: 290)
// Compare Settings:
================================================================================
|(default setting)   | 
|Compare Result      | FAIL:INCOMPLETE
================================================================================
Compare #2: compare (line: 291)
// Compare Settings:
================================================================================
|(default setting)   | 
|Compare Result      | PASS
================================================================================
               
               
// Critical Warnings
================================================================================
|Count     |Warning
--------------------------------------------------------------------------------
|43        |(RTL7.10a) Comparison with different data sizes
|3         |(RTL7.3) Array index in RHS might be out of range
|3         |(RTL7.4) Array index in LHS might be out of range
================================================================================
               
               
// Hierarchical Comparison Information
             
#1
// Write Dofile Command          : write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage  -replace -balanced_extraction -input_output_pin_equivalence  -prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose" (line: 779)
// Run Dofile Command            : run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy (line: 975)
// Hierarchical Compare Result   : PASS
           
// Hierarchical Comparison Statistics
================================================================================
|     Modules|       Total|         Max|         Min|         Avg
--------------------------------------------------------------------------------
|           1|          12|          12|          12|          12
================================================================================
  Modules: Total number of modules.
  Total: Sum of all module runtimes(sec).
  Max: Runtime of module with longest runtime.
  Min: Runtime of module with shortest runtime.
  Avg: Average runtime of all modules.
 
// Smart LEC Parallel Hierarchical Comparison Analysis
// Analysis skipped due to brief overall runtime
               
// Resource usages of analysis: Cpu=0.20s Mem=266MB
0
// Command: vpxmode
// Command: vpxmode
