$comment
	File created using the following command:
		vcd file MagnitudeComparator1Bit.msim.vcd -direction
$end
$date
	Sun Dec 04 19:25:29 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module MagnitudeComparator1Bit_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # in_eq $end
$var reg 1 $ in_gt $end
$var reg 1 % in_lt $end
$var wire 1 & out_eq $end
$var wire 1 ' out_gt $end
$var wire 1 ( out_lt $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 out_gt~output_o $end
$var wire 1 1 out_eq~output_o $end
$var wire 1 2 out_lt~output_o $end
$var wire 1 3 B~input_o $end
$var wire 1 4 in_gt~input_o $end
$var wire 1 5 in_eq~input_o $end
$var wire 1 6 A~input_o $end
$var wire 1 7 out_gt~0_combout $end
$var wire 1 8 out_eq~0_combout $end
$var wire 1 9 in_lt~input_o $end
$var wire 1 : out_lt~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
1&
0'
0(
x)
0*
1+
x,
1-
1.
1/
00
11
02
03
04
15
06
07
18
09
0:
$end
#60000
1!
1"
16
13
0)
#200000
0!
0"
06
03
1)
#320000
1!
16
0)
08
17
01
10
0&
1'
#460000
0!
06
1)
18
07
11
00
1&
0'
#620000
1"
13
0)
1:
08
12
01
1(
0&
#720000
0"
03
1)
0:
18
02
11
0(
1&
#760000
1$
14
0)
17
10
1'
#840000
0$
04
1)
07
00
0'
#880000
1%
19
0)
1:
12
1(
#960000
0%
09
1)
0:
02
0(
#1000000
