Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: register_88.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "register_88.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "register_88"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : register_88
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/taravat/Desktop/fpga-project/fpgaProject/imageCompression2/matrix.vhd" in Library work.
Architecture matrix of Entity matrix is up to date.
Compiling vhdl file "C:/Users/taravat/Desktop/fpga-project/fpgaProject/imageCompression2/register_88.vhd" in Library work.
Entity <register_88> compiled.
Entity <register_88> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <register_88> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <register_88> in library <work> (Architecture <Behavioral>).
Entity <register_88> analyzed. Unit <register_88> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <register_88>.
    Related source file is "C:/Users/taravat/Desktop/fpga-project/fpgaProject/imageCompression2/register_88.vhd".
    Register <y<62>> equivalent to <y<61>> has been removed
    Register <y<63>> equivalent to <y<61>> has been removed
    Found 8x1-bit ROM for signal <oe$mux0001> created at line 47.
    Found 1-bit register for signal <oe>.
    Found 1984-bit register for signal <y<0:61>>.
    Found 3-bit up counter for signal <count>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 1985 D-type flip-flop(s).
Unit <register_88> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x1-bit ROM                                           : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 63
 1-bit register                                        : 1
 32-bit register                                       : 62

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <register_88>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_oe_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <register_88> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x1-bit ROM                                           : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 1985
 Flip-Flops                                            : 1985

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <register_88> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block register_88, actual ratio is 149.
Optimizing block <register_88> to meet ratio 100 (+ 5) of 768 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <register_88>, final ratio is 148.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1988
 Flip-Flops                                            : 1988

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : register_88.ngr
Top Level Output File Name         : register_88
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2307

Cell Usage :
# BELS                             : 12
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 8
# FlipFlops/Latches                : 1988
#      FDE                         : 1988
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2306
#      IBUF                        : 257
#      OBUF                        : 2049
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                     1146  out of    768   149% (*) 
 Number of Slice Flip Flops:           1988  out of   1536   129% (*) 
 Number of 4 input LUTs:                 12  out of   1536     0%  
 Number of IOs:                        2307
 Number of bonded IOBs:                2307  out of    124   1860% (*) 
 Number of GCLKs:                         1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1988  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.415ns (Maximum Frequency: 184.668MHz)
   Minimum input arrival time before clock: 5.629ns
   Maximum output required time after clock: 6.306ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.415ns (frequency: 184.668MHz)
  Total number of paths / destination ports: 5961 / 1988
-------------------------------------------------------------------------
Delay:               5.415ns (Levels of Logic = 1)
  Source:            count_0 (FF)
  Destination:       y_36_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_0 to y_36_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.626   1.120  count_0 (count_0)
     LUT4:I1->O          256   0.479   2.666  y_0_not00011 (y_0_not0001)
     FDE:CE                    0.524          y_0_0
    ----------------------------------------
    Total                      5.415ns (1.629ns logic, 3.786ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3972 / 3972
-------------------------------------------------------------------------
Offset:              5.629ns (Levels of Logic = 2)
  Source:            enable (PAD)
  Destination:       y_36_0 (FF)
  Destination Clock: clk rising

  Data Path: enable to y_36_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.715   1.245  enable_IBUF (enable_IBUF)
     LUT4:I0->O          256   0.479   2.666  y_0_not00011 (y_0_not0001)
     FDE:CE                    0.524          y_0_0
    ----------------------------------------
    Total                      5.629ns (1.718ns logic, 3.911ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2049 / 2049
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            y_61_31 (FF)
  Destination:       y<61><31> (PAD)
  Source Clock:      clk rising

  Data Path: y_61_31 to y<61><31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.626   0.771  y_61_31 (y_61_31)
     OBUF:I->O                 4.909          y_61__31_OBUF (y<61><31>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.66 secs
 
--> 

Total memory usage is 4538784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

