<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>dl-trampoline.h source code [glibc_src_2.29/sysdeps/x86_64/dl-trampoline.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'glibc_src_2.29/sysdeps/x86_64/dl-trampoline.h'; var root_path = '../../..'; var data_path = '../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>glibc_src_2.29</a>/<a href='..'>sysdeps</a>/<a href='./'>x86_64</a>/<a href='dl-trampoline.h.html'>dl-trampoline.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* PLT trampolines.  x86-64 version.</i></td></tr>
<tr><th id="2">2</th><td><i>   Copyright (C) 2009-2019 Free Software Foundation, Inc.</i></td></tr>
<tr><th id="3">3</th><td><i>   This file is part of the GNU C Library.</i></td></tr>
<tr><th id="4">4</th><td><i></i></td></tr>
<tr><th id="5">5</th><td><i>   The GNU C Library is free software; you can redistribute it and/or</i></td></tr>
<tr><th id="6">6</th><td><i>   modify it under the terms of the GNU Lesser General Public</i></td></tr>
<tr><th id="7">7</th><td><i>   License as published by the Free Software Foundation; either</i></td></tr>
<tr><th id="8">8</th><td><i>   version 2.1 of the License, or (at your option) any later version.</i></td></tr>
<tr><th id="9">9</th><td><i></i></td></tr>
<tr><th id="10">10</th><td><i>   The GNU C Library is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="11">11</th><td><i>   but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="12">12</th><td><i>   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</i></td></tr>
<tr><th id="13">13</th><td><i>   Lesser General Public License for more details.</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>   You should have received a copy of the GNU Lesser General Public</i></td></tr>
<tr><th id="16">16</th><td><i>   License along with the GNU C Library; if not, see</i></td></tr>
<tr><th id="17">17</th><td><i>   &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.  */</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td>	<span class='error' title="expected identifier or &apos;(&apos;">.</span>text</td></tr>
<tr><th id="20">20</th><td><u>#<span data-ppcond="20">ifdef</span> <span class="macro" data-ref="_M/_dl_runtime_resolve">_dl_runtime_resolve</span></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u># undef REGISTER_SAVE_AREA</u></td></tr>
<tr><th id="23">23</th><td><u># undef LOCAL_STORAGE_AREA</u></td></tr>
<tr><th id="24">24</th><td><u># undef BASE</u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u># if (STATE_SAVE_ALIGNMENT % 16) != 0</u></td></tr>
<tr><th id="27">27</th><td><u>#  error STATE_SAVE_ALIGNMENT must be multples of 16</u></td></tr>
<tr><th id="28">28</th><td><u># endif</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u># if (STATE_SAVE_OFFSET % STATE_SAVE_ALIGNMENT) != 0</u></td></tr>
<tr><th id="31">31</th><td><u>#  error STATE_SAVE_OFFSET must be multples of STATE_SAVE_ALIGNMENT</u></td></tr>
<tr><th id="32">32</th><td><u># endif</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u># if DL_RUNTIME_RESOLVE_REALIGN_STACK</u></td></tr>
<tr><th id="35">35</th><td><i>/* Local stack area before jumping to function address: RBX.  */</i></td></tr>
<tr><th id="36">36</th><td><u>#  define LOCAL_STORAGE_AREA	8</u></td></tr>
<tr><th id="37">37</th><td><u>#  define BASE			rbx</u></td></tr>
<tr><th id="38">38</th><td><u>#  ifdef USE_FXSAVE</u></td></tr>
<tr><th id="39">39</th><td><i>/* Use fxsave to save XMM registers.  */</i></td></tr>
<tr><th id="40">40</th><td><u>#   define REGISTER_SAVE_AREA	(512 + STATE_SAVE_OFFSET)</u></td></tr>
<tr><th id="41">41</th><td><u>#   if (REGISTER_SAVE_AREA % 16) != 0</u></td></tr>
<tr><th id="42">42</th><td><u>#    error REGISTER_SAVE_AREA must be multples of 16</u></td></tr>
<tr><th id="43">43</th><td><u>#   endif</u></td></tr>
<tr><th id="44">44</th><td><u>#  endif</u></td></tr>
<tr><th id="45">45</th><td><u># else</u></td></tr>
<tr><th id="46">46</th><td><u>#  ifndef USE_FXSAVE</u></td></tr>
<tr><th id="47">47</th><td><u>#   error USE_FXSAVE must be defined</u></td></tr>
<tr><th id="48">48</th><td><u>#  endif</u></td></tr>
<tr><th id="49">49</th><td><i>/* Use fxsave to save XMM registers.  */</i></td></tr>
<tr><th id="50">50</th><td><u>#  define REGISTER_SAVE_AREA	(512 + STATE_SAVE_OFFSET + 8)</u></td></tr>
<tr><th id="51">51</th><td><i>/* Local stack area before jumping to function address:  All saved</i></td></tr>
<tr><th id="52">52</th><td><i>   registers.  */</i></td></tr>
<tr><th id="53">53</th><td><u>#  define LOCAL_STORAGE_AREA	REGISTER_SAVE_AREA</u></td></tr>
<tr><th id="54">54</th><td><u>#  define BASE			rsp</u></td></tr>
<tr><th id="55">55</th><td><u>#  if (REGISTER_SAVE_AREA % 16) != 8</u></td></tr>
<tr><th id="56">56</th><td><u>#   error REGISTER_SAVE_AREA must be odd multples of 8</u></td></tr>
<tr><th id="57">57</th><td><u>#  endif</u></td></tr>
<tr><th id="58">58</th><td><u># endif</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>	.globl _dl_runtime_resolve</td></tr>
<tr><th id="61">61</th><td>	.hidden _dl_runtime_resolve</td></tr>
<tr><th id="62">62</th><td>	.type _dl_runtime_resolve, @function</td></tr>
<tr><th id="63">63</th><td>	.align <var>16</var></td></tr>
<tr><th id="64">64</th><td>	cfi_startproc</td></tr>
<tr><th id="65">65</th><td>_dl_runtime_resolve:</td></tr>
<tr><th id="66">66</th><td>	cfi_adjust_cfa_offset(<var>16</var>) # Incorporate PLT</td></tr>
<tr><th id="67">67</th><td>	_CET_ENDBR</td></tr>
<tr><th id="68">68</th><td><u># if DL_RUNTIME_RESOLVE_REALIGN_STACK</u></td></tr>
<tr><th id="69">69</th><td><u>#  if LOCAL_STORAGE_AREA != 8</u></td></tr>
<tr><th id="70">70</th><td><u>#   error LOCAL_STORAGE_AREA must be 8</u></td></tr>
<tr><th id="71">71</th><td><u>#  endif</u></td></tr>
<tr><th id="72">72</th><td>	pushq %rbx			# push subtracts stack by <var>8.</var></td></tr>
<tr><th id="73">73</th><td>	cfi_adjust_cfa_offset(<var>8</var>)</td></tr>
<tr><th id="74">74</th><td>	cfi_rel_offset(%rbx, <var>0</var>)</td></tr>
<tr><th id="75">75</th><td>	mov %RSP_LP, %RBX_LP</td></tr>
<tr><th id="76">76</th><td>	cfi_def_cfa_register(%rbx)</td></tr>
<tr><th id="77">77</th><td>	and $-STATE_SAVE_ALIGNMENT, %RSP_LP</td></tr>
<tr><th id="78">78</th><td><u># endif</u></td></tr>
<tr><th id="79">79</th><td><u># ifdef REGISTER_SAVE_AREA</u></td></tr>
<tr><th id="80">80</th><td>	sub $REGISTER_SAVE_AREA, %RSP_LP</td></tr>
<tr><th id="81">81</th><td><u>#  if !DL_RUNTIME_RESOLVE_REALIGN_STACK</u></td></tr>
<tr><th id="82">82</th><td>	cfi_adjust_cfa_offset(REGISTER_SAVE_AREA)</td></tr>
<tr><th id="83">83</th><td><u>#  endif</u></td></tr>
<tr><th id="84">84</th><td><u># else</u></td></tr>
<tr><th id="85">85</th><td>	<u># Allocate stack space of the required size to save the state.</u></td></tr>
<tr><th id="86">86</th><td><u>#  if IS_IN (rtld)</u></td></tr>
<tr><th id="87">87</th><td>	sub _rtld_local_ro+RTLD_GLOBAL_RO_DL_X86_CPU_FEATURES_OFFSET+XSAVE_STATE_SIZE_OFFSET(%rip), %RSP_LP</td></tr>
<tr><th id="88">88</th><td><u>#  else</u></td></tr>
<tr><th id="89">89</th><td>	sub _dl_x86_cpu_features+XSAVE_STATE_SIZE_OFFSET(%rip), %RSP_LP</td></tr>
<tr><th id="90">90</th><td><u>#  endif</u></td></tr>
<tr><th id="91">91</th><td><u># endif</u></td></tr>
<tr><th id="92">92</th><td>	<u># Preserve registers otherwise clobbered.</u></td></tr>
<tr><th id="93">93</th><td>	movq %rax, REGISTER_SAVE_RAX(%rsp)</td></tr>
<tr><th id="94">94</th><td>	movq %rcx, REGISTER_SAVE_RCX(%rsp)</td></tr>
<tr><th id="95">95</th><td>	movq %rdx, REGISTER_SAVE_RDX(%rsp)</td></tr>
<tr><th id="96">96</th><td>	movq %rsi, REGISTER_SAVE_RSI(%rsp)</td></tr>
<tr><th id="97">97</th><td>	movq %rdi, REGISTER_SAVE_RDI(%rsp)</td></tr>
<tr><th id="98">98</th><td>	movq %r8, REGISTER_SAVE_R8(%rsp)</td></tr>
<tr><th id="99">99</th><td>	movq %r9, REGISTER_SAVE_R9(%rsp)</td></tr>
<tr><th id="100">100</th><td><u># ifdef USE_FXSAVE</u></td></tr>
<tr><th id="101">101</th><td>	fxsave STATE_SAVE_OFFSET(%rsp)</td></tr>
<tr><th id="102">102</th><td><u># else</u></td></tr>
<tr><th id="103">103</th><td>	movl $STATE_SAVE_MASK, %eax</td></tr>
<tr><th id="104">104</th><td>	xorl %edx, %edx</td></tr>
<tr><th id="105">105</th><td>	<u># Clear the XSAVE Header.</u></td></tr>
<tr><th id="106">106</th><td><u>#  ifdef USE_XSAVE</u></td></tr>
<tr><th id="107">107</th><td>	movq %rdx, (STATE_SAVE_OFFSET + <var>512</var>)(%rsp)</td></tr>
<tr><th id="108">108</th><td>	movq %rdx, (STATE_SAVE_OFFSET + <var>512</var> + <var>8</var>)(%rsp)</td></tr>
<tr><th id="109">109</th><td><u>#  endif</u></td></tr>
<tr><th id="110">110</th><td>	movq %rdx, (STATE_SAVE_OFFSET + <var>512</var> + <var>8</var> * <var>2</var>)(%rsp)</td></tr>
<tr><th id="111">111</th><td>	movq %rdx, (STATE_SAVE_OFFSET + <var>512</var> + <var>8</var> * <var>3</var>)(%rsp)</td></tr>
<tr><th id="112">112</th><td>	movq %rdx, (STATE_SAVE_OFFSET + <var>512</var> + <var>8</var> * <var>4</var>)(%rsp)</td></tr>
<tr><th id="113">113</th><td>	movq %rdx, (STATE_SAVE_OFFSET + <var>512</var> + <var>8</var> * <var>5</var>)(%rsp)</td></tr>
<tr><th id="114">114</th><td>	movq %rdx, (STATE_SAVE_OFFSET + <var>512</var> + <var>8</var> * <var>6</var>)(%rsp)</td></tr>
<tr><th id="115">115</th><td>	movq %rdx, (STATE_SAVE_OFFSET + <var>512</var> + <var>8</var> * <var>7</var>)(%rsp)</td></tr>
<tr><th id="116">116</th><td><u>#  ifdef USE_XSAVE</u></td></tr>
<tr><th id="117">117</th><td>	xsave STATE_SAVE_OFFSET(%rsp)</td></tr>
<tr><th id="118">118</th><td><u>#  else</u></td></tr>
<tr><th id="119">119</th><td>	xsavec STATE_SAVE_OFFSET(%rsp)</td></tr>
<tr><th id="120">120</th><td><u>#  endif</u></td></tr>
<tr><th id="121">121</th><td><u># endif</u></td></tr>
<tr><th id="122">122</th><td>	<u># Copy args pushed by PLT in register.</u></td></tr>
<tr><th id="123">123</th><td>	<u># %rdi: link_map, %rsi: reloc_index</u></td></tr>
<tr><th id="124">124</th><td>	mov (LOCAL_STORAGE_AREA + <var>8</var>)(%BASE), %RSI_LP</td></tr>
<tr><th id="125">125</th><td>	mov LOCAL_STORAGE_AREA(%BASE), %RDI_LP</td></tr>
<tr><th id="126">126</th><td>	call _dl_fixup		# Call resolver.</td></tr>
<tr><th id="127">127</th><td>	mov %RAX_LP, %R11_LP	# Save <b>return</b> value</td></tr>
<tr><th id="128">128</th><td>	<u># Get register content back.</u></td></tr>
<tr><th id="129">129</th><td><u># ifdef USE_FXSAVE</u></td></tr>
<tr><th id="130">130</th><td>	fxrstor STATE_SAVE_OFFSET(%rsp)</td></tr>
<tr><th id="131">131</th><td><u># else</u></td></tr>
<tr><th id="132">132</th><td>	movl $STATE_SAVE_MASK, %eax</td></tr>
<tr><th id="133">133</th><td>	xorl %edx, %edx</td></tr>
<tr><th id="134">134</th><td>	xrstor STATE_SAVE_OFFSET(%rsp)</td></tr>
<tr><th id="135">135</th><td><u># endif</u></td></tr>
<tr><th id="136">136</th><td>	movq REGISTER_SAVE_R9(%rsp), %r9</td></tr>
<tr><th id="137">137</th><td>	movq REGISTER_SAVE_R8(%rsp), %r8</td></tr>
<tr><th id="138">138</th><td>	movq REGISTER_SAVE_RDI(%rsp), %rdi</td></tr>
<tr><th id="139">139</th><td>	movq REGISTER_SAVE_RSI(%rsp), %rsi</td></tr>
<tr><th id="140">140</th><td>	movq REGISTER_SAVE_RDX(%rsp), %rdx</td></tr>
<tr><th id="141">141</th><td>	movq REGISTER_SAVE_RCX(%rsp), %rcx</td></tr>
<tr><th id="142">142</th><td>	movq REGISTER_SAVE_RAX(%rsp), %rax</td></tr>
<tr><th id="143">143</th><td><u># if DL_RUNTIME_RESOLVE_REALIGN_STACK</u></td></tr>
<tr><th id="144">144</th><td>	mov %RBX_LP, %RSP_LP</td></tr>
<tr><th id="145">145</th><td>	cfi_def_cfa_register(%rsp)</td></tr>
<tr><th id="146">146</th><td>	movq (%rsp), %rbx</td></tr>
<tr><th id="147">147</th><td>	cfi_restore(%rbx)</td></tr>
<tr><th id="148">148</th><td><u># endif</u></td></tr>
<tr><th id="149">149</th><td>	<u># Adjust stack(PLT did 2 pushes)</u></td></tr>
<tr><th id="150">150</th><td>	add $(LOCAL_STORAGE_AREA + <var>16</var>), %RSP_LP</td></tr>
<tr><th id="151">151</th><td>	cfi_adjust_cfa_offset(-(LOCAL_STORAGE_AREA + <var>16</var>))</td></tr>
<tr><th id="152">152</th><td>	<u># Preserve bound registers.</u></td></tr>
<tr><th id="153">153</th><td>	PRESERVE_BND_REGS_PREFIX</td></tr>
<tr><th id="154">154</th><td>	jmp *%r11		# Jump to function address.</td></tr>
<tr><th id="155">155</th><td>	cfi_endproc</td></tr>
<tr><th id="156">156</th><td>	.size _dl_runtime_resolve, .-_dl_runtime_resolve</td></tr>
<tr><th id="157">157</th><td><u>#<span data-ppcond="20">endif</span></u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><u>#<span data-ppcond="160">if</span> !defined <span class="macro" data-ref="_M/PROF">PROF</span> &amp;&amp; defined <a class="macro" href="dl-trampoline.S.html#67" data-ref="_M/_dl_runtime_profile">_dl_runtime_profile</a></u></td></tr>
<tr><th id="161">161</th><td><u># <span data-ppcond="161">if</span> (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> % <a class="macro" href="dl-trampoline.S.html#64" title="64" data-ref="_M/VEC_SIZE">VEC_SIZE</a>) != 0</u></td></tr>
<tr><th id="162">162</th><td><u>#  error LR_VECTOR_OFFSET must be multples of VEC_SIZE</u></td></tr>
<tr><th id="163">163</th><td><u># <span data-ppcond="161">endif</span></u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>	.globl <a class="macro" href="dl-trampoline.S.html#67" title="_dl_runtime_profile_avx512" data-ref="_M/_dl_runtime_profile">_dl_runtime_profile</a></td></tr>
<tr><th id="166">166</th><td>	.hidden <a class="macro" href="dl-trampoline.S.html#67" title="_dl_runtime_profile_avx512" data-ref="_M/_dl_runtime_profile">_dl_runtime_profile</a></td></tr>
<tr><th id="167">167</th><td>	.type <a class="macro" href="dl-trampoline.S.html#67" title="_dl_runtime_profile_avx512" data-ref="_M/_dl_runtime_profile">_dl_runtime_profile</a>, @function</td></tr>
<tr><th id="168">168</th><td>	.align <var>16</var></td></tr>
<tr><th id="169">169</th><td><a class="macro" href="dl-trampoline.S.html#67" title="_dl_runtime_profile_avx512" data-ref="_M/_dl_runtime_profile">_dl_runtime_profile</a>:</td></tr>
<tr><th id="170">170</th><td>	<a class="macro" href="../generic/sysdep.h.html#40" title=".cfi_startproc" data-ref="_M/cfi_startproc">cfi_startproc</a></td></tr>
<tr><th id="171">171</th><td>	<a class="macro" href="../generic/sysdep.h.html#45" title=".cfi_adjust_cfa_offset 16" data-ref="_M/cfi_adjust_cfa_offset">cfi_adjust_cfa_offset</a>(<var>16</var>) # Incorporate PLT</td></tr>
<tr><th id="172">172</th><td>	<a class="macro" href="../x86/sysdep.h.html#67" title="" data-ref="_M/_CET_ENDBR">_CET_ENDBR</a></td></tr>
<tr><th id="173">173</th><td>	<i>/* The La_x86_64_regs data structure pointed to by the</i></td></tr>
<tr><th id="174">174</th><td><i>	   fourth paramater must be VEC_SIZE-byte aligned.  This must</i></td></tr>
<tr><th id="175">175</th><td><i>	   be explicitly enforced.  We have the set up a dynamically</i></td></tr>
<tr><th id="176">176</th><td><i>	   sized stack frame.  %rbx points to the top half which</i></td></tr>
<tr><th id="177">177</th><td><i>	   has a fixed size and preserves the original stack pointer.  */</i></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>	sub $<var>32</var>, %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a>	# Allocate the local storage.</td></tr>
<tr><th id="180">180</th><td>	<a class="macro" href="../generic/sysdep.h.html#45" title=".cfi_adjust_cfa_offset 32" data-ref="_M/cfi_adjust_cfa_offset">cfi_adjust_cfa_offset</a>(<var>32</var>)</td></tr>
<tr><th id="181">181</th><td>	movq %rbx, (%rsp)</td></tr>
<tr><th id="182">182</th><td>	<a class="macro" href="../generic/sysdep.h.html#47" title=".cfi_rel_offset %rbx, 0" data-ref="_M/cfi_rel_offset">cfi_rel_offset</a>(%rbx, <var>0</var>)</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>	<i>/* On the stack:</i></td></tr>
<tr><th id="185">185</th><td><i>		56(%rbx)	parameter #1</i></td></tr>
<tr><th id="186">186</th><td><i>		48(%rbx)	return address</i></td></tr>
<tr><th id="187">187</th><td><i></i></td></tr>
<tr><th id="188">188</th><td><i>		40(%rbx)	reloc index</i></td></tr>
<tr><th id="189">189</th><td><i>		32(%rbx)	link_map</i></td></tr>
<tr><th id="190">190</th><td><i></i></td></tr>
<tr><th id="191">191</th><td><i>		24(%rbx)	La_x86_64_regs pointer</i></td></tr>
<tr><th id="192">192</th><td><i>		16(%rbx)	framesize</i></td></tr>
<tr><th id="193">193</th><td><i>		 8(%rbx)	rax</i></td></tr>
<tr><th id="194">194</th><td><i>		  (%rbx)	rbx</i></td></tr>
<tr><th id="195">195</th><td><i>	*/</i></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>	movq %rax, <var>8</var>(%rsp)</td></tr>
<tr><th id="198">198</th><td>	mov %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a>, %<a class="macro" href="sysdep.h.html#83" title="rbx" data-ref="_M/RBX_LP">RBX_LP</a></td></tr>
<tr><th id="199">199</th><td>	<a class="macro" href="../generic/sysdep.h.html#43" title=".cfi_def_cfa_register %rbx" data-ref="_M/cfi_def_cfa_register">cfi_def_cfa_register</a>(%rbx)</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>	<i>/* Actively align the La_x86_64_regs structure.  */</i></td></tr>
<tr><th id="202">202</th><td>	and $-<a class="macro" href="dl-trampoline.S.html#64" title="64" data-ref="_M/VEC_SIZE">VEC_SIZE</a>, %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a></td></tr>
<tr><th id="203">203</th><td>	<i>/* sizeof(La_x86_64_regs).  Need extra space for 8 SSE registers</i></td></tr>
<tr><th id="204">204</th><td><i>	   to detect if any xmm0-xmm7 registers are changed by audit</i></td></tr>
<tr><th id="205">205</th><td><i>	   module.  */</i></td></tr>
<tr><th id="206">206</th><td>	sub $(<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>8</var>), %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a></td></tr>
<tr><th id="207">207</th><td>	movq %rsp, <var>24</var>(%rbx)</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>	<i>/* Fill the La_x86_64_regs structure.  */</i></td></tr>
<tr><th id="210">210</th><td>	movq %rdx, <span class="macro" title="0" data-ref="_M/LR_RDX_OFFSET">LR_RDX_OFFSET</span>(%rsp)</td></tr>
<tr><th id="211">211</th><td>	movq %r8,  <span class="macro" title="8" data-ref="_M/LR_R8_OFFSET">LR_R8_OFFSET</span>(%rsp)</td></tr>
<tr><th id="212">212</th><td>	movq %r9,  <span class="macro" title="16" data-ref="_M/LR_R9_OFFSET">LR_R9_OFFSET</span>(%rsp)</td></tr>
<tr><th id="213">213</th><td>	movq %rcx, <span class="macro" title="24" data-ref="_M/LR_RCX_OFFSET">LR_RCX_OFFSET</span>(%rsp)</td></tr>
<tr><th id="214">214</th><td>	movq %rsi, <span class="macro" title="32" data-ref="_M/LR_RSI_OFFSET">LR_RSI_OFFSET</span>(%rsp)</td></tr>
<tr><th id="215">215</th><td>	movq %rdi, <span class="macro" title="40" data-ref="_M/LR_RDI_OFFSET">LR_RDI_OFFSET</span>(%rsp)</td></tr>
<tr><th id="216">216</th><td>	movq %rbp, <span class="macro" title="48" data-ref="_M/LR_RBP_OFFSET">LR_RBP_OFFSET</span>(%rsp)</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>	lea <var>48</var>(%rbx), %<a class="macro" href="sysdep.h.html#81" title="rax" data-ref="_M/RAX_LP">RAX_LP</a></td></tr>
<tr><th id="219">219</th><td>	movq %rax, <span class="macro" title="56" data-ref="_M/LR_RSP_OFFSET">LR_RSP_OFFSET</span>(%rsp)</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>	<i>/* We always store the XMM registers even if AVX is available.</i></td></tr>
<tr><th id="222">222</th><td><i>	   This is to provide backward binary compatibility for existing</i></td></tr>
<tr><th id="223">223</th><td><i>	   audit modules.  */</i></td></tr>
<tr><th id="224">224</th><td>	movaps %xmm0,		   (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span>)(%rsp)</td></tr>
<tr><th id="225">225</th><td>	movaps %xmm1, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> +   <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>)(%rsp)</td></tr>
<tr><th id="226">226</th><td>	movaps %xmm2, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>2</var>)(%rsp)</td></tr>
<tr><th id="227">227</th><td>	movaps %xmm3, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>3</var>)(%rsp)</td></tr>
<tr><th id="228">228</th><td>	movaps %xmm4, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>4</var>)(%rsp)</td></tr>
<tr><th id="229">229</th><td>	movaps %xmm5, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>5</var>)(%rsp)</td></tr>
<tr><th id="230">230</th><td>	movaps %xmm6, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>6</var>)(%rsp)</td></tr>
<tr><th id="231">231</th><td>	movaps %xmm7, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>7</var>)(%rsp)</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u># <span data-ppcond="233">ifndef</span> <span class="macro" data-ref="_M/__ILP32__">__ILP32__</span></u></td></tr>
<tr><th id="234">234</th><td><u>#  <span data-ppcond="234">ifdef</span> <span class="macro" data-ref="_M/HAVE_MPX_SUPPORT">HAVE_MPX_SUPPORT</span></u></td></tr>
<tr><th id="235">235</th><td>	bndmov %bnd0, 		   (<span class="macro" title="704" data-ref="_M/LR_BND_OFFSET">LR_BND_OFFSET</span>)(%rsp)  # Preserve bound</td></tr>
<tr><th id="236">236</th><td>	bndmov %bnd1, (<span class="macro" title="704" data-ref="_M/LR_BND_OFFSET">LR_BND_OFFSET</span> +   <span class="macro" title="16" data-ref="_M/BND_SIZE">BND_SIZE</span>)(%rsp)  # registers. Nops <b>if</b></td></tr>
<tr><th id="237">237</th><td>	bndmov %bnd2, (<span class="macro" title="704" data-ref="_M/LR_BND_OFFSET">LR_BND_OFFSET</span> + <span class="macro" title="16" data-ref="_M/BND_SIZE">BND_SIZE</span>*<var>2</var>)(%rsp)  # MPX not available</td></tr>
<tr><th id="238">238</th><td>	bndmov %bnd3, (<span class="macro" title="704" data-ref="_M/LR_BND_OFFSET">LR_BND_OFFSET</span> + <span class="macro" title="16" data-ref="_M/BND_SIZE">BND_SIZE</span>*<var>3</var>)(%rsp)  # or disabled.</td></tr>
<tr><th id="239">239</th><td><u>#  <span data-ppcond="234">else</span></u></td></tr>
<tr><th id="240">240</th><td>	.byte <var>0x66</var>,<var>0x0f</var>,<var>0x1b</var>,<var>0x84</var>,<var>0x24</var>;.<em>long</em> (LR_BND_OFFSET)</td></tr>
<tr><th id="241">241</th><td>	.byte <var>0x66</var>,<var>0x0f</var>,<var>0x1b</var>,<var>0x8c</var>,<var>0x24</var>;.<em>long</em> (LR_BND_OFFSET + BND_SIZE)</td></tr>
<tr><th id="242">242</th><td>	.byte <var>0x66</var>,<var>0x0f</var>,<var>0x1b</var>,<var>0x94</var>,<var>0x24</var>;.<em>long</em> (LR_BND_OFFSET + BND_SIZE*<var>2</var>)</td></tr>
<tr><th id="243">243</th><td>	.byte <var>0x66</var>,<var>0x0f</var>,<var>0x1b</var>,<var>0x9c</var>,<var>0x24</var>;.<em>long</em> (LR_BND_OFFSET + BND_SIZE*<var>3</var>)</td></tr>
<tr><th id="244">244</th><td><u>#  <span data-ppcond="234">endif</span></u></td></tr>
<tr><th id="245">245</th><td><u># <span data-ppcond="233">endif</span></u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><u># <span data-ppcond="247">ifdef</span> <a class="macro" href="dl-trampoline.S.html#62" data-ref="_M/RESTORE_AVX">RESTORE_AVX</a></u></td></tr>
<tr><th id="248">248</th><td>	<i>/* This is to support AVX audit modules.  */</i></td></tr>
<tr><th id="249">249</th><td>	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> %<a class="macro" href="dl-trampoline.S.html#66" title="zmm0" data-ref="_M/VEC">VEC</a>(<var>0</var>),		      (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span>)(%rsp)</td></tr>
<tr><th id="250">250</th><td>	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> %<a class="macro" href="dl-trampoline.S.html#66" title="zmm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> +   <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>)(%rsp)</td></tr>
<tr><th id="251">251</th><td>	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> %<a class="macro" href="dl-trampoline.S.html#66" title="zmm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>2</var>)(%rsp)</td></tr>
<tr><th id="252">252</th><td>	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> %<a class="macro" href="dl-trampoline.S.html#66" title="zmm3" data-ref="_M/VEC">VEC</a>(<var>3</var>), (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>3</var>)(%rsp)</td></tr>
<tr><th id="253">253</th><td>	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> %<a class="macro" href="dl-trampoline.S.html#66" title="zmm4" data-ref="_M/VEC">VEC</a>(<var>4</var>), (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>4</var>)(%rsp)</td></tr>
<tr><th id="254">254</th><td>	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> %<a class="macro" href="dl-trampoline.S.html#66" title="zmm5" data-ref="_M/VEC">VEC</a>(<var>5</var>), (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>5</var>)(%rsp)</td></tr>
<tr><th id="255">255</th><td>	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> %<a class="macro" href="dl-trampoline.S.html#66" title="zmm6" data-ref="_M/VEC">VEC</a>(<var>6</var>), (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>6</var>)(%rsp)</td></tr>
<tr><th id="256">256</th><td>	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> %<a class="macro" href="dl-trampoline.S.html#66" title="zmm7" data-ref="_M/VEC">VEC</a>(<var>7</var>), (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>7</var>)(%rsp)</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>	<i>/* Save xmm0-xmm7 registers to detect if any of them are</i></td></tr>
<tr><th id="259">259</th><td><i>	   changed by audit module.  */</i></td></tr>
<tr><th id="260">260</th><td>	vmovdqa %xmm0,		    (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span>)(%rsp)</td></tr>
<tr><th id="261">261</th><td>	vmovdqa %xmm1, (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> +   <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>)(%rsp)</td></tr>
<tr><th id="262">262</th><td>	vmovdqa %xmm2, (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>2</var>)(%rsp)</td></tr>
<tr><th id="263">263</th><td>	vmovdqa %xmm3, (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>3</var>)(%rsp)</td></tr>
<tr><th id="264">264</th><td>	vmovdqa %xmm4, (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>4</var>)(%rsp)</td></tr>
<tr><th id="265">265</th><td>	vmovdqa %xmm5, (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>5</var>)(%rsp)</td></tr>
<tr><th id="266">266</th><td>	vmovdqa %xmm6, (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>6</var>)(%rsp)</td></tr>
<tr><th id="267">267</th><td>	vmovdqa %xmm7, (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>7</var>)(%rsp)</td></tr>
<tr><th id="268">268</th><td><u># <span data-ppcond="247">endif</span></u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>	mov %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a>, %<a class="macro" href="sysdep.h.html#84" title="rcx" data-ref="_M/RCX_LP">RCX_LP</a>	# La_x86_64_regs pointer to %rcx.</td></tr>
<tr><th id="271">271</th><td>	mov <var>48</var>(%rbx), %<a class="macro" href="sysdep.h.html#86" title="rdx" data-ref="_M/RDX_LP">RDX_LP</a>	# Load <b>return</b> address <b>if</b> needed.</td></tr>
<tr><th id="272">272</th><td>	mov <var>40</var>(%rbx), %<a class="macro" href="sysdep.h.html#87" title="rsi" data-ref="_M/RSI_LP">RSI_LP</a>	# Copy args pushed by PLT in <em>register</em>.</td></tr>
<tr><th id="273">273</th><td>	mov <var>32</var>(%rbx), %<a class="macro" href="sysdep.h.html#85" title="rdi" data-ref="_M/RDI_LP">RDI_LP</a>	# %rdi: link_map, %rsi: reloc_index</td></tr>
<tr><th id="274">274</th><td>	lea <var>16</var>(%rbx), %<a class="macro" href="sysdep.h.html#89" title="r8" data-ref="_M/R8_LP">R8_LP</a>	# Address of framesize</td></tr>
<tr><th id="275">275</th><td>	call _dl_profile_fixup	# Call resolver.</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>	mov %<a class="macro" href="sysdep.h.html#81" title="rax" data-ref="_M/RAX_LP">RAX_LP</a>, %<a class="macro" href="sysdep.h.html#92" title="r11" data-ref="_M/R11_LP">R11_LP</a>	# Save <b>return</b> value.</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>	movq <var>8</var>(%rbx), %rax	# Get back <em>register</em> content.</td></tr>
<tr><th id="280">280</th><td>	movq <span class="macro" title="0" data-ref="_M/LR_RDX_OFFSET">LR_RDX_OFFSET</span>(%rsp), %rdx</td></tr>
<tr><th id="281">281</th><td>	movq  <span class="macro" title="8" data-ref="_M/LR_R8_OFFSET">LR_R8_OFFSET</span>(%rsp), %r8</td></tr>
<tr><th id="282">282</th><td>	movq  <span class="macro" title="16" data-ref="_M/LR_R9_OFFSET">LR_R9_OFFSET</span>(%rsp), %r9</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>	movaps		    (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span>)(%rsp), %xmm0</td></tr>
<tr><th id="285">285</th><td>	movaps	 (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>)(%rsp), %xmm1</td></tr>
<tr><th id="286">286</th><td>	movaps (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>2</var>)(%rsp), %xmm2</td></tr>
<tr><th id="287">287</th><td>	movaps (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>3</var>)(%rsp), %xmm3</td></tr>
<tr><th id="288">288</th><td>	movaps (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>4</var>)(%rsp), %xmm4</td></tr>
<tr><th id="289">289</th><td>	movaps (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>5</var>)(%rsp), %xmm5</td></tr>
<tr><th id="290">290</th><td>	movaps (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>6</var>)(%rsp), %xmm6</td></tr>
<tr><th id="291">291</th><td>	movaps (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>7</var>)(%rsp), %xmm7</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><u># <span data-ppcond="293">ifdef</span> <a class="macro" href="dl-trampoline.S.html#62" data-ref="_M/RESTORE_AVX">RESTORE_AVX</a></u></td></tr>
<tr><th id="294">294</th><td>	<i>/* Check if any xmm0-xmm7 registers are changed by audit</i></td></tr>
<tr><th id="295">295</th><td><i>	   module.  */</i></td></tr>
<tr><th id="296">296</th><td>	vpcmpeqq (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span>)(%rsp), %xmm0, %xmm8</td></tr>
<tr><th id="297">297</th><td>	vpmovmskb %xmm8, %esi</td></tr>
<tr><th id="298">298</th><td>	cmpl $<var>0xffff</var>, %esi</td></tr>
<tr><th id="299">299</th><td>	je <var>2f</var></td></tr>
<tr><th id="300">300</th><td>	vmovdqa	%xmm0, (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span>)(%rsp)</td></tr>
<tr><th id="301">301</th><td>	jmp <var>1f</var></td></tr>
<tr><th id="302">302</th><td><var>2</var>:	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span>)(%rsp), %<a class="macro" href="dl-trampoline.S.html#66" title="zmm0" data-ref="_M/VEC">VEC</a>(<var>0</var>)</td></tr>
<tr><th id="303">303</th><td>	vmovdqa	%xmm0, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span>)(%rsp)</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><var>1</var>:	vpcmpeqq (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>)(%rsp), %xmm1, %xmm8</td></tr>
<tr><th id="306">306</th><td>	vpmovmskb %xmm8, %esi</td></tr>
<tr><th id="307">307</th><td>	cmpl $<var>0xffff</var>, %esi</td></tr>
<tr><th id="308">308</th><td>	je <var>2f</var></td></tr>
<tr><th id="309">309</th><td>	vmovdqa	%xmm1, (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>)(%rsp)</td></tr>
<tr><th id="310">310</th><td>	jmp <var>1f</var></td></tr>
<tr><th id="311">311</th><td><var>2</var>:	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>)(%rsp), %<a class="macro" href="dl-trampoline.S.html#66" title="zmm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="312">312</th><td>	vmovdqa	%xmm1, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>)(%rsp)</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><var>1</var>:	vpcmpeqq (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>2</var>)(%rsp), %xmm2, %xmm8</td></tr>
<tr><th id="315">315</th><td>	vpmovmskb %xmm8, %esi</td></tr>
<tr><th id="316">316</th><td>	cmpl $<var>0xffff</var>, %esi</td></tr>
<tr><th id="317">317</th><td>	je <var>2f</var></td></tr>
<tr><th id="318">318</th><td>	vmovdqa	%xmm2, (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>2</var>)(%rsp)</td></tr>
<tr><th id="319">319</th><td>	jmp <var>1f</var></td></tr>
<tr><th id="320">320</th><td><var>2</var>:	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>2</var>)(%rsp), %<a class="macro" href="dl-trampoline.S.html#66" title="zmm2" data-ref="_M/VEC">VEC</a>(<var>2</var>)</td></tr>
<tr><th id="321">321</th><td>	vmovdqa	%xmm2, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>2</var>)(%rsp)</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><var>1</var>:	vpcmpeqq (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>3</var>)(%rsp), %xmm3, %xmm8</td></tr>
<tr><th id="324">324</th><td>	vpmovmskb %xmm8, %esi</td></tr>
<tr><th id="325">325</th><td>	cmpl $<var>0xffff</var>, %esi</td></tr>
<tr><th id="326">326</th><td>	je <var>2f</var></td></tr>
<tr><th id="327">327</th><td>	vmovdqa	%xmm3, (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>3</var>)(%rsp)</td></tr>
<tr><th id="328">328</th><td>	jmp <var>1f</var></td></tr>
<tr><th id="329">329</th><td><var>2</var>:	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>3</var>)(%rsp), %<a class="macro" href="dl-trampoline.S.html#66" title="zmm3" data-ref="_M/VEC">VEC</a>(<var>3</var>)</td></tr>
<tr><th id="330">330</th><td>	vmovdqa	%xmm3, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>3</var>)(%rsp)</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><var>1</var>:	vpcmpeqq (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>4</var>)(%rsp), %xmm4, %xmm8</td></tr>
<tr><th id="333">333</th><td>	vpmovmskb %xmm8, %esi</td></tr>
<tr><th id="334">334</th><td>	cmpl $<var>0xffff</var>, %esi</td></tr>
<tr><th id="335">335</th><td>	je <var>2f</var></td></tr>
<tr><th id="336">336</th><td>	vmovdqa	%xmm4, (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>4</var>)(%rsp)</td></tr>
<tr><th id="337">337</th><td>	jmp <var>1f</var></td></tr>
<tr><th id="338">338</th><td><var>2</var>:	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>4</var>)(%rsp), %<a class="macro" href="dl-trampoline.S.html#66" title="zmm4" data-ref="_M/VEC">VEC</a>(<var>4</var>)</td></tr>
<tr><th id="339">339</th><td>	vmovdqa	%xmm4, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>4</var>)(%rsp)</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><var>1</var>:	vpcmpeqq (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>5</var>)(%rsp), %xmm5, %xmm8</td></tr>
<tr><th id="342">342</th><td>	vpmovmskb %xmm8, %esi</td></tr>
<tr><th id="343">343</th><td>	cmpl $<var>0xffff</var>, %esi</td></tr>
<tr><th id="344">344</th><td>	je <var>2f</var></td></tr>
<tr><th id="345">345</th><td>	vmovdqa	%xmm5, (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>5</var>)(%rsp)</td></tr>
<tr><th id="346">346</th><td>	jmp <var>1f</var></td></tr>
<tr><th id="347">347</th><td><var>2</var>:	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>5</var>)(%rsp), %<a class="macro" href="dl-trampoline.S.html#66" title="zmm5" data-ref="_M/VEC">VEC</a>(<var>5</var>)</td></tr>
<tr><th id="348">348</th><td>	vmovdqa	%xmm5, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>5</var>)(%rsp)</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><var>1</var>:	vpcmpeqq (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>6</var>)(%rsp), %xmm6, %xmm8</td></tr>
<tr><th id="351">351</th><td>	vpmovmskb %xmm8, %esi</td></tr>
<tr><th id="352">352</th><td>	cmpl $<var>0xffff</var>, %esi</td></tr>
<tr><th id="353">353</th><td>	je <var>2f</var></td></tr>
<tr><th id="354">354</th><td>	vmovdqa	%xmm6, (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>6</var>)(%rsp)</td></tr>
<tr><th id="355">355</th><td>	jmp <var>1f</var></td></tr>
<tr><th id="356">356</th><td><var>2</var>:	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>6</var>)(%rsp), %<a class="macro" href="dl-trampoline.S.html#66" title="zmm6" data-ref="_M/VEC">VEC</a>(<var>6</var>)</td></tr>
<tr><th id="357">357</th><td>	vmovdqa	%xmm6, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>6</var>)(%rsp)</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><var>1</var>:	vpcmpeqq (<span class="macro" title="768" data-ref="_M/LR_SIZE">LR_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>7</var>)(%rsp), %xmm7, %xmm8</td></tr>
<tr><th id="360">360</th><td>	vpmovmskb %xmm8, %esi</td></tr>
<tr><th id="361">361</th><td>	cmpl $<var>0xffff</var>, %esi</td></tr>
<tr><th id="362">362</th><td>	je <var>2f</var></td></tr>
<tr><th id="363">363</th><td>	vmovdqa	%xmm7, (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>7</var>)(%rsp)</td></tr>
<tr><th id="364">364</th><td>	jmp <var>1f</var></td></tr>
<tr><th id="365">365</th><td><var>2</var>:	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> (<span class="macro" title="192" data-ref="_M/LR_VECTOR_OFFSET">LR_VECTOR_OFFSET</span> + <span class="macro" title="64" data-ref="_M/VECTOR_SIZE">VECTOR_SIZE</span>*<var>7</var>)(%rsp), %<a class="macro" href="dl-trampoline.S.html#66" title="zmm7" data-ref="_M/VEC">VEC</a>(<var>7</var>)</td></tr>
<tr><th id="366">366</th><td>	vmovdqa	%xmm7, (<span class="macro" title="64" data-ref="_M/LR_XMM_OFFSET">LR_XMM_OFFSET</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>*<var>7</var>)(%rsp)</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><var>1</var>:</td></tr>
<tr><th id="369">369</th><td><u># <span data-ppcond="293">endif</span></u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><u># <span data-ppcond="371">ifndef</span> <span class="macro" data-ref="_M/__ILP32__">__ILP32__</span></u></td></tr>
<tr><th id="372">372</th><td><u>#  <span data-ppcond="372">ifdef</span> <span class="macro" data-ref="_M/HAVE_MPX_SUPPORT">HAVE_MPX_SUPPORT</span></u></td></tr>
<tr><th id="373">373</th><td>	bndmov              (<span class="macro" title="704" data-ref="_M/LR_BND_OFFSET">LR_BND_OFFSET</span>)(%rsp), %bnd0  # Restore bound</td></tr>
<tr><th id="374">374</th><td>	bndmov (<span class="macro" title="704" data-ref="_M/LR_BND_OFFSET">LR_BND_OFFSET</span> +   <span class="macro" title="16" data-ref="_M/BND_SIZE">BND_SIZE</span>)(%rsp), %bnd1  # registers.</td></tr>
<tr><th id="375">375</th><td>	bndmov (<span class="macro" title="704" data-ref="_M/LR_BND_OFFSET">LR_BND_OFFSET</span> + <span class="macro" title="16" data-ref="_M/BND_SIZE">BND_SIZE</span>*<var>2</var>)(%rsp), %bnd2</td></tr>
<tr><th id="376">376</th><td>	bndmov (<span class="macro" title="704" data-ref="_M/LR_BND_OFFSET">LR_BND_OFFSET</span> + <span class="macro" title="16" data-ref="_M/BND_SIZE">BND_SIZE</span>*<var>3</var>)(%rsp), %bnd3</td></tr>
<tr><th id="377">377</th><td><u>#  <span data-ppcond="372">else</span></u></td></tr>
<tr><th id="378">378</th><td>	.byte <var>0x66</var>,<var>0x0f</var>,<var>0x1a</var>,<var>0x84</var>,<var>0x24</var>;.<em>long</em> (LR_BND_OFFSET)</td></tr>
<tr><th id="379">379</th><td>	.byte <var>0x66</var>,<var>0x0f</var>,<var>0x1a</var>,<var>0x8c</var>,<var>0x24</var>;.<em>long</em> (LR_BND_OFFSET + BND_SIZE)</td></tr>
<tr><th id="380">380</th><td>	.byte <var>0x66</var>,<var>0x0f</var>,<var>0x1a</var>,<var>0x94</var>,<var>0x24</var>;.<em>long</em> (LR_BND_OFFSET + BND_SIZE*<var>2</var>)</td></tr>
<tr><th id="381">381</th><td>	.byte <var>0x66</var>,<var>0x0f</var>,<var>0x1a</var>,<var>0x9c</var>,<var>0x24</var>;.<em>long</em> (LR_BND_OFFSET + BND_SIZE*<var>3</var>)</td></tr>
<tr><th id="382">382</th><td><u>#  <span data-ppcond="372">endif</span></u></td></tr>
<tr><th id="383">383</th><td><u># <span data-ppcond="371">endif</span></u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>	mov  <var>16</var>(%rbx), %<a class="macro" href="sysdep.h.html#91" title="r10" data-ref="_M/R10_LP">R10_LP</a>	# Anything in framesize?</td></tr>
<tr><th id="386">386</th><td>	test %<a class="macro" href="sysdep.h.html#91" title="r10" data-ref="_M/R10_LP">R10_LP</a>, %<a class="macro" href="sysdep.h.html#91" title="r10" data-ref="_M/R10_LP">R10_LP</a></td></tr>
<tr><th id="387">387</th><td>	<a class="macro" href="dl-trampoline.S.html#49" title="bnd" data-ref="_M/PRESERVE_BND_REGS_PREFIX">PRESERVE_BND_REGS_PREFIX</a></td></tr>
<tr><th id="388">388</th><td>	jns <var>3f</var></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>	<i>/* There's nothing in the frame size, so there</i></td></tr>
<tr><th id="391">391</th><td><i>	   will be no call to the _dl_call_pltexit. */</i></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>	<i>/* Get back registers content.  */</i></td></tr>
<tr><th id="394">394</th><td>	movq <span class="macro" title="24" data-ref="_M/LR_RCX_OFFSET">LR_RCX_OFFSET</span>(%rsp), %rcx</td></tr>
<tr><th id="395">395</th><td>	movq <span class="macro" title="32" data-ref="_M/LR_RSI_OFFSET">LR_RSI_OFFSET</span>(%rsp), %rsi</td></tr>
<tr><th id="396">396</th><td>	movq <span class="macro" title="40" data-ref="_M/LR_RDI_OFFSET">LR_RDI_OFFSET</span>(%rsp), %rdi</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>	mov %<a class="macro" href="sysdep.h.html#83" title="rbx" data-ref="_M/RBX_LP">RBX_LP</a>, %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a></td></tr>
<tr><th id="399">399</th><td>	movq (%rsp), %rbx</td></tr>
<tr><th id="400">400</th><td>	<a class="macro" href="../generic/sysdep.h.html#50" title=".cfi_restore %rbx" data-ref="_M/cfi_restore">cfi_restore</a>(%rbx)</td></tr>
<tr><th id="401">401</th><td>	<a class="macro" href="../generic/sysdep.h.html#43" title=".cfi_def_cfa_register %rsp" data-ref="_M/cfi_def_cfa_register">cfi_def_cfa_register</a>(%rsp)</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>	add $<var>48</var>, %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a>	# Adjust the stack to the <b>return</b> value</td></tr>
<tr><th id="404">404</th><td>				<u># (eats the reloc index and link_map)</u></td></tr>
<tr><th id="405">405</th><td>	<a class="macro" href="../generic/sysdep.h.html#45" title=".cfi_adjust_cfa_offset -48" data-ref="_M/cfi_adjust_cfa_offset">cfi_adjust_cfa_offset</a>(-<var>48</var>)</td></tr>
<tr><th id="406">406</th><td>	<a class="macro" href="dl-trampoline.S.html#49" title="bnd" data-ref="_M/PRESERVE_BND_REGS_PREFIX">PRESERVE_BND_REGS_PREFIX</a></td></tr>
<tr><th id="407">407</th><td>	jmp *%r11		# Jump to function address.</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><var>3</var>:</td></tr>
<tr><th id="410">410</th><td>	<a class="macro" href="../generic/sysdep.h.html#45" title=".cfi_adjust_cfa_offset 48" data-ref="_M/cfi_adjust_cfa_offset">cfi_adjust_cfa_offset</a>(<var>48</var>)</td></tr>
<tr><th id="411">411</th><td>	<a class="macro" href="../generic/sysdep.h.html#47" title=".cfi_rel_offset %rbx, 0" data-ref="_M/cfi_rel_offset">cfi_rel_offset</a>(%rbx, <var>0</var>)</td></tr>
<tr><th id="412">412</th><td>	<a class="macro" href="../generic/sysdep.h.html#43" title=".cfi_def_cfa_register %rbx" data-ref="_M/cfi_def_cfa_register">cfi_def_cfa_register</a>(%rbx)</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>	<i>/* At this point we need to prepare new stack for the function</i></td></tr>
<tr><th id="415">415</th><td><i>	   which has to be called.  We copy the original stack to a</i></td></tr>
<tr><th id="416">416</th><td><i>	   temporary buffer of the size specified by the 'framesize'</i></td></tr>
<tr><th id="417">417</th><td><i>	   returned from _dl_profile_fixup */</i></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>	lea <span class="macro" title="56" data-ref="_M/LR_RSP_OFFSET">LR_RSP_OFFSET</span>(%rbx), %<a class="macro" href="sysdep.h.html#87" title="rsi" data-ref="_M/RSI_LP">RSI_LP</a> # stack</td></tr>
<tr><th id="420">420</th><td>	add $<var>8</var>, %<a class="macro" href="sysdep.h.html#91" title="r10" data-ref="_M/R10_LP">R10_LP</a></td></tr>
<tr><th id="421">421</th><td>	and $-<var>16</var>, %<a class="macro" href="sysdep.h.html#91" title="r10" data-ref="_M/R10_LP">R10_LP</a></td></tr>
<tr><th id="422">422</th><td>	mov %<a class="macro" href="sysdep.h.html#91" title="r10" data-ref="_M/R10_LP">R10_LP</a>, %<a class="macro" href="sysdep.h.html#84" title="rcx" data-ref="_M/RCX_LP">RCX_LP</a></td></tr>
<tr><th id="423">423</th><td>	sub %<a class="macro" href="sysdep.h.html#91" title="r10" data-ref="_M/R10_LP">R10_LP</a>, %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a></td></tr>
<tr><th id="424">424</th><td>	mov %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a>, %<a class="macro" href="sysdep.h.html#85" title="rdi" data-ref="_M/RDI_LP">RDI_LP</a></td></tr>
<tr><th id="425">425</th><td>	shr $<var>3</var>, %<a class="macro" href="sysdep.h.html#84" title="rcx" data-ref="_M/RCX_LP">RCX_LP</a></td></tr>
<tr><th id="426">426</th><td>	rep</td></tr>
<tr><th id="427">427</th><td>	movsq</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>	movq <var>24</var>(%rdi), %rcx	# Get back <em>register</em> content.</td></tr>
<tr><th id="430">430</th><td>	movq <var>32</var>(%rdi), %rsi</td></tr>
<tr><th id="431">431</th><td>	movq <var>40</var>(%rdi), %rdi</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>	<a class="macro" href="dl-trampoline.S.html#49" title="bnd" data-ref="_M/PRESERVE_BND_REGS_PREFIX">PRESERVE_BND_REGS_PREFIX</a></td></tr>
<tr><th id="434">434</th><td>	call *%r11</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>	mov <var>24</var>(%rbx), %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a>	# Drop the copied stack content</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>	<i>/* Now we have to prepare the La_x86_64_retval structure for the</i></td></tr>
<tr><th id="439">439</th><td><i>	   _dl_call_pltexit.  The La_x86_64_regs is being pointed by rsp now,</i></td></tr>
<tr><th id="440">440</th><td><i>	   so we just need to allocate the sizeof(La_x86_64_retval) space on</i></td></tr>
<tr><th id="441">441</th><td><i>	   the stack, since the alignment has already been taken care of. */</i></td></tr>
<tr><th id="442">442</th><td><u># <span data-ppcond="442">ifdef</span> <a class="macro" href="dl-trampoline.S.html#62" data-ref="_M/RESTORE_AVX">RESTORE_AVX</a></u></td></tr>
<tr><th id="443">443</th><td>	<i>/* sizeof(La_x86_64_retval).  Need extra space for 2 SSE</i></td></tr>
<tr><th id="444">444</th><td><i>	   registers to detect if xmm0/xmm1 registers are changed</i></td></tr>
<tr><th id="445">445</th><td><i>	   by audit module.  Since rsp is aligned to VEC_SIZE, we</i></td></tr>
<tr><th id="446">446</th><td><i>	   need to make sure that the address of La_x86_64_retval +</i></td></tr>
<tr><th id="447">447</th><td><i>	   LRV_VECTOR0_OFFSET is aligned to VEC_SIZE.  */</i></td></tr>
<tr><th id="448">448</th><td><u>#  define <dfn class="macro" id="_M/LRV_SPACE" data-ref="_M/LRV_SPACE">LRV_SPACE</dfn> (LRV_SIZE + XMM_SIZE*2)</u></td></tr>
<tr><th id="449">449</th><td><u>#  define <dfn class="macro" id="_M/LRV_MISALIGNED" data-ref="_M/LRV_MISALIGNED">LRV_MISALIGNED</dfn> ((LRV_SIZE + LRV_VECTOR0_OFFSET) &amp; (VEC_SIZE - 1))</u></td></tr>
<tr><th id="450">450</th><td><u>#  <span data-ppcond="450">if</span> <a class="macro" href="#449" title="((240 + 80) &amp; (64 - 1))" data-ref="_M/LRV_MISALIGNED">LRV_MISALIGNED</a> == 0</u></td></tr>
<tr><th id="451">451</th><td>	sub $<a class="macro" href="#448" title="(240 + 16*2)" data-ref="_M/LRV_SPACE">LRV_SPACE</a>, %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a></td></tr>
<tr><th id="452">452</th><td><u>#  <span data-ppcond="450">else</span></u></td></tr>
<tr><th id="453">453</th><td>	sub $(LRV_SPACE + VEC_SIZE - LRV_MISALIGNED), %RSP_LP</td></tr>
<tr><th id="454">454</th><td><u>#  <span data-ppcond="450">endif</span></u></td></tr>
<tr><th id="455">455</th><td><u># <span data-ppcond="442">else</span></u></td></tr>
<tr><th id="456">456</th><td>	sub $LRV_SIZE, %RSP_LP	# <b>sizeof</b>(La_x86_64_retval)</td></tr>
<tr><th id="457">457</th><td><u># <span data-ppcond="442">endif</span></u></td></tr>
<tr><th id="458">458</th><td>	mov %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a>, %<a class="macro" href="sysdep.h.html#84" title="rcx" data-ref="_M/RCX_LP">RCX_LP</a>	# La_x86_64_retval argument to %rcx.</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>	<i>/* Fill in the La_x86_64_retval structure.  */</i></td></tr>
<tr><th id="461">461</th><td>	movq %rax, <span class="macro" title="0" data-ref="_M/LRV_RAX_OFFSET">LRV_RAX_OFFSET</span>(%rcx)</td></tr>
<tr><th id="462">462</th><td>	movq %rdx, <span class="macro" title="8" data-ref="_M/LRV_RDX_OFFSET">LRV_RDX_OFFSET</span>(%rcx)</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>	movaps %xmm0, <span class="macro" title="16" data-ref="_M/LRV_XMM0_OFFSET">LRV_XMM0_OFFSET</span>(%rcx)</td></tr>
<tr><th id="465">465</th><td>	movaps %xmm1, <span class="macro" title="32" data-ref="_M/LRV_XMM1_OFFSET">LRV_XMM1_OFFSET</span>(%rcx)</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><u># <span data-ppcond="467">ifdef</span> <a class="macro" href="dl-trampoline.S.html#62" data-ref="_M/RESTORE_AVX">RESTORE_AVX</a></u></td></tr>
<tr><th id="468">468</th><td>	<i>/* This is to support AVX audit modules.  */</i></td></tr>
<tr><th id="469">469</th><td>	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> %<a class="macro" href="dl-trampoline.S.html#66" title="zmm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), <span class="macro" title="80" data-ref="_M/LRV_VECTOR0_OFFSET">LRV_VECTOR0_OFFSET</span>(%rcx)</td></tr>
<tr><th id="470">470</th><td>	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> %<a class="macro" href="dl-trampoline.S.html#66" title="zmm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), <span class="macro" title="144" data-ref="_M/LRV_VECTOR1_OFFSET">LRV_VECTOR1_OFFSET</span>(%rcx)</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>	<i>/* Save xmm0/xmm1 registers to detect if they are changed</i></td></tr>
<tr><th id="473">473</th><td><i>	   by audit module.  */</i></td></tr>
<tr><th id="474">474</th><td>	vmovdqa %xmm0,		  (<span class="macro" title="240" data-ref="_M/LRV_SIZE">LRV_SIZE</span>)(%rcx)</td></tr>
<tr><th id="475">475</th><td>	vmovdqa %xmm1, (<span class="macro" title="240" data-ref="_M/LRV_SIZE">LRV_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>)(%rcx)</td></tr>
<tr><th id="476">476</th><td><u># <span data-ppcond="467">endif</span></u></td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><u># <span data-ppcond="478">ifndef</span> <span class="macro" data-ref="_M/__ILP32__">__ILP32__</span></u></td></tr>
<tr><th id="479">479</th><td><u>#  <span data-ppcond="479">ifdef</span> <span class="macro" data-ref="_M/HAVE_MPX_SUPPORT">HAVE_MPX_SUPPORT</span></u></td></tr>
<tr><th id="480">480</th><td>	bndmov %bnd0, <span class="macro" title="208" data-ref="_M/LRV_BND0_OFFSET">LRV_BND0_OFFSET</span>(%rcx)  # Preserve returned bounds.</td></tr>
<tr><th id="481">481</th><td>	bndmov %bnd1, <span class="macro" title="224" data-ref="_M/LRV_BND1_OFFSET">LRV_BND1_OFFSET</span>(%rcx)</td></tr>
<tr><th id="482">482</th><td><u>#  <span data-ppcond="479">else</span></u></td></tr>
<tr><th id="483">483</th><td>	.byte  <var>0x66</var>,<var>0x0f</var>,<var>0x1b</var>,<var>0x81</var>;.<em>long</em> (LRV_BND0_OFFSET)</td></tr>
<tr><th id="484">484</th><td>	.byte  <var>0x66</var>,<var>0x0f</var>,<var>0x1b</var>,<var>0x89</var>;.<em>long</em> (LRV_BND1_OFFSET)</td></tr>
<tr><th id="485">485</th><td><u>#  <span data-ppcond="479">endif</span></u></td></tr>
<tr><th id="486">486</th><td><u># <span data-ppcond="478">endif</span></u></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>	fstpt <span class="macro" title="48" data-ref="_M/LRV_ST0_OFFSET">LRV_ST0_OFFSET</span>(%rcx)</td></tr>
<tr><th id="489">489</th><td>	fstpt <span class="macro" title="64" data-ref="_M/LRV_ST1_OFFSET">LRV_ST1_OFFSET</span>(%rcx)</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>	movq <var>24</var>(%rbx), %rdx	# La_x86_64_regs argument to %rdx.</td></tr>
<tr><th id="492">492</th><td>	movq <var>40</var>(%rbx), %rsi	# Copy args pushed by PLT in <em>register</em>.</td></tr>
<tr><th id="493">493</th><td>	movq <var>32</var>(%rbx), %rdi	# %rdi: link_map, %rsi: reloc_index</td></tr>
<tr><th id="494">494</th><td>	call _dl_call_pltexit</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>	<i>/* Restore return registers.  */</i></td></tr>
<tr><th id="497">497</th><td>	movq <span class="macro" title="0" data-ref="_M/LRV_RAX_OFFSET">LRV_RAX_OFFSET</span>(%rsp), %rax</td></tr>
<tr><th id="498">498</th><td>	movq <span class="macro" title="8" data-ref="_M/LRV_RDX_OFFSET">LRV_RDX_OFFSET</span>(%rsp), %rdx</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>	movaps <span class="macro" title="16" data-ref="_M/LRV_XMM0_OFFSET">LRV_XMM0_OFFSET</span>(%rsp), %xmm0</td></tr>
<tr><th id="501">501</th><td>	movaps <span class="macro" title="32" data-ref="_M/LRV_XMM1_OFFSET">LRV_XMM1_OFFSET</span>(%rsp), %xmm1</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><u># <span data-ppcond="503">ifdef</span> <a class="macro" href="dl-trampoline.S.html#62" data-ref="_M/RESTORE_AVX">RESTORE_AVX</a></u></td></tr>
<tr><th id="504">504</th><td>	<i>/* Check if xmm0/xmm1 registers are changed by audit module.  */</i></td></tr>
<tr><th id="505">505</th><td>	vpcmpeqq (<span class="macro" title="240" data-ref="_M/LRV_SIZE">LRV_SIZE</span>)(%rsp), %xmm0, %xmm2</td></tr>
<tr><th id="506">506</th><td>	vpmovmskb %xmm2, %esi</td></tr>
<tr><th id="507">507</th><td>	cmpl $<var>0xffff</var>, %esi</td></tr>
<tr><th id="508">508</th><td>	jne <var>1f</var></td></tr>
<tr><th id="509">509</th><td>	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> <span class="macro" title="80" data-ref="_M/LRV_VECTOR0_OFFSET">LRV_VECTOR0_OFFSET</span>(%rsp), %<a class="macro" href="dl-trampoline.S.html#66" title="zmm0" data-ref="_M/VEC">VEC</a>(<var>0</var>)</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><var>1</var>:	vpcmpeqq (<span class="macro" title="240" data-ref="_M/LRV_SIZE">LRV_SIZE</span> + <span class="macro" title="16" data-ref="_M/XMM_SIZE">XMM_SIZE</span>)(%rsp), %xmm1, %xmm2</td></tr>
<tr><th id="512">512</th><td>	vpmovmskb %xmm2, %esi</td></tr>
<tr><th id="513">513</th><td>	cmpl $<var>0xffff</var>, %esi</td></tr>
<tr><th id="514">514</th><td>	jne <var>1f</var></td></tr>
<tr><th id="515">515</th><td>	<a class="macro" href="dl-trampoline.S.html#65" title="vmovdqa64" data-ref="_M/VMOVA">VMOVA</a> <span class="macro" title="144" data-ref="_M/LRV_VECTOR1_OFFSET">LRV_VECTOR1_OFFSET</span>(%rsp), %<a class="macro" href="dl-trampoline.S.html#66" title="zmm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><var>1</var>:</td></tr>
<tr><th id="518">518</th><td><u># <span data-ppcond="503">endif</span></u></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><u># <span data-ppcond="520">ifndef</span> <span class="macro" data-ref="_M/__ILP32__">__ILP32__</span></u></td></tr>
<tr><th id="521">521</th><td><u>#  <span data-ppcond="521">ifdef</span> <span class="macro" data-ref="_M/HAVE_MPX_SUPPORT">HAVE_MPX_SUPPORT</span></u></td></tr>
<tr><th id="522">522</th><td>	bndmov <span class="macro" title="208" data-ref="_M/LRV_BND0_OFFSET">LRV_BND0_OFFSET</span>(%rsp), %bnd0  # Restore bound registers.</td></tr>
<tr><th id="523">523</th><td>	bndmov <span class="macro" title="224" data-ref="_M/LRV_BND1_OFFSET">LRV_BND1_OFFSET</span>(%rsp), %bnd1</td></tr>
<tr><th id="524">524</th><td><u>#  <span data-ppcond="521">else</span></u></td></tr>
<tr><th id="525">525</th><td>	.byte  <var>0x66</var>,<var>0x0f</var>,<var>0x1a</var>,<var>0x84</var>,<var>0x24</var>;.<em>long</em> (LRV_BND0_OFFSET)</td></tr>
<tr><th id="526">526</th><td>	.byte  <var>0x66</var>,<var>0x0f</var>,<var>0x1a</var>,<var>0x8c</var>,<var>0x24</var>;.<em>long</em> (LRV_BND1_OFFSET)</td></tr>
<tr><th id="527">527</th><td><u>#  <span data-ppcond="521">endif</span></u></td></tr>
<tr><th id="528">528</th><td><u># <span data-ppcond="520">endif</span></u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>	fldt <span class="macro" title="64" data-ref="_M/LRV_ST1_OFFSET">LRV_ST1_OFFSET</span>(%rsp)</td></tr>
<tr><th id="531">531</th><td>	fldt <span class="macro" title="48" data-ref="_M/LRV_ST0_OFFSET">LRV_ST0_OFFSET</span>(%rsp)</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>	mov %<a class="macro" href="sysdep.h.html#83" title="rbx" data-ref="_M/RBX_LP">RBX_LP</a>, %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a></td></tr>
<tr><th id="534">534</th><td>	movq (%rsp), %rbx</td></tr>
<tr><th id="535">535</th><td>	<a class="macro" href="../generic/sysdep.h.html#50" title=".cfi_restore %rbx" data-ref="_M/cfi_restore">cfi_restore</a>(%rbx)</td></tr>
<tr><th id="536">536</th><td>	<a class="macro" href="../generic/sysdep.h.html#43" title=".cfi_def_cfa_register %rsp" data-ref="_M/cfi_def_cfa_register">cfi_def_cfa_register</a>(%rsp)</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>	add $<var>48</var>, %<a class="macro" href="sysdep.h.html#88" title="rsp" data-ref="_M/RSP_LP">RSP_LP</a>	# Adjust the stack to the <b>return</b> value</td></tr>
<tr><th id="539">539</th><td>				<u># (eats the reloc index and link_map)</u></td></tr>
<tr><th id="540">540</th><td>	<a class="macro" href="../generic/sysdep.h.html#45" title=".cfi_adjust_cfa_offset -48" data-ref="_M/cfi_adjust_cfa_offset">cfi_adjust_cfa_offset</a>(-<var>48</var>)</td></tr>
<tr><th id="541">541</th><td>	<a class="macro" href="dl-trampoline.S.html#49" title="bnd" data-ref="_M/PRESERVE_BND_REGS_PREFIX">PRESERVE_BND_REGS_PREFIX</a></td></tr>
<tr><th id="542">542</th><td>	retq</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>	<a class="macro" href="../generic/sysdep.h.html#41" title=".cfi_endproc" data-ref="_M/cfi_endproc">cfi_endproc</a></td></tr>
<tr><th id="545">545</th><td>	.size <a class="macro" href="dl-trampoline.S.html#67" title="_dl_runtime_profile_avx512" data-ref="_M/_dl_runtime_profile">_dl_runtime_profile</a>, .-<a class="macro" href="dl-trampoline.S.html#67" title="_dl_runtime_profile_avx512" data-ref="_M/_dl_runtime_profile">_dl_runtime_profile</a></td></tr>
<tr><th id="546">546</th><td><u>#<span data-ppcond="160">endif</span></u></td></tr>
<tr><th id="547">547</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dl-trampoline.S.html'>glibc_src_2.29/sysdeps/x86_64/dl-trampoline.S</a><br/>Generated on <em>2020-Feb-26</em> from project glibc_src_2.29 revision <em>2.29</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
