
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.48;
0.48
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm4_part3";
mvm4_part3
set SRC_FILE "MatMult3.sv";
MatMult3.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./MatMult3.sv
Compiling source file ./MatMult3.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm4_part3'.
Information: Building the design 'data_path' instantiated from design 'mvm4_part3' with
	the parameters "4,8,16,1,6,8". (HDL-193)
Warning:  ./MatMult3.sv:127: signed to unsigned conversion occurs. (VER-318)
Warning:  ./MatMult3.sv:128: signed to unsigned conversion occurs. (VER-318)
Warning:  ./MatMult3.sv:129: signed to unsigned conversion occurs. (VER-318)
Warning:  ./MatMult3.sv:130: signed to unsigned conversion occurs. (VER-318)
Warning:  ./MatMult3.sv:137: signed to unsigned part selection occurs. (VER-318)
Warning:  ./MatMult3.sv:155: signed to unsigned assignment occurs. (VER-318)
Warning:  ./MatMult3.sv:158: signed to unsigned assignment occurs. (VER-318)
Warning:  ./MatMult3.sv:161: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine data_path_MAT_SCALE4_INPUT_WIDTH8_OUTPUT_WIDTH16_INTERREG1_MULT_STAGE6_DELAY8 line 141 in file
		'./MatMult3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        y_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_path_MAT_SCALE4_INPUT_WIDTH8_OUTPUT_WIDTH16_INTERREG1_MULT_STAGE6_DELAY8 line 152 in file
		'./MatMult3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        x_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        x_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        x_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        x_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_a_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_y_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|   delay_timer_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================================================================================
|                                 block name/line                                   | Inputs | Outputs | # sel inputs | MB |
============================================================================================================================
| data_path_MAT_SCALE4_INPUT_WIDTH8_OUTPUT_WIDTH16_INTERREG1_MULT_STAGE6_DELAY8/161 |   4    |   16    |      2       | N  |
============================================================================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'mvm4_part3' with
	the parameters "8". (HDL-193)

Statistics for case statements in always block at line 202 in file
	'./MatMult3.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           217            |     no/auto      |
|           256            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine control_DELAY8 line 202 in file
		'./MatMult3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    in_state_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    out_state_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      en_a_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      en_x_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      en_y_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   clr_addr_a_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   clr_addr_x_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   clr_addr_y_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clr_delay_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'element_layer' instantiated from design 'data_path_MAT_SCALE4_INPUT_WIDTH8_OUTPUT_WIDTH16_INTERREG1_MULT_STAGE6_DELAY8' with
	the parameters "4,8,16,1,6". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mult_layer' instantiated from design 'element_layer_MAT_SCALE4_INPUT_WIDTH8_OUTPUT_WIDTH16_INTERREG1_MULT_STAGE6' with
	the parameters "8,16,6". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'recursive_add_layer' instantiated from design 'element_layer_MAT_SCALE4_INPUT_WIDTH8_OUTPUT_WIDTH16_INTERREG1_MULT_STAGE6' with
	the parameters "4,16,1". (HDL-193)

Inferred memory devices in process
	in routine recursive_add_layer_INPUT_SCALE4_WIDTH16_INTERREG1 line 87 in file
		'./MatMult3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_in_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'add_layer' instantiated from design 'recursive_add_layer_INPUT_SCALE4_WIDTH16_INTERREG1' with
	the parameters "16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'recursive_add_layer' instantiated from design 'recursive_add_layer_INPUT_SCALE4_WIDTH16_INTERREG1' with
	the parameters "2,16". (HDL-193)

Inferred memory devices in process
	in routine recursive_add_layer_INPUT_SCALE2_WIDTH16 line 87 in file
		'./MatMult3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_in_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 8 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'control_DELAY8'
Information: The register 'en_y_reg' is a constant and will be removed. (OPT-1206)
  Processing 'add_layer_WIDTH16_0'
  Processing 'recursive_add_layer_INPUT_SCALE2_WIDTH16_0'
  Processing 'recursive_add_layer_INPUT_SCALE4_WIDTH16_INTERREG1_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_0'
  Processing 'element_layer_MAT_SCALE4_INPUT_WIDTH8_OUTPUT_WIDTH16_INTERREG1_MULT_STAGE6_0'
  Processing 'data_path_MAT_SCALE4_INPUT_WIDTH8_OUTPUT_WIDTH16_INTERREG1_MULT_STAGE6_DELAY8'
  Processing 'mvm4_part3'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'add_layer_WIDTH16_1_DW01_add_0'
  Processing 'add_layer_WIDTH16_5_DW01_add_0'
  Processing 'add_layer_WIDTH16_6_DW01_add_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_1_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_1_DW_mult_tc_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_2_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_2_DW_mult_tc_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_3_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_3_DW_mult_tc_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_4_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_4_DW_mult_tc_0'
  Processing 'add_layer_WIDTH16_2_DW01_add_0'
  Processing 'add_layer_WIDTH16_7_DW01_add_0'
  Processing 'add_layer_WIDTH16_8_DW01_add_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_5_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_5_DW_mult_tc_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_6_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_6_DW_mult_tc_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_7_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_7_DW_mult_tc_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_8_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_8_DW_mult_tc_0'
  Processing 'add_layer_WIDTH16_3_DW01_add_0'
  Processing 'add_layer_WIDTH16_9_DW01_add_0'
  Processing 'add_layer_WIDTH16_10_DW01_add_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_9_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_9_DW_mult_tc_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_10_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_10_DW_mult_tc_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_11_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_11_DW_mult_tc_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_12_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_12_DW_mult_tc_0'
  Processing 'add_layer_WIDTH16_4_DW01_add_0'
  Processing 'add_layer_WIDTH16_11_DW01_add_0'
  Processing 'add_layer_WIDTH16_0_DW01_add_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_13_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_13_DW_mult_tc_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_14_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_14_DW_mult_tc_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_15_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_15_DW_mult_tc_0'
  Processing 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_0_DW_mult_pipe_0'
  Mapping 'mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Checking pipeline property of cell datapath/genblk1[3].element/genblk1[3].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_1_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[3].element/genblk1[3].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_1_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[3].element/genblk1[2].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_2_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[3].element/genblk1[2].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_2_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[3].element/genblk1[1].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_3_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[3].element/genblk1[1].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_3_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[3].element/genblk1[0].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_4_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[3].element/genblk1[0].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_4_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[2].element/genblk1[3].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_5_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[2].element/genblk1[3].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_5_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[2].element/genblk1[2].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_6_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[2].element/genblk1[2].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_6_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[2].element/genblk1[1].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_7_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[2].element/genblk1[1].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_7_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[2].element/genblk1[0].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_8_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[2].element/genblk1[0].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_8_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[1].element/genblk1[3].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_9_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[1].element/genblk1[3].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_9_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[1].element/genblk1[2].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_10_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[1].element/genblk1[2].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_10_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[1].element/genblk1[1].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_11_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[1].element/genblk1[1].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_11_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[1].element/genblk1[0].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_12_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[1].element/genblk1[0].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_12_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[0].element/genblk1[3].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_13_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[0].element/genblk1[3].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_13_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[0].element/genblk1[2].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_14_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[0].element/genblk1[2].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_14_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[0].element/genblk1[1].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_15_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[0].element/genblk1[1].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_15_DW_mult_pipe_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath/genblk1[0].element/genblk1[0].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_0_DW_mult_pipe_0). (RTDC-137)
Information: cell datapath/genblk1[0].element/genblk1[0].mult/genblk1.multiplier (design mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_0_DW_mult_pipe_0) is a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_1_DW_mult_pipe_0 (datapath/genblk1[3].element/genblk1[3].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_2_DW_mult_pipe_0 (datapath/genblk1[3].element/genblk1[2].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_3_DW_mult_pipe_0 (datapath/genblk1[3].element/genblk1[1].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_4_DW_mult_pipe_0 (datapath/genblk1[3].element/genblk1[0].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_5_DW_mult_pipe_0 (datapath/genblk1[2].element/genblk1[3].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_6_DW_mult_pipe_0 (datapath/genblk1[2].element/genblk1[2].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_7_DW_mult_pipe_0 (datapath/genblk1[2].element/genblk1[1].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_8_DW_mult_pipe_0 (datapath/genblk1[2].element/genblk1[0].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_9_DW_mult_pipe_0 (datapath/genblk1[1].element/genblk1[3].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_10_DW_mult_pipe_0 (datapath/genblk1[1].element/genblk1[2].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_11_DW_mult_pipe_0 (datapath/genblk1[1].element/genblk1[1].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_12_DW_mult_pipe_0 (datapath/genblk1[1].element/genblk1[0].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_13_DW_mult_pipe_0 (datapath/genblk1[0].element/genblk1[3].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_14_DW_mult_pipe_0 (datapath/genblk1[0].element/genblk1[2].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_15_DW_mult_pipe_0 (datapath/genblk1[0].element/genblk1[1].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_0_DW_mult_pipe_0 (datapath/genblk1[0].element/genblk1[0].mult/genblk1.multiplier)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.35
  Critical path length = 0.35
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
Information: The register 'datapath/genblk1[3].element/genblk1[3].mult/genblk1.multiplier/clk_r_REG131_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[3].element/genblk1[2].mult/genblk1.multiplier/clk_r_REG132_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[3].element/genblk1[1].mult/genblk1.multiplier/clk_r_REG134_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[3].element/genblk1[0].mult/genblk1.multiplier/clk_r_REG131_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[2].element/genblk1[3].mult/genblk1.multiplier/clk_r_REG132_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[2].element/genblk1[2].mult/genblk1.multiplier/clk_r_REG131_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[2].element/genblk1[1].mult/genblk1.multiplier/clk_r_REG131_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[2].element/genblk1[0].mult/genblk1.multiplier/clk_r_REG133_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[1].element/genblk1[3].mult/genblk1.multiplier/clk_r_REG132_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[1].element/genblk1[2].mult/genblk1.multiplier/clk_r_REG131_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[1].element/genblk1[1].mult/genblk1.multiplier/clk_r_REG132_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[1].element/genblk1[0].mult/genblk1.multiplier/clk_r_REG131_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[0].element/genblk1[3].mult/genblk1.multiplier/clk_r_REG132_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[0].element/genblk1[2].mult/genblk1.multiplier/clk_r_REG131_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[0].element/genblk1[1].mult/genblk1.multiplier/clk_r_REG132_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'datapath/genblk1[0].element/genblk1[0].mult/genblk1.multiplier/clk_r_REG131_S1' is a constant and will be removed. (OPT-1206)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17   25633.4      0.21      40.1       0.0                          
    0:00:17   25633.4      0.21      40.1       0.0                          
    0:00:17   25633.4      0.21      40.1       0.0                          
    0:00:17   25630.7      0.21      40.0       0.0                          
    0:00:17   25630.7      0.21      40.0       0.0                          
    0:00:19   20265.7      0.03       0.9       0.0                          
    0:00:20   20164.7      0.02       0.8       0.0                          
    0:00:20   20181.7      0.02       0.7       0.0                          
    0:00:20   20178.8      0.02       0.7       0.0                          
    0:00:20   20188.3      0.02       0.6       0.0                          
    0:00:20   20194.5      0.02       0.5       0.0                          
    0:00:20   20199.2      0.01       0.4       0.0                          
    0:00:20   20204.0      0.01       0.3       0.0                          
    0:00:20   20207.2      0.01       0.3       0.0                          
    0:00:20   20210.9      0.01       0.2       0.0                          
    0:00:20   20216.0      0.01       0.2       0.0                          
    0:00:20   20228.8      0.01       0.2       0.0                          
    0:00:20   20236.7      0.01       0.1       0.0                          
    0:00:21   20239.9      0.01       0.1       0.0                          
    0:00:21   20244.5      0.01       0.1       0.0                          
    0:00:21   20247.1      0.01       0.1       0.0                          
    0:00:21   20253.5      0.00       0.1       0.0                          
    0:00:21   20253.5      0.00       0.1       0.0                          
    0:00:21   20253.5      0.00       0.1       0.0                          
    0:00:21   20253.5      0.00       0.1       0.0                          
    0:00:21   20253.5      0.00       0.1       0.0                          
    0:00:21   20253.5      0.00       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21   20253.5      0.00       0.1       0.0                          
    0:00:21   20262.5      0.00       0.0       0.0 datapath/y_reg[3][15]/D  
    0:00:21   20269.7      0.00       0.0       0.0 datapath/genblk1[2].element/add/genblk2.next_layer/add_in_reg[0][11]/D
    0:00:21   20270.8      0.00       0.0       0.0                          
    0:00:21   20260.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21   20260.4      0.00       0.0       0.0                          
    0:00:21   20260.4      0.00       0.0       0.0                          
    0:00:21   20216.5      0.00       0.0       0.0                          
    0:00:21   20215.7      0.00       0.0       0.0                          
    0:00:21   20214.9      0.00       0.0       0.0                          
    0:00:21   20214.9      0.00       0.0       0.0                          
    0:00:21   20214.9      0.00       0.0       0.0                          
    0:00:22   20218.7      0.00       0.0       0.0                          
    0:00:22   20213.6      0.00       0.0       0.0                          
    0:00:22   20213.1      0.00       0.0       0.0                          
    0:00:22   20213.1      0.00       0.0       0.0                          
    0:00:22   20213.1      0.00       0.0       0.0                          
    0:00:22   20213.1      0.00       0.0       0.0                          
    0:00:22   20213.1      0.00       0.0       0.0                          
    0:00:22   20213.1      0.00       0.0       0.0                          
    0:00:22   20198.2      0.00       0.0       0.0                          
    0:00:22   20191.5      0.00       0.0       0.0                          
    0:00:22   20190.7      0.00       0.0       0.0                          
    0:00:22   20190.7      0.00       0.0       0.0                          
    0:00:22   20190.7      0.00       0.0       0.0                          
    0:00:22   20190.7      0.00       0.0       0.0                          
    0:00:22   20190.7      0.00       0.0       0.0                          
    0:00:22   20190.7      0.00       0.0       0.0                          
    0:00:22   20178.0      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm4_part3' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'datapath/genblk1[0].element/genblk1[0].mult/genblk1.multiplier/mult_145/net60637': 2754 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm4_part3
Version: J-2014.09-SP5-2
Date   : Fri Oct 23 17:26:09 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm4_part3' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           28
Number of nets:                            39
Number of cells:                            2
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       2

Combinational area:               7459.437964
Buf/Inv area:                      323.456003
Noncombinational area:           12718.523581
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 20177.961544
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm4_part3
Version: J-2014.09-SP5-2
Date   : Fri Oct 23 17:26:11 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm4_part3             5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  24.6176 mW   (97%)
  Net Switching Power  = 638.9033 uW    (3%)
                         ---------
Total Dynamic Power    =  25.2565 mW  (100%)

Cell Leakage Power     = 392.4904 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.4200e+04          210.3185        2.1965e+05        2.4630e+04  (  96.03%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    417.3338          428.5848        1.7285e+05        1.0188e+03  (   3.97%)
--------------------------------------------------------------------------------------------------
Total          2.4618e+04 uW       638.9033 uW     3.9249e+05 nW     2.5649e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm4_part3
Version: J-2014.09-SP5-2
Date   : Fri Oct 23 17:26:11 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: datapath/genblk1[2].element/add/add_in_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datapath/genblk1[2].element/add/genblk2.next_layer/add_in_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm4_part3         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  datapath/genblk1[2].element/add/add_in_reg[1][1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  datapath/genblk1[2].element/add/add_in_reg[1][1]/Q (DFF_X1)
                                                          0.08       0.08 f
  datapath/genblk1[2].element/add/genblk2.genblk1[0].add_two_number/b[1] (add_layer_WIDTH16_8)
                                                          0.00       0.08 f
  datapath/genblk1[2].element/add/genblk2.genblk1[0].add_two_number/adder/B[1] (add_layer_WIDTH16_8_DW01_add_1)
                                                          0.00       0.08 f
  datapath/genblk1[2].element/add/genblk2.genblk1[0].add_two_number/adder/U147/ZN (NOR2_X1)
                                                          0.05       0.14 r
  datapath/genblk1[2].element/add/genblk2.genblk1[0].add_two_number/adder/U179/ZN (OAI21_X1)
                                                          0.04       0.17 f
  datapath/genblk1[2].element/add/genblk2.genblk1[0].add_two_number/adder/U133/ZN (AOI21_X1)
                                                          0.07       0.24 r
  datapath/genblk1[2].element/add/genblk2.genblk1[0].add_two_number/adder/U163/ZN (OAI21_X1)
                                                          0.04       0.28 f
  datapath/genblk1[2].element/add/genblk2.genblk1[0].add_two_number/adder/U154/ZN (AOI21_X1)
                                                          0.06       0.34 r
  datapath/genblk1[2].element/add/genblk2.genblk1[0].add_two_number/adder/U209/ZN (OAI21_X1)
                                                          0.04       0.38 f
  datapath/genblk1[2].element/add/genblk2.genblk1[0].add_two_number/adder/U207/ZN (XNOR2_X1)
                                                          0.05       0.43 f
  datapath/genblk1[2].element/add/genblk2.genblk1[0].add_two_number/adder/SUM[11] (add_layer_WIDTH16_8_DW01_add_1)
                                                          0.00       0.43 f
  datapath/genblk1[2].element/add/genblk2.genblk1[0].add_two_number/out[11] (add_layer_WIDTH16_8)
                                                          0.00       0.43 f
  datapath/genblk1[2].element/add/genblk2.next_layer/in[0][11] (recursive_add_layer_INPUT_SCALE2_WIDTH16_2)
                                                          0.00       0.43 f
  datapath/genblk1[2].element/add/genblk2.next_layer/add_in_reg[0][11]/D (DFF_X1)
                                                          0.01       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.48       0.48
  clock network delay (ideal)                             0.00       0.48
  datapath/genblk1[2].element/add/genblk2.next_layer/add_in_reg[0][11]/CK (DFF_X1)
                                                          0.00       0.48 r
  library setup time                                     -0.04       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/xchen/ese507work/proj2/part3/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_0_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_15_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_14_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_13_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_12_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_11_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_10_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_9_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_8_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_7_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_6_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_5_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_4_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_3_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_2_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mult_layer_INPUT_WIDTH8_OUTPUT_WIDTH16_MULT_STAGE6_1_DW_mult_pipe_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
