/* Copyright (c) 2020, The Linux Foundation. All rights reserved.
*  Copyright (c) 2020, Jebaitedneko.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*/

/ {

	cpus {

		CPU0: cpu@0 {
			clock-frequency = <2666600000>;
			efficiency = <1126>; // 1024
		};
		CPU1: cpu@1 {
			clock-frequency = <2666600000>;
			efficiency = <1126>; // 1024
		};
		CPU2: cpu@2 {
			clock-frequency = <2666600000>;
			efficiency = <1126>; // 1024
		};
		CPU3: cpu@3 {
			clock-frequency = <2666600000>;
			efficiency = <1126>; // 1024
		};
		CPU4: cpu@100 {
			clock-frequency = <2666600000>;
			efficiency = <1024>; // 1126
		};
		CPU5: cpu@101 {
			clock-frequency = <2666600000>;
			efficiency = <1024>; // 1126
		};
		CPU6: cpu@102 {
			clock-frequency = <2666600000>;
			efficiency = <1024>; // 1126
		};
		CPU7: cpu@103 {
			clock-frequency = <2666600000>;
			efficiency = <1024>; // 1126
		};
	};
};

&msm_cpufreq {

	clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk",
			"cpu3_clk", "cpu4_clk", "cpu5_clk",
			"cpu6_clk", "cpu7_clk", "cpu8_clk";
	clocks = <&clock_cpu clk_cci_clk>,
			<&clock_cpu clk_a53_pwr_clk>,
			<&clock_cpu clk_a53_pwr_clk>,
			<&clock_cpu clk_a53_pwr_clk>,
			<&clock_cpu clk_a53_pwr_clk>,
			<&clock_cpu clk_a53_pwr_clk>,
			<&clock_cpu clk_a53_pwr_clk>,
			<&clock_cpu clk_a53_pwr_clk>,
			<&clock_cpu clk_a53_pwr_clk>,
			<&clock_cpu clk_a53_pwr_clk>;

	qcom,cpufreq-table =
		<  435200 >,
		<  652800 >,
		<  870400 >,
		< 1305600 >,
		< 1523200 >,
		< 1740800 >,
		< 1958400 >,
		< 2176000 >,
		< 2393600 >,
		< 2666600 >;
};

&cpubw {

	qcom,bw-tbl =
		<   769 /*  100.8 MHz  */ >,
		<  1611 /*  211.2 MHz  */ >,
		<  2124 /*  278.4 MHz  */ >,
		<  2929 /*  384   MHz  */ >,
		<  3221 /*  422.4 MHz  */ >,
		<  4248 /*  556.8 MHz  */ >,
		<  5126 /*  672   MHz  */ >,
		<  5859 /*  768   MHz  */ >,
		<  6152 /*  806.4 MHz  */ >,
		<  6445 /*  844.8 MHz  */ >,
		<  7104 /*  931.2 MHz  */ >,
		<  7759 /*  1017.0 MHz */ >,
		<  9887 /*  1296.0 MHz */ >;
};

&mincpubw {

	qcom,bw-tbl =
		<   769 /*  100.8 MHz  */ >,
		<  1611 /*  211.2 MHz  */ >,
		<  2124 /*  278.4 MHz  */ >,
		<  2929 /*  384   MHz  */ >,
		<  3221 /*  422.4 MHz  */ >,
		<  4248 /*  556.8 MHz  */ >,
		<  5126 /*  672   MHz  */ >,
		<  5859 /*  768   MHz  */ >,
		<  6152 /*  806.4 MHz  */ >,
		<  6445 /*  844.8 MHz  */ >,
		<  7104 /*  931.2 MHz  */ >,
		<  7759 /*  1017.0 MHz */ >,
		<  9887 /*  1296.0 MHz */ >;
};

&soc {

	devfreq-cpufreq {

		cpubw-cpufreq {

			cpu-to-dev-map =
				<  435200 1611>,
				<  652800 2124>,
				<  870400 3221>,
				< 1305600 6445>,
				< 1523200 6445>,
				< 1740800 6445>,
				< 1958400 7759>,
				< 2176000 7759>,
				< 2393600 9887>,
				< 2666600 9887>;
		};

		mincpubw-cpufreq {

			cpu-to-dev-map =
				<  435200 769>,
				<  652800 1611>,
				<  870400 1611>,
				< 1305600 4248>,
				< 1523200 4248>,
				< 1740800 4248>,
				< 1958400 5859>,
				< 2176000 5859>,
				< 2393600 7104>,
				< 2666600 7104>;
		};
	};
};

&cpubw_compute {

	qcom,core-dev-table =
		<  435200 1611>,
		<  652800 2124>,
		<  870400 3221>,
		< 1305600 6445>,
		< 1523200 6445>,
		< 1740800 6445>,
		< 1958400 7759>,
		< 2176000 7759>,
		< 2393600 9887>,
		< 2666600 9887>;
};

&mincpubw_compute {

	qcom,core-dev-table =
		<  435200 769>,
		<  652800 1611>,
		<  870400 1611>,
		< 1305600 4248>,
		< 1523200 4248>,
		< 1740800 4248>,
		< 1958400 5859>,
		< 2176000 5859>,
		< 2393600 7104>,
		< 2666600 7104>;
};

&clock_cpu {
	qcom,speed7-bin-v0-cl =
		<          0 0>,
		<  435200000 1>,
		<  652800000 2>,
		<  870400000 3>,
		< 1305600000 4>,
		< 1523200000 5>,
		< 1740800000 6>,
		< 1958400000 7>,
		< 2176000000 8>,
		< 2393600000 9>,
		< 2666600000 10>;
	qcom,speed7-bin-v0-cci =
		<          0 0>,
		<  261120000 1>,
		<  414720000 2>,
		<  560640000 3>,
		<  675840000 4>,
		<  721920000 5>,
		<  783360000 6>,
		<  806400000 7>,
		<  860160000 8>,
		<  883200000 9>,
		<  883200000 10>;
};

&apc_cpr {

	/delete-property/ qcom,cpr-aging-ref-voltage;
	/delete-property/ qcom,cpr-aging-allowed-reg-mask;
	/delete-property/ qcom,cpr-aging-allowed-reg-value;
	/delete-property/ qcom,apm-hysteresis-voltage;
	qcom,apm-threshold-voltage = <0>;
};

&apc_vreg {

	/delete-property/ qcom,cpr-open-loop-voltage-fuse-adjustment;
	/delete-property/ qcom,cpr-open-loop-voltage-adjustment;
	/delete-property/ qcom,cpr-open-loop-voltage-min-diff;
	/delete-property/ qcom,cpr-scaled-open-loop-voltage-as-ceiling;
	/delete-property/ qcom,cpr-aging-derate;
	/delete-property/ qcom,cpr-aging-max-voltage-adjustment;
	/delete-property/ qcom,cpr-aging-ref-corner;
	/delete-property/ qcom,cpr-aging-ro-scaling-factor;
	/delete-property/ qcom,allow-aging-voltage-adjustment;
	/delete-property/ qcom,allow-voltage-interpolation;
	/delete-property/ qcom,allow-quotient-interpolation;

	regulator-max-microvolt = <10>;

	qcom,cpr-speed-bin-corners =
		<9 0 7 0 0 0 7 10>;

	qcom,cpr-corners =
		/* Speed bin 0 */
		<9 9 9 9 9 9 9 9>,

		/* Speed bin 1 */
		<0 0 0 0 0 0 0 0>,

		/* Speed bin 2 */
		<7 7 7 7 7 7 7 7>,

		/* Speed bin 3..5 */
		<0 0 0 0 0 0 0 0>,
		<0 0 0 0 0 0 0 0>,
		<0 0 0 0 0 0 0 0>,

		/* Speed bin 6 */
		<7 7 7 7 7 7 7 7>,

		/* Speed bin 7 */
		<10 10 10 10 10 10 10 10>;

	qcom,cpr-corner-fmax-map =
		/* Speed bin 0 */
		<1 2 4 9>,

		/* Speed bin 1 */
		<0 0 0 0>,

		/* Speed bin 2 */
		<1 2 4 7>,

		/* Speed bin 3..5 */
		<0 0 0 0>,
		<0 0 0 0>,
		<0 0 0 0>,

		/* Speed bin 6 */
		<1 2 4 7>,

		/* Speed bin 7 */
		<1 2 4 10>;

	qcom,cpr-voltage-ceiling =
		/* Speed bin 0 */
		<600000  700000 750000 800000 850000
			875000 875000 900000 900000>,

		/* Speed bin 2 */
		<600000  700000 750000 800000 850000
			875000 875000>,

		/* Speed bin 6 */
		<600000  700000 750000 800000 850000
			875000 875000>,

		/* Speed bin 7 */
		<600000  700000 750000 800000 850000
			850000 875000 875000 900000 900000>;

	qcom,cpr-voltage-floor =
		/* Speed bin 0 */
		<350000  350000 350000 350000 350000
			350000  350000 350000 350000>,

		/* Speed bin 2 */
		<350000  350000 350000 350000 350000
			350000  350000>,

		/* Speed bin 6 */
		<350000  350000 350000 350000 350000
			350000  350000>,

		/* Speed bin 7 */
		<350000  350000 350000 350000 350000
			350000  350000 350000 350000 350000>;

	qcom,cpr-floor-to-ceiling-max-range =
	/* Speed bin 0; CPR rev 0..7 */
		<    0     0     0     0     0
			0     0     0     0>,
		<300000 300000 300000 300000 300000
		300000 300000 300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000 300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000 300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000 300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000 300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000 300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000 300000 300000>,

	/* Speed bin 2; CPR rev 0..7 */
		<    0     0     0     0     0
			0     0>,
		<300000 300000 300000 300000 300000
		300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000>,

	/* Speed bin 6; CPR rev 0..7 */
		<    0     0     0     0     0
			0     0>,
		<300000 300000 300000 300000 300000
		300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000>,
		<300000 300000 300000 300000 300000
		300000 300000>,

	/* Speed bin 7; CPR rev 0..7 */
		<(-1) (-1) (-1) (-1) (-1)
		(-1) (-1) (-1) (-1) (-1)>,
		<(-1) (-1) (-1) (-1) (-1)
		(-1) (-1) (-1) (-1) (-1)>,
		<(-1) (-1) (-1) (-1) (-1)
		(-1) (-1) (-1) (-1) (-1)>,
		<(-1) (-1) (-1) (-1) (-1)
		(-1) (-1) (-1) (-1) (-1)>,
		<(-1) (-1) (-1) (-1) (-1)
		(-1) (-1) (-1) (-1) (-1)>,
		<(-1) (-1) (-1) (-1) (-1)
		(-1) (-1) (-1) (-1) (-1)>,
		<(-1) (-1) (-1) (-1) (-1)
		(-1) (-1) (-1) (-1) (-1)>,
		<(-1) (-1) (-1) (-1) (-1)
		(-1) (-1) (-1) (-1) (-1)>;

	qcom,cpr-misc-fuse-voltage-adjustment =
		/* Speed bin 0; misc fuse 0..1 */
		<    0     0     0     0      0
				0     0     0     0>,
		<    0     0 30000     0      0
				0     0     0     0>,

		/* Speed bin 2; misc fuse 0..1 */
		<    0     0     0     0      0
				0     0>,
		<    0     0 30000     0      0
				0     0>,

		/* Speed bin 6; misc fuse 0..1 */
		<    0     0     0     0      0
				0     0>,
		<    0     0 30000     0      0
				0     0>,

		/* Speed bin 7; misc fuse 0..1 */
		<    0     0     0     0      0
				0     0     0     0     0>,
		<    0     0     0    0      0
				0     0     0     0     0>;

	qcom,mem-acc-voltage =
		/* Speed bin 0 */
		<1 1 2 2 2 2 2 2 2>,

		/* Speed bin 2 */
		<1 1 2 2 2 2 2>,

		/* Speed bin 6 */
		<1 1 2 2 2 2 2>,

		/* Speed bin 7 */
		<1 1 2 2 2 2 2 2 2 2>;

	qcom,corner-frequencies =
		/* Speed bin 0 */
		<435200000 1036800000 1401600000
		1689600000 1804800000 1958400000
		2016000000 2208000000 2400000000>,

		/* Speed bin 2 */
		<435200000 1036800000 1401600000
		1689600000 1804800000 1958400000
		2016000000>,

		/* Speed bin 6 */
		<435200000 1036800000 1401600000
		1689600000 1804800000 1958400000
		2016000000>,

		/* Speed bin 7 */
		<
		435200000
		652800000
		870400000
		1305600000
		1523200000
		1740800000
		1958400000
		2176000000
		2393600000
		2666600000
		>;

	qcom,cpr-closed-loop-voltage-fuse-adjustment =
		/* Speed bin 0; CPR rev 0..7 */
		<      0        0        0      0>,
		<  10000 (-15000)        0  25000>,
		<  10000 (-15000)        0  25000>,
		<(-5000) (-30000) (-15000)  10000>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,

		/* Speed bin 1; CPR rev 0..7 */
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,

		/* Speed bin 2; CPR rev 0..7 */
		<      0        0        0      0>,
		<  10000 (-15000)        0  25000>,
		<  10000 (-15000)        0  25000>,
		<(-5000) (-30000) (-15000)  10000>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,

		/* Speed bin 3; CPR rev 0..7 */
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,

		/* Speed bin 4; CPR rev 0..7 */
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,

		/* Speed bin 5; CPR rev 0..7 */
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,

		/* Speed bin 6; CPR rev 0..7 */
		<      0        0        0      0>,
		<  10000 (-15000)        0  25000>,
		<  10000 (-15000)        0  25000>,
		<(-5000) (-30000) (-15000)  10000>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,

		/* Speed bin 7; CPR rev 0..7 */
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>,
		<      0        0        0      0>;
};

&spmi_bus {
	qcom,pm8953@1 {

		/* PM8953 S5 + S6 = VDD_APC supply */
		pm8953_s5: spm-regulator@2000 {
			regulator-min-microvolt = <350000>; /* Default 400000 */
			regulator-max-microvolt = <900000>; /* Default 1140000 */

			pm8953_s5_limit: avs-limit-regulator {
				regulator-min-microvolt = <350000>; /* Default 400000 */
				regulator-max-microvolt = <900000>; /* Default 1140000 */
			};
		};
	};
};

&energy_costs {

	CPU_COST_0: core-cost0 {

		busy-cost-data = <
			435200    2
			652800    6
			870400    8
			1305600   14
			1401600   16
			1523200   20
			1740800   24
			1958400   28
			2176000   48
			2393600   56
			2666600   68
		>;
		idle-cost-data = <
			4 3 2 1
		>;
	};

	CLUSTER_COST_0: cluster-cost0 {

		busy-cost-data = <
			435200    32
			652800    68
			870400    76
			1305600   82
			1401600   84
			1523200   92
			1740800  104
			1958400  128
			2176000  148
			2393600  168
			2666600  188
		>;
		idle-cost-data = <
			4 3 2 1
		>;
	};

	CLUSTER_COST_1: cluster-cost1 {

		busy-cost-data = <
			435200    2
			652800    6
			870400    8
			1305600   14
			1401600   16
			1523200   82
			1740800   92
			1958400  124
			2176000  146
			2393600  168
			2666600  198
		>;
		idle-cost-data = <
			4 3 2 1
		>;
	};
};
