#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001099380 .scope module, "cpu_full_tb" "cpu_full_tb" 2 3;
 .timescale 0 0;
v00000000010f0b50_0 .var "clk_external_tb", 0 0;
v00000000010f0c90_0 .var "reset_full_tb", 0 0;
S_000000000107beb0 .scope module, "test_cpu_full" "cpu_full" 2 6, 3 10 0, S_0000000001099380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_external";
    .port_info 1 /INPUT 1 "reset_full";
v00000000010f0bf0_0 .net "HLT", 0 0, L_00000000010f35d0;  1 drivers
v00000000010ef890_0 .net "INC", 0 0, L_00000000010f2090;  1 drivers
v00000000010ef6b0_0 .net "REDMEM", 0 0, L_00000000010f2a90;  1 drivers
v00000000010ef750_0 .net "REIR", 0 0, L_00000000010f3e90;  1 drivers
v00000000010efa70_0 .net "REPC", 0 0, L_00000000010f30d0;  1 drivers
v00000000010eff70_0 .net "RER", 0 0, L_00000000010f3210;  1 drivers
v00000000010f0510_0 .net "R_alu_datapath_output", 7 0, v00000000010611e0_0;  1 drivers
L_00000000011e0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010ef7f0_0 .net/2u *"_s16", 0 0, L_00000000011e0088;  1 drivers
v00000000010efc50_0 .net "clk", 0 0, L_00000000010f2b30;  1 drivers
v00000000010efb10_0 .net "clk_external", 0 0, v00000000010f0b50_0;  1 drivers
v00000000010f0150_0 .net "control_mem_addr_from_sequencer", 3 0, v00000000010f0470_0;  1 drivers
v00000000010efd90_0 .net "control_mem_out", 9 0, v00000000010f0dd0_0;  1 drivers
v00000000010efcf0_0 .net "cu_A", 1 0, L_00000000010f38f0;  1 drivers
v00000000010efe30_0 .net "cu_B", 1 0, L_00000000010f3f30;  1 drivers
v00000000010f0650_0 .net "data_memory_output", 7 0, v00000000010ef930_0;  1 drivers
v00000000010efed0_0 .net "instruction_output_from_imem", 11 0, v00000000010f05b0_0;  1 drivers
v00000000010f06f0_0 .net "instruction_reg_opcode_output", 3 0, v00000000010f0290_0;  1 drivers
v00000000010f0830_0 .net "instruction_reg_operand_output", 7 0, v00000000010f0330_0;  1 drivers
v00000000010f0a10_0 .net "pc_and_branch_logic_output", 9 0, v0000000001060600_0;  1 drivers
v00000000010f0ab0_0 .net "reset_full", 0 0, v00000000010f0c90_0;  1 drivers
L_00000000010f38f0 .part v00000000010f0dd0_0, 2, 2;
L_00000000010f3f30 .part v00000000010f0dd0_0, 0, 2;
L_00000000010f3210 .part v00000000010f0dd0_0, 4, 1;
L_00000000010f2a90 .part v00000000010f0dd0_0, 5, 1;
L_00000000010f3e90 .part v00000000010f0dd0_0, 6, 1;
L_00000000010f30d0 .part v00000000010f0dd0_0, 7, 1;
L_00000000010f2090 .part v00000000010f0dd0_0, 8, 1;
L_00000000010f35d0 .part v00000000010f0dd0_0, 9, 1;
L_00000000010f2b30 .functor MUXZ 1, v00000000010f0b50_0, L_00000000011e0088, L_00000000010f35d0, C4<>;
S_000000000107c040 .scope module, "PC_and_branch_full" "PC_and_branch" 3 61, 4 10 0, S_000000000107beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_pc";
    .port_info 2 /INPUT 1 "REPC";
    .port_info 3 /INPUT 4 "ir_opcode";
    .port_info 4 /INPUT 1 "INC";
    .port_info 5 /INPUT 8 "R_val";
    .port_info 6 /INPUT 8 "ir_operand_addr";
    .port_info 7 /OUTPUT 10 "pc";
v0000000001060e20_0 .net "INC", 0 0, L_00000000010f2090;  alias, 1 drivers
v0000000001061140_0 .net "REPC", 0 0, L_00000000010f30d0;  alias, 1 drivers
v0000000001060c40_0 .net "R_val", 7 0, v00000000010611e0_0;  alias, 1 drivers
v00000000010613c0_0 .net "clk", 0 0, L_00000000010f2b30;  alias, 1 drivers
v0000000001061320_0 .net "ir_opcode", 3 0, v00000000010f0290_0;  alias, 1 drivers
v0000000001060ec0_0 .net "ir_operand_addr", 7 0, v00000000010f0330_0;  alias, 1 drivers
v0000000001060600_0 .var "pc", 9 0;
v0000000001061000_0 .net "reset_pc", 0 0, v00000000010f0c90_0;  alias, 1 drivers
E_00000000010962b0 .event posedge, v0000000001061000_0, v00000000010613c0_0;
S_0000000001075d80 .scope module, "alu_datapath_full" "alu_datapath" 3 40, 5 3 0, S_000000000107beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_alu_datapath";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "dmem_data";
    .port_info 3 /INPUT 8 "ir_operand";
    .port_info 4 /INPUT 2 "cu_A";
    .port_info 5 /INPUT 2 "cu_B";
    .port_info 6 /INPUT 4 "opcode";
    .port_info 7 /INPUT 1 "RER";
    .port_info 8 /OUTPUT 8 "R";
v0000000001060ce0_0 .var "A", 7 0;
v0000000001060560_0 .var "B", 7 0;
v00000000010611e0_0 .var "R", 7 0;
v0000000001060f60_0 .net "RER", 0 0, L_00000000010f3210;  alias, 1 drivers
v0000000001060ba0_0 .net "clk", 0 0, L_00000000010f2b30;  alias, 1 drivers
v00000000010606a0_0 .net "cu_A", 1 0, L_00000000010f38f0;  alias, 1 drivers
v00000000010609c0_0 .net "cu_B", 1 0, L_00000000010f3f30;  alias, 1 drivers
v00000000010607e0_0 .net "dmem_data", 7 0, v00000000010ef930_0;  alias, 1 drivers
v0000000001060920_0 .net "ir_operand", 7 0, v00000000010f0330_0;  alias, 1 drivers
v0000000001060880_0 .net "opcode", 3 0, v00000000010f0290_0;  alias, 1 drivers
v0000000001060a60_0 .net "reset_alu_datapath", 0 0, v00000000010f0c90_0;  alias, 1 drivers
S_0000000001075f10 .scope module, "control_mem_full" "control_mem" 3 95, 6 7 0, S_000000000107beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_control_word";
    .port_info 2 /INPUT 4 "control_addr";
    .port_info 3 /OUTPUT 10 "control_word";
v00000000010f0e70_0 .net "clk", 0 0, L_00000000010f2b30;  alias, 1 drivers
v00000000010f0f10_0 .net "control_addr", 3 0, v00000000010f0470_0;  alias, 1 drivers
v00000000010ef570 .array "control_buffer", 0 10, 9 0;
v00000000010f0dd0_0 .var "control_word", 9 0;
v00000000010ef4d0_0 .net "reset_control_word", 0 0, v00000000010f0c90_0;  alias, 1 drivers
S_000000000106a050 .scope module, "dmem_full" "dmem" 3 52, 7 1 0, S_000000000107beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_dmem";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "dmem_addr";
    .port_info 3 /INPUT 8 "read_val";
    .port_info 4 /INPUT 1 "REDMEM";
    .port_info 5 /OUTPUT 8 "data";
v00000000010f01f0_0 .net "REDMEM", 0 0, L_00000000010f2a90;  alias, 1 drivers
v00000000010f0970 .array "buffer", 0 255, 7 0;
v00000000010efbb0_0 .net "clk", 0 0, L_00000000010f2b30;  alias, 1 drivers
v00000000010ef930_0 .var "data", 7 0;
v00000000010f03d0_0 .net "dmem_addr", 7 0, v00000000010f0330_0;  alias, 1 drivers
v00000000010ef9d0_0 .net "read_val", 7 0, v00000000010611e0_0;  alias, 1 drivers
v00000000010ef250_0 .net "reset_dmem", 0 0, v00000000010f0c90_0;  alias, 1 drivers
S_000000000106a1e0 .scope module, "instruction_memory_full" "instruction_memory" 3 72, 8 3 0, S_000000000107beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_instruction";
    .port_info 2 /INPUT 10 "instruction_addr_pc";
    .port_info 3 /OUTPUT 12 "instruction";
v00000000010ef070_0 .net "clk", 0 0, L_00000000010f2b30;  alias, 1 drivers
v00000000010f05b0_0 .var "instruction", 11 0;
v00000000010f08d0_0 .net "instruction_addr_pc", 9 0, v0000000001060600_0;  alias, 1 drivers
v00000000010ef2f0 .array "instruction_buffer", 0 1023, 11 0;
v00000000010f0d30_0 .net "reset_instruction", 0 0, v00000000010f0c90_0;  alias, 1 drivers
S_0000000001090b90 .scope module, "instruction_register_full" "instruction_register" 3 79, 9 4 0, S_000000000107beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_ir";
    .port_info 2 /INPUT 12 "instruction";
    .port_info 3 /INPUT 1 "REIR";
    .port_info 4 /OUTPUT 4 "ir_opcode";
    .port_info 5 /OUTPUT 8 "ir_operand_or_addr";
v00000000010ef110_0 .net "REIR", 0 0, L_00000000010f3e90;  alias, 1 drivers
v00000000010f0010_0 .net "clk", 0 0, L_00000000010f2b30;  alias, 1 drivers
v00000000010ef1b0_0 .net "instruction", 11 0, v00000000010f05b0_0;  alias, 1 drivers
v00000000010f0290_0 .var "ir_opcode", 3 0;
v00000000010f0330_0 .var "ir_operand_or_addr", 7 0;
v00000000010ef390_0 .net "reset_ir", 0 0, v00000000010f0c90_0;  alias, 1 drivers
S_0000000001090d20 .scope module, "sequencer_full" "sequencer" 3 88, 10 4 0, S_000000000107beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "control_address";
    .port_info 3 /INPUT 1 "reset_sequencer";
v00000000010ef430_0 .net "clk", 0 0, L_00000000010f2b30;  alias, 1 drivers
v00000000010f0470_0 .var "control_address", 3 0;
v00000000010f0790_0 .var "count", 1 0;
v00000000010f00b0_0 .net "opcode", 3 0, v00000000010f0290_0;  alias, 1 drivers
v00000000010ef610_0 .net "reset_sequencer", 0 0, v00000000010f0c90_0;  alias, 1 drivers
E_0000000001096eb0 .event edge, v0000000001061320_0, v00000000010f0790_0;
    .scope S_0000000001075d80;
T_0 ;
    %wait E_00000000010962b0;
    %load/vec4 v0000000001060a60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000010611e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001060f60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000001060880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000010611e0_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0000000001060ce0_0;
    %load/vec4 v0000000001060560_0;
    %add;
    %assign/vec4 v00000000010611e0_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v0000000001060ce0_0;
    %load/vec4 v0000000001060560_0;
    %sub;
    %assign/vec4 v00000000010611e0_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0000000001060ce0_0;
    %load/vec4 v0000000001060560_0;
    %and;
    %assign/vec4 v00000000010611e0_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0000000001060ce0_0;
    %load/vec4 v0000000001060560_0;
    %or;
    %assign/vec4 v00000000010611e0_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0000000001060ce0_0;
    %load/vec4 v0000000001060560_0;
    %xor;
    %assign/vec4 v00000000010611e0_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000010611e0_0;
    %assign/vec4 v00000000010611e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001075d80;
T_1 ;
    %wait E_00000000010962b0;
    %load/vec4 v0000000001060a60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001060ce0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000010606a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %load/vec4 v0000000001060ce0_0;
    %assign/vec4 v0000000001060ce0_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0000000001060ce0_0;
    %assign/vec4 v0000000001060ce0_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0000000001060ce0_0;
    %assign/vec4 v0000000001060ce0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v00000000010607e0_0;
    %assign/vec4 v0000000001060ce0_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0000000001060920_0;
    %assign/vec4 v0000000001060ce0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001075d80;
T_2 ;
    %wait E_00000000010962b0;
    %load/vec4 v0000000001060a60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001060560_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000010609c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %load/vec4 v0000000001060560_0;
    %assign/vec4 v0000000001060560_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0000000001060560_0;
    %assign/vec4 v0000000001060560_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0000000001060560_0;
    %assign/vec4 v0000000001060560_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v00000000010607e0_0;
    %assign/vec4 v0000000001060560_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0000000001060920_0;
    %assign/vec4 v0000000001060560_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000106a050;
T_3 ;
    %wait E_00000000010962b0;
    %load/vec4 v00000000010ef250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000010ef930_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010f01f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00000000010ef9d0_0;
    %load/vec4 v00000000010f03d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010f0970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000010ef930_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000010f03d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000010f0970, 4;
    %assign/vec4 v00000000010ef930_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000107c040;
T_4 ;
    %wait E_00000000010962b0;
    %load/vec4 v0000000001061000_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000001060600_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000001061140_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000001060e20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000000001061320_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %load/vec4 v0000000001060600_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000000001060600_0, 0;
    %jmp T_4.11;
T_4.6 ;
    %load/vec4 v0000000001060600_0;
    %load/vec4 v0000000001060ec0_0;
    %pad/u 10;
    %add;
    %assign/vec4 v0000000001060600_0, 0;
    %jmp T_4.11;
T_4.7 ;
    %load/vec4 v0000000001060c40_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v0000000001060600_0;
    %load/vec4 v0000000001060ec0_0;
    %pad/u 10;
    %add;
    %assign/vec4 v0000000001060600_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0000000001060600_0;
    %assign/vec4 v0000000001060600_0, 0;
T_4.13 ;
    %jmp T_4.11;
T_4.8 ;
    %load/vec4 v0000000001060c40_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.14, 4;
    %load/vec4 v0000000001060600_0;
    %load/vec4 v0000000001060ec0_0;
    %pad/u 10;
    %add;
    %assign/vec4 v0000000001060600_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0000000001060600_0;
    %assign/vec4 v0000000001060600_0, 0;
T_4.15 ;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0000000001060c40_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_4.16, 4;
    %load/vec4 v0000000001060600_0;
    %load/vec4 v0000000001060ec0_0;
    %pad/u 10;
    %add;
    %assign/vec4 v0000000001060600_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0000000001060600_0;
    %assign/vec4 v0000000001060600_0, 0;
T_4.17 ;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000000001060600_0;
    %assign/vec4 v0000000001060600_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000001060600_0;
    %assign/vec4 v0000000001060600_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000106a1e0;
T_5 ;
    %vpi_call 8 14 "$readmemb", "test_instructions.txt", v00000000010ef2f0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000000000106a1e0;
T_6 ;
    %wait E_00000000010962b0;
    %load/vec4 v00000000010f0d30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000010f05b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000010f08d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000000010ef2f0, 4;
    %assign/vec4 v00000000010f05b0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000001090b90;
T_7 ;
    %wait E_00000000010962b0;
    %load/vec4 v00000000010ef390_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010f0290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000010f0330_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000010ef110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v00000000010ef1b0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v00000000010f0290_0, 0;
    %load/vec4 v00000000010ef1b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000000010f0330_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000010f0290_0;
    %assign/vec4 v00000000010f0290_0, 0;
    %load/vec4 v00000000010f0330_0;
    %assign/vec4 v00000000010f0330_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001090d20;
T_8 ;
    %wait E_00000000010962b0;
    %load/vec4 v00000000010ef610_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000010f0790_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000010f0790_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000010f0790_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000000010f0790_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000000010f0790_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001090d20;
T_9 ;
    %wait E_0000000001096eb0;
    %load/vec4 v00000000010f0790_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000010f0790_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000000010f00b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.19 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000000010f0470_0, 0, 4;
    %jmp T_9.21;
T_9.21 ;
    %pop/vec4 1;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000001075f10;
T_10 ;
    %vpi_call 6 18 "$readmemb", "control_mem_image.txt", v00000000010ef570 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000000001075f10;
T_11 ;
    %wait E_00000000010962b0;
    %load/vec4 v00000000010ef4d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000010f0dd0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000000010f0f10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000010ef570, 4;
    %assign/vec4 v00000000010f0dd0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000001099380;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010f0b50_0, 0;
    %end;
    .thread T_12;
    .scope S_0000000001099380;
T_13 ;
    %delay 5, 0;
    %load/vec4 v00000000010f0b50_0;
    %inv;
    %assign/vec4 v00000000010f0b50_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000001099380;
T_14 ;
    %vpi_call 2 16 "$dumpfile", "cpu_full_gtk.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001099380 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010f0c90_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010f0c90_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010f0c90_0, 0;
    %delay 500, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_full_tb.v";
    "./cpu_full.v";
    "./parts/pc_and_branch_new.v";
    "./parts/alu_datapath.v";
    "./parts/control_mem.v";
    "./parts/dmem.v";
    "./parts/instruction_memory.v";
    "./parts/instruction_register.v";
    "./parts/sequencer.v";
