\hypertarget{liftoff-assembler-ia32-inl_8h}{}\doxysection{/mnt/\+V8\+Source\+Code/src/wasm/baseline/ia32/liftoff-\/assembler-\/ia32-\/inl.h File Reference}
\label{liftoff-assembler-ia32-inl_8h}\index{/mnt/V8SourceCode/src/wasm/baseline/ia32/liftoff-\/assembler-\/ia32-\/inl.h@{/mnt/V8SourceCode/src/wasm/baseline/ia32/liftoff-\/assembler-\/ia32-\/inl.h}}
{\ttfamily \#include $<$optional$>$}\newline
{\ttfamily \#include \char`\"{}src/codegen/assembler.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/interface-\/descriptors-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/heap/mutable-\/page-\/metadata.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/liftoff-\/assembler.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/liftoff-\/register.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/object-\/access.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/simd-\/shuffle.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/value-\/type.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/wasm-\/linkage.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/wasm-\/objects.\+h\char`\"{}}\newline
Include dependency graph for liftoff-\/assembler-\/ia32-\/inl.h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{liftoff-assembler-ia32-inl_8h__incl}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1liftoff_1_1CacheStatePreservingTempRegisters}{v8\+::internal\+::wasm\+::liftoff\+::\+Cache\+State\+Preserving\+Temp\+Registers}}
\end{DoxyCompactItemize}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacev8}{v8}}
\begin{DoxyCompactList}\small\item\em This file provides additional API on top of the default one for making API calls, which come from embedder C++ functions. \end{DoxyCompactList}\item 
 \mbox{\hyperlink{namespacev8_1_1internal}{v8\+::internal}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm}{v8\+::internal\+::wasm}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff}{v8\+::internal\+::wasm\+::liftoff}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_afaf9be2b68b8a1ac89fa0889810db421}{RETURN\+\_\+\+FALSE\+\_\+\+IF\+\_\+\+MISSING\+\_\+\+CPU\+\_\+\+FEATURE}}(\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}})
\item 
\#define \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}}~lasm-\/$>$
\item 
\#define \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a32173f41ea4c67ee8acde012c9729d83}{dop}}(\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}}, ...)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}}~assm-\/$>$
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{v8\+::internal\+::wasm\+::liftoff\+::\+Binop}} \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
 \}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55}{v8\+::internal\+::wasm\+::liftoff\+::\+Div\+Or\+Rem}} \+: uint8\+\_\+t \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Div}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}{v8\+::internal\+::wasm\+::liftoff\+::k\+Rem}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Div}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}{v8\+::internal\+::wasm\+::liftoff\+::k\+Rem}}
 \}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{v8\+::internal\+::wasm\+::liftoff\+::\+Min\+Or\+Max}} \+: uint8\+\_\+t \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{v8\+::internal\+::wasm\+::liftoff\+::k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{v8\+::internal\+::wasm\+::liftoff\+::k\+Max}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{v8\+::internal\+::wasm\+::liftoff\+::k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{v8\+::internal\+::wasm\+::liftoff\+::k\+Max}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{v8\+::internal\+::wasm\+::liftoff\+::k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{v8\+::internal\+::wasm\+::liftoff\+::k\+Max}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Stack\+Slot}} (\mbox{\hyperlink{classint}{int}} offset)
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a494f106511f1c015b2f49e99fccea835}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Half\+Stack\+Slot}} (\mbox{\hyperlink{classint}{int}} offset, Reg\+Pair\+Half half)
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac5a3e98bd32940b0ea30d1aaacdd40a4}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Instance\+Data\+Operand}} ()
\item 
Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9148f339dec4f6d166e629964403b6}{v8\+::internal\+::wasm\+::liftoff\+::\+Mem\+Operand}} (Register base, Register offset\+\_\+reg, \mbox{\hyperlink{classint}{int}} offset\+\_\+imm)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aff73ea33dca7e6455c75446bc081153d}{v8\+::internal\+::wasm\+::liftoff\+::\+Load}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Register base, int32\+\_\+t offset, Value\+Kind kind)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5b4ec0e2d6878faae66b90a7177d5f1d}{v8\+::internal\+::wasm\+::liftoff\+::\+Store}} (Liftoff\+Assembler $\ast$assm, Register base, int32\+\_\+t offset, Liftoff\+Register src, Value\+Kind kind)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab519066d6365573e2714d3c3b9a285e0}{v8\+::internal\+::wasm\+::liftoff\+::push}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register reg, Value\+Kind kind, \mbox{\hyperlink{classint}{int}} padding=0)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8672b11e6544edbbbdc72e89a58b6df0}{v8\+::internal\+::wasm\+::liftoff\+::\+Sign\+Extend\+I32\+To\+I64}} (Assembler $\ast$assm, Liftoff\+Register reg)
\item 
Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7a375ed57e102bb2c459e781a4fcabea}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Tmp\+Byte\+Register}} (Liftoff\+Assembler $\ast$assm, Register candidate)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a639828202ed386be3256a91b1aabcf9b}{v8\+::internal\+::wasm\+::liftoff\+::\+Move\+Stack\+Value}} (Liftoff\+Assembler $\ast$assm, const Operand \&src, const Operand \&dst)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af964037673c226d12ab7deac5d1b2515}{v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Add\+Or\+Sub\+Or\+Exchange32}} (Liftoff\+Assembler $\ast$lasm, Binop binop, Register dst\+\_\+addr, Register offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, Liftoff\+Register value, Liftoff\+Register result, Store\+Type type)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a079013109b86c6614b04dae6538f54a7}{v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop32}} (Liftoff\+Assembler $\ast$lasm, Binop op, Register dst\+\_\+addr, Register offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, Liftoff\+Register value, Liftoff\+Register result, Store\+Type type)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad7b6a5e9e8ae0cb0db939106e8028f95}{v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop64}} (Liftoff\+Assembler $\ast$lasm, Binop op, Register dst\+\_\+addr, Register offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, Liftoff\+Register value, Liftoff\+Register result)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, Register) op$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac45b65ccaedc9092408a22b851ed7582}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Commutative\+Bin\+Op}} (Liftoff\+Assembler $\ast$assm, Register dst, Register lhs, Register rhs)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, int32\+\_\+t) op$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1d3c348a3b01ecef7697bb9b42ac0132}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Commutative\+Bin\+Op\+Imm}} (Liftoff\+Assembler $\ast$assm, Register dst, Register lhs, int32\+\_\+t imm)
\item 
{\footnotesize template$<$bool is\+\_\+signed, Div\+Or\+Rem div\+\_\+or\+\_\+rem$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae7835fb7659cd408cdc03fb7f9c68f40}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Int32\+Div\+Or\+Rem}} (Liftoff\+Assembler $\ast$assm, Register dst, Register lhs, Register rhs, Label $\ast$trap\+\_\+div\+\_\+by\+\_\+zero, Label $\ast$trap\+\_\+div\+\_\+unrepresentable)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac1ccb4ef0a65aa93e65360de2bc827af}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Shift\+Operation}} (Liftoff\+Assembler $\ast$assm, Register dst, Register src, Register amount, void(Assembler\+::$\ast$emit\+\_\+shift)(Register))
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, Register) op, void(\+Assembler\+::$\ast$)(\+Register, Register) op\+\_\+with\+\_\+carry$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a00d7265233a703a60436d47a22bf06de}{v8\+::internal\+::wasm\+::liftoff\+::\+Op\+With\+Carry}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, Liftoff\+Register rhs)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, const Immediate \&) op, void(\+Assembler\+::$\ast$)(\+Register, int32\+\_\+t) op\+\_\+with\+\_\+carry$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_acd212ae4995110954cd8b7a04d9e6e2e}{v8\+::internal\+::wasm\+::liftoff\+::\+Op\+With\+CarryI}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, int64\+\_\+t imm)
\item 
bool \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5c85bc38182e58c012acbbadca2289f3}{v8\+::internal\+::wasm\+::liftoff\+::\+Pair\+Contains}} (Liftoff\+Register pair, Register reg)
\item 
Liftoff\+Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ace67ed199a04227ec5aba3a879080664}{v8\+::internal\+::wasm\+::liftoff\+::\+Replace\+In\+Pair}} (Liftoff\+Register pair, Register old\+\_\+reg, Register new\+\_\+reg)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a705a12be42f1c67619185e71d2382f4c}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit64\+Bit\+Shift\+Operation}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register src, Register amount, void(Macro\+Assembler\+::$\ast$emit\+\_\+shift)(Register, Register))
\item 
{\footnotesize template$<$typename type $>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae4bd3ea5f74470901b29024bb68e24e5}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Float\+Min\+Or\+Max}} (Liftoff\+Assembler $\ast$assm, Double\+Register dst, Double\+Register lhs, Double\+Register rhs, Min\+Or\+Max min\+\_\+or\+\_\+max)
\item 
{\footnotesize template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ada3b00db6e327bbdb00dee673a90ea53}{v8\+::internal\+::wasm\+::liftoff\+::\+Convert\+Float\+To\+Int\+And\+Back}} (Liftoff\+Assembler $\ast$assm, Register dst, Double\+Register src, Double\+Register converted\+\_\+back, Liftoff\+Reg\+List pinned)
\item 
{\footnotesize template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d704191dd872d98b6467c070672012c}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Truncate\+Float\+To\+Int}} (Liftoff\+Assembler $\ast$assm, Register dst, Double\+Register src, Label $\ast$trap)
\item 
{\footnotesize template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2fb6a094cfbdaf03e29e77c7bf5245a0}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Sat\+Truncate\+Float\+To\+Int}} (Liftoff\+Assembler $\ast$assm, Register dst, Double\+Register src)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32156f9db0f38f9969cc0bea0fe39aae}{v8\+::internal\+::wasm\+::liftoff\+::setcc\+\_\+32\+\_\+no\+\_\+spill}} (Liftoff\+Assembler $\ast$assm, Condition cond, Register dst, Register tmp\+\_\+byte\+\_\+reg)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a80e3e8c5c0858f16e39428cf1d65f1f0}{v8\+::internal\+::wasm\+::liftoff\+::setcc\+\_\+32}} (Liftoff\+Assembler $\ast$assm, Condition cond, Register dst)
\item 
Condition \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae129820b32e5fa64e0d428c2a994dae2}{v8\+::internal\+::wasm\+::liftoff\+::cond\+\_\+make\+\_\+unsigned}} (Condition cond)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Double\+Register, Double\+Register) cmp\+\_\+op$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a57ddb424a9c0e833b511dbb7fbef7e26}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Float\+Set\+Cond}} (Liftoff\+Assembler $\ast$assm, Condition cond, Register dst, Double\+Register lhs, Double\+Register rhs)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, XMMRegister) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister) sse\+\_\+op$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae80305a2109b4a454cd4b3144c0a8dac}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Commutative\+Bin\+Op}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, Liftoff\+Register rhs, std\+::optional$<$ Cpu\+Feature $>$ feature=std\+::nullopt)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, XMMRegister) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister) sse\+\_\+op$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9649a3076933cb5068ca1a4001b526}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Non\+Commutative\+Bin\+Op}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, Liftoff\+Register rhs, std\+::optional$<$ Cpu\+Feature $>$ feature=std\+::nullopt)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, XMMRegister) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister) sse\+\_\+op, uint8\+\_\+t width$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d2173ad370e47a4e1d61975dccee563}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Shift\+Op}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register operand, Liftoff\+Register count)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, uint8\+\_\+t) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, uint8\+\_\+t) sse\+\_\+op, uint8\+\_\+t width$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9ba29866cb6fd6cccdd9c02db5c847d5}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Shift\+Op\+Imm}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register operand, int32\+\_\+t count)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc6b0d9fda5cfa7d4a1e354d91d0e72}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Any\+True}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register src)
\item 
{\footnotesize template$<$void(\+Shared\+Macro\+Assembler\+Base\+::$\ast$)(\+XMMRegister, XMMRegister) pcmp$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa93c12dc71e276c0e89bdd30b4bf7f0a}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+All\+True}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register src, std\+::optional$<$ Cpu\+Feature $>$ feature=std\+::nullopt)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af7b4c6f1229767a03fa0c80f33a9252c}{v8\+::internal\+::wasm\+::liftoff\+::\+I32x4\+Ext\+Mul\+Helper}} (Liftoff\+Assembler $\ast$assm, XMMRegister dst, XMMRegister src1, XMMRegister src2, bool low, bool is\+\_\+signed)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static constexpr Liftoff\+Reg\+List \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1bc6aefe031a11152fc27cecc3d0fdb8}{v8\+::internal\+::wasm\+::liftoff\+::k\+Byte\+Regs}}
\item 
constexpr Double\+Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}{v8\+::internal\+::wasm\+::liftoff\+::k\+Scratch\+Double\+Reg}} = xmm7
\item 
constexpr Double\+Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_abfac21c6f172a1f7ea739191eaa149bd}{v8\+::internal\+::wasm\+::liftoff\+::k\+Scratch\+Double\+Reg2}} = xmm0
\item 
constexpr \mbox{\hyperlink{classint}{int}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab9a1f4c6a2d0218fe390a6715ec4e8b3}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub\+Sp\+Size}} = 6
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}\label{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}} 
\index{liftoff-\/assembler-\/ia32-\/inl.h@{liftoff-\/assembler-\/ia32-\/inl.h}!\_\_@{\_\_}}
\index{\_\_@{\_\_}!liftoff-\/assembler-\/ia32-\/inl.h@{liftoff-\/assembler-\/ia32-\/inl.h}}
\doxysubsubsection{\texorpdfstring{\_\_}{\_\_}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+~lasm-\/$>$}



Definition at line 2430 of file liftoff-\/assembler-\/ia32-\/inl.\+h.

\mbox{\Hypertarget{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}\label{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}} 
\index{liftoff-\/assembler-\/ia32-\/inl.h@{liftoff-\/assembler-\/ia32-\/inl.h}!\_\_@{\_\_}}
\index{\_\_@{\_\_}!liftoff-\/assembler-\/ia32-\/inl.h@{liftoff-\/assembler-\/ia32-\/inl.h}}
\doxysubsubsection{\texorpdfstring{\_\_}{\_\_}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+~assm-\/$>$}



Definition at line 2430 of file liftoff-\/assembler-\/ia32-\/inl.\+h.

\mbox{\Hypertarget{liftoff-assembler-ia32-inl_8h_a32173f41ea4c67ee8acde012c9729d83}\label{liftoff-assembler-ia32-inl_8h_a32173f41ea4c67ee8acde012c9729d83}} 
\index{liftoff-\/assembler-\/ia32-\/inl.h@{liftoff-\/assembler-\/ia32-\/inl.h}!dop@{dop}}
\index{dop@{dop}!liftoff-\/assembler-\/ia32-\/inl.h@{liftoff-\/assembler-\/ia32-\/inl.h}}
\doxysubsubsection{\texorpdfstring{dop}{dop}}
{\footnotesize\ttfamily \#define dop(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}},  }\item[{}]{... }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{do} \{                            \(\backslash\)}
\DoxyCodeLine{    if (\textcolor{keyword}{sizeof}(\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}) == 4) \{      \(\backslash\)}
\DoxyCodeLine{      assm-\/>name\#\#s(\_\_VA\_ARGS\_\_); \(\backslash\)}
\DoxyCodeLine{    \} \textcolor{keywordflow}{else} \{                      \(\backslash\)}
\DoxyCodeLine{      assm-\/>name\#\#d(\_\_VA\_ARGS\_\_); \(\backslash\)}
\DoxyCodeLine{    \}                             \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (\textcolor{keyword}{false})}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-ia32-inl_8h_afaf9be2b68b8a1ac89fa0889810db421}\label{liftoff-assembler-ia32-inl_8h_afaf9be2b68b8a1ac89fa0889810db421}} 
\index{liftoff-\/assembler-\/ia32-\/inl.h@{liftoff-\/assembler-\/ia32-\/inl.h}!RETURN\_FALSE\_IF\_MISSING\_CPU\_FEATURE@{RETURN\_FALSE\_IF\_MISSING\_CPU\_FEATURE}}
\index{RETURN\_FALSE\_IF\_MISSING\_CPU\_FEATURE@{RETURN\_FALSE\_IF\_MISSING\_CPU\_FEATURE}!liftoff-\/assembler-\/ia32-\/inl.h@{liftoff-\/assembler-\/ia32-\/inl.h}}
\doxysubsubsection{\texorpdfstring{RETURN\_FALSE\_IF\_MISSING\_CPU\_FEATURE}{RETURN\_FALSE\_IF\_MISSING\_CPU\_FEATURE}}
{\footnotesize\ttfamily \#define RETURN\+\_\+\+FALSE\+\_\+\+IF\+\_\+\+MISSING\+\_\+\+CPU\+\_\+\+FEATURE(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{if} (!\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-graph-builder_8cc_03_a278a2668b65fad2c48e230daf9a43e36}{CpuFeatures::IsSupported}}(\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}})) \textcolor{keywordflow}{return} \textcolor{keyword}{false}; \(\backslash\)}
\DoxyCodeLine{  CpuFeatureScope feature(\textcolor{keyword}{this}, \mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}});}

\end{DoxyCode}


Definition at line 23 of file liftoff-\/assembler-\/ia32-\/inl.\+h.

