<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › mm › 44x_mmu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>44x_mmu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Modifications by Matt Porter (mporter@mvista.com) to support</span>
<span class="cm"> * PPC44x Book E processors.</span>
<span class="cm"> *</span>
<span class="cm"> * This file contains the routines for initializing the MMU</span>
<span class="cm"> * on the 4xx series of chips.</span>
<span class="cm"> *  -- paulus</span>
<span class="cm"> *</span>
<span class="cm"> *  Derived from arch/ppc/mm/init.c:</span>
<span class="cm"> *    Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)</span>
<span class="cm"> *</span>
<span class="cm"> *  Modifications by Paul Mackerras (PowerMac) (paulus@cs.anu.edu.au)</span>
<span class="cm"> *  and Cort Dougan (PReP) (cort@cs.nmt.edu)</span>
<span class="cm"> *    Copyright (C) 1996 Paul Mackerras</span>
<span class="cm"> *</span>
<span class="cm"> *  Derived from &quot;arch/i386/mm/init.c&quot;</span>
<span class="cm"> *    Copyright (C) 1991, 1992, 1993, 1994  Linus Torvalds</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or</span>
<span class="cm"> *  modify it under the terms of the GNU General Public License</span>
<span class="cm"> *  as published by the Free Software Foundation; either version</span>
<span class="cm"> *  2 of the License, or (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/memblock.h&gt;</span>

<span class="cp">#include &lt;asm/mmu.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>

<span class="cp">#include &quot;mmu_decl.h&quot;</span>

<span class="cm">/* Used by the 44x TLB replacement exception handler.</span>
<span class="cm"> * Just needed it declared someplace.</span>
<span class="cm"> */</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlb_44x_index</span><span class="p">;</span> <span class="cm">/* = 0 */</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlb_44x_hwater</span> <span class="o">=</span> <span class="n">PPC44x_TLB_SIZE</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">-</span> <span class="n">PPC44x_EARLY_TLBS</span><span class="p">;</span>
<span class="kt">int</span> <span class="n">icache_44x_need_flush</span><span class="p">;</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tlb_47x_boltmap</span><span class="p">[</span><span class="mi">1024</span><span class="o">/</span><span class="mi">8</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">ppc44x_update_tlb_hwater</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlb_44x_patch_hwater_D</span><span class="p">[];</span>
	<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlb_44x_patch_hwater_I</span><span class="p">[];</span>

	<span class="cm">/* The TLB miss handlers hard codes the watermark in a cmpli</span>
<span class="cm">	 * instruction to improve performances rather than loading it</span>
<span class="cm">	 * from the global variable. Thus, we patch the instructions</span>
<span class="cm">	 * in the 2 TLB miss handlers when updating the value</span>
<span class="cm">	 */</span>
	<span class="n">tlb_44x_patch_hwater_D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">tlb_44x_patch_hwater_D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xffff0000</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">tlb_44x_hwater</span><span class="p">;</span>
	<span class="n">flush_icache_range</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">tlb_44x_patch_hwater_D</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">tlb_44x_patch_hwater_D</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">tlb_44x_patch_hwater_I</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">tlb_44x_patch_hwater_I</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xffff0000</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">tlb_44x_hwater</span><span class="p">;</span>
	<span class="n">flush_icache_range</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">tlb_44x_patch_hwater_I</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">tlb_44x_patch_hwater_I</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * &quot;Pins&quot; a 256MB TLB entry in AS0 for kernel lowmem for 44x type MMU</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">ppc44x_pin_tlb</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virt</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">phys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">entry</span> <span class="o">=</span> <span class="n">tlb_44x_hwater</span><span class="o">--</span><span class="p">;</span>

	<span class="n">ppc44x_update_tlb_hwater</span><span class="p">();</span>

	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMUCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
		<span class="s">&quot;tlbwe	%2,%3,%4</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;tlbwe	%1,%3,%5</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;tlbwe	%0,%3,%6</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="o">:</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">PPC44x_TLB_SW</span> <span class="o">|</span> <span class="n">PPC44x_TLB_SR</span> <span class="o">|</span> <span class="n">PPC44x_TLB_SX</span> <span class="o">|</span> <span class="n">PPC44x_TLB_G</span><span class="p">),</span>
	  <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">phys</span><span class="p">),</span>
	  <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">virt</span> <span class="o">|</span> <span class="n">PPC44x_TLB_VALID</span> <span class="o">|</span> <span class="n">PPC44x_TLB_256M</span><span class="p">),</span>
	  <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">entry</span><span class="p">),</span>
	  <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">PPC44x_TLB_PAGEID</span><span class="p">),</span>
	  <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">PPC44x_TLB_XLAT</span><span class="p">),</span>
	  <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">PPC44x_TLB_ATTRIB</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ppc47x_find_free_bolted</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mmube0</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMUBE0</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mmube1</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMUBE1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mmube0</span> <span class="o">&amp;</span> <span class="n">MMUBE0_VBE0</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mmube0</span> <span class="o">&amp;</span> <span class="n">MMUBE0_VBE1</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mmube0</span> <span class="o">&amp;</span> <span class="n">MMUBE0_VBE2</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mmube1</span> <span class="o">&amp;</span> <span class="n">MMUBE1_VBE3</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mmube1</span> <span class="o">&amp;</span> <span class="n">MMUBE1_VBE4</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mmube1</span> <span class="o">&amp;</span> <span class="n">MMUBE1_VBE5</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">ppc47x_update_boltmap</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mmube0</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMUBE0</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mmube1</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMUBE1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mmube0</span> <span class="o">&amp;</span> <span class="n">MMUBE0_VBE0</span><span class="p">)</span>
		<span class="n">__set_bit</span><span class="p">((</span><span class="n">mmube0</span> <span class="o">&gt;&gt;</span> <span class="n">MMUBE0_IBE0_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span>
			  <span class="n">tlb_47x_boltmap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mmube0</span> <span class="o">&amp;</span> <span class="n">MMUBE0_VBE1</span><span class="p">)</span>
		<span class="n">__set_bit</span><span class="p">((</span><span class="n">mmube0</span> <span class="o">&gt;&gt;</span> <span class="n">MMUBE0_IBE1_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span>
			  <span class="n">tlb_47x_boltmap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mmube0</span> <span class="o">&amp;</span> <span class="n">MMUBE0_VBE2</span><span class="p">)</span>
		<span class="n">__set_bit</span><span class="p">((</span><span class="n">mmube0</span> <span class="o">&gt;&gt;</span> <span class="n">MMUBE0_IBE2_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span>
			  <span class="n">tlb_47x_boltmap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mmube1</span> <span class="o">&amp;</span> <span class="n">MMUBE1_VBE3</span><span class="p">)</span>
		<span class="n">__set_bit</span><span class="p">((</span><span class="n">mmube1</span> <span class="o">&gt;&gt;</span> <span class="n">MMUBE1_IBE3_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span>
			  <span class="n">tlb_47x_boltmap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mmube1</span> <span class="o">&amp;</span> <span class="n">MMUBE1_VBE4</span><span class="p">)</span>
		<span class="n">__set_bit</span><span class="p">((</span><span class="n">mmube1</span> <span class="o">&gt;&gt;</span> <span class="n">MMUBE1_IBE4_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span>
			  <span class="n">tlb_47x_boltmap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mmube1</span> <span class="o">&amp;</span> <span class="n">MMUBE1_VBE5</span><span class="p">)</span>
		<span class="n">__set_bit</span><span class="p">((</span><span class="n">mmube1</span> <span class="o">&gt;&gt;</span> <span class="n">MMUBE1_IBE5_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span>
			  <span class="n">tlb_47x_boltmap</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * &quot;Pins&quot; a 256MB TLB entry in AS0 for kernel lowmem for 47x type MMU</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">ppc47x_pin_tlb</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virt</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">phys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rA</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bolted</span><span class="p">;</span>

	<span class="cm">/* Base rA is HW way select, way 0, bolted bit set */</span>
	<span class="n">rA</span> <span class="o">=</span> <span class="mh">0x88000000</span><span class="p">;</span>

	<span class="cm">/* Look for a bolted entry slot */</span>
	<span class="n">bolted</span> <span class="o">=</span> <span class="n">ppc47x_find_free_bolted</span><span class="p">();</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">bolted</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Insert bolted slot number */</span>
	<span class="n">rA</span> <span class="o">|=</span> <span class="n">bolted</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;256M TLB entry for 0x%08x-&gt;0x%08x in bolt slot %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">virt</span><span class="p">,</span> <span class="n">phys</span><span class="p">,</span> <span class="n">bolted</span><span class="p">);</span>

	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMUCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
		<span class="s">&quot;tlbwe	%2,%3,0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;tlbwe	%1,%3,1</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;tlbwe	%0,%3,2</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="o">:</span>
		<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">PPC47x_TLB2_SW</span> <span class="o">|</span> <span class="n">PPC47x_TLB2_SR</span> <span class="o">|</span>
		       <span class="n">PPC47x_TLB2_SX</span>
<span class="cp">#ifdef CONFIG_SMP</span>
		       <span class="o">|</span> <span class="n">PPC47x_TLB2_M</span>
<span class="cp">#endif</span>
		       <span class="p">),</span>
		  <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">phys</span><span class="p">),</span>
		  <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">virt</span> <span class="o">|</span> <span class="n">PPC47x_TLB0_VALID</span> <span class="o">|</span> <span class="n">PPC47x_TLB0_256M</span><span class="p">),</span>
		  <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">rA</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">MMU_init_hw</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* This is not useful on 47x but won&#39;t hurt either */</span>
	<span class="n">ppc44x_update_tlb_hwater</span><span class="p">();</span>

	<span class="n">flush_instruction_cache</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__init</span> <span class="nf">mmu_mapin_ram</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">memstart</span> <span class="o">=</span> <span class="n">memstart_addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">PPC_PIN_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Pin in enough TLBs to cover any lowmem not covered by the</span>
<span class="cm">	 * initial 256M mapping established in head_44x.S */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">memstart</span> <span class="o">+</span> <span class="n">PPC_PIN_SIZE</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">lowmem_end_addr</span><span class="p">;</span>
	     <span class="n">addr</span> <span class="o">+=</span> <span class="n">PPC_PIN_SIZE</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mmu_has_feature</span><span class="p">(</span><span class="n">MMU_FTR_TYPE_47x</span><span class="p">))</span>
			<span class="n">ppc47x_pin_tlb</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">PAGE_OFFSET</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">ppc44x_pin_tlb</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">PAGE_OFFSET</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mmu_has_feature</span><span class="p">(</span><span class="n">MMU_FTR_TYPE_47x</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ppc47x_update_boltmap</span><span class="p">();</span>

<span class="cp">#ifdef DEBUG</span>
		<span class="p">{</span>
			<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;bolted entries: &quot;</span><span class="p">);</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">255</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">tlb_47x_boltmap</span><span class="p">))</span>
					<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%d &quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* DEBUG */</span><span class="cp"></span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">total_lowmem</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">setup_initial_memory_limit</span><span class="p">(</span><span class="n">phys_addr_t</span> <span class="n">first_memblock_base</span><span class="p">,</span>
				<span class="n">phys_addr_t</span> <span class="n">first_memblock_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">size</span><span class="p">;</span>

<span class="cp">#ifndef CONFIG_NONSTATIC_KERNEL</span>
	<span class="cm">/* We don&#39;t currently support the first MEMBLOCK not mapping 0</span>
<span class="cm">	 * physical on those processors</span>
<span class="cm">	 */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">first_memblock_base</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/* 44x has a 256M TLB entry pinned at boot */</span>
	<span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">min_t</span><span class="p">(</span><span class="n">u64</span><span class="p">,</span> <span class="n">first_memblock_size</span><span class="p">,</span> <span class="n">PPC_PIN_SIZE</span><span class="p">));</span>
	<span class="n">memblock_set_current_limit</span><span class="p">(</span><span class="n">first_memblock_base</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">mmu_init_secondary</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">memstart</span> <span class="o">=</span> <span class="n">memstart_addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">PPC_PIN_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Pin in enough TLBs to cover any lowmem not covered by the</span>
<span class="cm">	 * initial 256M mapping established in head_44x.S</span>
<span class="cm">	 *</span>
<span class="cm">	 * WARNING: This is called with only the first 256M of the</span>
<span class="cm">	 * linear mapping in the TLB and we can&#39;t take faults yet</span>
<span class="cm">	 * so beware of what this code uses. It runs off a temporary</span>
<span class="cm">	 * stack. current (r2) isn&#39;t initialized, smp_processor_id()</span>
<span class="cm">	 * will not work, current thread info isn&#39;t accessible, ...</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">memstart</span> <span class="o">+</span> <span class="n">PPC_PIN_SIZE</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">lowmem_end_addr</span><span class="p">;</span>
	     <span class="n">addr</span> <span class="o">+=</span> <span class="n">PPC_PIN_SIZE</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mmu_has_feature</span><span class="p">(</span><span class="n">MMU_FTR_TYPE_47x</span><span class="p">))</span>
			<span class="n">ppc47x_pin_tlb</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">PAGE_OFFSET</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">ppc44x_pin_tlb</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">PAGE_OFFSET</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
