digraph "CFG for '_Z5totalPfS_i' function" {
	label="CFG for '_Z5totalPfS_i' function";

	Node0x5f0b3e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = shl i32 %5, 8\l  %7 = add i32 %6, %4\l  %8 = icmp ult i32 %7, %2\l  br i1 %8, label %9, label %13\l|{<s0>T|<s1>F}}"];
	Node0x5f0b3e0:s0 -> Node0x5f0c180;
	Node0x5f0b3e0:s1 -> Node0x5f0cc40;
	Node0x5f0c180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%9:\l9:                                                \l  %10 = zext i32 %7 to i64\l  %11 = getelementptr inbounds float, float addrspace(1)* %0, i64 %10\l  %12 = load float, float addrspace(1)* %11, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %13\l}"];
	Node0x5f0c180 -> Node0x5f0cc40;
	Node0x5f0cc40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%13:\l13:                                               \l  %14 = phi float [ %12, %9 ], [ 0.000000e+00, %3 ]\l  %15 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ5totalPfS_iE10partialSum, i32 0, i32 %4\l  store float %14, float addrspace(3)* %15, align 4\l  %16 = add nuw nsw i32 %4, 128\l  %17 = add i32 %16, %6\l  %18 = icmp ult i32 %17, %2\l  br i1 %18, label %19, label %23\l|{<s0>T|<s1>F}}"];
	Node0x5f0cc40:s0 -> Node0x5f0e120;
	Node0x5f0cc40:s1 -> Node0x5f0e170;
	Node0x5f0e120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%19:\l19:                                               \l  %20 = zext i32 %17 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %23\l}"];
	Node0x5f0e120 -> Node0x5f0e170;
	Node0x5f0e170 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  %24 = phi float [ %22, %19 ], [ 0.000000e+00, %13 ]\l  %25 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ5totalPfS_iE10partialSum, i32 0, i32 %16\l  store float %24, float addrspace(3)* %25, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %26 = icmp ult i32 %4, 128\l  br i1 %26, label %27, label %32\l|{<s0>T|<s1>F}}"];
	Node0x5f0e170:s0 -> Node0x5f0f610;
	Node0x5f0e170:s1 -> Node0x5f0f6a0;
	Node0x5f0f610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%27:\l27:                                               \l  %28 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ5totalPfS_iE10partialSum, i32 0, i32 %16\l  %29 = load float, float addrspace(3)* %28, align 4, !tbaa !5\l  %30 = load float, float addrspace(3)* %15, align 4, !tbaa !5\l  %31 = fadd contract float %29, %30\l  store float %31, float addrspace(3)* %15, align 4, !tbaa !5\l  br label %32\l}"];
	Node0x5f0f610 -> Node0x5f0f6a0;
	Node0x5f0f6a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%32:\l32:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %33 = icmp ult i32 %4, 64\l  br i1 %33, label %34, label %40\l|{<s0>T|<s1>F}}"];
	Node0x5f0f6a0:s0 -> Node0x5f0fe90;
	Node0x5f0f6a0:s1 -> Node0x5f0fee0;
	Node0x5f0fe90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%34:\l34:                                               \l  %35 = add nuw nsw i32 %4, 64\l  %36 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ5totalPfS_iE10partialSum, i32 0, i32 %35\l  %37 = load float, float addrspace(3)* %36, align 4, !tbaa !5\l  %38 = load float, float addrspace(3)* %15, align 4, !tbaa !5\l  %39 = fadd contract float %37, %38\l  store float %39, float addrspace(3)* %15, align 4, !tbaa !5\l  br label %40\l}"];
	Node0x5f0fe90 -> Node0x5f0fee0;
	Node0x5f0fee0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %41 = icmp ult i32 %4, 32\l  br i1 %41, label %42, label %48\l|{<s0>T|<s1>F}}"];
	Node0x5f0fee0:s0 -> Node0x5f105a0;
	Node0x5f0fee0:s1 -> Node0x5f105f0;
	Node0x5f105a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%42:\l42:                                               \l  %43 = add nuw nsw i32 %4, 32\l  %44 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ5totalPfS_iE10partialSum, i32 0, i32 %43\l  %45 = load float, float addrspace(3)* %44, align 4, !tbaa !5\l  %46 = load float, float addrspace(3)* %15, align 4, !tbaa !5\l  %47 = fadd contract float %45, %46\l  store float %47, float addrspace(3)* %15, align 4, !tbaa !5\l  br label %48\l}"];
	Node0x5f105a0 -> Node0x5f105f0;
	Node0x5f105f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %49 = icmp ult i32 %4, 16\l  br i1 %49, label %50, label %56\l|{<s0>T|<s1>F}}"];
	Node0x5f105f0:s0 -> Node0x5f10ce0;
	Node0x5f105f0:s1 -> Node0x5f10d30;
	Node0x5f10ce0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%50:\l50:                                               \l  %51 = add nuw nsw i32 %4, 16\l  %52 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ5totalPfS_iE10partialSum, i32 0, i32 %51\l  %53 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %54 = load float, float addrspace(3)* %15, align 4, !tbaa !5\l  %55 = fadd contract float %53, %54\l  store float %55, float addrspace(3)* %15, align 4, !tbaa !5\l  br label %56\l}"];
	Node0x5f10ce0 -> Node0x5f10d30;
	Node0x5f10d30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%56:\l56:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %57 = icmp ult i32 %4, 8\l  br i1 %57, label %58, label %64\l|{<s0>T|<s1>F}}"];
	Node0x5f10d30:s0 -> Node0x5f11420;
	Node0x5f10d30:s1 -> Node0x5f11470;
	Node0x5f11420 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%58:\l58:                                               \l  %59 = add nuw nsw i32 %4, 8\l  %60 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ5totalPfS_iE10partialSum, i32 0, i32 %59\l  %61 = load float, float addrspace(3)* %60, align 4, !tbaa !5\l  %62 = load float, float addrspace(3)* %15, align 4, !tbaa !5\l  %63 = fadd contract float %61, %62\l  store float %63, float addrspace(3)* %15, align 4, !tbaa !5\l  br label %64\l}"];
	Node0x5f11420 -> Node0x5f11470;
	Node0x5f11470 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%64:\l64:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %65 = icmp ult i32 %4, 4\l  br i1 %65, label %66, label %72\l|{<s0>T|<s1>F}}"];
	Node0x5f11470:s0 -> Node0x5f11d40;
	Node0x5f11470:s1 -> Node0x5f11d90;
	Node0x5f11d40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%66:\l66:                                               \l  %67 = add nuw nsw i32 %4, 4\l  %68 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ5totalPfS_iE10partialSum, i32 0, i32 %67\l  %69 = load float, float addrspace(3)* %68, align 4, !tbaa !5\l  %70 = load float, float addrspace(3)* %15, align 4, !tbaa !5\l  %71 = fadd contract float %69, %70\l  store float %71, float addrspace(3)* %15, align 4, !tbaa !5\l  br label %72\l}"];
	Node0x5f11d40 -> Node0x5f11d90;
	Node0x5f11d90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%72:\l72:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %73 = icmp ult i32 %4, 2\l  br i1 %73, label %74, label %80\l|{<s0>T|<s1>F}}"];
	Node0x5f11d90:s0 -> Node0x5f12480;
	Node0x5f11d90:s1 -> Node0x5f124d0;
	Node0x5f12480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%74:\l74:                                               \l  %75 = add nuw nsw i32 %4, 2\l  %76 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ5totalPfS_iE10partialSum, i32 0, i32 %75\l  %77 = load float, float addrspace(3)* %76, align 4, !tbaa !5\l  %78 = load float, float addrspace(3)* %15, align 4, !tbaa !5\l  %79 = fadd contract float %77, %78\l  store float %79, float addrspace(3)* %15, align 4, !tbaa !5\l  br label %80\l}"];
	Node0x5f12480 -> Node0x5f124d0;
	Node0x5f124d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%80:\l80:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %81 = icmp eq i32 %4, 0\l  br i1 %81, label %82, label %91\l|{<s0>T|<s1>F}}"];
	Node0x5f124d0:s0 -> Node0x5f12bc0;
	Node0x5f124d0:s1 -> Node0x5f12c10;
	Node0x5f12bc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%82:\l82:                                               \l  %83 = add nuw nsw i32 %4, 1\l  %84 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ5totalPfS_iE10partialSum, i32 0, i32 %83\l  %85 = load float, float addrspace(3)* %84, align 4, !tbaa !5\l  %86 = load float, float addrspace(3)* %15, align 4, !tbaa !5\l  %87 = fadd contract float %85, %86\l  store float %87, float addrspace(3)* %15, align 4, !tbaa !5\l  %88 = load float, float addrspace(3)* getelementptr inbounds ([256 x float],\l... [256 x float] addrspace(3)* @_ZZ5totalPfS_iE10partialSum, i32 0, i32 0),\l... align 16, !tbaa !5\l  %89 = zext i32 %5 to i64\l  %90 = getelementptr inbounds float, float addrspace(1)* %1, i64 %89\l  store float %88, float addrspace(1)* %90, align 4, !tbaa !5\l  br label %91\l}"];
	Node0x5f12bc0 -> Node0x5f12c10;
	Node0x5f12c10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%91:\l91:                                               \l  ret void\l}"];
}
