#ifndef _ALTERA_HPS_H_
#define _ALTERA_HPS_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 *
 * Created from SOPC Builder system 'soc_system' in
 * file './soc_system.sopcinfo'.
 */

/*
 * This file contains macros for module 'hps_0' and devices
 * connected to the following master:
 *   h2f_axi_master
 *
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'systolic_core', class 'systolic_array_buffered'
 * The macros are prefixed with 'SYSTOLIC_CORE_'.
 * The prefix is the slave descriptor.
 */
#define SYSTOLIC_CORE_COMPONENT_TYPE systolic_array_buffered
#define SYSTOLIC_CORE_COMPONENT_NAME systolic_core
#define SYSTOLIC_CORE_BASE           0x0
#define SYSTOLIC_CORE_SPAN           256
#define SYSTOLIC_CORE_END            0xff

/*
 * Macros for device 'fifo_instr_in', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_INSTR_IN_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_INSTR_IN_COMPONENT_TYPE               altera_avalon_fifo
#define FIFO_INSTR_IN_COMPONENT_NAME               fifo_instr
#define FIFO_INSTR_IN_BASE                         0x800
#define FIFO_INSTR_IN_SPAN                         8
#define FIFO_INSTR_IN_END                          0x807
#define FIFO_INSTR_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_INSTR_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_INSTR_IN_BITS_PER_SYMBOL              8
#define FIFO_INSTR_IN_CHANNEL_WIDTH                0
#define FIFO_INSTR_IN_ERROR_WIDTH                  0
#define FIFO_INSTR_IN_FIFO_DEPTH                   128
#define FIFO_INSTR_IN_SINGLE_CLOCK_MODE            1
#define FIFO_INSTR_IN_SYMBOLS_PER_BEAT             4
#define FIFO_INSTR_IN_USE_AVALONMM_READ_SLAVE      0
#define FIFO_INSTR_IN_USE_AVALONMM_WRITE_SLAVE     1
#define FIFO_INSTR_IN_USE_AVALONST_SINK            0
#define FIFO_INSTR_IN_USE_AVALONST_SOURCE          1
#define FIFO_INSTR_IN_USE_BACKPRESSURE             1
#define FIFO_INSTR_IN_USE_IRQ                      0
#define FIFO_INSTR_IN_USE_PACKET                   0
#define FIFO_INSTR_IN_USE_READ_CONTROL             0
#define FIFO_INSTR_IN_USE_REGISTER                 0
#define FIFO_INSTR_IN_USE_WRITE_CONTROL            1

/*
 * Macros for device 'fifo_instr_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_INSTR_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_INSTR_IN_CSR_COMPONENT_TYPE               altera_avalon_fifo
#define FIFO_INSTR_IN_CSR_COMPONENT_NAME               fifo_instr
#define FIFO_INSTR_IN_CSR_BASE                         0x820
#define FIFO_INSTR_IN_CSR_SPAN                         32
#define FIFO_INSTR_IN_CSR_END                          0x83f
#define FIFO_INSTR_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_INSTR_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_INSTR_IN_CSR_BITS_PER_SYMBOL              8
#define FIFO_INSTR_IN_CSR_CHANNEL_WIDTH                0
#define FIFO_INSTR_IN_CSR_ERROR_WIDTH                  0
#define FIFO_INSTR_IN_CSR_FIFO_DEPTH                   128
#define FIFO_INSTR_IN_CSR_SINGLE_CLOCK_MODE            1
#define FIFO_INSTR_IN_CSR_SYMBOLS_PER_BEAT             4
#define FIFO_INSTR_IN_CSR_USE_AVALONMM_READ_SLAVE      0
#define FIFO_INSTR_IN_CSR_USE_AVALONMM_WRITE_SLAVE     1
#define FIFO_INSTR_IN_CSR_USE_AVALONST_SINK            0
#define FIFO_INSTR_IN_CSR_USE_AVALONST_SOURCE          1
#define FIFO_INSTR_IN_CSR_USE_BACKPRESSURE             1
#define FIFO_INSTR_IN_CSR_USE_IRQ                      0
#define FIFO_INSTR_IN_CSR_USE_PACKET                   0
#define FIFO_INSTR_IN_CSR_USE_READ_CONTROL             0
#define FIFO_INSTR_IN_CSR_USE_REGISTER                 0
#define FIFO_INSTR_IN_CSR_USE_WRITE_CONTROL            1

/*
 * Macros for device 'pio_0', class 'altera_avalon_pio'
 * The macros are prefixed with 'PIO_0_'.
 * The prefix is the slave descriptor.
 */
#define PIO_0_COMPONENT_TYPE                altera_avalon_pio
#define PIO_0_COMPONENT_NAME                pio_0
#define PIO_0_BASE                          0x1000
#define PIO_0_SPAN                          16
#define PIO_0_END                           0x100f
#define PIO_0_BIT_CLEARING_EDGE_REGISTER    0
#define PIO_0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_0_CAPTURE                       0
#define PIO_0_DATA_WIDTH                    32
#define PIO_0_DO_TEST_BENCH_WIRING          0
#define PIO_0_DRIVEN_SIM_VALUE              0
#define PIO_0_EDGE_TYPE                     NONE
#define PIO_0_FREQ                          95000000
#define PIO_0_HAS_IN                        1
#define PIO_0_HAS_OUT                       0
#define PIO_0_HAS_TRI                       0
#define PIO_0_IRQ_TYPE                      NONE
#define PIO_0_RESET_VALUE                   0

/*
 * Macros for device 'msgdma_read_csr', class 'altera_msgdma'
 * The macros are prefixed with 'MSGDMA_READ_CSR_'.
 * The prefix is the slave descriptor.
 */
#define MSGDMA_READ_CSR_COMPONENT_TYPE            altera_msgdma
#define MSGDMA_READ_CSR_COMPONENT_NAME            msgdma_read
#define MSGDMA_READ_CSR_BASE                      0x2000
#define MSGDMA_READ_CSR_SPAN                      32
#define MSGDMA_READ_CSR_END                       0x201f
#define MSGDMA_READ_CSR_BURST_ENABLE              1
#define MSGDMA_READ_CSR_BURST_WRAPPING_SUPPORT    1
#define MSGDMA_READ_CSR_CHANNEL_ENABLE            1
#define MSGDMA_READ_CSR_CHANNEL_ENABLE_DERIVED    1
#define MSGDMA_READ_CSR_CHANNEL_WIDTH             1
#define MSGDMA_READ_CSR_DATA_FIFO_DEPTH           512
#define MSGDMA_READ_CSR_DATA_WIDTH                256
#define MSGDMA_READ_CSR_DESCRIPTOR_FIFO_DEPTH     32
#define MSGDMA_READ_CSR_DMA_MODE                  1
#define MSGDMA_READ_CSR_ENHANCED_FEATURES         0
#define MSGDMA_READ_CSR_ERROR_ENABLE              0
#define MSGDMA_READ_CSR_ERROR_ENABLE_DERIVED      0
#define MSGDMA_READ_CSR_ERROR_WIDTH               8
#define MSGDMA_READ_CSR_MAX_BURST_COUNT           128
#define MSGDMA_READ_CSR_MAX_BYTE                  8192
#define MSGDMA_READ_CSR_MAX_STRIDE                1
#define MSGDMA_READ_CSR_PACKET_ENABLE             0
#define MSGDMA_READ_CSR_PACKET_ENABLE_DERIVED     0
#define MSGDMA_READ_CSR_PREFETCHER_ENABLE         0
#define MSGDMA_READ_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define MSGDMA_READ_CSR_RESPONSE_PORT             2
#define MSGDMA_READ_CSR_STRIDE_ENABLE             0
#define MSGDMA_READ_CSR_STRIDE_ENABLE_DERIVED     0
#define MSGDMA_READ_CSR_TRANSFER_TYPE             Full Word Accesses Only

/*
 * Macros for device 'msgdma_read_descriptor_slave', class 'altera_msgdma'
 * The macros are prefixed with 'MSGDMA_READ_DESCRIPTOR_SLAVE_'.
 * The prefix is the slave descriptor.
 */
#define MSGDMA_READ_DESCRIPTOR_SLAVE_COMPONENT_TYPE            altera_msgdma
#define MSGDMA_READ_DESCRIPTOR_SLAVE_COMPONENT_NAME            msgdma_read
#define MSGDMA_READ_DESCRIPTOR_SLAVE_BASE                      0x2020
#define MSGDMA_READ_DESCRIPTOR_SLAVE_SPAN                      16
#define MSGDMA_READ_DESCRIPTOR_SLAVE_END                       0x202f
#define MSGDMA_READ_DESCRIPTOR_SLAVE_BURST_ENABLE              1
#define MSGDMA_READ_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT    1
#define MSGDMA_READ_DESCRIPTOR_SLAVE_CHANNEL_ENABLE            1
#define MSGDMA_READ_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED    1
#define MSGDMA_READ_DESCRIPTOR_SLAVE_CHANNEL_WIDTH             1
#define MSGDMA_READ_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH           512
#define MSGDMA_READ_DESCRIPTOR_SLAVE_DATA_WIDTH                256
#define MSGDMA_READ_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH     32
#define MSGDMA_READ_DESCRIPTOR_SLAVE_DMA_MODE                  1
#define MSGDMA_READ_DESCRIPTOR_SLAVE_ENHANCED_FEATURES         0
#define MSGDMA_READ_DESCRIPTOR_SLAVE_ERROR_ENABLE              0
#define MSGDMA_READ_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED      0
#define MSGDMA_READ_DESCRIPTOR_SLAVE_ERROR_WIDTH               8
#define MSGDMA_READ_DESCRIPTOR_SLAVE_MAX_BURST_COUNT           128
#define MSGDMA_READ_DESCRIPTOR_SLAVE_MAX_BYTE                  8192
#define MSGDMA_READ_DESCRIPTOR_SLAVE_MAX_STRIDE                1
#define MSGDMA_READ_DESCRIPTOR_SLAVE_PACKET_ENABLE             0
#define MSGDMA_READ_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED     0
#define MSGDMA_READ_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE         0
#define MSGDMA_READ_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define MSGDMA_READ_DESCRIPTOR_SLAVE_RESPONSE_PORT             2
#define MSGDMA_READ_DESCRIPTOR_SLAVE_STRIDE_ENABLE             0
#define MSGDMA_READ_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED     0
#define MSGDMA_READ_DESCRIPTOR_SLAVE_TRANSFER_TYPE             Full Word Accesses Only

/*
 * Macros for device 'dma_write', class 'avalon_st_to_sdram_write'
 * The macros are prefixed with 'DMA_WRITE_'.
 * The prefix is the slave descriptor.
 */
#define DMA_WRITE_COMPONENT_TYPE avalon_st_to_sdram_write
#define DMA_WRITE_COMPONENT_NAME dma_write
#define DMA_WRITE_BASE           0x2040
#define DMA_WRITE_SPAN           16
#define DMA_WRITE_END            0x204f

/*
 * Macros for device 'dma_write_fifo_in', class 'altera_avalon_fifo'
 * The macros are prefixed with 'DMA_WRITE_FIFO_IN_'.
 * The prefix is the slave descriptor.
 */
#define DMA_WRITE_FIFO_IN_COMPONENT_TYPE               altera_avalon_fifo
#define DMA_WRITE_FIFO_IN_COMPONENT_NAME               dma_write_fifo
#define DMA_WRITE_FIFO_IN_BASE                         0x2050
#define DMA_WRITE_FIFO_IN_SPAN                         8
#define DMA_WRITE_FIFO_IN_END                          0x2057
#define DMA_WRITE_FIFO_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define DMA_WRITE_FIFO_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define DMA_WRITE_FIFO_IN_BITS_PER_SYMBOL              32
#define DMA_WRITE_FIFO_IN_CHANNEL_WIDTH                0
#define DMA_WRITE_FIFO_IN_ERROR_WIDTH                  0
#define DMA_WRITE_FIFO_IN_FIFO_DEPTH                   64
#define DMA_WRITE_FIFO_IN_SINGLE_CLOCK_MODE            1
#define DMA_WRITE_FIFO_IN_SYMBOLS_PER_BEAT             1
#define DMA_WRITE_FIFO_IN_USE_AVALONMM_READ_SLAVE      0
#define DMA_WRITE_FIFO_IN_USE_AVALONMM_WRITE_SLAVE     1
#define DMA_WRITE_FIFO_IN_USE_AVALONST_SINK            0
#define DMA_WRITE_FIFO_IN_USE_AVALONST_SOURCE          1
#define DMA_WRITE_FIFO_IN_USE_BACKPRESSURE             1
#define DMA_WRITE_FIFO_IN_USE_IRQ                      0
#define DMA_WRITE_FIFO_IN_USE_PACKET                   0
#define DMA_WRITE_FIFO_IN_USE_READ_CONTROL             0
#define DMA_WRITE_FIFO_IN_USE_REGISTER                 0
#define DMA_WRITE_FIFO_IN_USE_WRITE_CONTROL            1

/*
 * Macros for device 'dma_write_fifo_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'DMA_WRITE_FIFO_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define DMA_WRITE_FIFO_IN_CSR_COMPONENT_TYPE               altera_avalon_fifo
#define DMA_WRITE_FIFO_IN_CSR_COMPONENT_NAME               dma_write_fifo
#define DMA_WRITE_FIFO_IN_CSR_BASE                         0x2060
#define DMA_WRITE_FIFO_IN_CSR_SPAN                         32
#define DMA_WRITE_FIFO_IN_CSR_END                          0x207f
#define DMA_WRITE_FIFO_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define DMA_WRITE_FIFO_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define DMA_WRITE_FIFO_IN_CSR_BITS_PER_SYMBOL              32
#define DMA_WRITE_FIFO_IN_CSR_CHANNEL_WIDTH                0
#define DMA_WRITE_FIFO_IN_CSR_ERROR_WIDTH                  0
#define DMA_WRITE_FIFO_IN_CSR_FIFO_DEPTH                   64
#define DMA_WRITE_FIFO_IN_CSR_SINGLE_CLOCK_MODE            1
#define DMA_WRITE_FIFO_IN_CSR_SYMBOLS_PER_BEAT             1
#define DMA_WRITE_FIFO_IN_CSR_USE_AVALONMM_READ_SLAVE      0
#define DMA_WRITE_FIFO_IN_CSR_USE_AVALONMM_WRITE_SLAVE     1
#define DMA_WRITE_FIFO_IN_CSR_USE_AVALONST_SINK            0
#define DMA_WRITE_FIFO_IN_CSR_USE_AVALONST_SOURCE          1
#define DMA_WRITE_FIFO_IN_CSR_USE_BACKPRESSURE             1
#define DMA_WRITE_FIFO_IN_CSR_USE_IRQ                      0
#define DMA_WRITE_FIFO_IN_CSR_USE_PACKET                   0
#define DMA_WRITE_FIFO_IN_CSR_USE_READ_CONTROL             0
#define DMA_WRITE_FIFO_IN_CSR_USE_REGISTER                 0
#define DMA_WRITE_FIFO_IN_CSR_USE_WRITE_CONTROL            1

#endif /* _ALTERA_HPS_H_ */
