-- VHDL for IBM SMS ALD page 15.41.11.1
-- Title: E CH WORD SEPARATOR CONTROL-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/11/2020 12:30:35 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_41_11_1_E_CH_WORD_SEPARATOR_CONTROL_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_E1_INPUT_WM_BIT:	 in STD_LOGIC;
		MS_E_CH_RESET:	 in STD_LOGIC;
		PS_E_CH_WORD_SEPARATOR_MODE:	 in STD_LOGIC;
		MS_E_CH_WORD_SEPARATOR:	 in STD_LOGIC;
		PS_SET_E1_REG:	 in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_RESET_E2_FULL_LATCH:	 in STD_LOGIC;
		PS_E_CH_INPUT_MODE:	 in STD_LOGIC;
		PS_SET_E2_REG_DELAYED:	 in STD_LOGIC;
		PS_E1_REG_WORD_SEPARATOR:	 out STD_LOGIC;
		MS_E1_REG_WORD_SEPARATOR:	 out STD_LOGIC;
		MS_E2_REG_WORD_SEPARATOR:	 out STD_LOGIC;
		PS_E2_REG_WORD_SEPARATOR:	 out STD_LOGIC);
end ALD_15_41_11_1_E_CH_WORD_SEPARATOR_CONTROL_ACC;

architecture behavioral of ALD_15_41_11_1_E_CH_WORD_SEPARATOR_CONTROL_ACC is 

	signal OUT_5A_P: STD_LOGIC;
	signal OUT_2A_C: STD_LOGIC;
	signal OUT_5B_G: STD_LOGIC;
	signal OUT_3B_E: STD_LOGIC;
	signal OUT_3B_E_Latch: STD_LOGIC;
	signal OUT_2B_G: STD_LOGIC;
	signal OUT_2B_G_Latch: STD_LOGIC;
	signal OUT_1B_C: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_3D_K: STD_LOGIC;
	signal OUT_4E_K: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_4G_E: STD_LOGIC;
	signal OUT_3G_F: STD_LOGIC;
	signal OUT_3G_F_Latch: STD_LOGIC;
	signal OUT_2G_NoPin: STD_LOGIC;
	signal OUT_2G_NoPin_Latch: STD_LOGIC;
	signal OUT_1G_E: STD_LOGIC;
	signal OUT_1H_D: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_3G: STD_LOGIC;

begin

	OUT_5A_P <= NOT(PS_SET_E1_REG );
	OUT_2A_C <= NOT OUT_3B_E;
	OUT_5B_G <= NOT(MS_E1_INPUT_WM_BIT AND MS_E_CH_WORD_SEPARATOR );
	OUT_3B_E_Latch <= NOT(OUT_DOT_4B AND MS_E_CH_RESET AND OUT_2B_G );
	OUT_2B_G_Latch <= NOT(OUT_3B_E AND OUT_3C_C );
	OUT_1B_C <= NOT OUT_2B_G;
	OUT_3C_C <= NOT(PS_E_CH_WORD_SEPARATOR_MODE AND PS_SET_E1_REG AND OUT_3D_K );
	OUT_3D_K <= NOT(MS_E_CH_WORD_SEPARATOR AND MS_E1_INPUT_WM_BIT );
	OUT_4E_K <= NOT(PS_SET_E1_REG AND PS_E_CH_OUTPUT_MODE );
	OUT_4F_C <= NOT(PS_RESET_E2_FULL_LATCH AND PS_E_CH_INPUT_MODE );
	OUT_3F_C <= NOT(OUT_4E_K AND OUT_4F_C AND MS_E_CH_RESET );
	OUT_4G_E <= NOT(OUT_2B_G AND PS_E_CH_WORD_SEPARATOR_MODE AND PS_SET_E2_REG_DELAYED );
	OUT_3G_F_Latch <= NOT(OUT_2G_NoPin );
	OUT_2G_NoPin_Latch <= NOT(OUT_4G_E AND OUT_DOT_3G );
	OUT_1G_E <= NOT OUT_2G_NoPin;
	OUT_1H_D <= NOT OUT_DOT_3G;
	OUT_DOT_4B <= OUT_5A_P OR OUT_5B_G;
	OUT_DOT_3G <= OUT_3F_C OR OUT_3G_F;

	PS_E1_REG_WORD_SEPARATOR <= OUT_2A_C;
	MS_E1_REG_WORD_SEPARATOR <= OUT_1B_C;
	MS_E2_REG_WORD_SEPARATOR <= OUT_1G_E;
	PS_E2_REG_WORD_SEPARATOR <= OUT_1H_D;

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_E_Latch,
		Q => OUT_3B_E,
		QBar => OPEN );

	Latch_2B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2B_G_Latch,
		Q => OUT_2B_G,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_F_Latch,
		Q => OUT_3G_F,
		QBar => OPEN );

	Latch_2G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2G_NoPin_Latch,
		Q => OUT_2G_NoPin,
		QBar => OPEN );


end;
