// Seed: 1538612432
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    output wire id_3,
    output supply0 id_4,
    output supply0 id_5
);
  assign id_5 = 1;
  assign module_1.id_1 = 0;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd62,
    parameter id_2 = 32'd82
) (
    output wor id_0,
    output tri0 _id_1,
    input tri0 _id_2,
    output wand id_3,
    input supply1 id_4,
    input uwire id_5
    , id_11,
    input wand id_6,
    output wand id_7,
    output uwire id_8
    , id_12,
    output uwire id_9
);
  logic [-1 : 1] id_13, id_14, id_15;
  logic [id_2 : id_1] id_16;
  ;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_9,
      id_9,
      id_9
  );
endmodule
