<?xml version="1.0" encoding="UTF-8"?>
<project name="vmk180_thin">
  <platform vendor="xilinx.com" boardid="vmk180" name="vmk180_thin" featureRomTime="0">
    <version major="1" minor="0"/>
    <description/>
    <board name="xilinx.com:vmk180:3.1" vendor="xilinx.com" fpga="xcvm1802-vsva2197-2MP-e-S">
      <interfaces/>
      <images>
        <image name="vmk180_image.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="versal:xcvm1802:vsva2197:-2MP:e:S" addrWidth="0">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernelClocks>
          <clock port="KERNEL_CLK" frequency="303.031250MHz"/>
          <clock port="DATA_CLK" frequency="606.062500MHz"/>
        </kernelClocks>
        <kernel name="instrumentation_wrapper" language="c" vlnv="xilinx.com:hls:instrumentation_wrapper:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_none" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="instrumentation_wrapper">
            <module name="entry_proc" instName="entry_proc_U0" type="DataflowHS">
              <rtlPort name="cfg" object="cfg" protocol="ap_none"/>
            </module>
            <module name="move_ap_uint_8_s" instName="move_ap_uint_8_U0" type="DataflowHS"/>
            <module name="instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s" instName="instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_U0" type="DataflowHS"/>
            <module name="move_ap_uint_392_s" instName="move_ap_uint_392_U0" type="DataflowHS"/>
          </module>
          <port name="FINNIX" mode="write_only" range="" dataWidth="392" portType="stream" base=""/>
          <port name="FINNOX" mode="read_only" range="" dataWidth="8" portType="stream" base=""/>
          <port name="S_AXI_CTRL" mode="slave" range="0x58" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="finnix" addressQualifier="4" id="0" port="FINNIX" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;ap_uint&lt;392&gt;, 0&gt;&amp;" origName="finnix" origUse="variable"/>
          <arg name="finnox" addressQualifier="4" id="1" port="FINNOX" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" origName="finnox" origUse="variable"/>
          <arg name="cfg" addressQualifier="0" id="2" port="S_AXI_CTRL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="status" addressQualifier="0" id="3" port="S_AXI_CTRL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="latency" addressQualifier="0" id="4" port="S_AXI_CTRL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="interval" addressQualifier="0" id="5" port="S_AXI_CTRL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="checksum" addressQualifier="0" id="6" port="S_AXI_CTRL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="instrumentation_wrapper_0">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
          <FIFOInformation>
            <FIFOInst>
              <Name>finnox0_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>finnix0_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
          </FIFOInformation>
        </kernel>
        <kernel name="finn_design" language="ip" vlnv="xilinx_finn:finn:finn_design:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" hwControlProtocol="ap_ctrl_hs">
          <port name="s_axis_0" mode="read_only" range="" dataWidth="392" portType="stream" base=""/>
          <port name="m_axis_0" mode="write_only" range="" dataWidth="8" portType="stream" base=""/>
          <arg name="s_axis_0" addressQualifier="4" id="0" port="s_axis_0" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x0" type="ap_uint&lt;392&gt;" memSize="0"/>
          <arg name="m_axis_0" addressQualifier="4" id="1" port="m_axis_0" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x0" type="ap_uint&lt;8&gt;" memSize="0"/>
          <maxWorkGroupSize x="0" y="0" z="0"/>
          <string_table/>
          <instance name="finn_design_0">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
        </kernel>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="icn_ctrl_M01_AXI" dstType="kernel" dstInst="instrumentation_wrapper_0" dstPort="S_AXI_CTRL"/>
      </core>
    </device>
  </platform>
</project>
