============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Mar 07 2024  02:54:17 pm
  Module:                 boundFlasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin counter_reg[1]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (F) counter_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      47                  
     Required Time:=    2853                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     353                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick            -       -      R     (arrival)     10 55.3     0     0    2500    (-,-) 
  g9605/Y          -       B->Y   F     NAND2X8        2 17.7   105    59    2559    (-,-) 
  g36/Y            -       A->Y   R     NAND2X8        2 12.5    53    61    2620    (-,-) 
  g9604/Y          -       A0N->Y R     OAI2BB1X4      1  5.4    63   154    2773    (-,-) 
  g9603/Y          -       B->Y   F     NAND2X2        1  4.6   105    80    2853    (-,-) 
  counter_reg[1]/D -       -      F     DFFHQX1        1    -     -     0    2853    (-,-) 
#------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin counter_reg[28]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y           -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y             -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y             -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y           -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9494/Y           -       A1->Y R     OAI21X4        1   4.6    78    66    2792    (-,-) 
  counter_reg[28]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#-------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin counter_reg[25]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y           -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y             -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y             -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y           -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9498/Y           -       A1->Y R     OAI21X4        1   4.6    78    66    2792    (-,-) 
  counter_reg[25]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#-------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin counter_reg[24]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y           -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y             -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y             -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y           -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9514/Y           -       A1->Y R     OAI21X4        1   4.6    78    66    2792    (-,-) 
  counter_reg[24]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#-------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin counter_reg[22]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y           -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y             -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y             -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y           -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9506/Y           -       A1->Y R     OAI21X4        1   4.6    78    66    2792    (-,-) 
  counter_reg[22]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#-------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin counter_reg[14]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y           -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y             -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y             -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y           -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9502/Y           -       A1->Y R     OAI21X4        1   4.6    78    66    2792    (-,-) 
  counter_reg[14]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#-------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin counter_reg[13]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y           -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y             -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y             -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y           -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9486/Y           -       A1->Y R     OAI21X4        1   4.6    78    66    2792    (-,-) 
  counter_reg[13]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#-------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin counter_reg[10]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y           -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y             -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y             -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y           -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9490/Y           -       A1->Y R     OAI21X4        1   4.6    78    66    2792    (-,-) 
  counter_reg[10]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#-------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin counter_reg[6]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst              -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y          -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y            -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y            -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y          -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9510/Y          -       A1->Y R     OAI21X4        1   4.6    78    66    2792    (-,-) 
  counter_reg[6]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin counter_reg[5]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst              -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y          -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y            -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y            -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y          -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9478/Y          -       A1->Y R     OAI21X4        1   4.6    78    66    2792    (-,-) 
  counter_reg[5]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     116                  
     Required Time:=    2784                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     283                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)     10 55.4     0     0    2500    (-,-) 
  g9282/Y        -       B->Y  R     NAND2X8        1  8.4    82    17    2517    (-,-) 
  g107/Y         -       B->Y  F     NAND2X6        1  7.0    80    67    2584    (-,-) 
  g103/Y         -       B->Y  R     NAND2X4        1  8.4    66    54    2638    (-,-) 
  g64/Y          -       B->Y  F     NAND2X6        1  7.0    72    62    2700    (-,-) 
  g62/Y          -       A0->Y R     OAI22X4        1  4.6   107    83    2783    (-,-) 
  state_reg[1]/D -       -     R     DFFHQX1        1    -     -     0    2783    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (0 ps) Setup Check with Pin temp_reg[0]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     100                  
     Required Time:=    2800                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     300                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)      18 126.7     0     0    2500    (-,-) 
  fopt9262/Y     -       A->Y  F     CLKINVX16       3  17.8    28    17    2517    (-,-) 
  g9289/Y        -       B->Y  R     NAND2X8         2  10.7    66    29    2546    (-,-) 
  g81/Y          -       A->Y  R     CLKAND2X12      8  43.2    74   123    2669    (-,-) 
  g8680__1617/Y  -       B->Y  F     NAND2X4         1   7.3    90    75    2744    (-,-) 
  g2/Y           -       B->Y  R     NAND3BX4        1   4.7    54    56    2800    (-,-) 
  temp_reg[0]/D  -       -     R     DFFHQX4         1     -     -     0    2800    (-,-) 
#-----------------------------------------------------------------------------------------



Path 13: MET (1 ps) Setup Check with Pin counter_reg[29]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y           -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y             -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y             -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y           -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9475/Y           -       A1->Y R     OAI21X4        1   4.6    77    66    2792    (-,-) 
  counter_reg[29]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#-------------------------------------------------------------------------------------------



Path 14: MET (1 ps) Setup Check with Pin counter_reg[27]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y           -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y             -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y             -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y           -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9518/Y           -       A1->Y R     OAI21X4        1   4.6    77    66    2792    (-,-) 
  counter_reg[27]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#-------------------------------------------------------------------------------------------



Path 15: MET (1 ps) Setup Check with Pin counter_reg[11]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y           -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y             -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y             -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y           -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9482/Y           -       A1->Y R     OAI21X4        1   4.6    77    66    2792    (-,-) 
  counter_reg[11]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#-------------------------------------------------------------------------------------------



Path 16: MET (1 ps) Setup Check with Pin counter_reg[3]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst              -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y          -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y            -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y            -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y          -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9356/Y          -       A1->Y R     OAI21X4        1   4.6    77    66    2792    (-,-) 
  counter_reg[3]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#------------------------------------------------------------------------------------------



Path 17: MET (1 ps) Setup Check with Pin counter_reg[2]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst              -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y          -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y            -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y            -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  g9520/Y          -       A->Y  F     CLKINVX20     14  70.3    72    61    2726    (-,-) 
  g9354/Y          -       A1->Y R     OAI21X4        1   4.6    77    66    2792    (-,-) 
  counter_reg[2]/D -       -     R     DFFHQX1        1     -     -     0    2793    (-,-) 
#------------------------------------------------------------------------------------------



Path 18: MET (2 ps) Setup Check with Pin temp_reg[6]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     301                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9308/Y        -       B->Y  F     NOR2X8         1   9.8    60    20    2520    (-,-) 
  g9307/Y        -       A->Y  R     NOR2X8         1  12.4    75    66    2586    (-,-) 
  g9306/Y        -       A->Y  F     CLKINVX12      6  31.3    59    58    2644    (-,-) 
  g9323/Y        -       B->Y  R     NOR2X4         1   6.9    91    60    2704    (-,-) 
  g9321/Y        -       B->Y  F     NOR2X4         1   7.0    59    58    2762    (-,-) 
  g8632__6161/Y  -       B->Y  R     NAND2X4        1   4.6    46    39    2801    (-,-) 
  temp_reg[6]/D  -       -     R     DFFHQX1        1     -     -     0    2801    (-,-) 
#----------------------------------------------------------------------------------------



Path 19: MET (2 ps) Setup Check with Pin temp_reg[4]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     302                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9308/Y        -       B->Y  F     NOR2X8         1   9.8    60    20    2520    (-,-) 
  g9307/Y        -       A->Y  R     NOR2X8         1  12.4    75    66    2586    (-,-) 
  g9306/Y        -       A->Y  F     CLKINVX12      6  31.3    59    58    2644    (-,-) 
  g8670__2398/Y  -       B->Y  R     NOR2X4         1   7.0    86    60    2704    (-,-) 
  g8661__6161/Y  -       A->Y  F     NOR2X4         1   7.0    53    60    2765    (-,-) 
  g8638__1666/Y  -       B->Y  R     NAND2X4        1   4.7    45    37    2802    (-,-) 
  temp_reg[4]/D  -       -     R     DFFHQX4        1     -     -     0    2802    (-,-) 
#----------------------------------------------------------------------------------------



Path 20: MET (2 ps) Setup Check with Pin temp_reg[8]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     301                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9308/Y        -       B->Y  F     NOR2X8         1   9.8    60    20    2520    (-,-) 
  g9307/Y        -       A->Y  R     NOR2X8         1  12.4    75    66    2586    (-,-) 
  g9306/Y        -       A->Y  F     CLKINVX12      6  31.3    59    58    2644    (-,-) 
  g9253/Y        -       B->Y  R     NOR2X4         1   6.9    91    60    2704    (-,-) 
  g20/Y          -       B->Y  F     NOR2X4         1   7.0    59    58    2762    (-,-) 
  g8642__2398/Y  -       B->Y  R     NAND2X4        1   4.6    46    39    2801    (-,-) 
  temp_reg[8]/D  -       -     R     DFFHQX1        1     -     -     0    2801    (-,-) 
#----------------------------------------------------------------------------------------



Path 21: MET (2 ps) Setup Check with Pin temp_reg[13]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     103                  
     Required Time:=    2797                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     295                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9308/Y        -       B->Y  F     NOR2X8         1   9.8    60    20    2520    (-,-) 
  g9307/Y        -       A->Y  R     NOR2X8         1  12.4    75    66    2586    (-,-) 
  g9306/Y        -       A->Y  F     CLKINVX12      6  31.3    59    58    2644    (-,-) 
  g8674__4319/Y  -       B->Y  R     NOR2X4         1   6.9    86    60    2704    (-,-) 
  g8667__7410/Y  -       B->Y  F     NOR2X4         1   7.0    49    56    2760    (-,-) 
  g8637__2346/Y  -       B->Y  R     NAND2X4        1   4.6    44    35    2795    (-,-) 
  temp_reg[13]/D -       -     R     DFFHQX2        1     -     -     0    2795    (-,-) 
#----------------------------------------------------------------------------------------



Path 22: MET (2 ps) Setup Check with Pin temp_reg[15]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     115                  
     Required Time:=    2785                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     283                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)     18 126.7     0     0    2500    (-,-) 
  fopt9262/Y     -       A->Y  F     CLKINVX16      3  17.8    28    17    2517    (-,-) 
  g9289/Y        -       B->Y  R     NAND2X8        2  10.7    66    29    2546    (-,-) 
  g75/Y          -       B->Y  F     NAND3X2        1   5.4   193   137    2684    (-,-) 
  g9331/Y        -       C->Y  R     NAND3X2        1   4.6    84    99    2783    (-,-) 
  temp_reg[15]/D -       -     R     DFFHQX2        1     -     -     0    2783    (-,-) 
#----------------------------------------------------------------------------------------



Path 23: MET (2 ps) Setup Check with Pin temp_reg[12]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      47                  
     Required Time:=    2853                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     351                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)      18 126.7     0     0    2500    (-,-) 
  fopt/Y         -       A->Y  F     CLKINVX16       1   7.2    17    11    2511    (-,-) 
  g10/Y          -       B->Y  F     CLKAND2X12     15  76.6   128   126    2637    (-,-) 
  g9550/Y        -       A1->Y R     AOI21X4         1   7.4    93    99    2736    (-,-) 
  g9549/Y        -       A->Y  F     NAND3X4         1   4.7   124   115    2851    (-,-) 
  temp_reg[12]/D -       -     F     DFFHQX4         1     -     -     0    2851    (-,-) 
#-----------------------------------------------------------------------------------------



Path 24: MET (2 ps) Setup Check with Pin temp_reg[10]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     102                  
     Required Time:=    2798                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     296                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)      18 126.7     0     0    2500    (-,-) 
  fopt9262/Y     -       A->Y  F     CLKINVX16       3  17.8    28    17    2517    (-,-) 
  g9289/Y        -       B->Y  R     NAND2X8         2  10.7    66    29    2546    (-,-) 
  g81/Y          -       A->Y  R     CLKAND2X12      8  43.2    74   123    2669    (-,-) 
  g8693__7482/Y  -       B->Y  F     NAND2X4         1   7.0    89    73    2743    (-,-) 
  g8640__6417/Y  -       C->Y  R     NAND3X4         1   4.7    61    53    2796    (-,-) 
  temp_reg[10]/D -       -     R     DFFHQX4         1     -     -     0    2796    (-,-) 
#-----------------------------------------------------------------------------------------



Path 25: MET (3 ps) Setup Check with Pin temp_reg[14]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      47                  
     Required Time:=    2853                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     351                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)      18 126.7     0     0    2500    (-,-) 
  fopt/Y         -       A->Y  F     CLKINVX16       1   7.2    17    11    2511    (-,-) 
  g10/Y          -       B->Y  F     CLKAND2X12     15  76.6   128   126    2637    (-,-) 
  g8658__5115/Y  -       A1->Y R     AOI21X4         1   7.4    91    99    2736    (-,-) 
  g8627__6131/Y  -       A->Y  F     NAND3X4         1   4.7   124   114    2851    (-,-) 
  temp_reg[14]/D -       -     F     DFFHQX4         1     -     -     0    2851    (-,-) 
#-----------------------------------------------------------------------------------------



Path 26: MET (3 ps) Setup Check with Pin temp_reg[5]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     102                  
     Required Time:=    2798                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     296                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      18 126.7     0     0    2500    (-,-) 
  fopt9262/Y     -       A->Y  R     CLKINVX16       3  17.8    25    14    2514    (-,-) 
  g9/Y           -       B->Y  R     CLKAND2X12     10  35.6    68    98    2612    (-,-) 
  g9063__9572/Y  -       B->Y  F     NAND2X2         1   7.4   149   104    2716    (-,-) 
  g16/Y          -       A->Y  R     NAND3X4         1   4.7    61    79    2795    (-,-) 
  temp_reg[5]/D  -       -     R     DFFHQX4         1     -     -     0    2796    (-,-) 
#-----------------------------------------------------------------------------------------



Path 27: MET (3 ps) Setup Check with Pin temp_reg[11]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     101                  
     Required Time:=    2799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     296                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)      18 126.7     0     0    2500    (-,-) 
  fopt9262/Y     -       A->Y  F     CLKINVX16       3  17.8    28    17    2517    (-,-) 
  g9289/Y        -       B->Y  R     NAND2X8         2  10.7    66    29    2546    (-,-) 
  g81/Y          -       A->Y  R     CLKAND2X12      8  43.2    74   123    2669    (-,-) 
  g8699__2883/Y  -       B->Y  F     NAND2X4         1   7.0    89    73    2743    (-,-) 
  g8635__9945/Y  -       C->Y  R     NAND3X4         1   4.7    59    53    2796    (-,-) 
  temp_reg[11]/D -       -     R     DFFHQX4         1     -     -     0    2796    (-,-) 
#-----------------------------------------------------------------------------------------



Path 28: MET (3 ps) Setup Check with Pin temp_reg[3]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     101                  
     Required Time:=    2799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     296                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)      18 126.7     0     0    2500    (-,-) 
  fopt9262/Y     -       A->Y  F     CLKINVX16       3  17.8    28    17    2517    (-,-) 
  g9289/Y        -       B->Y  R     NAND2X8         2  10.7    66    29    2546    (-,-) 
  g81/Y          -       A->Y  R     CLKAND2X12      8  43.2    74   123    2669    (-,-) 
  g8675__8428/Y  -       B->Y  F     NAND2X4         1   7.0    88    73    2743    (-,-) 
  g8626__7098/Y  -       C->Y  R     NAND3X4         1   4.7    59    53    2796    (-,-) 
  temp_reg[3]/D  -       -     R     DFFHQX4         1     -     -     0    2796    (-,-) 
#-----------------------------------------------------------------------------------------



Path 29: MET (3 ps) Setup Check with Pin temp_reg[2]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     101                  
     Required Time:=    2799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     296                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)      18 126.7     0     0    2500    (-,-) 
  fopt9262/Y     -       A->Y  F     CLKINVX16       3  17.8    28    17    2517    (-,-) 
  g9289/Y        -       B->Y  R     NAND2X8         2  10.7    66    29    2546    (-,-) 
  g81/Y          -       A->Y  R     CLKAND2X12      8  43.2    74   123    2669    (-,-) 
  g8668__6417/Y  -       B->Y  F     NAND2X4         1   7.0    88    73    2743    (-,-) 
  g8629__5115/Y  -       C->Y  R     NAND3X4         1   4.7    59    53    2796    (-,-) 
  temp_reg[2]/D  -       -     R     DFFHQX4         1     -     -     0    2796    (-,-) 
#-----------------------------------------------------------------------------------------



Path 30: MET (3 ps) Setup Check with Pin temp_reg[1]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     101                  
     Required Time:=    2799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     296                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)      18 126.7     0     0    2500    (-,-) 
  fopt9262/Y     -       A->Y  F     CLKINVX16       3  17.8    28    17    2517    (-,-) 
  g9289/Y        -       B->Y  R     NAND2X8         2  10.7    66    29    2546    (-,-) 
  g81/Y          -       A->Y  R     CLKAND2X12      8  43.2    74   123    2669    (-,-) 
  g8691__1881/Y  -       B->Y  F     NAND2X4         1   7.0    88    73    2743    (-,-) 
  g8628__1881/Y  -       C->Y  R     NAND3X4         1   4.7    59    53    2796    (-,-) 
  temp_reg[1]/D  -       -     R     DFFHQX4         1     -     -     0    2796    (-,-) 
#-----------------------------------------------------------------------------------------



Path 31: MET (4 ps) Setup Check with Pin temp_reg[7]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     299                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9308/Y        -       B->Y  F     NOR2X8         1   9.8    60    20    2520    (-,-) 
  g9307/Y        -       A->Y  R     NOR2X8         1  12.4    75    66    2586    (-,-) 
  g9306/Y        -       A->Y  F     CLKINVX12      6  31.3    59    58    2644    (-,-) 
  g9256/Y        -       B->Y  R     NOR2BX4        1   6.9    86    60    2704    (-,-) 
  g19/Y          -       B->Y  F     NOR2X4         1   7.0    59    56    2760    (-,-) 
  g8633__9315/Y  -       B->Y  R     NAND2X4        1   4.6    46    39    2799    (-,-) 
  temp_reg[7]/D  -       -     R     DFFHQX1        1     -     -     0    2799    (-,-) 
#----------------------------------------------------------------------------------------



Path 32: MET (5 ps) Setup Check with Pin counter_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     211                  
     Required Time:=    2689                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     184                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     R     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9183/Y           -       B->Y  F     NOR2X8         2  25.3    91    36    2536    (-,-) 
  fopt9200/Y        -       A->Y  R     CLKINVX16     15  54.0    67    64    2601    (-,-) 
  fopt9204/Y        -       A->Y  R     BUFX16         2  10.9    31    83    2684    (-,-) 
  counter_reg[0]/SI -       -     R     SDFFQX1        2     -     -     0    2684    (-,-) 
#-------------------------------------------------------------------------------------------



Path 33: MET (6 ps) Setup Check with Pin temp_reg[9]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-      97                  
     Required Time:=    2803                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     298                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9308/Y        -       B->Y  F     NOR2X8         1   9.8    60    20    2520    (-,-) 
  g9307/Y        -       A->Y  R     NOR2X8         1  12.4    75    66    2586    (-,-) 
  g9306/Y        -       A->Y  F     CLKINVX12      6  31.3    59    58    2644    (-,-) 
  g8692__5115/Y  -       B->Y  R     NOR2X4         1   6.9    91    60    2704    (-,-) 
  g8665__2346/Y  -       B->Y  F     NOR2X4         1   7.0    50    58    2762    (-,-) 
  g8639__7410/Y  -       B->Y  R     NAND2X4        1   4.6    44    36    2798    (-,-) 
  temp_reg[9]/D  -       -     R     DFFHQX1        1     -     -     0    2798    (-,-) 
#----------------------------------------------------------------------------------------



Path 34: MET (7 ps) Setup Check with Pin counter_reg[31]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     108                  
     Required Time:=    2792                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y       -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y           -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y             -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y           -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8569__6260/Y     -       A1->Y R     OAI21X4        1   4.6    79    69    2786    (-,-) 
  counter_reg[31]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#-------------------------------------------------------------------------------------------



Path 35: MET (7 ps) Setup Check with Pin counter_reg[23]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     108                  
     Required Time:=    2792                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y       -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y           -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y             -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y           -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8576__2802/Y     -       A1->Y R     OAI21X4        1   4.6    79    69    2786    (-,-) 
  counter_reg[23]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#-------------------------------------------------------------------------------------------



Path 36: MET (7 ps) Setup Check with Pin counter_reg[19]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     108                  
     Required Time:=    2792                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y       -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y           -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y             -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y           -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8571__8428/Y     -       A1->Y R     OAI21X4        1   4.6    79    69    2786    (-,-) 
  counter_reg[19]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#-------------------------------------------------------------------------------------------



Path 37: MET (7 ps) Setup Check with Pin counter_reg[15]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     108                  
     Required Time:=    2792                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y       -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y           -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y             -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y           -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8599__8428/Y     -       A1->Y R     OAI21X4        1   4.6    79    69    2786    (-,-) 
  counter_reg[15]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#-------------------------------------------------------------------------------------------



Path 38: MET (7 ps) Setup Check with Pin counter_reg[7]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     108                  
     Required Time:=    2792                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst              -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y      -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y          -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y            -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y          -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8591__1666/Y    -       A1->Y R     OAI21X4        1   4.6    79    69    2786    (-,-) 
  counter_reg[7]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#------------------------------------------------------------------------------------------



Path 39: MET (7 ps) Setup Check with Pin counter_reg[30]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y       -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y           -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y             -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y           -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8583__5115/Y     -       A1->Y R     OAI21X4        1   4.6    78    69    2786    (-,-) 
  counter_reg[30]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#-------------------------------------------------------------------------------------------



Path 40: MET (7 ps) Setup Check with Pin counter_reg[26]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y       -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y           -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y             -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y           -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8579__8246/Y     -       A1->Y R     OAI21X4        1   4.6    78    69    2786    (-,-) 
  counter_reg[26]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#-------------------------------------------------------------------------------------------



Path 41: MET (7 ps) Setup Check with Pin counter_reg[21]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y       -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y           -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y             -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y           -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8574__3680/Y     -       A1->Y R     OAI21X4        1   4.6    78    69    2786    (-,-) 
  counter_reg[21]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#-------------------------------------------------------------------------------------------



Path 42: MET (7 ps) Setup Check with Pin counter_reg[20]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y       -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y           -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y             -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y           -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8573__6783/Y     -       A1->Y R     OAI21X4        1   4.6    78    69    2786    (-,-) 
  counter_reg[20]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#-------------------------------------------------------------------------------------------



Path 43: MET (7 ps) Setup Check with Pin counter_reg[18]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y       -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y           -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y             -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y           -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8572__5526/Y     -       A1->Y R     OAI21X4        1   4.6    78    69    2786    (-,-) 
  counter_reg[18]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#-------------------------------------------------------------------------------------------



Path 44: MET (7 ps) Setup Check with Pin counter_reg[17]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y       -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y           -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y             -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y           -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8570__4319/Y     -       A1->Y R     OAI21X4        1   4.6    78    69    2786    (-,-) 
  counter_reg[17]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#-------------------------------------------------------------------------------------------



Path 45: MET (7 ps) Setup Check with Pin counter_reg[16]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y       -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y           -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y             -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y           -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8585__4733/Y     -       A1->Y R     OAI21X4        1   4.6    78    69    2786    (-,-) 
  counter_reg[16]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#-------------------------------------------------------------------------------------------



Path 46: MET (7 ps) Setup Check with Pin counter_reg[12]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y       -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y           -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y             -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y           -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8596__5107/Y     -       A1->Y R     OAI21X4        1   4.6    78    69    2786    (-,-) 
  counter_reg[12]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#-------------------------------------------------------------------------------------------



Path 47: MET (7 ps) Setup Check with Pin counter_reg[9]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst              -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y      -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y          -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y            -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y          -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g8593__6417/Y    -       A1->Y R     OAI21X4        1   4.6    78    69    2786    (-,-) 
  counter_reg[9]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#------------------------------------------------------------------------------------------



Path 48: MET (7 ps) Setup Check with Pin counter_reg[8]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst              -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y      -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y          -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y            -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y          -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g9332/Y          -       A1->Y R     OAI21X4        1   4.6    78    69    2786    (-,-) 
  counter_reg[8]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#------------------------------------------------------------------------------------------



Path 49: MET (7 ps) Setup Check with Pin counter_reg[4]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     107                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     286                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst              -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9207_dup/Y      -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g9248/Y          -       B->Y  F     NAND2X8        1   9.9    75    64    2598    (-,-) 
  g33/Y            -       A->Y  R     NAND2X8        1  18.1    58    55    2654    (-,-) 
  g9227/Y          -       A->Y  F     CLKINVX20     16  80.0    80    63    2717    (-,-) 
  g27/Y            -       A1->Y R     OAI21X4        1   4.6    78    69    2786    (-,-) 
  counter_reg[4]/D -       -     R     DFFHQX1        1     -     -     0    2786    (-,-) 
#------------------------------------------------------------------------------------------



Path 50: MET (7 ps) Setup Check with Pin counter_reg[0]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2900            0     
                                              
             Setup:-     228                  
     Required Time:=    2672                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     165                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst              -       -     F     (arrival)     18 126.7     0     0    2500    (-,-) 
  g9246/Y          -       B->Y  R     NOR2X8         1  10.0    68    34    2534    (-,-) 
  g36/Y            -       B->Y  F     NAND2X8        2  12.5    85    70    2604    (-,-) 
  g32/Y            -       A->Y  R     NAND2X8        2  20.5    63    61    2665    (-,-) 
  counter_reg[0]/D -       -     R     SDFFQX1        2     -     -     0    2665    (-,-) 
#------------------------------------------------------------------------------------------

