# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do fft_t_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS {C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS/fft_core.vo}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module fft_core
# 
# Top level modules:
# 	fft_core
# vlog -vlog01compat -work work +incdir+C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS {C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS/fft_contrl.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module fft_control
# 
# Top level modules:
# 	fft_control
# vlog -vlog01compat -work work +incdir+C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS {C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS/fft_fifo_design.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module fft_fifo_design
# 
# Top level modules:
# 	fft_fifo_design
# vlog -vlog01compat -work work +incdir+C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS {C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS/test_point.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module test_point
# 
# Top level modules:
# 	test_point
# 
# vlog -vlog01compat -work work +incdir+C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS {C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS/fft_core_tb.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module fft_core_tb
# 
# Top level modules:
# 	fft_core_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  work.fft_core_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.fft_core_tb 
# Loading work.fft_core_tb
# Loading work.fft_core
# Loading altera_mf_ver.altmult_add
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.altshift_taps
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_add
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading altera_mf_ver.scfifo
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 1
#           Attempting to use alternate WLF file "./wlfttcbc6j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttcbc6j
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS/fft_core_tb.v(102)
#    Time: 31390 ns  Iteration: 0  Instance: /fft_core_tb
# 1
# Break in Module fft_core_tb at C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS/fft_core_tb.v line 102
# Simulation Breakpoint: 1
# Break in Module fft_core_tb at C:/Users/TingQiang/Desktop/FFT__Protype/FFT_Protype_1_512_No_ABS/fft_core_tb.v line 102
# MACRO ./fft_t_run_msim_rtl_verilog.do PAUSED at line 20
