
Loading design for application trce from file spi_lcd_impl1.ncd.
Design name: spi_lcd
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Thu Jan 16 22:16:22 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.630ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              15.053ns  (31.0% logic, 69.0% route), 10 logic levels.

 Constraint Details:

     15.053ns physical path delay lcd_show_char_inst/SLICE_86 to lcd_show_char_inst/SLICE_92 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.630ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_86 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19B.CLK to     R14C19B.Q0 lcd_show_char_inst/SLICE_86 (from sys_clk_50MHz)
ROUTE       409     3.083     R14C19B.Q0 to      R18C7B.B1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452      R18C7B.B1 to      R18C7B.F1 lcd_show_char_inst/char_ram_inst/SLICE_482
ROUTE        12     1.528      R18C7B.F1 to      R16C8B.A0 lcd_show_char_inst/n14183
CTOF_DEL    ---     0.452      R16C8B.A0 to      R16C8B.F0 lcd_show_char_inst/char_ram_inst/SLICE_587
ROUTE         5     0.962      R16C8B.F0 to      R18C7D.C0 lcd_show_char_inst/char_ram_inst/n684_adj_645
CTOF_DEL    ---     0.452      R18C7D.C0 to      R18C7D.F0 lcd_show_char_inst/char_ram_inst/SLICE_572
ROUTE         2     0.571      R18C7D.F0 to      R19C7C.D0 lcd_show_char_inst/char_ram_inst/n444
CTOOFX_DEL  ---     0.661      R19C7C.D0 to    R19C7C.OFX0 lcd_show_char_inst/char_ram_inst/i11848/SLICE_306
ROUTE         1     1.456    R19C7C.OFX0 to     R16C15A.D0 lcd_show_char_inst/char_ram_inst/n12473
CTOF_DEL    ---     0.452     R16C15A.D0 to     R16C15A.F0 lcd_show_char_inst/char_ram_inst/SLICE_742
ROUTE         1     0.610     R16C15A.F0 to     R16C14D.B0 lcd_show_char_inst/char_ram_inst/n12487
CTOOFX_DEL  ---     0.661     R16C14D.B0 to   R16C14D.OFX0 lcd_show_char_inst/char_ram_inst/i11873/SLICE_236
ROUTE         1     0.000   R16C14D.OFX0 to    R16C14C.FXA lcd_show_char_inst/char_ram_inst/n12498
FXTOOFX_DE  ---     0.223    R16C14C.FXA to   R16C14C.OFX1 lcd_show_char_inst/char_ram_inst/i11874/SLICE_220
ROUTE         1     1.338   R16C14C.OFX1 to     R13C15D.A0 lcd_show_char_inst/char_ram_inst/n12500
CTOF_DEL    ---     0.452     R13C15D.A0 to     R13C15D.F0 lcd_show_char_inst/char_ram_inst/SLICE_717
ROUTE         1     0.839     R13C15D.F0 to     R13C17C.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R13C17C.D1 to     R13C17C.F1 lcd_show_char_inst/SLICE_92
ROUTE         1     0.000     R13C17C.F1 to    R13C17C.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   15.053   (31.0% logic, 69.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C19B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R13C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.659ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              15.024ns  (31.1% logic, 68.9% route), 10 logic levels.

 Constraint Details:

     15.024ns physical path delay lcd_show_char_inst/SLICE_86 to lcd_show_char_inst/SLICE_92 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.659ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_86 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19B.CLK to     R14C19B.Q0 lcd_show_char_inst/SLICE_86 (from sys_clk_50MHz)
ROUTE       409     3.083     R14C19B.Q0 to      R18C7B.B1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452      R18C7B.B1 to      R18C7B.F1 lcd_show_char_inst/char_ram_inst/SLICE_482
ROUTE        12     1.528      R18C7B.F1 to      R16C8B.A0 lcd_show_char_inst/n14183
CTOF_DEL    ---     0.452      R16C8B.A0 to      R16C8B.F0 lcd_show_char_inst/char_ram_inst/SLICE_587
ROUTE         5     0.962      R16C8B.F0 to      R18C7D.C0 lcd_show_char_inst/char_ram_inst/n684_adj_645
CTOF_DEL    ---     0.452      R18C7D.C0 to      R18C7D.F0 lcd_show_char_inst/char_ram_inst/SLICE_572
ROUTE         2     0.392      R18C7D.F0 to      R18C7D.C1 lcd_show_char_inst/char_ram_inst/n444
CTOF_DEL    ---     0.452      R18C7D.C1 to      R18C7D.F1 lcd_show_char_inst/char_ram_inst/SLICE_572
ROUTE         1     1.028      R18C7D.F1 to      R17C7A.C1 lcd_show_char_inst/char_ram_inst/n445_adj_700
CTOOFX_DEL  ---     0.661      R17C7A.C1 to    R17C7A.OFX0 lcd_show_char_inst/char_ram_inst/i11893/SLICE_270
ROUTE         1     1.324    R17C7A.OFX0 to     R16C10D.A0 lcd_show_char_inst/char_ram_inst/n12518
CTOOFX_DEL  ---     0.661     R16C10D.A0 to   R16C10D.OFX0 lcd_show_char_inst/char_ram_inst/i11904/SLICE_238
ROUTE         1     0.000   R16C10D.OFX0 to    R16C10C.FXA lcd_show_char_inst/char_ram_inst/n12529
FXTOOFX_DE  ---     0.223    R16C10C.FXA to   R16C10C.OFX1 lcd_show_char_inst/char_ram_inst/i11905/SLICE_222
ROUTE         1     1.478   R16C10C.OFX1 to     R13C15D.D1 lcd_show_char_inst/char_ram_inst/n12531
CTOF_DEL    ---     0.452     R13C15D.D1 to     R13C15D.F1 lcd_show_char_inst/char_ram_inst/SLICE_717
ROUTE         1     0.563     R13C15D.F1 to     R13C17C.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R13C17C.D0 to     R13C17C.F0 lcd_show_char_inst/SLICE_92
ROUTE         1     0.000     R13C17C.F0 to    R13C17C.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   15.024   (31.1% logic, 68.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C19B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R13C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.837ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.846ns  (31.4% logic, 68.6% route), 10 logic levels.

 Constraint Details:

     14.846ns physical path delay lcd_show_char_inst/SLICE_86 to lcd_show_char_inst/SLICE_92 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.837ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_86 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19B.CLK to     R14C19B.Q0 lcd_show_char_inst/SLICE_86 (from sys_clk_50MHz)
ROUTE       409     1.870     R14C19B.Q0 to     R19C18A.B0 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R19C18A.B0 to     R19C18A.F0 lcd_show_char_inst/char_ram_inst/SLICE_469
ROUTE        14     2.016     R19C18A.F0 to     R17C14B.A1 lcd_show_char_inst/char_ram_inst/n15545
CTOF_DEL    ---     0.452     R17C14B.A1 to     R17C14B.F1 lcd_show_char_inst/char_ram_inst/SLICE_460
ROUTE         3     0.862     R17C14B.F1 to     R17C14B.A0 lcd_show_char_inst/char_ram_inst/n1835
CTOF_DEL    ---     0.452     R17C14B.A0 to     R17C14B.F0 lcd_show_char_inst/char_ram_inst/SLICE_460
ROUTE         1     0.942     R17C14B.F0 to     R13C14C.D0 lcd_show_char_inst/char_ram_inst/n12045
CTOOFX_DEL  ---     0.661     R13C14C.D0 to   R13C14C.OFX0 lcd_show_char_inst/char_ram_inst/i11855/SLICE_307
ROUTE         1     1.018   R13C14C.OFX0 to     R10C14B.C0 lcd_show_char_inst/char_ram_inst/n12480
CTOF_DEL    ---     0.452     R10C14B.C0 to     R10C14B.F0 lcd_show_char_inst/char_ram_inst/SLICE_744
ROUTE         1     1.295     R10C14B.F0 to     R16C14C.D0 lcd_show_char_inst/char_ram_inst/n12491
CTOOFX_DEL  ---     0.661     R16C14C.D0 to   R16C14C.OFX0 lcd_show_char_inst/char_ram_inst/i11874/SLICE_220
ROUTE         1     0.000   R16C14C.OFX0 to    R16C14C.FXB lcd_show_char_inst/char_ram_inst/n12499
FXTOOFX_DE  ---     0.223    R16C14C.FXB to   R16C14C.OFX1 lcd_show_char_inst/char_ram_inst/i11874/SLICE_220
ROUTE         1     1.338   R16C14C.OFX1 to     R13C15D.A0 lcd_show_char_inst/char_ram_inst/n12500
CTOF_DEL    ---     0.452     R13C15D.A0 to     R13C15D.F0 lcd_show_char_inst/char_ram_inst/SLICE_717
ROUTE         1     0.839     R13C15D.F0 to     R13C17C.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R13C17C.D1 to     R13C17C.F1 lcd_show_char_inst/SLICE_92
ROUTE         1     0.000     R13C17C.F1 to    R13C17C.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.846   (31.4% logic, 68.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C19B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R13C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.850ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.833ns  (29.9% logic, 70.1% route), 10 logic levels.

 Constraint Details:

     14.833ns physical path delay lcd_show_char_inst/SLICE_86 to lcd_show_char_inst/SLICE_92 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.850ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_86 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19B.CLK to     R14C19B.Q0 lcd_show_char_inst/SLICE_86 (from sys_clk_50MHz)
ROUTE       409     2.857     R14C19B.Q0 to      R18C7A.C1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452      R18C7A.C1 to      R18C7A.F1 lcd_show_char_inst/char_ram_inst/SLICE_576
ROUTE        15     2.003      R18C7A.F1 to     R18C10C.B0 lcd_show_char_inst/n14246
CTOF_DEL    ---     0.452     R18C10C.B0 to     R18C10C.F0 lcd_show_char_inst/char_ram_inst/SLICE_687
ROUTE         1     0.659     R18C10C.F0 to     R18C10A.C0 lcd_show_char_inst/char_ram_inst/n220_adj_681
CTOOFX_DEL  ---     0.661     R18C10A.C0 to   R18C10A.OFX0 lcd_show_char_inst/char_ram_inst/i13164/SLICE_192
ROUTE         1     0.000   R18C10A.OFX0 to    R18C10A.FXB lcd_show_char_inst/char_ram_inst/n13694
FXTOOFX_DE  ---     0.223    R18C10A.FXB to   R18C10A.OFX1 lcd_show_char_inst/char_ram_inst/i13164/SLICE_192
ROUTE         1     1.571   R18C10A.OFX1 to     R12C14C.C0 lcd_show_char_inst/char_ram_inst/n13697
CTOF_DEL    ---     0.452     R12C14C.C0 to     R12C14C.F0 lcd_show_char_inst/char_ram_inst/SLICE_743
ROUTE         1     1.129     R12C14C.F0 to     R16C14D.C0 lcd_show_char_inst/char_ram_inst/n12486
CTOOFX_DEL  ---     0.661     R16C14D.C0 to   R16C14D.OFX0 lcd_show_char_inst/char_ram_inst/i11873/SLICE_236
ROUTE         1     0.000   R16C14D.OFX0 to    R16C14C.FXA lcd_show_char_inst/char_ram_inst/n12498
FXTOOFX_DE  ---     0.223    R16C14C.FXA to   R16C14C.OFX1 lcd_show_char_inst/char_ram_inst/i11874/SLICE_220
ROUTE         1     1.338   R16C14C.OFX1 to     R13C15D.A0 lcd_show_char_inst/char_ram_inst/n12500
CTOF_DEL    ---     0.452     R13C15D.A0 to     R13C15D.F0 lcd_show_char_inst/char_ram_inst/SLICE_717
ROUTE         1     0.839     R13C15D.F0 to     R13C17C.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R13C17C.D1 to     R13C17C.F1 lcd_show_char_inst/SLICE_92
ROUTE         1     0.000     R13C17C.F1 to    R13C17C.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.833   (29.9% logic, 70.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C19B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R13C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.951ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1_rep_371  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.732ns  (31.7% logic, 68.3% route), 10 logic levels.

 Constraint Details:

     14.732ns physical path delay lcd_show_char_inst/SLICE_675 to lcd_show_char_inst/SLICE_92 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.951ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_675 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C21B.CLK to     R14C21B.Q0 lcd_show_char_inst/SLICE_675 (from sys_clk_50MHz)
ROUTE        79     1.756     R14C21B.Q0 to     R19C18A.D0 lcd_show_char_inst/n15568
CTOF_DEL    ---     0.452     R19C18A.D0 to     R19C18A.F0 lcd_show_char_inst/char_ram_inst/SLICE_469
ROUTE        14     2.016     R19C18A.F0 to     R17C14B.A1 lcd_show_char_inst/char_ram_inst/n15545
CTOF_DEL    ---     0.452     R17C14B.A1 to     R17C14B.F1 lcd_show_char_inst/char_ram_inst/SLICE_460
ROUTE         3     0.862     R17C14B.F1 to     R17C14B.A0 lcd_show_char_inst/char_ram_inst/n1835
CTOF_DEL    ---     0.452     R17C14B.A0 to     R17C14B.F0 lcd_show_char_inst/char_ram_inst/SLICE_460
ROUTE         1     0.942     R17C14B.F0 to     R13C14C.D0 lcd_show_char_inst/char_ram_inst/n12045
CTOOFX_DEL  ---     0.661     R13C14C.D0 to   R13C14C.OFX0 lcd_show_char_inst/char_ram_inst/i11855/SLICE_307
ROUTE         1     1.018   R13C14C.OFX0 to     R10C14B.C0 lcd_show_char_inst/char_ram_inst/n12480
CTOF_DEL    ---     0.452     R10C14B.C0 to     R10C14B.F0 lcd_show_char_inst/char_ram_inst/SLICE_744
ROUTE         1     1.295     R10C14B.F0 to     R16C14C.D0 lcd_show_char_inst/char_ram_inst/n12491
CTOOFX_DEL  ---     0.661     R16C14C.D0 to   R16C14C.OFX0 lcd_show_char_inst/char_ram_inst/i11874/SLICE_220
ROUTE         1     0.000   R16C14C.OFX0 to    R16C14C.FXB lcd_show_char_inst/char_ram_inst/n12499
FXTOOFX_DE  ---     0.223    R16C14C.FXB to   R16C14C.OFX1 lcd_show_char_inst/char_ram_inst/i11874/SLICE_220
ROUTE         1     1.338   R16C14C.OFX1 to     R13C15D.A0 lcd_show_char_inst/char_ram_inst/n12500
CTOF_DEL    ---     0.452     R13C15D.A0 to     R13C15D.F0 lcd_show_char_inst/char_ram_inst/SLICE_717
ROUTE         1     0.839     R13C15D.F0 to     R13C17C.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R13C17C.D1 to     R13C17C.F1 lcd_show_char_inst/SLICE_92
ROUTE         1     0.000     R13C17C.F1 to    R13C17C.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.732   (31.7% logic, 68.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_675:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C21B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R13C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.568ns  (32.0% logic, 68.0% route), 10 logic levels.

 Constraint Details:

     14.568ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_92 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.115ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19A.CLK to     R14C19A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       505     1.592     R14C19A.Q1 to     R19C18A.C0 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452     R19C18A.C0 to     R19C18A.F0 lcd_show_char_inst/char_ram_inst/SLICE_469
ROUTE        14     2.016     R19C18A.F0 to     R17C14B.A1 lcd_show_char_inst/char_ram_inst/n15545
CTOF_DEL    ---     0.452     R17C14B.A1 to     R17C14B.F1 lcd_show_char_inst/char_ram_inst/SLICE_460
ROUTE         3     0.862     R17C14B.F1 to     R17C14B.A0 lcd_show_char_inst/char_ram_inst/n1835
CTOF_DEL    ---     0.452     R17C14B.A0 to     R17C14B.F0 lcd_show_char_inst/char_ram_inst/SLICE_460
ROUTE         1     0.942     R17C14B.F0 to     R13C14C.D0 lcd_show_char_inst/char_ram_inst/n12045
CTOOFX_DEL  ---     0.661     R13C14C.D0 to   R13C14C.OFX0 lcd_show_char_inst/char_ram_inst/i11855/SLICE_307
ROUTE         1     1.018   R13C14C.OFX0 to     R10C14B.C0 lcd_show_char_inst/char_ram_inst/n12480
CTOF_DEL    ---     0.452     R10C14B.C0 to     R10C14B.F0 lcd_show_char_inst/char_ram_inst/SLICE_744
ROUTE         1     1.295     R10C14B.F0 to     R16C14C.D0 lcd_show_char_inst/char_ram_inst/n12491
CTOOFX_DEL  ---     0.661     R16C14C.D0 to   R16C14C.OFX0 lcd_show_char_inst/char_ram_inst/i11874/SLICE_220
ROUTE         1     0.000   R16C14C.OFX0 to    R16C14C.FXB lcd_show_char_inst/char_ram_inst/n12499
FXTOOFX_DE  ---     0.223    R16C14C.FXB to   R16C14C.OFX1 lcd_show_char_inst/char_ram_inst/i11874/SLICE_220
ROUTE         1     1.338   R16C14C.OFX1 to     R13C15D.A0 lcd_show_char_inst/char_ram_inst/n12500
CTOF_DEL    ---     0.452     R13C15D.A0 to     R13C15D.F0 lcd_show_char_inst/char_ram_inst/SLICE_717
ROUTE         1     0.839     R13C15D.F0 to     R13C17C.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R13C17C.D1 to     R13C17C.F1 lcd_show_char_inst/SLICE_92
ROUTE         1     0.000     R13C17C.F1 to    R13C17C.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.568   (32.0% logic, 68.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C19A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R13C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1_rep_371  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.547ns  (32.1% logic, 67.9% route), 10 logic levels.

 Constraint Details:

     14.547ns physical path delay lcd_show_char_inst/SLICE_675 to lcd_show_char_inst/SLICE_92 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.136ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_675 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C21B.CLK to     R14C21B.Q0 lcd_show_char_inst/SLICE_675 (from sys_clk_50MHz)
ROUTE        79     2.577     R14C21B.Q0 to      R18C7B.A1 lcd_show_char_inst/n15568
CTOF_DEL    ---     0.452      R18C7B.A1 to      R18C7B.F1 lcd_show_char_inst/char_ram_inst/SLICE_482
ROUTE        12     1.528      R18C7B.F1 to      R16C8B.A0 lcd_show_char_inst/n14183
CTOF_DEL    ---     0.452      R16C8B.A0 to      R16C8B.F0 lcd_show_char_inst/char_ram_inst/SLICE_587
ROUTE         5     0.962      R16C8B.F0 to      R18C7D.C0 lcd_show_char_inst/char_ram_inst/n684_adj_645
CTOF_DEL    ---     0.452      R18C7D.C0 to      R18C7D.F0 lcd_show_char_inst/char_ram_inst/SLICE_572
ROUTE         2     0.571      R18C7D.F0 to      R19C7C.D0 lcd_show_char_inst/char_ram_inst/n444
CTOOFX_DEL  ---     0.661      R19C7C.D0 to    R19C7C.OFX0 lcd_show_char_inst/char_ram_inst/i11848/SLICE_306
ROUTE         1     1.456    R19C7C.OFX0 to     R16C15A.D0 lcd_show_char_inst/char_ram_inst/n12473
CTOF_DEL    ---     0.452     R16C15A.D0 to     R16C15A.F0 lcd_show_char_inst/char_ram_inst/SLICE_742
ROUTE         1     0.610     R16C15A.F0 to     R16C14D.B0 lcd_show_char_inst/char_ram_inst/n12487
CTOOFX_DEL  ---     0.661     R16C14D.B0 to   R16C14D.OFX0 lcd_show_char_inst/char_ram_inst/i11873/SLICE_236
ROUTE         1     0.000   R16C14D.OFX0 to    R16C14C.FXA lcd_show_char_inst/char_ram_inst/n12498
FXTOOFX_DE  ---     0.223    R16C14C.FXA to   R16C14C.OFX1 lcd_show_char_inst/char_ram_inst/i11874/SLICE_220
ROUTE         1     1.338   R16C14C.OFX1 to     R13C15D.A0 lcd_show_char_inst/char_ram_inst/n12500
CTOF_DEL    ---     0.452     R13C15D.A0 to     R13C15D.F0 lcd_show_char_inst/char_ram_inst/SLICE_717
ROUTE         1     0.839     R13C15D.F0 to     R13C17C.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R13C17C.D1 to     R13C17C.F1 lcd_show_char_inst/SLICE_92
ROUTE         1     0.000     R13C17C.F1 to    R13C17C.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.547   (32.1% logic, 67.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_675:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C21B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R13C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.165ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1_rep_371  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.518ns  (32.1% logic, 67.9% route), 10 logic levels.

 Constraint Details:

     14.518ns physical path delay lcd_show_char_inst/SLICE_675 to lcd_show_char_inst/SLICE_92 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.165ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_675 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C21B.CLK to     R14C21B.Q0 lcd_show_char_inst/SLICE_675 (from sys_clk_50MHz)
ROUTE        79     2.577     R14C21B.Q0 to      R18C7B.A1 lcd_show_char_inst/n15568
CTOF_DEL    ---     0.452      R18C7B.A1 to      R18C7B.F1 lcd_show_char_inst/char_ram_inst/SLICE_482
ROUTE        12     1.528      R18C7B.F1 to      R16C8B.A0 lcd_show_char_inst/n14183
CTOF_DEL    ---     0.452      R16C8B.A0 to      R16C8B.F0 lcd_show_char_inst/char_ram_inst/SLICE_587
ROUTE         5     0.962      R16C8B.F0 to      R18C7D.C0 lcd_show_char_inst/char_ram_inst/n684_adj_645
CTOF_DEL    ---     0.452      R18C7D.C0 to      R18C7D.F0 lcd_show_char_inst/char_ram_inst/SLICE_572
ROUTE         2     0.392      R18C7D.F0 to      R18C7D.C1 lcd_show_char_inst/char_ram_inst/n444
CTOF_DEL    ---     0.452      R18C7D.C1 to      R18C7D.F1 lcd_show_char_inst/char_ram_inst/SLICE_572
ROUTE         1     1.028      R18C7D.F1 to      R17C7A.C1 lcd_show_char_inst/char_ram_inst/n445_adj_700
CTOOFX_DEL  ---     0.661      R17C7A.C1 to    R17C7A.OFX0 lcd_show_char_inst/char_ram_inst/i11893/SLICE_270
ROUTE         1     1.324    R17C7A.OFX0 to     R16C10D.A0 lcd_show_char_inst/char_ram_inst/n12518
CTOOFX_DEL  ---     0.661     R16C10D.A0 to   R16C10D.OFX0 lcd_show_char_inst/char_ram_inst/i11904/SLICE_238
ROUTE         1     0.000   R16C10D.OFX0 to    R16C10C.FXA lcd_show_char_inst/char_ram_inst/n12529
FXTOOFX_DE  ---     0.223    R16C10C.FXA to   R16C10C.OFX1 lcd_show_char_inst/char_ram_inst/i11905/SLICE_222
ROUTE         1     1.478   R16C10C.OFX1 to     R13C15D.D1 lcd_show_char_inst/char_ram_inst/n12531
CTOF_DEL    ---     0.452     R13C15D.D1 to     R13C15D.F1 lcd_show_char_inst/char_ram_inst/SLICE_717
ROUTE         1     0.563     R13C15D.F1 to     R13C17C.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R13C17C.D0 to     R13C17C.F0 lcd_show_char_inst/SLICE_92
ROUTE         1     0.000     R13C17C.F0 to    R13C17C.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.518   (32.1% logic, 67.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_675:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C21B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R13C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i0  (to sys_clk_50MHz +)

   Delay:              14.476ns  (30.6% logic, 69.4% route), 9 logic levels.

 Constraint Details:

     14.476ns physical path delay lcd_show_char_inst/SLICE_86 to lcd_show_char_inst/SLICE_91 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.207ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_86 to lcd_show_char_inst/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19B.CLK to     R14C19B.Q0 lcd_show_char_inst/SLICE_86 (from sys_clk_50MHz)
ROUTE       409     3.083     R14C19B.Q0 to      R18C7B.B1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452      R18C7B.B1 to      R18C7B.F1 lcd_show_char_inst/char_ram_inst/SLICE_482
ROUTE        12     1.528      R18C7B.F1 to      R16C8B.A0 lcd_show_char_inst/n14183
CTOF_DEL    ---     0.452      R16C8B.A0 to      R16C8B.F0 lcd_show_char_inst/char_ram_inst/SLICE_587
ROUTE         5     1.191      R16C8B.F0 to     R15C10C.A1 lcd_show_char_inst/char_ram_inst/n684_adj_645
CTOOFX_DEL  ---     0.661     R15C10C.A1 to   R15C10C.OFX0 lcd_show_char_inst/char_ram_inst/i11580/SLICE_223
ROUTE         1     1.396   R15C10C.OFX0 to     R15C16A.C0 lcd_show_char_inst/char_ram_inst/n12205
CTOF_DEL    ---     0.452     R15C16A.C0 to     R15C16A.F0 lcd_show_char_inst/char_ram_inst/SLICE_713
ROUTE         1     0.678     R15C16A.F0 to     R15C15C.C0 lcd_show_char_inst/char_ram_inst/n12418
CTOOFX_DEL  ---     0.661     R15C15C.C0 to   R15C15C.OFX0 lcd_show_char_inst/char_ram_inst/i11661/SLICE_258
ROUTE         1     0.000   R15C15C.OFX0 to    R15C15C.FXB lcd_show_char_inst/char_ram_inst/n12286
FXTOOFX_DE  ---     0.223    R15C15C.FXB to   R15C15C.OFX1 lcd_show_char_inst/char_ram_inst/i11661/SLICE_258
ROUTE         1     1.028   R15C15C.OFX1 to     R12C16B.D0 lcd_show_char_inst/char_ram_inst/n12289
CTOOFX_DEL  ---     0.661     R12C16B.D0 to   R12C16B.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_0_i4095/SLICE_215
ROUTE         1     1.149   R12C16B.OFX0 to     R13C17A.A0 lcd_show_char_inst/rom_q_0
CTOF_DEL    ---     0.452     R13C17A.A0 to     R13C17A.F0 lcd_show_char_inst/SLICE_91
ROUTE         1     0.000     R13C17A.F0 to    R13C17A.DI0 lcd_show_char_inst/temp_7_N_345_0 (to sys_clk_50MHz)
                  --------
                   14.476   (30.6% logic, 69.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C19B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R13C17A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.232ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.451ns  (30.6% logic, 69.4% route), 9 logic levels.

 Constraint Details:

     14.451ns physical path delay lcd_show_char_inst/SLICE_86 to lcd_show_char_inst/SLICE_92 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.232ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_86 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19B.CLK to     R14C19B.Q0 lcd_show_char_inst/SLICE_86 (from sys_clk_50MHz)
ROUTE       409     3.083     R14C19B.Q0 to      R18C7B.B1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452      R18C7B.B1 to      R18C7B.F1 lcd_show_char_inst/char_ram_inst/SLICE_482
ROUTE        12     1.569      R18C7B.F1 to     R17C12B.C0 lcd_show_char_inst/n14183
CTOF_DEL    ---     0.452     R17C12B.C0 to     R17C12B.F0 lcd_show_char_inst/char_ram_inst/SLICE_719
ROUTE         1     1.355     R17C12B.F0 to      R17C8A.B0 lcd_show_char_inst/char_ram_inst/n285
CTOOFX_DEL  ---     0.661      R17C8A.B0 to    R17C8A.OFX0 lcd_show_char_inst/char_ram_inst/i11481/SLICE_179
ROUTE         1     0.656    R17C8A.OFX0 to      R17C7A.C0 lcd_show_char_inst/char_ram_inst/n12106
CTOOFX_DEL  ---     0.661      R17C7A.C0 to    R17C7A.OFX0 lcd_show_char_inst/char_ram_inst/i11893/SLICE_270
ROUTE         1     1.324    R17C7A.OFX0 to     R16C10D.A0 lcd_show_char_inst/char_ram_inst/n12518
CTOOFX_DEL  ---     0.661     R16C10D.A0 to   R16C10D.OFX0 lcd_show_char_inst/char_ram_inst/i11904/SLICE_238
ROUTE         1     0.000   R16C10D.OFX0 to    R16C10C.FXA lcd_show_char_inst/char_ram_inst/n12529
FXTOOFX_DE  ---     0.223    R16C10C.FXA to   R16C10C.OFX1 lcd_show_char_inst/char_ram_inst/i11905/SLICE_222
ROUTE         1     1.478   R16C10C.OFX1 to     R13C15D.D1 lcd_show_char_inst/char_ram_inst/n12531
CTOF_DEL    ---     0.452     R13C15D.D1 to     R13C15D.F1 lcd_show_char_inst/char_ram_inst/SLICE_717
ROUTE         1     0.563     R13C15D.F1 to     R13C17C.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R13C17C.D0 to     R13C17C.F0 lcd_show_char_inst/SLICE_92
ROUTE         1     0.000     R13C17C.F0 to    R13C17C.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.451   (30.6% logic, 69.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R14C19B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     1.580     LPLL.CLKOP to    R13C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

Report:   65.776MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |   48.000 MHz|   65.776 MHz|  10  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 134
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7315 paths, 2 nets, and 6023 connections (99.88% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Thu Jan 16 22:16:22 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i4  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i5  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_504 to SLICE_502 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_504 to SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C24B.CLK to     R18C24B.Q1 SLICE_504 (from sys_clk_50MHz)
ROUTE         1     0.152     R18C24B.Q1 to     R18C24D.M0 lcd_write_inst/n132 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C24B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C24D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i1  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_show_char_inst/SLICE_710 to lcd_show_char_inst/SLICE_710 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_710 to lcd_show_char_inst/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q0 lcd_show_char_inst/SLICE_710 (from sys_clk_50MHz)
ROUTE         1     0.152     R16C19C.Q0 to     R16C19C.M1 lcd_show_char_inst/n395 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R16C19C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R16C19C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i8  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i9  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_501 to lcd_write_inst/SLICE_500 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_501 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C23C.CLK to     R18C23C.Q1 lcd_write_inst/SLICE_501 (from sys_clk_50MHz)
ROUTE         1     0.152     R18C23C.Q1 to     R18C23B.M0 lcd_write_inst/n128 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_501:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C23C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C23B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i5  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i6  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_502 to SLICE_502 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_502 to SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C24D.CLK to     R18C24D.Q0 SLICE_502 (from sys_clk_50MHz)
ROUTE         4     0.154     R18C24D.Q0 to     R18C24D.M1 lcd_write_inst/mosi_N_60 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C24D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C24D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i3  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i4  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_504 to SLICE_504 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_504 to SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C24B.CLK to     R18C24B.Q0 SLICE_504 (from sys_clk_50MHz)
ROUTE         4     0.154     R18C24B.Q0 to     R18C24B.M1 lcd_write_inst/mosi_N_59 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C24B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C24B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/state2_finish_flag_98  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/state_FSM_i0  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_729 to SLICE_730 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_729 to SLICE_730:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C24A.CLK to     R16C24A.Q0 SLICE_729 (from sys_clk_50MHz)
ROUTE         2     0.154     R16C24A.Q0 to     R16C24D.M0 lcd_write_inst/state_3_N_33_3 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_729:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R16C24A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_730:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R16C24D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i9  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i10  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_534 to lcd_show_char_inst/SLICE_711 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_534 to lcd_show_char_inst/SLICE_711:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20A.CLK to     R16C20A.Q1 lcd_show_char_inst/SLICE_534 (from sys_clk_50MHz)
ROUTE         9     0.154     R16C20A.Q1 to     R16C20B.M0 lcd_show_char_inst/n386 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R16C20A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_711:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R16C20B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i9  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i10  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_write_inst/SLICE_500 to lcd_write_inst/SLICE_755 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_500 to lcd_write_inst/SLICE_755:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C23B.CLK to     R18C23B.Q0 lcd_write_inst/SLICE_500 (from sys_clk_50MHz)
ROUTE         3     0.154     R18C23B.Q0 to     R18C23A.M1 lcd_write_inst/mosi_N_62 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C23B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_755:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R18C23A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i8  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i9  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_534 to lcd_show_char_inst/SLICE_534 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_534 to lcd_show_char_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20A.CLK to     R16C20A.Q0 lcd_show_char_inst/SLICE_534 (from sys_clk_50MHz)
ROUTE         3     0.154     R16C20A.Q0 to     R16C20A.M1 lcd_show_char_inst/n387 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R16C20A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R16C20A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i13  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i14  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_707 to lcd_show_char_inst/SLICE_540 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_707 to lcd_show_char_inst/SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C20D.CLK to     R13C20D.Q1 lcd_show_char_inst/SLICE_707 (from sys_clk_50MHz)
ROUTE         2     0.154     R13C20D.Q1 to     R13C20C.M0 lcd_show_char_inst/n382 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R13C20D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       134     0.668     LPLL.CLKOP to    R13C20C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 134
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7315 paths, 2 nets, and 6023 connections (99.88% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

