testbench_pipeline_ddr.sv

../../rtl/arty_top.sv
../../rtl/cmn.sv
../../rtl/alu.sv
../../rtl/mips_single.sv
../../rtl/mips_pipeline.sv
../../rtl/seqcirc.sv
../../rtl/dmac.sv

../../ip/output/mmcm/mmcm_sim_netlist.v
../../ip/output/mig/mig/example_design/sim/ddr3_model.sv
../../ip/output/jtag_axi/jtag_axi_sim_netlist.v

../../ip/output/mig/mig/user_design/rtl/mig.v
../../ip/output/mig/mig/user_design/rtl/mig_mig_sim.v
--sourcelibdir ../../ip/output/mig/mig/user_design/rtl/axi
--sourcelibdir ../../ip/output/mig/mig/user_design/rtl/clocking
--sourcelibdir ../../ip/output/mig/mig/user_design/rtl/controller
--sourcelibdir ../../ip/output/mig/mig/user_design/rtl/ecc
--sourcelibdir ../../ip/output/mig/mig/user_design/rtl/ip_top
--sourcelibdir ../../ip/output/mig/mig/user_design/rtl/phy
--sourcelibdir ../../ip/output/mig/mig/user_design/rtl/ui
--sourcelibext .v
