#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbc3d54a420 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_0x7fbc3d549120 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_0x7fbc3d549160 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_0x7fbc3d5491a0 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_0x7fbc3d5491e0 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_0x7fbc3d549220 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_0x7fbc3d549260 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0x7fbc3d57ba80 .functor BUFZ 1, L_0x7fbc3d57b9a0, C4<0>, C4<0>, C4<0>;
o0x100ce7068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x100d190e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57bb30 .functor XOR 1, o0x100ce7068, L_0x100d190e0, C4<0>, C4<0>;
L_0x7fbc3d57bc20 .functor BUFZ 1, L_0x7fbc3d57b9a0, C4<0>, C4<0>, C4<0>;
o0x100ce7008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d547d00_0 .net "CEN", 0 0, o0x100ce7008;  0 drivers
o0x100ce7038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55d7d0_0 .net "CIN", 0 0, o0x100ce7038;  0 drivers
v0x7fbc3d55d870_0 .net "CLK", 0 0, o0x100ce7068;  0 drivers
L_0x100d19008 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d55d900_0 .net "COUT", 0 0, L_0x100d19008;  1 drivers
o0x100ce70c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55d9a0_0 .net "I0", 0 0, o0x100ce70c8;  0 drivers
o0x100ce70f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55da80_0 .net "I1", 0 0, o0x100ce70f8;  0 drivers
o0x100ce7128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55db20_0 .net "I2", 0 0, o0x100ce7128;  0 drivers
o0x100ce7158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55dbc0_0 .net "I3", 0 0, o0x100ce7158;  0 drivers
v0x7fbc3d55dc60_0 .net "LO", 0 0, L_0x7fbc3d57ba80;  1 drivers
v0x7fbc3d55dd70_0 .net "O", 0 0, L_0x7fbc3d57bc20;  1 drivers
o0x100ce71e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55de00_0 .net "SR", 0 0, o0x100ce71e8;  0 drivers
v0x7fbc3d55dea0_0 .net *"_s11", 3 0, L_0x7fbc3d57b2c0;  1 drivers
v0x7fbc3d55df50_0 .net *"_s15", 1 0, L_0x7fbc3d57b4c0;  1 drivers
v0x7fbc3d55e000_0 .net *"_s17", 1 0, L_0x7fbc3d57b5d0;  1 drivers
L_0x100d19050 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d55e0b0_0 .net/2u *"_s2", 7 0, L_0x100d19050;  1 drivers
v0x7fbc3d55e160_0 .net *"_s21", 0 0, L_0x7fbc3d57b7d0;  1 drivers
v0x7fbc3d55e210_0 .net *"_s23", 0 0, L_0x7fbc3d57b8b0;  1 drivers
v0x7fbc3d55e3a0_0 .net/2u *"_s28", 0 0, L_0x100d190e0;  1 drivers
L_0x100d19098 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d55e430_0 .net/2u *"_s4", 7 0, L_0x100d19098;  1 drivers
v0x7fbc3d55e4e0_0 .net *"_s9", 3 0, L_0x7fbc3d57b1e0;  1 drivers
v0x7fbc3d55e590_0 .net "lut_o", 0 0, L_0x7fbc3d57b9a0;  1 drivers
v0x7fbc3d55e630_0 .net "lut_s1", 1 0, L_0x7fbc3d57b670;  1 drivers
v0x7fbc3d55e6e0_0 .net "lut_s2", 3 0, L_0x7fbc3d57b360;  1 drivers
v0x7fbc3d55e790_0 .net "lut_s3", 7 0, L_0x7fbc3d57b080;  1 drivers
v0x7fbc3d55e840_0 .var "o_reg", 0 0;
v0x7fbc3d55e8e0_0 .net "polarized_clk", 0 0, L_0x7fbc3d57bb30;  1 drivers
E_0x7fbc3d50c260 .event posedge, v0x7fbc3d55de00_0, v0x7fbc3d55e8e0_0;
E_0x7fbc3d5476f0 .event posedge, v0x7fbc3d55e8e0_0;
L_0x7fbc3d57b080 .functor MUXZ 8, L_0x100d19098, L_0x100d19050, o0x100ce7158, C4<>;
L_0x7fbc3d57b1e0 .part L_0x7fbc3d57b080, 4, 4;
L_0x7fbc3d57b2c0 .part L_0x7fbc3d57b080, 0, 4;
L_0x7fbc3d57b360 .functor MUXZ 4, L_0x7fbc3d57b2c0, L_0x7fbc3d57b1e0, o0x100ce7128, C4<>;
L_0x7fbc3d57b4c0 .part L_0x7fbc3d57b360, 2, 2;
L_0x7fbc3d57b5d0 .part L_0x7fbc3d57b360, 0, 2;
L_0x7fbc3d57b670 .functor MUXZ 2, L_0x7fbc3d57b5d0, L_0x7fbc3d57b4c0, o0x100ce70f8, C4<>;
L_0x7fbc3d57b7d0 .part L_0x7fbc3d57b670, 1, 1;
L_0x7fbc3d57b8b0 .part L_0x7fbc3d57b670, 0, 1;
L_0x7fbc3d57b9a0 .functor MUXZ 1, L_0x7fbc3d57b8b0, L_0x7fbc3d57b7d0, o0x100ce70c8, C4<>;
S_0x7fbc3d549d70 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0x100ce7758 .functor BUFZ 1, C4<z>; HiZ drive
o0x100ce7788 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbc3d57bc90 .functor AND 1, o0x100ce7758, o0x100ce7788, C4<1>, C4<1>;
L_0x7fbc3d57bd80 .functor OR 1, o0x100ce7758, o0x100ce7788, C4<0>, C4<0>;
o0x100ce76f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbc3d57beb0 .functor AND 1, L_0x7fbc3d57bd80, o0x100ce76f8, C4<1>, C4<1>;
L_0x7fbc3d57bf60 .functor OR 1, L_0x7fbc3d57bc90, L_0x7fbc3d57beb0, C4<0>, C4<0>;
v0x7fbc3d55ea90_0 .net "CI", 0 0, o0x100ce76f8;  0 drivers
v0x7fbc3d55eb20_0 .net "CO", 0 0, L_0x7fbc3d57bf60;  1 drivers
v0x7fbc3d55ebb0_0 .net "I0", 0 0, o0x100ce7758;  0 drivers
v0x7fbc3d55ec40_0 .net "I1", 0 0, o0x100ce7788;  0 drivers
v0x7fbc3d55ecd0_0 .net *"_s0", 0 0, L_0x7fbc3d57bc90;  1 drivers
v0x7fbc3d55ed60_0 .net *"_s2", 0 0, L_0x7fbc3d57bd80;  1 drivers
v0x7fbc3d55edf0_0 .net *"_s4", 0 0, L_0x7fbc3d57beb0;  1 drivers
S_0x7fbc3d548940 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x100ce7908 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55ef00_0 .net "C", 0 0, o0x100ce7908;  0 drivers
o0x100ce7938 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55efb0_0 .net "D", 0 0, o0x100ce7938;  0 drivers
v0x7fbc3d55f050_0 .var "Q", 0 0;
E_0x7fbc3d55eeb0 .event posedge, v0x7fbc3d55ef00_0;
S_0x7fbc3d546ab0 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x100ce7a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55f180_0 .net "C", 0 0, o0x100ce7a28;  0 drivers
o0x100ce7a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55f230_0 .net "D", 0 0, o0x100ce7a58;  0 drivers
o0x100ce7a88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55f2d0_0 .net "E", 0 0, o0x100ce7a88;  0 drivers
v0x7fbc3d55f360_0 .var "Q", 0 0;
E_0x7fbc3d55f130 .event posedge, v0x7fbc3d55f180_0;
S_0x7fbc3d5463b0 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x100ce7ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55f4b0_0 .net "C", 0 0, o0x100ce7ba8;  0 drivers
o0x100ce7bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55f560_0 .net "D", 0 0, o0x100ce7bd8;  0 drivers
o0x100ce7c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55f600_0 .net "E", 0 0, o0x100ce7c08;  0 drivers
v0x7fbc3d55f690_0 .var "Q", 0 0;
o0x100ce7c68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55f730_0 .net "R", 0 0, o0x100ce7c68;  0 drivers
E_0x7fbc3d55f460 .event posedge, v0x7fbc3d55f730_0, v0x7fbc3d55f4b0_0;
S_0x7fbc3d545000 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x100ce7d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55f890_0 .net "C", 0 0, o0x100ce7d88;  0 drivers
o0x100ce7db8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55f940_0 .net "D", 0 0, o0x100ce7db8;  0 drivers
o0x100ce7de8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55f9e0_0 .net "E", 0 0, o0x100ce7de8;  0 drivers
v0x7fbc3d55fa90_0 .var "Q", 0 0;
o0x100ce7e48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55fb30_0 .net "S", 0 0, o0x100ce7e48;  0 drivers
E_0x7fbc3d524a10 .event posedge, v0x7fbc3d55fb30_0, v0x7fbc3d55f890_0;
S_0x7fbc3d545450 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x100ce7f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55fc90_0 .net "C", 0 0, o0x100ce7f68;  0 drivers
o0x100ce7f98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55fd40_0 .net "D", 0 0, o0x100ce7f98;  0 drivers
o0x100ce7fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55fde0_0 .net "E", 0 0, o0x100ce7fc8;  0 drivers
v0x7fbc3d55fe90_0 .var "Q", 0 0;
o0x100ce8028 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d55ff30_0 .net "R", 0 0, o0x100ce8028;  0 drivers
E_0x7fbc3d5250a0 .event posedge, v0x7fbc3d55fc90_0;
S_0x7fbc3d521fe0 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x100ce8148 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560090_0 .net "C", 0 0, o0x100ce8148;  0 drivers
o0x100ce8178 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560140_0 .net "D", 0 0, o0x100ce8178;  0 drivers
o0x100ce81a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5601e0_0 .net "E", 0 0, o0x100ce81a8;  0 drivers
v0x7fbc3d560290_0 .var "Q", 0 0;
o0x100ce8208 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560330_0 .net "S", 0 0, o0x100ce8208;  0 drivers
E_0x7fbc3d5234b0 .event posedge, v0x7fbc3d560090_0;
S_0x7fbc3d509db0 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x100ce8328 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560490_0 .net "C", 0 0, o0x100ce8328;  0 drivers
o0x100ce8358 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560540_0 .net "D", 0 0, o0x100ce8358;  0 drivers
v0x7fbc3d5605e0_0 .var "Q", 0 0;
E_0x7fbc3d522eb0 .event negedge, v0x7fbc3d560490_0;
S_0x7fbc3d5003c0 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x100ce8448 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560730_0 .net "C", 0 0, o0x100ce8448;  0 drivers
o0x100ce8478 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5607e0_0 .net "D", 0 0, o0x100ce8478;  0 drivers
o0x100ce84a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560880_0 .net "E", 0 0, o0x100ce84a8;  0 drivers
v0x7fbc3d560910_0 .var "Q", 0 0;
E_0x7fbc3d5606e0 .event negedge, v0x7fbc3d560730_0;
S_0x7fbc3d506e20 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x100ce85c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560a60_0 .net "C", 0 0, o0x100ce85c8;  0 drivers
o0x100ce85f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560b10_0 .net "D", 0 0, o0x100ce85f8;  0 drivers
o0x100ce8628 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560bb0_0 .net "E", 0 0, o0x100ce8628;  0 drivers
v0x7fbc3d560c40_0 .var "Q", 0 0;
o0x100ce8688 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560ce0_0 .net "R", 0 0, o0x100ce8688;  0 drivers
E_0x7fbc3d560a10/0 .event negedge, v0x7fbc3d560a60_0;
E_0x7fbc3d560a10/1 .event posedge, v0x7fbc3d560ce0_0;
E_0x7fbc3d560a10 .event/or E_0x7fbc3d560a10/0, E_0x7fbc3d560a10/1;
S_0x7fbc3d509600 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x100ce87a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560e40_0 .net "C", 0 0, o0x100ce87a8;  0 drivers
o0x100ce87d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560ef0_0 .net "D", 0 0, o0x100ce87d8;  0 drivers
o0x100ce8808 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d560f90_0 .net "E", 0 0, o0x100ce8808;  0 drivers
v0x7fbc3d561040_0 .var "Q", 0 0;
o0x100ce8868 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5610e0_0 .net "S", 0 0, o0x100ce8868;  0 drivers
E_0x7fbc3d524c40/0 .event negedge, v0x7fbc3d560e40_0;
E_0x7fbc3d524c40/1 .event posedge, v0x7fbc3d5610e0_0;
E_0x7fbc3d524c40 .event/or E_0x7fbc3d524c40/0, E_0x7fbc3d524c40/1;
S_0x7fbc3d510a90 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x100ce8988 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d561240_0 .net "C", 0 0, o0x100ce8988;  0 drivers
o0x100ce89b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5612f0_0 .net "D", 0 0, o0x100ce89b8;  0 drivers
o0x100ce89e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d561390_0 .net "E", 0 0, o0x100ce89e8;  0 drivers
v0x7fbc3d561440_0 .var "Q", 0 0;
o0x100ce8a48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5614e0_0 .net "R", 0 0, o0x100ce8a48;  0 drivers
E_0x7fbc3d5228a0 .event negedge, v0x7fbc3d561240_0;
S_0x7fbc3d50ea80 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x100ce8b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d561640_0 .net "C", 0 0, o0x100ce8b68;  0 drivers
o0x100ce8b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5616f0_0 .net "D", 0 0, o0x100ce8b98;  0 drivers
o0x100ce8bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d561790_0 .net "E", 0 0, o0x100ce8bc8;  0 drivers
v0x7fbc3d561840_0 .var "Q", 0 0;
o0x100ce8c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5618e0_0 .net "S", 0 0, o0x100ce8c28;  0 drivers
E_0x7fbc3d524510 .event negedge, v0x7fbc3d561640_0;
S_0x7fbc3d511a50 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x100ce8d48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d561a40_0 .net "C", 0 0, o0x100ce8d48;  0 drivers
o0x100ce8d78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d561af0_0 .net "D", 0 0, o0x100ce8d78;  0 drivers
v0x7fbc3d561b90_0 .var "Q", 0 0;
o0x100ce8dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d561c40_0 .net "R", 0 0, o0x100ce8dd8;  0 drivers
E_0x7fbc3d524780/0 .event negedge, v0x7fbc3d561a40_0;
E_0x7fbc3d524780/1 .event posedge, v0x7fbc3d561c40_0;
E_0x7fbc3d524780 .event/or E_0x7fbc3d524780/0, E_0x7fbc3d524780/1;
S_0x7fbc3d50fa20 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x100ce8ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d561d90_0 .net "C", 0 0, o0x100ce8ec8;  0 drivers
o0x100ce8ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d561e40_0 .net "D", 0 0, o0x100ce8ef8;  0 drivers
v0x7fbc3d561ee0_0 .var "Q", 0 0;
o0x100ce8f58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d561f70_0 .net "S", 0 0, o0x100ce8f58;  0 drivers
E_0x7fbc3d561d40/0 .event negedge, v0x7fbc3d561d90_0;
E_0x7fbc3d561d40/1 .event posedge, v0x7fbc3d561f70_0;
E_0x7fbc3d561d40 .event/or E_0x7fbc3d561d40/0, E_0x7fbc3d561d40/1;
S_0x7fbc3d51b2b0 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x100ce9048 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5620c0_0 .net "C", 0 0, o0x100ce9048;  0 drivers
o0x100ce9078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d562170_0 .net "D", 0 0, o0x100ce9078;  0 drivers
v0x7fbc3d562210_0 .var "Q", 0 0;
o0x100ce90d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5622a0_0 .net "R", 0 0, o0x100ce90d8;  0 drivers
E_0x7fbc3d562070 .event negedge, v0x7fbc3d5620c0_0;
S_0x7fbc3d5192a0 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x100ce91c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5623f0_0 .net "C", 0 0, o0x100ce91c8;  0 drivers
o0x100ce91f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5624a0_0 .net "D", 0 0, o0x100ce91f8;  0 drivers
v0x7fbc3d562540_0 .var "Q", 0 0;
o0x100ce9258 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5625d0_0 .net "S", 0 0, o0x100ce9258;  0 drivers
E_0x7fbc3d5623a0 .event negedge, v0x7fbc3d5623f0_0;
S_0x7fbc3d51c270 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x100ce9348 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d562720_0 .net "C", 0 0, o0x100ce9348;  0 drivers
o0x100ce9378 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5627d0_0 .net "D", 0 0, o0x100ce9378;  0 drivers
v0x7fbc3d562870_0 .var "Q", 0 0;
o0x100ce93d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d562900_0 .net "R", 0 0, o0x100ce93d8;  0 drivers
E_0x7fbc3d5626d0 .event posedge, v0x7fbc3d562900_0, v0x7fbc3d562720_0;
S_0x7fbc3d51a240 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x100ce94c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d562a50_0 .net "C", 0 0, o0x100ce94c8;  0 drivers
o0x100ce94f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d562b00_0 .net "D", 0 0, o0x100ce94f8;  0 drivers
v0x7fbc3d562ba0_0 .var "Q", 0 0;
o0x100ce9558 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d562c30_0 .net "S", 0 0, o0x100ce9558;  0 drivers
E_0x7fbc3d562a00 .event posedge, v0x7fbc3d562c30_0, v0x7fbc3d562a50_0;
S_0x7fbc3d51f960 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x100ce9648 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d562d80_0 .net "C", 0 0, o0x100ce9648;  0 drivers
o0x100ce9678 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d562e30_0 .net "D", 0 0, o0x100ce9678;  0 drivers
v0x7fbc3d562ed0_0 .var "Q", 0 0;
o0x100ce96d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d562f60_0 .net "R", 0 0, o0x100ce96d8;  0 drivers
E_0x7fbc3d562d30 .event posedge, v0x7fbc3d562d80_0;
S_0x7fbc3d51d2e0 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x100ce97c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5630b0_0 .net "C", 0 0, o0x100ce97c8;  0 drivers
o0x100ce97f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d563160_0 .net "D", 0 0, o0x100ce97f8;  0 drivers
v0x7fbc3d563200_0 .var "Q", 0 0;
o0x100ce9858 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d563290_0 .net "S", 0 0, o0x100ce9858;  0 drivers
E_0x7fbc3d563060 .event posedge, v0x7fbc3d5630b0_0;
S_0x7fbc3d520d30 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0x100ce9978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbc3d57c070 .functor BUFZ 1, o0x100ce9978, C4<0>, C4<0>, C4<0>;
v0x7fbc3d563390_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x7fbc3d57c070;  1 drivers
v0x7fbc3d563440_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x100ce9978;  0 drivers
S_0x7fbc3d51e6b0 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_0x7fbc3d547950 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_0x7fbc3d547990 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_0x7fbc3d5479d0 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_0x7fbc3d547a10 .param/l "PULLUP" 0 2 87, C4<0>;
o0x100ce9bb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbc3d57c0e0 .functor BUFZ 1, o0x100ce9bb8, C4<0>, C4<0>, C4<0>;
o0x100ce9a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d564d30_0 .net "CLOCK_ENABLE", 0 0, o0x100ce9a08;  0 drivers
v0x7fbc3d564dc0_0 .net "D_IN_0", 0 0, L_0x7fbc3d57c190;  1 drivers
v0x7fbc3d564e50_0 .net "D_IN_1", 0 0, L_0x7fbc3d57c240;  1 drivers
o0x100ce9a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d564ee0_0 .net "D_OUT_0", 0 0, o0x100ce9a98;  0 drivers
o0x100ce9ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d564f70_0 .net "D_OUT_1", 0 0, o0x100ce9ac8;  0 drivers
v0x7fbc3d565040_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x7fbc3d57c0e0;  1 drivers
o0x100ce9af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5650d0_0 .net "INPUT_CLK", 0 0, o0x100ce9af8;  0 drivers
o0x100ce9b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d565160_0 .net "LATCH_INPUT_VALUE", 0 0, o0x100ce9b28;  0 drivers
o0x100ce9b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d565210_0 .net "OUTPUT_CLK", 0 0, o0x100ce9b58;  0 drivers
o0x100ce9b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d565340_0 .net "OUTPUT_ENABLE", 0 0, o0x100ce9b88;  0 drivers
v0x7fbc3d5653d0_0 .net "PACKAGE_PIN", 0 0, o0x100ce9bb8;  0 drivers
S_0x7fbc3d5634f0 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0x7fbc3d51e6b0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_0x7fbc3d5636a0 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_0x7fbc3d5636e0 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_0x7fbc3d563720 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_0x7fbc3d563760 .param/l "PULLUP" 0 2 20, C4<0>;
L_0x7fbc3d57c190 .functor BUFZ 1, v0x7fbc3d564540_0, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57c240 .functor BUFZ 1, v0x7fbc3d5645e0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc3d563e40_0 .net "CLOCK_ENABLE", 0 0, o0x100ce9a08;  alias, 0 drivers
v0x7fbc3d563ef0_0 .net "D_IN_0", 0 0, L_0x7fbc3d57c190;  alias, 1 drivers
v0x7fbc3d563f90_0 .net "D_IN_1", 0 0, L_0x7fbc3d57c240;  alias, 1 drivers
v0x7fbc3d564040_0 .net "D_OUT_0", 0 0, o0x100ce9a98;  alias, 0 drivers
v0x7fbc3d5640e0_0 .net "D_OUT_1", 0 0, o0x100ce9ac8;  alias, 0 drivers
v0x7fbc3d5641c0_0 .net "INPUT_CLK", 0 0, o0x100ce9af8;  alias, 0 drivers
v0x7fbc3d564260_0 .net "LATCH_INPUT_VALUE", 0 0, o0x100ce9b28;  alias, 0 drivers
v0x7fbc3d564300_0 .net "OUTPUT_CLK", 0 0, o0x100ce9b58;  alias, 0 drivers
v0x7fbc3d5643a0_0 .net "OUTPUT_ENABLE", 0 0, o0x100ce9b88;  alias, 0 drivers
v0x7fbc3d5644b0_0 .net "PACKAGE_PIN", 0 0, o0x100ce9bb8;  alias, 0 drivers
v0x7fbc3d564540_0 .var "din_0", 0 0;
v0x7fbc3d5645e0_0 .var "din_1", 0 0;
v0x7fbc3d564680_0 .var "din_q_0", 0 0;
v0x7fbc3d564720_0 .var "din_q_1", 0 0;
v0x7fbc3d5647c0_0 .var "dout", 0 0;
v0x7fbc3d564860_0 .var "dout_q_0", 0 0;
v0x7fbc3d564900_0 .var "dout_q_1", 0 0;
v0x7fbc3d564a90_0 .var "outclk_delayed_1", 0 0;
v0x7fbc3d564b20_0 .var "outclk_delayed_2", 0 0;
v0x7fbc3d564bb0_0 .var "outena_q", 0 0;
E_0x7fbc3d563a50 .event edge, v0x7fbc3d564b20_0, v0x7fbc3d564860_0, v0x7fbc3d564900_0;
E_0x7fbc3d563a80 .event edge, v0x7fbc3d564a90_0;
E_0x7fbc3d563ac0 .event edge, v0x7fbc3d564300_0;
E_0x7fbc3d563b10 .event edge, v0x7fbc3d564260_0, v0x7fbc3d564680_0, v0x7fbc3d564720_0;
S_0x7fbc3d563b60 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x7fbc3d5634f0;
 .timescale 0 0;
E_0x7fbc3d563d20 .event posedge, v0x7fbc3d564300_0;
E_0x7fbc3d563d70 .event negedge, v0x7fbc3d564300_0;
E_0x7fbc3d563db0 .event negedge, v0x7fbc3d5641c0_0;
E_0x7fbc3d563e00 .event posedge, v0x7fbc3d5641c0_0;
S_0x7fbc3d518420 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0x7fbc3d50fe20 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o0x100cea1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5654d0_0 .net "I0", 0 0, o0x100cea1e8;  0 drivers
o0x100cea218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d565580_0 .net "I1", 0 0, o0x100cea218;  0 drivers
o0x100cea248 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d565620_0 .net "I2", 0 0, o0x100cea248;  0 drivers
o0x100cea278 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5656b0_0 .net "I3", 0 0, o0x100cea278;  0 drivers
v0x7fbc3d565740_0 .net "O", 0 0, L_0x7fbc3d57cc50;  1 drivers
L_0x100d19128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d565810_0 .net/2u *"_s0", 7 0, L_0x100d19128;  1 drivers
v0x7fbc3d5658a0_0 .net *"_s13", 1 0, L_0x7fbc3d57c770;  1 drivers
v0x7fbc3d565950_0 .net *"_s15", 1 0, L_0x7fbc3d57c880;  1 drivers
v0x7fbc3d565a00_0 .net *"_s19", 0 0, L_0x7fbc3d57ca80;  1 drivers
L_0x100d19170 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d565b10_0 .net/2u *"_s2", 7 0, L_0x100d19170;  1 drivers
v0x7fbc3d565bc0_0 .net *"_s21", 0 0, L_0x7fbc3d57cb60;  1 drivers
v0x7fbc3d565c70_0 .net *"_s7", 3 0, L_0x7fbc3d57c490;  1 drivers
v0x7fbc3d565d20_0 .net *"_s9", 3 0, L_0x7fbc3d57c570;  1 drivers
v0x7fbc3d565dd0_0 .net "s1", 1 0, L_0x7fbc3d57c920;  1 drivers
v0x7fbc3d565e80_0 .net "s2", 3 0, L_0x7fbc3d57c610;  1 drivers
v0x7fbc3d565f30_0 .net "s3", 7 0, L_0x7fbc3d57c330;  1 drivers
L_0x7fbc3d57c330 .functor MUXZ 8, L_0x100d19170, L_0x100d19128, o0x100cea278, C4<>;
L_0x7fbc3d57c490 .part L_0x7fbc3d57c330, 4, 4;
L_0x7fbc3d57c570 .part L_0x7fbc3d57c330, 0, 4;
L_0x7fbc3d57c610 .functor MUXZ 4, L_0x7fbc3d57c570, L_0x7fbc3d57c490, o0x100cea248, C4<>;
L_0x7fbc3d57c770 .part L_0x7fbc3d57c610, 2, 2;
L_0x7fbc3d57c880 .part L_0x7fbc3d57c610, 0, 2;
L_0x7fbc3d57c920 .functor MUXZ 2, L_0x7fbc3d57c880, L_0x7fbc3d57c770, o0x100cea218, C4<>;
L_0x7fbc3d57ca80 .part L_0x7fbc3d57c920, 1, 1;
L_0x7fbc3d57cb60 .part L_0x7fbc3d57c920, 0, 1;
L_0x7fbc3d57cc50 .functor MUXZ 1, L_0x7fbc3d57cb60, L_0x7fbc3d57ca80, o0x100cea1e8, C4<>;
S_0x7fbc3d5177c0 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x7fbc3e030e00 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_0x7fbc3e030e40 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_0x7fbc3e030e80 .param/l "DIVF" 0 2 831, C4<0000000>;
P_0x7fbc3e030ec0 .param/l "DIVQ" 0 2 832, C4<000>;
P_0x7fbc3e030f00 .param/l "DIVR" 0 2 830, C4<0000>;
P_0x7fbc3e030f40 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_0x7fbc3e030f80 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_0x7fbc3e030fc0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_0x7fbc3e031000 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_0x7fbc3e031040 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_0x7fbc3e031080 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_0x7fbc3e0310c0 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_0x7fbc3e031100 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_0x7fbc3e031140 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_0x7fbc3e031180 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_0x7fbc3e0311c0 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0x100cea5d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566060_0 .net "BYPASS", 0 0, o0x100cea5d8;  0 drivers
o0x100cea608 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fbc3d5660f0_0 .net "DYNAMICDELAY", 7 0, o0x100cea608;  0 drivers
o0x100cea638 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566180_0 .net "EXTFEEDBACK", 0 0, o0x100cea638;  0 drivers
o0x100cea668 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566210_0 .net "LATCHINPUTVALUE", 0 0, o0x100cea668;  0 drivers
o0x100cea698 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5662a0_0 .net "LOCK", 0 0, o0x100cea698;  0 drivers
o0x100cea6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566380_0 .net "PLLOUTCOREA", 0 0, o0x100cea6c8;  0 drivers
o0x100cea6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566420_0 .net "PLLOUTCOREB", 0 0, o0x100cea6f8;  0 drivers
o0x100cea728 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5664c0_0 .net "PLLOUTGLOBALA", 0 0, o0x100cea728;  0 drivers
o0x100cea758 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566560_0 .net "PLLOUTGLOBALB", 0 0, o0x100cea758;  0 drivers
o0x100cea788 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566670_0 .net "REFERENCECLK", 0 0, o0x100cea788;  0 drivers
o0x100cea7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566700_0 .net "RESETB", 0 0, o0x100cea7b8;  0 drivers
o0x100cea7e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5667a0_0 .net "SCLK", 0 0, o0x100cea7e8;  0 drivers
o0x100cea818 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566840_0 .net "SDI", 0 0, o0x100cea818;  0 drivers
o0x100cea848 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5668e0_0 .net "SDO", 0 0, o0x100cea848;  0 drivers
S_0x7fbc3d515140 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x7fbc3e031200 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_0x7fbc3e031240 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_0x7fbc3e031280 .param/l "DIVF" 0 2 866, C4<0000000>;
P_0x7fbc3e0312c0 .param/l "DIVQ" 0 2 867, C4<000>;
P_0x7fbc3e031300 .param/l "DIVR" 0 2 865, C4<0000>;
P_0x7fbc3e031340 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_0x7fbc3e031380 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_0x7fbc3e0313c0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_0x7fbc3e031400 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_0x7fbc3e031440 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_0x7fbc3e031480 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_0x7fbc3e0314c0 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_0x7fbc3e031500 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_0x7fbc3e031540 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_0x7fbc3e031580 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_0x7fbc3e0315c0 .param/l "TEST_MODE" 0 2 871, C4<0>;
o0x100ceab18 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566ad0_0 .net "BYPASS", 0 0, o0x100ceab18;  0 drivers
o0x100ceab48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fbc3d566b60_0 .net "DYNAMICDELAY", 7 0, o0x100ceab48;  0 drivers
o0x100ceab78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566bf0_0 .net "EXTFEEDBACK", 0 0, o0x100ceab78;  0 drivers
o0x100ceaba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566c80_0 .net "LATCHINPUTVALUE", 0 0, o0x100ceaba8;  0 drivers
o0x100ceabd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566d10_0 .net "LOCK", 0 0, o0x100ceabd8;  0 drivers
o0x100ceac08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566db0_0 .net "PACKAGEPIN", 0 0, o0x100ceac08;  0 drivers
o0x100ceac38 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566e50_0 .net "PLLOUTCOREA", 0 0, o0x100ceac38;  0 drivers
o0x100ceac68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566ef0_0 .net "PLLOUTCOREB", 0 0, o0x100ceac68;  0 drivers
o0x100ceac98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d566f90_0 .net "PLLOUTGLOBALA", 0 0, o0x100ceac98;  0 drivers
o0x100ceacc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5670a0_0 .net "PLLOUTGLOBALB", 0 0, o0x100ceacc8;  0 drivers
o0x100ceacf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567130_0 .net "RESETB", 0 0, o0x100ceacf8;  0 drivers
o0x100cead28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5671d0_0 .net "SCLK", 0 0, o0x100cead28;  0 drivers
o0x100cead58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567270_0 .net "SDI", 0 0, o0x100cead58;  0 drivers
o0x100cead88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567310_0 .net "SDO", 0 0, o0x100cead88;  0 drivers
S_0x7fbc3d512ac0 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x7fbc3d54b2c0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_0x7fbc3d54b300 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_0x7fbc3d54b340 .param/l "DIVF" 0 2 796, C4<0000000>;
P_0x7fbc3d54b380 .param/l "DIVQ" 0 2 797, C4<000>;
P_0x7fbc3d54b3c0 .param/l "DIVR" 0 2 795, C4<0000>;
P_0x7fbc3d54b400 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_0x7fbc3d54b440 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_0x7fbc3d54b480 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_0x7fbc3d54b4c0 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_0x7fbc3d54b500 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_0x7fbc3d54b540 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_0x7fbc3d54b580 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_0x7fbc3d54b5c0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_0x7fbc3d54b600 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_0x7fbc3d54b640 .param/l "TEST_MODE" 0 2 801, C4<0>;
o0x100ceb058 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567500_0 .net "BYPASS", 0 0, o0x100ceb058;  0 drivers
o0x100ceb088 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fbc3d567590_0 .net "DYNAMICDELAY", 7 0, o0x100ceb088;  0 drivers
o0x100ceb0b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567620_0 .net "EXTFEEDBACK", 0 0, o0x100ceb0b8;  0 drivers
o0x100ceb0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5676b0_0 .net "LATCHINPUTVALUE", 0 0, o0x100ceb0e8;  0 drivers
o0x100ceb118 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567740_0 .net "LOCK", 0 0, o0x100ceb118;  0 drivers
o0x100ceb148 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5677e0_0 .net "PACKAGEPIN", 0 0, o0x100ceb148;  0 drivers
o0x100ceb178 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567880_0 .net "PLLOUTCOREA", 0 0, o0x100ceb178;  0 drivers
o0x100ceb1a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567920_0 .net "PLLOUTCOREB", 0 0, o0x100ceb1a8;  0 drivers
o0x100ceb1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5679c0_0 .net "PLLOUTGLOBALA", 0 0, o0x100ceb1d8;  0 drivers
o0x100ceb208 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567ad0_0 .net "PLLOUTGLOBALB", 0 0, o0x100ceb208;  0 drivers
o0x100ceb238 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567b60_0 .net "RESETB", 0 0, o0x100ceb238;  0 drivers
o0x100ceb268 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567c00_0 .net "SCLK", 0 0, o0x100ceb268;  0 drivers
o0x100ceb298 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567ca0_0 .net "SDI", 0 0, o0x100ceb298;  0 drivers
o0x100ceb2c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567d40_0 .net "SDO", 0 0, o0x100ceb2c8;  0 drivers
S_0x7fbc3d513e90 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x7fbc3d54b680 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_0x7fbc3d54b6c0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_0x7fbc3d54b700 .param/l "DIVF" 0 2 732, C4<0000000>;
P_0x7fbc3d54b740 .param/l "DIVQ" 0 2 733, C4<000>;
P_0x7fbc3d54b780 .param/l "DIVR" 0 2 731, C4<0000>;
P_0x7fbc3d54b7c0 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_0x7fbc3d54b800 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_0x7fbc3d54b840 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_0x7fbc3d54b880 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_0x7fbc3d54b8c0 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_0x7fbc3d54b900 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_0x7fbc3d54b940 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_0x7fbc3d54b980 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_0x7fbc3d54b9c0 .param/l "TEST_MODE" 0 2 736, C4<0>;
o0x100ceb598 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d567f30_0 .net "BYPASS", 0 0, o0x100ceb598;  0 drivers
o0x100ceb5c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fbc3d567fc0_0 .net "DYNAMICDELAY", 7 0, o0x100ceb5c8;  0 drivers
o0x100ceb5f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568050_0 .net "EXTFEEDBACK", 0 0, o0x100ceb5f8;  0 drivers
o0x100ceb628 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5680e0_0 .net "LATCHINPUTVALUE", 0 0, o0x100ceb628;  0 drivers
o0x100ceb658 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568170_0 .net "LOCK", 0 0, o0x100ceb658;  0 drivers
o0x100ceb688 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568210_0 .net "PLLOUTCORE", 0 0, o0x100ceb688;  0 drivers
o0x100ceb6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5682b0_0 .net "PLLOUTGLOBAL", 0 0, o0x100ceb6b8;  0 drivers
o0x100ceb6e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568350_0 .net "REFERENCECLK", 0 0, o0x100ceb6e8;  0 drivers
o0x100ceb718 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5683f0_0 .net "RESETB", 0 0, o0x100ceb718;  0 drivers
o0x100ceb748 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568500_0 .net "SCLK", 0 0, o0x100ceb748;  0 drivers
o0x100ceb778 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568590_0 .net "SDI", 0 0, o0x100ceb778;  0 drivers
o0x100ceb7a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568630_0 .net "SDO", 0 0, o0x100ceb7a8;  0 drivers
S_0x7fbc3d50dc00 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x7fbc3d54ba00 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0x7fbc3d54ba40 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0x7fbc3d54ba80 .param/l "DIVF" 0 2 763, C4<0000000>;
P_0x7fbc3d54bac0 .param/l "DIVQ" 0 2 764, C4<000>;
P_0x7fbc3d54bb00 .param/l "DIVR" 0 2 762, C4<0000>;
P_0x7fbc3d54bb40 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0x7fbc3d54bb80 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0x7fbc3d54bbc0 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0x7fbc3d54bc00 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0x7fbc3d54bc40 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0x7fbc3d54bc80 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0x7fbc3d54bcc0 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0x7fbc3d54bd00 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0x7fbc3d54bd40 .param/l "TEST_MODE" 0 2 767, C4<0>;
o0x100ceba18 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5687f0_0 .net "BYPASS", 0 0, o0x100ceba18;  0 drivers
o0x100ceba48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fbc3d568880_0 .net "DYNAMICDELAY", 7 0, o0x100ceba48;  0 drivers
o0x100ceba78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568910_0 .net "EXTFEEDBACK", 0 0, o0x100ceba78;  0 drivers
o0x100cebaa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5689a0_0 .net "LATCHINPUTVALUE", 0 0, o0x100cebaa8;  0 drivers
o0x100cebad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568a30_0 .net "LOCK", 0 0, o0x100cebad8;  0 drivers
o0x100cebb08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568b00_0 .net "PACKAGEPIN", 0 0, o0x100cebb08;  0 drivers
o0x100cebb38 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568b90_0 .net "PLLOUTCORE", 0 0, o0x100cebb38;  0 drivers
o0x100cebb68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568c20_0 .net "PLLOUTGLOBAL", 0 0, o0x100cebb68;  0 drivers
o0x100cebb98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568cc0_0 .net "RESETB", 0 0, o0x100cebb98;  0 drivers
o0x100cebbc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568dd0_0 .net "SCLK", 0 0, o0x100cebbc8;  0 drivers
o0x100cebbf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568e60_0 .net "SDI", 0 0, o0x100cebbf8;  0 drivers
o0x100cebc28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d568f00_0 .net "SDO", 0 0, o0x100cebc28;  0 drivers
S_0x7fbc3d50cff0 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x7fbc3e030800 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030840 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030880 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0308c0 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030900 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030940 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030980 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0309c0 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030a00 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030a40 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030a80 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030ac0 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030b00 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030b40 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030b80 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030bc0 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e030c00 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0x7fbc3e030c40 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o0x100cec3a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbc3d57cf60 .functor NOT 1, o0x100cec3a8, C4<0>, C4<0>, C4<0>;
o0x100cebe98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbc3d56bd50_0 .net "MASK", 15 0, o0x100cebe98;  0 drivers
o0x100cebec8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x7fbc3d56bde0_0 .net "RADDR", 10 0, o0x100cebec8;  0 drivers
o0x100cebf28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d56be70_0 .net "RCLKE", 0 0, o0x100cebf28;  0 drivers
v0x7fbc3d56bf00_0 .net "RCLKN", 0 0, o0x100cec3a8;  0 drivers
v0x7fbc3d56bf90_0 .net "RDATA", 15 0, L_0x7fbc3d57ceb0;  1 drivers
o0x100cebfb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d56c020_0 .net "RE", 0 0, o0x100cebfb8;  0 drivers
o0x100cec018 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x7fbc3d56c0d0_0 .net "WADDR", 10 0, o0x100cec018;  0 drivers
o0x100cec048 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d56c180_0 .net "WCLK", 0 0, o0x100cec048;  0 drivers
o0x100cec078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d56c230_0 .net "WCLKE", 0 0, o0x100cec078;  0 drivers
o0x100cec0a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbc3d56c360_0 .net "WDATA", 15 0, o0x100cec0a8;  0 drivers
o0x100cec108 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d56c3f0_0 .net "WE", 0 0, o0x100cec108;  0 drivers
S_0x7fbc3d5690c0 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0x7fbc3d50cff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x7fbc3e032600 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032640 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032680 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0326c0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032700 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032740 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032780 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0327c0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032800 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032840 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032880 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0328c0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032900 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032940 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032980 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0329c0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032a00 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x7fbc3e032a40 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x7fbc3d56afb0_0 .net "MASK", 15 0, o0x100cebe98;  alias, 0 drivers
v0x7fbc3d56b040_0 .net "RADDR", 10 0, o0x100cebec8;  alias, 0 drivers
v0x7fbc3d56b0f0_0 .net "RCLK", 0 0, L_0x7fbc3d57cf60;  1 drivers
v0x7fbc3d56b1a0_0 .net "RCLKE", 0 0, o0x100cebf28;  alias, 0 drivers
v0x7fbc3d56b240_0 .net "RDATA", 15 0, L_0x7fbc3d57ceb0;  alias, 1 drivers
v0x7fbc3d56b330_0 .var "RDATA_I", 15 0;
v0x7fbc3d56b3e0_0 .net "RE", 0 0, o0x100cebfb8;  alias, 0 drivers
L_0x100d191b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d56b480_0 .net "RMASK_I", 15 0, L_0x100d191b8;  1 drivers
v0x7fbc3d56b530_0 .net "WADDR", 10 0, o0x100cec018;  alias, 0 drivers
v0x7fbc3d56b640_0 .net "WCLK", 0 0, o0x100cec048;  alias, 0 drivers
v0x7fbc3d56b6e0_0 .net "WCLKE", 0 0, o0x100cec078;  alias, 0 drivers
v0x7fbc3d56b780_0 .net "WDATA", 15 0, o0x100cec0a8;  alias, 0 drivers
v0x7fbc3d56b830_0 .net "WDATA_I", 15 0, L_0x7fbc3d57cde0;  1 drivers
v0x7fbc3d56b8e0_0 .net "WE", 0 0, o0x100cec108;  alias, 0 drivers
v0x7fbc3d56b980_0 .net "WMASK_I", 15 0, L_0x7fbc3d57cd30;  1 drivers
v0x7fbc3d56ba30_0 .var/i "i", 31 0;
v0x7fbc3d56bae0 .array "memory", 255 0, 15 0;
E_0x7fbc3d56a8a0 .event posedge, v0x7fbc3d56b0f0_0;
E_0x7fbc3d56a8e0 .event posedge, v0x7fbc3d56b640_0;
S_0x7fbc3d56a920 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x7fbc3d5690c0;
 .timescale 0 0;
L_0x7fbc3d57cd30 .functor BUFZ 16, o0x100cebe98, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7fbc3d56aae0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x7fbc3d5690c0;
 .timescale 0 0;
S_0x7fbc3d56aca0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x7fbc3d5690c0;
 .timescale 0 0;
L_0x7fbc3d57cde0 .functor BUFZ 16, o0x100cec0a8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7fbc3d56ae00 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x7fbc3d5690c0;
 .timescale 0 0;
L_0x7fbc3d57ceb0 .functor BUFZ 16, v0x7fbc3d56b330_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7fbc3d54bd80 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x7fbc3e031a00 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031a40 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031a80 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031ac0 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031b00 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031b40 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031b80 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031bc0 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031c00 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031c40 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031c80 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031cc0 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031d00 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031d40 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031d80 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031dc0 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e031e00 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_0x7fbc3e031e40 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o0x100cecaf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbc3d57d240 .functor NOT 1, o0x100cecaf8, C4<0>, C4<0>, C4<0>;
o0x100cecb28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbc3d57d2d0 .functor NOT 1, o0x100cecb28, C4<0>, C4<0>, C4<0>;
o0x100cec5e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbc3d56f200_0 .net "MASK", 15 0, o0x100cec5e8;  0 drivers
o0x100cec618 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x7fbc3d56f290_0 .net "RADDR", 10 0, o0x100cec618;  0 drivers
o0x100cec678 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d56f320_0 .net "RCLKE", 0 0, o0x100cec678;  0 drivers
v0x7fbc3d56f3b0_0 .net "RCLKN", 0 0, o0x100cecaf8;  0 drivers
v0x7fbc3d56f440_0 .net "RDATA", 15 0, L_0x7fbc3d57d190;  1 drivers
o0x100cec708 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d56f4d0_0 .net "RE", 0 0, o0x100cec708;  0 drivers
o0x100cec768 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x7fbc3d56f580_0 .net "WADDR", 10 0, o0x100cec768;  0 drivers
o0x100cec7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d56f630_0 .net "WCLKE", 0 0, o0x100cec7c8;  0 drivers
v0x7fbc3d56f6e0_0 .net "WCLKN", 0 0, o0x100cecb28;  0 drivers
o0x100cec7f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbc3d56f7f0_0 .net "WDATA", 15 0, o0x100cec7f8;  0 drivers
o0x100cec858 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d56f8a0_0 .net "WE", 0 0, o0x100cec858;  0 drivers
S_0x7fbc3d56c530 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0x7fbc3d54bd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x7fbc3e032c00 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032c40 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032c80 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032cc0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032d00 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032d40 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032d80 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032dc0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032e00 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032e40 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032e80 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032ec0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032f00 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032f40 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032f80 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032fc0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033000 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x7fbc3e033040 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x7fbc3d56e460_0 .net "MASK", 15 0, o0x100cec5e8;  alias, 0 drivers
v0x7fbc3d56e4f0_0 .net "RADDR", 10 0, o0x100cec618;  alias, 0 drivers
v0x7fbc3d56e5a0_0 .net "RCLK", 0 0, L_0x7fbc3d57d240;  1 drivers
v0x7fbc3d56e650_0 .net "RCLKE", 0 0, o0x100cec678;  alias, 0 drivers
v0x7fbc3d56e6f0_0 .net "RDATA", 15 0, L_0x7fbc3d57d190;  alias, 1 drivers
v0x7fbc3d56e7e0_0 .var "RDATA_I", 15 0;
v0x7fbc3d56e890_0 .net "RE", 0 0, o0x100cec708;  alias, 0 drivers
L_0x100d19200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d56e930_0 .net "RMASK_I", 15 0, L_0x100d19200;  1 drivers
v0x7fbc3d56e9e0_0 .net "WADDR", 10 0, o0x100cec768;  alias, 0 drivers
v0x7fbc3d56eaf0_0 .net "WCLK", 0 0, L_0x7fbc3d57d2d0;  1 drivers
v0x7fbc3d56eb90_0 .net "WCLKE", 0 0, o0x100cec7c8;  alias, 0 drivers
v0x7fbc3d56ec30_0 .net "WDATA", 15 0, o0x100cec7f8;  alias, 0 drivers
v0x7fbc3d56ece0_0 .net "WDATA_I", 15 0, L_0x7fbc3d57d0c0;  1 drivers
v0x7fbc3d56ed90_0 .net "WE", 0 0, o0x100cec858;  alias, 0 drivers
v0x7fbc3d56ee30_0 .net "WMASK_I", 15 0, L_0x7fbc3d57cff0;  1 drivers
v0x7fbc3d56eee0_0 .var/i "i", 31 0;
v0x7fbc3d56ef90 .array "memory", 255 0, 15 0;
E_0x7fbc3d56dd40 .event posedge, v0x7fbc3d56e5a0_0;
E_0x7fbc3d56dd90 .event posedge, v0x7fbc3d56eaf0_0;
S_0x7fbc3d56ddd0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x7fbc3d56c530;
 .timescale 0 0;
L_0x7fbc3d57cff0 .functor BUFZ 16, o0x100cec5e8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7fbc3d56df90 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x7fbc3d56c530;
 .timescale 0 0;
S_0x7fbc3d56e150 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x7fbc3d56c530;
 .timescale 0 0;
L_0x7fbc3d57d0c0 .functor BUFZ 16, o0x100cec7f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7fbc3d56e2b0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x7fbc3d56c530;
 .timescale 0 0;
L_0x7fbc3d57d190 .functor BUFZ 16, v0x7fbc3d56e7e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7fbc3d54d490 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x7fbc3e032000 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032040 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032080 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0320c0 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032100 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032140 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032180 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0321c0 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032200 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032240 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032280 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0322c0 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032300 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032340 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032380 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0323c0 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e032400 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0x7fbc3e032440 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o0x100ced278 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbc3d57d610 .functor NOT 1, o0x100ced278, C4<0>, C4<0>, C4<0>;
o0x100cecd68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbc3d5726b0_0 .net "MASK", 15 0, o0x100cecd68;  0 drivers
o0x100cecd98 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x7fbc3d572740_0 .net "RADDR", 10 0, o0x100cecd98;  0 drivers
o0x100cecdc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5727d0_0 .net "RCLK", 0 0, o0x100cecdc8;  0 drivers
o0x100cecdf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d572860_0 .net "RCLKE", 0 0, o0x100cecdf8;  0 drivers
v0x7fbc3d5728f0_0 .net "RDATA", 15 0, L_0x7fbc3d57d560;  1 drivers
o0x100cece88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d5729c0_0 .net "RE", 0 0, o0x100cece88;  0 drivers
o0x100cecee8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x7fbc3d572a50_0 .net "WADDR", 10 0, o0x100cecee8;  0 drivers
o0x100cecf48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d572ae0_0 .net "WCLKE", 0 0, o0x100cecf48;  0 drivers
v0x7fbc3d572b90_0 .net "WCLKN", 0 0, o0x100ced278;  0 drivers
o0x100cecf78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbc3d572ca0_0 .net "WDATA", 15 0, o0x100cecf78;  0 drivers
o0x100cecfd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d572d50_0 .net "WE", 0 0, o0x100cecfd8;  0 drivers
S_0x7fbc3d56f9e0 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0x7fbc3d54d490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x7fbc3e033200 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033240 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033280 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0332c0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033300 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033340 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033380 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0333c0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033400 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033440 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033480 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0334c0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033500 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033540 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033580 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e0335c0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7fbc3e033600 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x7fbc3e033640 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x7fbc3d571910_0 .net "MASK", 15 0, o0x100cecd68;  alias, 0 drivers
v0x7fbc3d5719a0_0 .net "RADDR", 10 0, o0x100cecd98;  alias, 0 drivers
v0x7fbc3d571a50_0 .net "RCLK", 0 0, o0x100cecdc8;  alias, 0 drivers
v0x7fbc3d571b00_0 .net "RCLKE", 0 0, o0x100cecdf8;  alias, 0 drivers
v0x7fbc3d571ba0_0 .net "RDATA", 15 0, L_0x7fbc3d57d560;  alias, 1 drivers
v0x7fbc3d571c90_0 .var "RDATA_I", 15 0;
v0x7fbc3d571d40_0 .net "RE", 0 0, o0x100cece88;  alias, 0 drivers
L_0x100d19248 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d571de0_0 .net "RMASK_I", 15 0, L_0x100d19248;  1 drivers
v0x7fbc3d571e90_0 .net "WADDR", 10 0, o0x100cecee8;  alias, 0 drivers
v0x7fbc3d571fa0_0 .net "WCLK", 0 0, L_0x7fbc3d57d610;  1 drivers
v0x7fbc3d572040_0 .net "WCLKE", 0 0, o0x100cecf48;  alias, 0 drivers
v0x7fbc3d5720e0_0 .net "WDATA", 15 0, o0x100cecf78;  alias, 0 drivers
v0x7fbc3d572190_0 .net "WDATA_I", 15 0, L_0x7fbc3d57d4d0;  1 drivers
v0x7fbc3d572240_0 .net "WE", 0 0, o0x100cecfd8;  alias, 0 drivers
v0x7fbc3d5722e0_0 .net "WMASK_I", 15 0, L_0x7fbc3d57d380;  1 drivers
v0x7fbc3d572390_0 .var/i "i", 31 0;
v0x7fbc3d572440 .array "memory", 255 0, 15 0;
E_0x7fbc3d5711f0 .event posedge, v0x7fbc3d571a50_0;
E_0x7fbc3d571240 .event posedge, v0x7fbc3d571fa0_0;
S_0x7fbc3d571280 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x7fbc3d56f9e0;
 .timescale 0 0;
L_0x7fbc3d57d380 .functor BUFZ 16, o0x100cecd68, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7fbc3d571440 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x7fbc3d56f9e0;
 .timescale 0 0;
S_0x7fbc3d571600 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x7fbc3d56f9e0;
 .timescale 0 0;
L_0x7fbc3d57d4d0 .functor BUFZ 16, o0x100cecf78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7fbc3d571760 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x7fbc3d56f9e0;
 .timescale 0 0;
L_0x7fbc3d57d560 .functor BUFZ 16, v0x7fbc3d571c90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7fbc3d54ede0 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o0x100ced4b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d572e90_0 .net "BOOT", 0 0, o0x100ced4b8;  0 drivers
o0x100ced4e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d572f40_0 .net "S0", 0 0, o0x100ced4e8;  0 drivers
o0x100ced518 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d572fe0_0 .net "S1", 0 0, o0x100ced518;  0 drivers
S_0x7fbc3d54ef40 .scope module, "mkTb" "mkTb" 3 39;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /OUTPUT 1 "USBPU"
    .port_info 3 /OUTPUT 1 "RDY_usbpu"
    .port_info 4 /OUTPUT 1 "PIN_24"
    .port_info 5 /OUTPUT 1 "RDY_uart_tx"
    .port_info 6 /OUTPUT 1 "PIN_22"
    .port_info 7 /OUTPUT 1 "RDY_led"
    .port_info 8 /OUTPUT 1 "CLK_slow_clockUART"
    .port_info 9 /OUTPUT 1 "CLK_GATE_slow_clockUART"
    .port_info 10 /OUTPUT 1 "CLK_slow_clockLED"
    .port_info 11 /OUTPUT 1 "CLK_GATE_slow_clockLED"
L_0x7fbc3d57d6a0 .functor BUFZ 1, L_0x7fbc3d57d450, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57d770 .functor BUFZ 1, L_0x7fbc3d57db00, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57d880 .functor BUFZ 1, L_0x7fbc3d57e260, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57d950 .functor BUFZ 1, L_0x7fbc3d57e350, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57f6c0 .functor AND 1, L_0x7fbc3d57dd60, v0x7fbc3d57aa20_0, C4<1>, C4<1>;
L_0x7fbc3d57f7d0 .functor AND 1, L_0x7fbc3d57dd60, L_0x7fbc3d57f730, C4<1>, C4<1>;
L_0x7fbc3d57fae0 .functor OR 1, L_0x7fbc3d57f6c0, L_0x7fbc3d57f7d0, C4<0>, C4<0>;
L_0x7fbc3d57fd30 .functor OR 1, L_0x7fbc3d57f6c0, L_0x7fbc3d57f7d0, C4<0>, C4<0>;
o0x100ced5d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d579a20_0 .net "CLK", 0 0, o0x100ced5d8;  0 drivers
L_0x100d192d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d579b40_0 .net "CLK_GATE_slow_clockLED", 0 0, L_0x100d192d8;  1 drivers
L_0x100d19290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d579bd0_0 .net "CLK_GATE_slow_clockUART", 0 0, L_0x100d19290;  1 drivers
v0x7fbc3d579c60_0 .net "CLK_slow_clockLED", 0 0, L_0x7fbc3d57d770;  1 drivers
v0x7fbc3d579cf0_0 .net "CLK_slow_clockUART", 0 0, L_0x7fbc3d57d6a0;  1 drivers
v0x7fbc3d579d80_0 .net "PIN_22", 0 0, L_0x7fbc3d57da20;  1 drivers
v0x7fbc3d579e10_0 .net "PIN_24", 0 0, L_0x7fbc3d57d880;  1 drivers
L_0x100d193b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d579eb0_0 .net "RDY_led", 0 0, L_0x100d193b0;  1 drivers
v0x7fbc3d579f50_0 .net "RDY_uart_tx", 0 0, L_0x7fbc3d57d950;  1 drivers
L_0x100d19368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d57a060_0 .net "RDY_usbpu", 0 0, L_0x100d19368;  1 drivers
o0x100cee5c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbc3d57a0f0_0 .net "RST", 0 0, o0x100cee5c8;  0 drivers
L_0x100d19320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d57a1a0_0 .net "USBPU", 0 0, L_0x100d19320;  1 drivers
v0x7fbc3d57a230_0 .net "WILL_FIRE_RL_sendBuffer", 0 0, L_0x7fbc3d57f7d0;  1 drivers
v0x7fbc3d57a2c0_0 .net "WILL_FIRE_RL_sendSignal", 0 0, L_0x7fbc3d57f6c0;  1 drivers
L_0x100d19b00 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d57a350_0 .net "_1__q1", 1 0, L_0x100d19b00;  1 drivers
v0x7fbc3d57a3e0_0 .net *"_s29", 0 0, L_0x7fbc3d57f730;  1 drivers
L_0x100d199e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d57a480_0 .net/2u *"_s32", 0 0, L_0x100d199e0;  1 drivers
L_0x100d19a70 .functor BUFT 1, C4<01000001>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d57a630_0 .net/2u *"_s42", 7 0, L_0x100d19a70;  1 drivers
L_0x100d19ab8 .functor BUFT 1, C4<01000010>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d57a6e0_0 .net/2u *"_s44", 7 0, L_0x100d19ab8;  1 drivers
v0x7fbc3d57a790_0 .var "counter", 0 0;
v0x7fbc3d57a830_0 .net "counter$D_IN", 0 0, L_0x7fbc3d57f8c0;  1 drivers
L_0x100d19a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d57a8d0_0 .net "counter$EN", 0 0, L_0x100d19a28;  1 drivers
v0x7fbc3d57a970_0 .net "led_c1$CLK_OUT", 0 0, L_0x7fbc3d57db00;  1 drivers
v0x7fbc3d57aa20_0 .var "state1", 0 0;
v0x7fbc3d57aab0_0 .net "state1$D_IN", 0 0, L_0x7fbc3d57fa00;  1 drivers
v0x7fbc3d57ab40_0 .net "state1$EN", 0 0, L_0x7fbc3d57fae0;  1 drivers
v0x7fbc3d57abd0_0 .net "tx$CLK_slow_clock", 0 0, L_0x7fbc3d57d450;  1 drivers
v0x7fbc3d57ac60_0 .net "tx$EN_data_store", 0 0, L_0x7fbc3d57fd30;  1 drivers
v0x7fbc3d57acf0_0 .net "tx$RDY_data_send", 0 0, L_0x7fbc3d57e350;  1 drivers
v0x7fbc3d57ad80_0 .net "tx$RDY_data_store", 0 0, L_0x7fbc3d57dd60;  1 drivers
v0x7fbc3d57ae30_0 .net "tx$data_send", 0 0, L_0x7fbc3d57e260;  1 drivers
v0x7fbc3d57aec0_0 .net "tx$data_store_data", 7 0, L_0x7fbc3d57fbd0;  1 drivers
E_0x7fbc3d573080 .event posedge, v0x7fbc3d573730_0;
L_0x7fbc3d57da20 .part/v L_0x100d19b00, v0x7fbc3d57a790_0, 1;
L_0x7fbc3d57f730 .reduce/nor v0x7fbc3d57aa20_0;
L_0x7fbc3d57f8c0 .arith/sum 1, v0x7fbc3d57a790_0, L_0x100d199e0;
L_0x7fbc3d57fa00 .reduce/nor L_0x7fbc3d57f6c0;
L_0x7fbc3d57fbd0 .functor MUXZ 8, L_0x100d19ab8, L_0x100d19a70, L_0x7fbc3d57f6c0, C4<>;
S_0x7fbc3d5730d0 .scope module, "led_c1" "ClockDiv" 3 140, 4 53 0, S_0x7fbc3d54ef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_IN"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /OUTPUT 1 "PREEDGE"
    .port_info 3 /OUTPUT 1 "CLK_OUT"
P_0x7fbc3d573290 .param/l "lower" 0 4 56, C4<00000000000001011110111000000000>;
P_0x7fbc3d5732d0 .param/l "offset" 0 4 58, C4<00000000000000000000000000000000>;
P_0x7fbc3d573310 .param/l "upper" 0 4 57, C4<00000000111110100001000111111111>;
P_0x7fbc3d573350 .param/l "width" 0 4 55, C4<00000000000000000000000000011000>;
v0x7fbc3d573680_0 .net "CLK_IN", 0 0, o0x100ced5d8;  alias, 0 drivers
v0x7fbc3d573730_0 .net "CLK_OUT", 0 0, L_0x7fbc3d57db00;  alias, 1 drivers
v0x7fbc3d5737d0_0 .var "PREEDGE", 0 0;
L_0x100d194d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d573860_0 .net "RST", 0 0, L_0x100d194d0;  1 drivers
v0x7fbc3d5738f0_0 .var "cntr", 23 0;
L_0x100d19440 .functor BUFT 1, C4<000001011110111000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d573990_0 .net "lower_w", 23 0, L_0x100d19440;  1 drivers
L_0x100d19488 .functor BUFT 1, C4<011111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d573a40_0 .net "nexttick", 23 0, L_0x100d19488;  1 drivers
L_0x100d193f8 .functor BUFT 1, C4<111110100001000111111111>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d573af0_0 .net "upper_w", 23 0, L_0x100d193f8;  1 drivers
E_0x7fbc3d5735f0/0 .event negedge, v0x7fbc3d573860_0;
E_0x7fbc3d5735f0/1 .event posedge, v0x7fbc3d573680_0;
E_0x7fbc3d5735f0 .event/or E_0x7fbc3d5735f0/0, E_0x7fbc3d5735f0/1;
E_0x7fbc3d573640 .event edge, v0x7fbc3d573a40_0, v0x7fbc3d5738f0_0;
L_0x7fbc3d57db00 .part v0x7fbc3d5738f0_0, 23, 1;
S_0x7fbc3d573be0 .scope module, "tx" "mkTX" 3 146, 5 38 0, S_0x7fbc3d54ef40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "baud_rate"
    .port_info 1 /INPUT 32 "clockSpeed"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RST_N"
    .port_info 4 /INPUT 8 "data_store_data"
    .port_info 5 /INPUT 1 "EN_data_store"
    .port_info 6 /OUTPUT 1 "RDY_data_store"
    .port_info 7 /OUTPUT 1 "data_send"
    .port_info 8 /OUTPUT 1 "RDY_data_send"
    .port_info 9 /OUTPUT 1 "CLK_slow_clock"
    .port_info 10 /OUTPUT 1 "CLK_GATE_slow_clock"
L_0x7fbc3d57d450 .functor BUFZ 1, L_0x7fbc3d57e3f0, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57dd60 .functor BUFZ 1, v0x7fbc3d577120_0, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57e130 .functor AND 1, L_0x7fbc3d57df30, L_0x7fbc3d57e030, C4<1>, C4<1>;
L_0x7fbc3d57e260 .functor OR 1, L_0x7fbc3d57de50, L_0x7fbc3d57e130, C4<0>, C4<0>;
L_0x7fbc3d57e350 .functor BUFZ 1, v0x7fbc3d577080_0, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d404e90 .functor BUFZ 1, v0x7fbc3d577080_0, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57ef40 .functor BUFZ 1, L_0x7fbc3d57fd30, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57f190 .functor AND 1, v0x7fbc3d577080_0, L_0x7fbc3d57f070, C4<1>, C4<1>;
v0x7fbc3d577ff0_0 .net "CLK", 0 0, o0x100ced5d8;  alias, 0 drivers
L_0x100d19518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d578080_0 .net "CLK_GATE_slow_clock", 0 0, L_0x100d19518;  1 drivers
v0x7fbc3d578110_0 .net "CLK_slow_clock", 0 0, L_0x7fbc3d57d450;  alias, 1 drivers
v0x7fbc3d5781a0_0 .net "EN_data_store", 0 0, L_0x7fbc3d57fd30;  alias, 1 drivers
v0x7fbc3d578230_0 .net "RDY_data_send", 0 0, L_0x7fbc3d57e350;  alias, 1 drivers
v0x7fbc3d578300_0 .net "RDY_data_store", 0 0, L_0x7fbc3d57dd60;  alias, 1 drivers
v0x7fbc3d578390_0 .net "RST_N", 0 0, o0x100cee5c8;  alias, 0 drivers
v0x7fbc3d578430_0 .net *"_s10", 0 0, L_0x7fbc3d57df30;  1 drivers
v0x7fbc3d5784d0_0 .net *"_s13", 0 0, L_0x7fbc3d57e030;  1 drivers
v0x7fbc3d5785e0_0 .net *"_s14", 0 0, L_0x7fbc3d57e130;  1 drivers
L_0x100d197a0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d578680_0 .net/2u *"_s24", 3 0, L_0x100d197a0;  1 drivers
v0x7fbc3d578730_0 .net *"_s26", 0 0, L_0x7fbc3d404be0;  1 drivers
L_0x100d197e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d5787d0_0 .net/2u *"_s28", 3 0, L_0x100d197e8;  1 drivers
L_0x100d19830 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d578880_0 .net/2u *"_s34", 1 0, L_0x100d19830;  1 drivers
L_0x100d19878 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d578930_0 .net/2u *"_s40", 3 0, L_0x100d19878;  1 drivers
v0x7fbc3d5789e0_0 .net *"_s42", 0 0, L_0x7fbc3d57f070;  1 drivers
L_0x100d198c0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d578a80_0 .net/2u *"_s46", 3 0, L_0x100d198c0;  1 drivers
L_0x100d19908 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d578c10_0 .net/2u *"_s50", 3 0, L_0x100d19908;  1 drivers
v0x7fbc3d578ca0_0 .net *"_s7", 0 0, L_0x7fbc3d57de50;  1 drivers
L_0x100d19560 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d578d40_0 .net/2u *"_s8", 3 0, L_0x100d19560;  1 drivers
L_0x100d19950 .functor BUFT 1, C4<00000000000000011100001000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d578df0_0 .net "baud_rate", 31 0, L_0x100d19950;  1 drivers
v0x7fbc3d578ea0_0 .net "c1$CLK_OUT", 0 0, L_0x7fbc3d57e3f0;  1 drivers
L_0x100d19998 .functor BUFT 1, C4<00000000111101000010010000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d578f70_0 .net "clockSpeed", 31 0, L_0x100d19998;  1 drivers
v0x7fbc3d579000_0 .var "count", 3 0;
v0x7fbc3d579090_0 .net "count$D_IN", 3 0, L_0x7fbc3d404d20;  1 drivers
v0x7fbc3d579120_0 .net "count$EN", 0 0, L_0x7fbc3d404e90;  1 drivers
v0x7fbc3d5791b0_0 .net "data_fifo$dDEQ", 0 0, L_0x7fbc3d57f190;  1 drivers
v0x7fbc3d579240_0 .net "data_fifo$dD_OUT", 9 0, v0x7fbc3d576c80_0;  1 drivers
v0x7fbc3d5792f0_0 .net "data_fifo$dEMPTY_N", 0 0, v0x7fbc3d577080_0;  1 drivers
v0x7fbc3d5793a0_0 .net "data_fifo$sD_IN", 9 0, L_0x7fbc3d404f20;  1 drivers
v0x7fbc3d579450_0 .net "data_fifo$sENQ", 0 0, L_0x7fbc3d57ef40;  1 drivers
v0x7fbc3d579500_0 .net "data_fifo$sFULL_N", 0 0, v0x7fbc3d577120_0;  1 drivers
v0x7fbc3d5795b0_0 .net "data_send", 0 0, L_0x7fbc3d57e260;  alias, 1 drivers
v0x7fbc3d578b10_0 .net "data_store_data", 7 0, L_0x7fbc3d57fbd0;  alias, 1 drivers
v0x7fbc3d579840_0 .net "i__h348", 3 0, L_0x7fbc3d57f280;  1 drivers
v0x7fbc3d5798d0_0 .net "x__h241", 3 0, L_0x7fbc3d57dc20;  1 drivers
L_0x7fbc3d57de50 .reduce/nor v0x7fbc3d577080_0;
L_0x7fbc3d57df30 .cmp/ne 4, v0x7fbc3d579000_0, L_0x100d19560;
L_0x7fbc3d57e030 .part/v v0x7fbc3d576c80_0, L_0x7fbc3d57f280, 1;
L_0x7fbc3d404be0 .cmp/eq 4, v0x7fbc3d579000_0, L_0x100d197a0;
L_0x7fbc3d404d20 .functor MUXZ 4, L_0x7fbc3d57dc20, L_0x100d197e8, L_0x7fbc3d404be0, C4<>;
L_0x7fbc3d404f20 .concat [ 8 2 0 0], L_0x7fbc3d57fbd0, L_0x100d19830;
L_0x7fbc3d57f070 .cmp/eq 4, v0x7fbc3d579000_0, L_0x100d19878;
L_0x7fbc3d57f280 .arith/sub 4, v0x7fbc3d579000_0, L_0x100d198c0;
L_0x7fbc3d57dc20 .arith/sum 4, v0x7fbc3d579000_0, L_0x100d19908;
S_0x7fbc3d573f10 .scope module, "c1" "ClockDiv" 5 109, 4 53 0, S_0x7fbc3d573be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_IN"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /OUTPUT 1 "PREEDGE"
    .port_info 3 /OUTPUT 1 "CLK_OUT"
P_0x7fbc3d5740c0 .param/l "lower" 0 4 56, C4<00000000000000000000000000111010>;
P_0x7fbc3d574100 .param/l "offset" 0 4 58, C4<00000000000000000000000000000000>;
P_0x7fbc3d574140 .param/l "upper" 0 4 57, C4<00000000000000000000000011000100>;
P_0x7fbc3d574180 .param/l "width" 0 4 55, C4<00000000000000000000000000001000>;
v0x7fbc3d5744b0_0 .net "CLK_IN", 0 0, o0x100ced5d8;  alias, 0 drivers
v0x7fbc3d574570_0 .net "CLK_OUT", 0 0, L_0x7fbc3d57e3f0;  alias, 1 drivers
v0x7fbc3d574600_0 .var "PREEDGE", 0 0;
L_0x100d19680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d574690_0 .net "RST", 0 0, L_0x100d19680;  1 drivers
v0x7fbc3d574720_0 .var "cntr", 7 0;
L_0x100d195f0 .functor BUFT 1, C4<00111010>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d5747c0_0 .net "lower_w", 7 0, L_0x100d195f0;  1 drivers
L_0x100d19638 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d574870_0 .net "nexttick", 7 0, L_0x100d19638;  1 drivers
L_0x100d195a8 .functor BUFT 1, C4<11000100>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d574920_0 .net "upper_w", 7 0, L_0x100d195a8;  1 drivers
E_0x7fbc3d574420/0 .event negedge, v0x7fbc3d574690_0;
E_0x7fbc3d574420/1 .event posedge, v0x7fbc3d573680_0;
E_0x7fbc3d574420 .event/or E_0x7fbc3d574420/0, E_0x7fbc3d574420/1;
E_0x7fbc3d574470 .event edge, v0x7fbc3d574870_0, v0x7fbc3d574720_0;
L_0x7fbc3d57e3f0 .part v0x7fbc3d574720_0, 7, 1;
S_0x7fbc3d574a10 .scope module, "data_fifo" "SyncFIFO" 5 117, 6 53 0, S_0x7fbc3d573be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sCLK"
    .port_info 1 /INPUT 1 "sRST"
    .port_info 2 /INPUT 1 "dCLK"
    .port_info 3 /INPUT 1 "sENQ"
    .port_info 4 /INPUT 10 "sD_IN"
    .port_info 5 /OUTPUT 1 "sFULL_N"
    .port_info 6 /INPUT 1 "dDEQ"
    .port_info 7 /OUTPUT 10 "dD_OUT"
    .port_info 8 /OUTPUT 1 "dEMPTY_N"
P_0x7fbc3d574bd0 .param/l "dataWidth" 0 6 66, C4<00000000000000000000000000001010>;
P_0x7fbc3d574c10 .param/l "depth" 0 6 67, C4<00000000000000000000000000000100>;
P_0x7fbc3d574c50 .param/l "indxWidth" 0 6 68, C4<00000000000000000000000000000010>;
L_0x100d196c8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
L_0x100d19b48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57e550 .functor OR 3, L_0x100d196c8, L_0x100d19b48, C4<000>, C4<000>;
L_0x100d19758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57e640 .functor BUFZ 1, L_0x100d19758, C4<0>, C4<0>, C4<0>;
L_0x7fbc3d57ebd0 .functor XOR 3, L_0x7fbc3d57ead0, L_0x7fbc3d57e550, C4<000>, C4<000>;
L_0x7fbc3d4042b0 .functor XOR 3, L_0x7fbc3d57ede0, L_0x7fbc3d57e550, C4<000>, C4<000>;
v0x7fbc3d576500_0 .net *"_s23", 2 0, L_0x7fbc3d57ead0;  1 drivers
v0x7fbc3d5765c0_0 .net *"_s24", 2 0, L_0x7fbc3d57ebd0;  1 drivers
v0x7fbc3d576670_0 .net *"_s29", 2 0, L_0x7fbc3d57ede0;  1 drivers
v0x7fbc3d576730_0 .net *"_s30", 2 0, L_0x7fbc3d4042b0;  1 drivers
v0x7fbc3d5767e0_0 .net *"_s35", 2 0, L_0x7fbc3d404500;  1 drivers
v0x7fbc3d5768d0_0 .net *"_s6", 2 0, L_0x100d19b48;  1 drivers
v0x7fbc3d576980_0 .net "dCLK", 0 0, L_0x7fbc3d57e3f0;  alias, 1 drivers
v0x7fbc3d576a10_0 .net "dDEQ", 0 0, L_0x7fbc3d57f190;  alias, 1 drivers
v0x7fbc3d576aa0_0 .net "dD_OUT", 9 0, v0x7fbc3d576c80_0;  alias, 1 drivers
v0x7fbc3d576bd0_0 .net "dDeqPtrIndx", 1 0, L_0x7fbc3d57e9f0;  1 drivers
v0x7fbc3d576c80_0 .var "dDoutReg", 9 0;
v0x7fbc3d576d30_0 .net "dEMPTY_N", 0 0, v0x7fbc3d577080_0;  alias, 1 drivers
v0x7fbc3d576dd0_0 .var "dEnqPtr", 2 0;
v0x7fbc3d576e80_0 .var "dGDeqPtr", 3 0;
v0x7fbc3d576f30_0 .var "dGDeqPtr1", 3 0;
v0x7fbc3d576fe0_0 .net "dNextNotEmpty", 0 0, L_0x7fbc3d404aa0;  1 drivers
v0x7fbc3d577080_0 .var "dNotEmptyReg", 0 0;
v0x7fbc3d577210_0 .net "dRST", 0 0, L_0x7fbc3d57e640;  1 drivers
v0x7fbc3d5772a0_0 .var "dSyncReg1", 2 0;
v0x7fbc3d577330 .array "fifoMem", 3 0, 9 0;
v0x7fbc3d5773d0_0 .net "msb12set", 2 0, L_0x7fbc3d57e550;  1 drivers
L_0x100d19710 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fbc3d577480_0 .net "msb2set", 1 0, L_0x100d19710;  1 drivers
v0x7fbc3d577530_0 .net "msbset", 2 0, L_0x100d196c8;  1 drivers
v0x7fbc3d5775e0_0 .net "sCLK", 0 0, o0x100ced5d8;  alias, 0 drivers
v0x7fbc3d5776b0_0 .net "sD_IN", 9 0, L_0x7fbc3d404f20;  alias, 1 drivers
v0x7fbc3d577740_0 .var "sDeqPtr", 2 0;
v0x7fbc3d5777d0_0 .net "sENQ", 0 0, L_0x7fbc3d57ef40;  alias, 1 drivers
v0x7fbc3d577860_0 .net "sEnqPtrIndx", 1 0, L_0x7fbc3d57e950;  1 drivers
v0x7fbc3d5778f0_0 .net "sFULL_N", 0 0, v0x7fbc3d577120_0;  alias, 1 drivers
v0x7fbc3d577980_0 .net "sFutureNotFull", 0 0, L_0x7fbc3d4043e0;  1 drivers
v0x7fbc3d577a20_0 .var "sGEnqPtr", 3 0;
v0x7fbc3d577ad0_0 .var "sGEnqPtr1", 3 0;
v0x7fbc3d577b80_0 .net "sNextNotFull", 0 0, L_0x7fbc3d57ed00;  1 drivers
v0x7fbc3d577120_0 .var "sNotFullReg", 0 0;
v0x7fbc3d577e10_0 .net "sRST", 0 0, L_0x100d19758;  1 drivers
v0x7fbc3d577ea0_0 .var "sSyncReg1", 2 0;
E_0x7fbc3d574f40/0 .event negedge, v0x7fbc3d577e10_0;
E_0x7fbc3d574f40/1 .event posedge, v0x7fbc3d573680_0;
E_0x7fbc3d574f40 .event/or E_0x7fbc3d574f40/0, E_0x7fbc3d574f40/1;
E_0x7fbc3d574f80 .event posedge, v0x7fbc3d574570_0;
E_0x7fbc3d574fc0/0 .event negedge, v0x7fbc3d577210_0;
E_0x7fbc3d574fc0/1 .event posedge, v0x7fbc3d574570_0;
E_0x7fbc3d574fc0 .event/or E_0x7fbc3d574fc0/0, E_0x7fbc3d574fc0/1;
E_0x7fbc3d574cd0 .event posedge, v0x7fbc3d573680_0;
L_0x7fbc3d57e950 .part v0x7fbc3d577a20_0, 0, 2;
L_0x7fbc3d57e9f0 .part v0x7fbc3d576e80_0, 0, 2;
L_0x7fbc3d57ead0 .part v0x7fbc3d577a20_0, 1, 3;
L_0x7fbc3d57ed00 .cmp/ne 3, L_0x7fbc3d57ebd0, v0x7fbc3d577740_0;
L_0x7fbc3d57ede0 .part v0x7fbc3d577ad0_0, 1, 3;
L_0x7fbc3d4043e0 .cmp/ne 3, L_0x7fbc3d4042b0, v0x7fbc3d577740_0;
L_0x7fbc3d404500 .part v0x7fbc3d576e80_0, 1, 3;
L_0x7fbc3d404aa0 .cmp/ne 3, L_0x7fbc3d404500, v0x7fbc3d576dd0_0;
S_0x7fbc3d575010 .scope function, "incrGray" "incrGray" 6 311, 6 311 0, S_0x7fbc3d574a10;
 .timescale 0 0;
v0x7fbc3d575580_0 .var "grayin", 2 0;
v0x7fbc3d575640_0 .var "incrGray", 2 0;
v0x7fbc3d5756f0_0 .var "parity", 0 0;
TD_mkTb.tx.data_fifo.incrGray ;
    %fork t_1, S_0x7fbc3d5751c0;
    %jmp t_0;
    .scope S_0x7fbc3d5751c0;
t_1 ;
    %load/vec4 v0x7fbc3d5756f0_0;
    %nor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbc3d575370_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fbc3d575410_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fbc3d575410_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fbc3d575580_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x7fbc3d575410_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fbc3d5754c0_0, 0, 3;
    %load/vec4 v0x7fbc3d5756f0_0;
    %load/vec4 v0x7fbc3d575580_0;
    %load/vec4 v0x7fbc3d575410_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %load/vec4 v0x7fbc3d5754c0_0;
    %or/r;
    %inv;
    %and;
    %ix/getv/s 4, v0x7fbc3d575410_0;
    %store/vec4 v0x7fbc3d575370_0, 4, 1;
    %load/vec4 v0x7fbc3d575410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc3d575410_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x7fbc3d575580_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fbc3d5754c0_0, 0, 3;
    %load/vec4 v0x7fbc3d5756f0_0;
    %load/vec4 v0x7fbc3d5754c0_0;
    %or/r;
    %inv;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbc3d575370_0, 4, 1;
    %load/vec4 v0x7fbc3d575370_0;
    %load/vec4 v0x7fbc3d575580_0;
    %xor;
    %store/vec4 v0x7fbc3d575640_0, 0, 3;
    %end;
    .scope S_0x7fbc3d575010;
t_0 %join;
    %end;
S_0x7fbc3d5751c0 .scope begin, "incrGrayBlock" "incrGrayBlock" 6 315, 6 315 0, S_0x7fbc3d575010;
 .timescale 0 0;
v0x7fbc3d575370_0 .var "flips", 2 0;
v0x7fbc3d575410_0 .var/i "i", 31 0;
v0x7fbc3d5754c0_0 .var "tempshift", 2 0;
S_0x7fbc3d5757a0 .scope function, "incrGrayP" "incrGrayP" 6 297, 6 297 0, S_0x7fbc3d574a10;
 .timescale 0 0;
v0x7fbc3d575d30_0 .var "grayPin", 3 0;
v0x7fbc3d575df0_0 .var "incrGrayP", 3 0;
TD_mkTb.tx.data_fifo.incrGrayP ;
    %fork t_3, S_0x7fbc3d575960;
    %jmp t_2;
    .scope S_0x7fbc3d575960;
t_3 ;
    %load/vec4 v0x7fbc3d575d30_0;
    %parti/s 3, 1, 2;
    %store/vec4 v0x7fbc3d575b10_0, 0, 3;
    %load/vec4 v0x7fbc3d575d30_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fbc3d575c80_0, 0, 1;
    %load/vec4 v0x7fbc3d575b10_0;
    %load/vec4 v0x7fbc3d575c80_0;
    %store/vec4 v0x7fbc3d5756f0_0, 0, 1;
    %store/vec4 v0x7fbc3d575580_0, 0, 3;
    %fork TD_mkTb.tx.data_fifo.incrGray, S_0x7fbc3d575010;
    %join;
    %load/vec4  v0x7fbc3d575640_0;
    %store/vec4 v0x7fbc3d575bd0_0, 0, 3;
    %load/vec4 v0x7fbc3d575bd0_0;
    %load/vec4 v0x7fbc3d575c80_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbc3d575df0_0, 0, 4;
    %end;
    .scope S_0x7fbc3d5757a0;
t_2 %join;
    %end;
S_0x7fbc3d575960 .scope begin, "incrGrayPBlock" "incrGrayPBlock" 6 300, 6 300 0, S_0x7fbc3d5757a0;
 .timescale 0 0;
v0x7fbc3d575b10_0 .var "g", 2 0;
v0x7fbc3d575bd0_0 .var "i", 2 0;
v0x7fbc3d575c80_0 .var "p", 0 0;
S_0x7fbc3d575ea0 .scope begin, "initBlock" "initBlock" 6 238, 6 238 0, S_0x7fbc3d574a10;
 .timescale 0 0;
v0x7fbc3d576070_0 .var/i "i", 31 0;
S_0x7fbc3d576120 .scope begin, "parameter_assertions" "parameter_assertions" 6 270, 6 270 0, S_0x7fbc3d574a10;
 .timescale 0 0;
v0x7fbc3d5762d0_0 .var/i "expDepth", 31 0;
v0x7fbc3d576390_0 .var/i "i", 31 0;
v0x7fbc3d576440_0 .var/i "ok", 31 0;
    .scope S_0x7fbc3d54a420;
T_2 ;
    %wait E_0x7fbc3d5476f0;
    %load/vec4 v0x7fbc3d547d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fbc3d55de00_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x7fbc3d55e590_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v0x7fbc3d55e840_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fbc3d54a420;
T_3 ;
    %wait E_0x7fbc3d50c260;
    %load/vec4 v0x7fbc3d55de00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbc3d55e840_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fbc3d547d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fbc3d55e590_0;
    %assign/vec4 v0x7fbc3d55e840_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fbc3d548940;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d55f050_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fbc3d548940;
T_5 ;
    %wait E_0x7fbc3d55eeb0;
    %load/vec4 v0x7fbc3d55efb0_0;
    %assign/vec4 v0x7fbc3d55f050_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fbc3d546ab0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d55f360_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fbc3d546ab0;
T_7 ;
    %wait E_0x7fbc3d55f130;
    %load/vec4 v0x7fbc3d55f2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fbc3d55f230_0;
    %assign/vec4 v0x7fbc3d55f360_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fbc3d5463b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d55f690_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7fbc3d5463b0;
T_9 ;
    %wait E_0x7fbc3d55f460;
    %load/vec4 v0x7fbc3d55f730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbc3d55f690_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fbc3d55f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fbc3d55f560_0;
    %assign/vec4 v0x7fbc3d55f690_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fbc3d545000;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d55fa90_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7fbc3d545000;
T_11 ;
    %wait E_0x7fbc3d524a10;
    %load/vec4 v0x7fbc3d55fb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbc3d55fa90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fbc3d55f9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fbc3d55f940_0;
    %assign/vec4 v0x7fbc3d55fa90_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fbc3d545450;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d55fe90_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7fbc3d545450;
T_13 ;
    %wait E_0x7fbc3d5250a0;
    %load/vec4 v0x7fbc3d55fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fbc3d55ff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbc3d55fe90_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fbc3d55fd40_0;
    %assign/vec4 v0x7fbc3d55fe90_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fbc3d521fe0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d560290_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fbc3d521fe0;
T_15 ;
    %wait E_0x7fbc3d5234b0;
    %load/vec4 v0x7fbc3d5601e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fbc3d560330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbc3d560290_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7fbc3d560140_0;
    %assign/vec4 v0x7fbc3d560290_0, 0;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fbc3d509db0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d5605e0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7fbc3d509db0;
T_17 ;
    %wait E_0x7fbc3d522eb0;
    %load/vec4 v0x7fbc3d560540_0;
    %assign/vec4 v0x7fbc3d5605e0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fbc3d5003c0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d560910_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x7fbc3d5003c0;
T_19 ;
    %wait E_0x7fbc3d5606e0;
    %load/vec4 v0x7fbc3d560880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fbc3d5607e0_0;
    %assign/vec4 v0x7fbc3d560910_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fbc3d506e20;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d560c40_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7fbc3d506e20;
T_21 ;
    %wait E_0x7fbc3d560a10;
    %load/vec4 v0x7fbc3d560ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbc3d560c40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fbc3d560bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7fbc3d560b10_0;
    %assign/vec4 v0x7fbc3d560c40_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fbc3d509600;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d561040_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x7fbc3d509600;
T_23 ;
    %wait E_0x7fbc3d524c40;
    %load/vec4 v0x7fbc3d5610e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbc3d561040_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fbc3d560f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x7fbc3d560ef0_0;
    %assign/vec4 v0x7fbc3d561040_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fbc3d510a90;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d561440_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x7fbc3d510a90;
T_25 ;
    %wait E_0x7fbc3d5228a0;
    %load/vec4 v0x7fbc3d561390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x7fbc3d5614e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbc3d561440_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x7fbc3d5612f0_0;
    %assign/vec4 v0x7fbc3d561440_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fbc3d50ea80;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d561840_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7fbc3d50ea80;
T_27 ;
    %wait E_0x7fbc3d524510;
    %load/vec4 v0x7fbc3d561790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x7fbc3d5618e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbc3d561840_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x7fbc3d5616f0_0;
    %assign/vec4 v0x7fbc3d561840_0, 0;
T_27.3 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fbc3d511a50;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d561b90_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x7fbc3d511a50;
T_29 ;
    %wait E_0x7fbc3d524780;
    %load/vec4 v0x7fbc3d561c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbc3d561b90_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fbc3d561af0_0;
    %assign/vec4 v0x7fbc3d561b90_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fbc3d50fa20;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d561ee0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x7fbc3d50fa20;
T_31 ;
    %wait E_0x7fbc3d561d40;
    %load/vec4 v0x7fbc3d561f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbc3d561ee0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fbc3d561e40_0;
    %assign/vec4 v0x7fbc3d561ee0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fbc3d51b2b0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d562210_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x7fbc3d51b2b0;
T_33 ;
    %wait E_0x7fbc3d562070;
    %load/vec4 v0x7fbc3d5622a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbc3d562210_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7fbc3d562170_0;
    %assign/vec4 v0x7fbc3d562210_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fbc3d5192a0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d562540_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x7fbc3d5192a0;
T_35 ;
    %wait E_0x7fbc3d5623a0;
    %load/vec4 v0x7fbc3d5625d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbc3d562540_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x7fbc3d5624a0_0;
    %assign/vec4 v0x7fbc3d562540_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fbc3d51c270;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d562870_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x7fbc3d51c270;
T_37 ;
    %wait E_0x7fbc3d5626d0;
    %load/vec4 v0x7fbc3d562900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbc3d562870_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fbc3d5627d0_0;
    %assign/vec4 v0x7fbc3d562870_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fbc3d51a240;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d562ba0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x7fbc3d51a240;
T_39 ;
    %wait E_0x7fbc3d562a00;
    %load/vec4 v0x7fbc3d562c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbc3d562ba0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7fbc3d562b00_0;
    %assign/vec4 v0x7fbc3d562ba0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fbc3d51f960;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d562ed0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x7fbc3d51f960;
T_41 ;
    %wait E_0x7fbc3d562d30;
    %load/vec4 v0x7fbc3d562f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbc3d562ed0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x7fbc3d562e30_0;
    %assign/vec4 v0x7fbc3d562ed0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fbc3d51d2e0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d563200_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x7fbc3d51d2e0;
T_43 ;
    %wait E_0x7fbc3d563060;
    %load/vec4 v0x7fbc3d563290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbc3d563200_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7fbc3d563160_0;
    %assign/vec4 v0x7fbc3d563200_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fbc3d563b60;
T_44 ;
    %wait E_0x7fbc3d563e00;
    %load/vec4 v0x7fbc3d563e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x7fbc3d5644b0_0;
    %assign/vec4 v0x7fbc3d564680_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fbc3d563b60;
T_45 ;
    %wait E_0x7fbc3d563db0;
    %load/vec4 v0x7fbc3d563e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x7fbc3d5644b0_0;
    %assign/vec4 v0x7fbc3d564720_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fbc3d563b60;
T_46 ;
    %wait E_0x7fbc3d563d20;
    %load/vec4 v0x7fbc3d563e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x7fbc3d564040_0;
    %assign/vec4 v0x7fbc3d564860_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7fbc3d563b60;
T_47 ;
    %wait E_0x7fbc3d563d70;
    %load/vec4 v0x7fbc3d563e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x7fbc3d5640e0_0;
    %assign/vec4 v0x7fbc3d564900_0, 0;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fbc3d563b60;
T_48 ;
    %wait E_0x7fbc3d563d20;
    %load/vec4 v0x7fbc3d563e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x7fbc3d5643a0_0;
    %assign/vec4 v0x7fbc3d564bb0_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fbc3d5634f0;
T_49 ;
    %wait E_0x7fbc3d563b10;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x7fbc3d564260_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_49.0, 9;
    %load/vec4 v0x7fbc3d564680_0;
    %store/vec4 v0x7fbc3d564540_0, 0, 1;
T_49.0 ;
    %load/vec4 v0x7fbc3d564720_0;
    %store/vec4 v0x7fbc3d5645e0_0, 0, 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x7fbc3d5634f0;
T_50 ;
    %wait E_0x7fbc3d563ac0;
    %load/vec4 v0x7fbc3d564300_0;
    %assign/vec4 v0x7fbc3d564a90_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x7fbc3d5634f0;
T_51 ;
    %wait E_0x7fbc3d563a80;
    %load/vec4 v0x7fbc3d564a90_0;
    %assign/vec4 v0x7fbc3d564b20_0, 0;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x7fbc3d5634f0;
T_52 ;
    %wait E_0x7fbc3d563a50;
    %load/vec4 v0x7fbc3d564b20_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_52.0, 9;
    %load/vec4 v0x7fbc3d564860_0;
    %jmp/1 T_52.1, 9;
T_52.0 ; End of true expr.
    %load/vec4 v0x7fbc3d564900_0;
    %jmp/0 T_52.1, 9;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0x7fbc3d5647c0_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x7fbc3d5690c0;
T_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbc3d56ba30_0, 0, 32;
T_53.0 ;
    %load/vec4 v0x7fbc3d56ba30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_53.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56ba30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x7fbc3d56ba30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
    %load/vec4 v0x7fbc3d56ba30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc3d56ba30_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %end;
    .thread T_53;
    .scope S_0x7fbc3d5690c0;
T_54 ;
    %wait E_0x7fbc3d56a8e0;
    %load/vec4 v0x7fbc3d56b8e0_0;
    %load/vec4 v0x7fbc3d56b6e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 0, 4;
T_54.2 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.4 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.6 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.8, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.8 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.10, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.10 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.12, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.12 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.14, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.14 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.16, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.16 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.18, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.18 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.20, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.20 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.22, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.22 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.24, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.24 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.26, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.26 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.28, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.28 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.30, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.30 ;
    %load/vec4 v0x7fbc3d56b980_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.32, 8;
    %load/vec4 v0x7fbc3d56b830_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fbc3d56b530_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56bae0, 4, 5;
T_54.32 ;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x7fbc3d5690c0;
T_55 ;
    %wait E_0x7fbc3d56a8a0;
    %load/vec4 v0x7fbc3d56b3e0_0;
    %load/vec4 v0x7fbc3d56b1a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x7fbc3d56b040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fbc3d56bae0, 4;
    %load/vec4 v0x7fbc3d56b480_0;
    %inv;
    %and;
    %assign/vec4 v0x7fbc3d56b330_0, 0;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7fbc3d56c530;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbc3d56eee0_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x7fbc3d56eee0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_56.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d56eee0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x7fbc3d56eee0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
    %load/vec4 v0x7fbc3d56eee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc3d56eee0_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %end;
    .thread T_56;
    .scope S_0x7fbc3d56c530;
T_57 ;
    %wait E_0x7fbc3d56dd90;
    %load/vec4 v0x7fbc3d56ed90_0;
    %load/vec4 v0x7fbc3d56eb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 0, 4;
T_57.2 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.4 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.6, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.6 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.8, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.8 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.10, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.10 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.12, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.12 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.14, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.14 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.16, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.16 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.18, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.18 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.20, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.20 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.22, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.22 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.24, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.24 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.26, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.26 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.28, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.28 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.30, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.30 ;
    %load/vec4 v0x7fbc3d56ee30_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.32, 8;
    %load/vec4 v0x7fbc3d56ece0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fbc3d56e9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d56ef90, 4, 5;
T_57.32 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7fbc3d56c530;
T_58 ;
    %wait E_0x7fbc3d56dd40;
    %load/vec4 v0x7fbc3d56e890_0;
    %load/vec4 v0x7fbc3d56e650_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x7fbc3d56e4f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fbc3d56ef90, 4;
    %load/vec4 v0x7fbc3d56e930_0;
    %inv;
    %and;
    %assign/vec4 v0x7fbc3d56e7e0_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x7fbc3d56f9e0;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbc3d572390_0, 0, 32;
T_59.0 ;
    %load/vec4 v0x7fbc3d572390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_59.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbc3d572390_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x7fbc3d572390_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
    %load/vec4 v0x7fbc3d572390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc3d572390_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %end;
    .thread T_59;
    .scope S_0x7fbc3d56f9e0;
T_60 ;
    %wait E_0x7fbc3d571240;
    %load/vec4 v0x7fbc3d572240_0;
    %load/vec4 v0x7fbc3d572040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 0, 4;
T_60.2 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.4 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.6 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.8, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.8 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.10, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.10 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.12, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.12 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.14, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.14 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.16, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.16 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.18, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.18 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.20, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.20 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.22, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.22 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.24, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.24 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.26, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.26 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.28, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.28 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.30, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.30 ;
    %load/vec4 v0x7fbc3d5722e0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.32, 8;
    %load/vec4 v0x7fbc3d572190_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fbc3d571e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d572440, 4, 5;
T_60.32 ;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7fbc3d56f9e0;
T_61 ;
    %wait E_0x7fbc3d5711f0;
    %load/vec4 v0x7fbc3d571d40_0;
    %load/vec4 v0x7fbc3d571b00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x7fbc3d5719a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fbc3d572440, 4;
    %load/vec4 v0x7fbc3d571de0_0;
    %inv;
    %and;
    %assign/vec4 v0x7fbc3d571c90_0, 0;
T_61.0 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x7fbc3d5730d0;
T_62 ;
    %wait E_0x7fbc3d573640;
    %delay 0, 0;
    %load/vec4 v0x7fbc3d5738f0_0;
    %load/vec4 v0x7fbc3d573a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7fbc3d5737d0_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x7fbc3d5730d0;
T_63 ;
    %wait E_0x7fbc3d5735f0;
    %load/vec4 v0x7fbc3d573860_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_63.0, 4;
    %pushi/vec4 16388607, 0, 24;
    %store/vec4 v0x7fbc3d5738f0_0, 0, 24;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x7fbc3d5738f0_0;
    %load/vec4 v0x7fbc3d573af0_0;
    %cmp/u;
    %jmp/0xz  T_63.2, 5;
    %load/vec4 v0x7fbc3d5738f0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fbc3d5738f0_0, 0, 24;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v0x7fbc3d573990_0;
    %store/vec4 v0x7fbc3d5738f0_0, 0, 24;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7fbc3d5730d0;
T_64 ;
    %delay 0, 0;
    %pushi/vec4 16388607, 0, 24;
    %store/vec4 v0x7fbc3d5738f0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d5737d0_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x7fbc3d573f10;
T_65 ;
    %wait E_0x7fbc3d574470;
    %delay 0, 0;
    %load/vec4 v0x7fbc3d574720_0;
    %load/vec4 v0x7fbc3d574870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7fbc3d574600_0, 0;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x7fbc3d573f10;
T_66 ;
    %wait E_0x7fbc3d574420;
    %load/vec4 v0x7fbc3d574690_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_66.0, 4;
    %pushi/vec4 196, 0, 8;
    %store/vec4 v0x7fbc3d574720_0, 0, 8;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x7fbc3d574720_0;
    %load/vec4 v0x7fbc3d574920_0;
    %cmp/u;
    %jmp/0xz  T_66.2, 5;
    %load/vec4 v0x7fbc3d574720_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fbc3d574720_0, 0, 8;
    %jmp T_66.3;
T_66.2 ;
    %load/vec4 v0x7fbc3d5747c0_0;
    %store/vec4 v0x7fbc3d574720_0, 0, 8;
T_66.3 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x7fbc3d573f10;
T_67 ;
    %delay 0, 0;
    %pushi/vec4 196, 0, 8;
    %store/vec4 v0x7fbc3d574720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d574600_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_0x7fbc3d574a10;
T_68 ;
    %wait E_0x7fbc3d574cd0;
    %load/vec4 v0x7fbc3d5777d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x7fbc3d5776b0_0;
    %load/vec4 v0x7fbc3d577860_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbc3d577330, 0, 4;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x7fbc3d574a10;
T_69 ;
    %wait E_0x7fbc3d574f40;
    %load/vec4 v0x7fbc3d577e10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_69.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbc3d577a20_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fbc3d577ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbc3d577120_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x7fbc3d5777d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x7fbc3d577ad0_0;
    %store/vec4 v0x7fbc3d575d30_0, 0, 4;
    %fork TD_mkTb.tx.data_fifo.incrGrayP, S_0x7fbc3d5757a0;
    %join;
    %load/vec4  v0x7fbc3d575df0_0;
    %assign/vec4 v0x7fbc3d577ad0_0, 0;
    %load/vec4 v0x7fbc3d577ad0_0;
    %assign/vec4 v0x7fbc3d577a20_0, 0;
    %load/vec4 v0x7fbc3d577980_0;
    %assign/vec4 v0x7fbc3d577120_0, 0;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v0x7fbc3d577b80_0;
    %assign/vec4 v0x7fbc3d577120_0, 0;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x7fbc3d574a10;
T_70 ;
    %wait E_0x7fbc3d574fc0;
    %load/vec4 v0x7fbc3d577210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_70.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbc3d5772a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbc3d576dd0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x7fbc3d577a20_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x7fbc3d5772a0_0, 0;
    %load/vec4 v0x7fbc3d5772a0_0;
    %assign/vec4 v0x7fbc3d576dd0_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x7fbc3d574a10;
T_71 ;
    %wait E_0x7fbc3d574fc0;
    %load/vec4 v0x7fbc3d577210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_71.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbc3d576e80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fbc3d576f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbc3d577080_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x7fbc3d577080_0;
    %nor/r;
    %load/vec4 v0x7fbc3d576a10_0;
    %or;
    %load/vec4 v0x7fbc3d576fe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x7fbc3d576f30_0;
    %assign/vec4 v0x7fbc3d576e80_0, 0;
    %load/vec4 v0x7fbc3d576f30_0;
    %store/vec4 v0x7fbc3d575d30_0, 0, 4;
    %fork TD_mkTb.tx.data_fifo.incrGrayP, S_0x7fbc3d5757a0;
    %join;
    %load/vec4  v0x7fbc3d575df0_0;
    %assign/vec4 v0x7fbc3d576f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbc3d577080_0, 0;
    %jmp T_71.3;
T_71.2 ;
    %load/vec4 v0x7fbc3d576a10_0;
    %load/vec4 v0x7fbc3d576fe0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbc3d577080_0, 0;
T_71.4 ;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x7fbc3d574a10;
T_72 ;
    %wait E_0x7fbc3d574f80;
    %load/vec4 v0x7fbc3d577080_0;
    %nor/r;
    %load/vec4 v0x7fbc3d576a10_0;
    %or;
    %load/vec4 v0x7fbc3d576fe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x7fbc3d576bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fbc3d577330, 4;
    %assign/vec4 v0x7fbc3d576c80_0, 0;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x7fbc3d574a10;
T_73 ;
    %wait E_0x7fbc3d574f40;
    %load/vec4 v0x7fbc3d577e10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_73.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbc3d577ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbc3d577740_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x7fbc3d576e80_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x7fbc3d577ea0_0, 0;
    %load/vec4 v0x7fbc3d577ea0_0;
    %assign/vec4 v0x7fbc3d577740_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x7fbc3d574a10;
T_74 ;
    %fork t_5, S_0x7fbc3d575ea0;
    %jmp t_4;
    .scope S_0x7fbc3d575ea0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbc3d576070_0, 0, 32;
T_74.0 ;
    %load/vec4 v0x7fbc3d576070_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz T_74.1, 5;
    %pushi/vec4 682, 0, 10;
    %ix/getv/s 4, v0x7fbc3d576070_0;
    %store/vec4a v0x7fbc3d577330, 4, 0;
    %load/vec4 v0x7fbc3d576070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc3d576070_0, 0, 32;
    %jmp T_74.0;
T_74.1 ;
    %pushi/vec4 682, 0, 10;
    %store/vec4 v0x7fbc3d576c80_0, 0, 10;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fbc3d577a20_0, 0, 4;
    %load/vec4 v0x7fbc3d577a20_0;
    %store/vec4 v0x7fbc3d577ad0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d577120_0, 0, 1;
    %load/vec4 v0x7fbc3d577a20_0;
    %store/vec4 v0x7fbc3d576e80_0, 0, 4;
    %load/vec4 v0x7fbc3d577a20_0;
    %store/vec4 v0x7fbc3d576f30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d577080_0, 0, 1;
    %load/vec4 v0x7fbc3d577a20_0;
    %pad/u 3;
    %store/vec4 v0x7fbc3d577ea0_0, 0, 3;
    %load/vec4 v0x7fbc3d577a20_0;
    %pad/u 3;
    %store/vec4 v0x7fbc3d577740_0, 0, 3;
    %load/vec4 v0x7fbc3d577a20_0;
    %pad/u 3;
    %store/vec4 v0x7fbc3d5772a0_0, 0, 3;
    %load/vec4 v0x7fbc3d577a20_0;
    %pad/u 3;
    %store/vec4 v0x7fbc3d576dd0_0, 0, 3;
    %end;
    .scope S_0x7fbc3d574a10;
t_4 %join;
    %end;
    .thread T_74;
    .scope S_0x7fbc3d574a10;
T_75 ;
    %fork t_7, S_0x7fbc3d576120;
    %jmp t_6;
    .scope S_0x7fbc3d576120;
t_7 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fbc3d576440_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fbc3d5762d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbc3d576390_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x7fbc3d576390_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_75.1, 5;
    %load/vec4 v0x7fbc3d5762d0_0;
    %muli 2, 0, 32;
    %store/vec4 v0x7fbc3d5762d0_0, 0, 32;
    %load/vec4 v0x7fbc3d576390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc3d576390_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %load/vec4 v0x7fbc3d5762d0_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_75.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbc3d576440_0, 0, 32;
    %vpi_call 6 286 "$display", "ERROR SyncFiFO.v: index size and depth do not match;" {0 0 0};
    %vpi_call 6 287 "$display", "\011depth must equal 2 ** index size. expected %0d", v0x7fbc3d5762d0_0 {0 0 0};
T_75.2 ;
    %delay 0, 0;
    %load/vec4 v0x7fbc3d576440_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_75.4, 4;
    %vpi_call 6 291 "$finish" {0 0 0};
T_75.4 ;
    %end;
    .scope S_0x7fbc3d574a10;
t_6 %join;
    %end;
    .thread T_75;
    .scope S_0x7fbc3d573be0;
T_76 ;
    %wait E_0x7fbc3d574f80;
    %load/vec4 v0x7fbc3d579120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x7fbc3d579090_0;
    %assign/vec4 v0x7fbc3d579000_0, 0;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x7fbc3d573be0;
T_77 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fbc3d579000_0, 0, 4;
    %end;
    .thread T_77;
    .scope S_0x7fbc3d54ef40;
T_78 ;
    %wait E_0x7fbc3d574cd0;
    %load/vec4 v0x7fbc3d57ab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x7fbc3d57aab0_0;
    %assign/vec4 v0x7fbc3d57aa20_0, 0;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x7fbc3d54ef40;
T_79 ;
    %wait E_0x7fbc3d573080;
    %load/vec4 v0x7fbc3d57a8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0x7fbc3d57a830_0;
    %assign/vec4 v0x7fbc3d57a790_0, 0;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x7fbc3d54ef40;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d57a790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc3d57aa20_0, 0, 1;
    %end;
    .thread T_80;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "/Users/babu_wanyeki/.apio/packages/toolchain-iverilog/vlib/cells_sim.v";
    "mkTb.v";
    "ClockDiv.v";
    "mkTX.v";
    "SyncFIFO.v";
