###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX109)
#  Generated on:      Wed May 16 11:33:43 2018
#  Design:            FIR
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin MAC_inst_2/ac_sum_old_reg_1_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_1_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/ac_sum_old_reg_1_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.046 | 
     | MAC_inst_2/ac_sum_old_reg_1_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.046 | 
     | MAC_inst_2/ac_sum_old_reg_1_/QN |   ^   | MAC_inst_2/n228 | DFF_X1   | 0.041 |   0.040 |   -0.006 | 
     | MAC_inst_2/U36/A2               |   ^   | MAC_inst_2/n228 | OAI22_X1 | 0.000 |   0.040 |   -0.006 | 
     | MAC_inst_2/U36/ZN               |   v   | MAC_inst_2/n147 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_2/ac_sum_old_reg_1_/D  |   v   | MAC_inst_2/n147 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.046 | 
     | MAC_inst_2/ac_sum_old_reg_1_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.046 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin MAC_inst_3/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_6_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/ac_sum_old_reg_6_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.046 | 
     | MAC_inst_3/ac_sum_old_reg_6_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.046 | 
     | MAC_inst_3/ac_sum_old_reg_6_/QN |   ^   | MAC_inst_3/n232 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_3/U31/A2               |   ^   | MAC_inst_3/n232 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_3/U31/ZN               |   v   | MAC_inst_3/n151 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_3/ac_sum_old_reg_6_/D  |   v   | MAC_inst_3/n151 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.046 | 
     | MAC_inst_3/ac_sum_old_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.046 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin MAC_inst_4/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_9_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/ac_sum_old_reg_9_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.046 | 
     | MAC_inst_4/ac_sum_old_reg_9_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.046 | 
     | MAC_inst_4/ac_sum_old_reg_9_/QN |   ^   | MAC_inst_4/n235 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_4/U28/A2               |   ^   | MAC_inst_4/n235 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_4/U28/ZN               |   v   | MAC_inst_4/n154 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_4/ac_sum_old_reg_9_/D  |   v   | MAC_inst_4/n154 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.046 | 
     | MAC_inst_4/ac_sum_old_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.046 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin MAC_inst_3/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_7_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/ac_sum_old_reg_7_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.046 | 
     | MAC_inst_3/ac_sum_old_reg_7_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.046 | 
     | MAC_inst_3/ac_sum_old_reg_7_/QN |   ^   | MAC_inst_3/n233 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_3/U30/A2               |   ^   | MAC_inst_3/n233 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_3/U30/ZN               |   v   | MAC_inst_3/n152 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_3/ac_sum_old_reg_7_/D  |   v   | MAC_inst_3/n152 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.046 | 
     | MAC_inst_3/ac_sum_old_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.046 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin MAC_inst_3/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_4_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/ac_sum_old_reg_4_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.046 | 
     | MAC_inst_3/ac_sum_old_reg_4_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.046 | 
     | MAC_inst_3/ac_sum_old_reg_4_/QN |   ^   | MAC_inst_3/n230 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_3/U33/A2               |   ^   | MAC_inst_3/n230 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_3/U33/ZN               |   v   | MAC_inst_3/n149 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_3/ac_sum_old_reg_4_/D  |   v   | MAC_inst_3/n149 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.046 | 
     | MAC_inst_3/ac_sum_old_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.046 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin MAC_inst_2/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_8_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/ac_sum_old_reg_8_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.046 | 
     | MAC_inst_2/ac_sum_old_reg_8_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.046 | 
     | MAC_inst_2/ac_sum_old_reg_8_/QN |   ^   | MAC_inst_2/n235 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_2/U29/A2               |   ^   | MAC_inst_2/n235 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_2/U29/ZN               |   v   | MAC_inst_2/n154 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_2/ac_sum_old_reg_8_/D  |   v   | MAC_inst_2/n154 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.046 | 
     | MAC_inst_2/ac_sum_old_reg_8_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.046 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin MAC_inst_1/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_9_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/ac_sum_old_reg_9_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.046 | 
     | MAC_inst_1/ac_sum_old_reg_9_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.046 | 
     | MAC_inst_1/ac_sum_old_reg_9_/QN |   ^   | MAC_inst_1/n11  | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_1/U28/A2               |   ^   | MAC_inst_1/n11  | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_1/U28/ZN               |   v   | MAC_inst_1/n103 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_1/ac_sum_old_reg_9_/D  |   v   | MAC_inst_1/n103 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.046 | 
     | MAC_inst_1/ac_sum_old_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.046 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin CONFIG_inst/h_15_reg_4_/CK 
Endpoint:   CONFIG_inst/h_15_reg_4_/D  (v) checked with  leading edge of 'clk'
Beginpoint: CONFIG_inst/h_15_reg_4_/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |   Cell   | Delay | Arrival | Required | 
     |                            |       |                  |          |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk              |          |       |   0.000 |   -0.047 | 
     | CONFIG_inst/h_15_reg_4_/CK |   ^   | clk              | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | CONFIG_inst/h_15_reg_4_/QN |   ^   | CONFIG_inst/n128 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | CONFIG_inst/U86/A2         |   ^   | CONFIG_inst/n128 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | CONFIG_inst/U86/ZN         |   v   | CONFIG_inst/n153 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | CONFIG_inst/h_15_reg_4_/D  |   v   | CONFIG_inst/n153 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                        |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | CONFIG_inst/h_15_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin CONFIG_inst/h_15_reg_7_/CK 
Endpoint:   CONFIG_inst/h_15_reg_7_/D  (v) checked with  leading edge of 'clk'
Beginpoint: CONFIG_inst/h_15_reg_7_/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |   Cell   | Delay | Arrival | Required | 
     |                            |       |                  |          |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk              |          |       |   0.000 |   -0.047 | 
     | CONFIG_inst/h_15_reg_7_/CK |   ^   | clk              | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | CONFIG_inst/h_15_reg_7_/QN |   ^   | CONFIG_inst/n125 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | CONFIG_inst/U88/A2         |   ^   | CONFIG_inst/n125 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | CONFIG_inst/U88/ZN         |   v   | CONFIG_inst/n156 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | CONFIG_inst/h_15_reg_7_/D  |   v   | CONFIG_inst/n156 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                        |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | CONFIG_inst/h_15_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin MAC_inst_4/ac_sum_old_reg_0_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_0_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/ac_sum_old_reg_0_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_0_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_0_/QN |   ^   | MAC_inst_4/n226 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_4/U37/A2               |   ^   | MAC_inst_4/n226 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_4/U37/ZN               |   v   | MAC_inst_4/n145 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_4/ac_sum_old_reg_0_/D  |   v   | MAC_inst_4/n145 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_4/ac_sum_old_reg_0_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin MAC_inst_3/ac_sum_old_reg_2_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_2_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/ac_sum_old_reg_2_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_2_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_2_/QN |   ^   | MAC_inst_3/n228 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_3/U35/A2               |   ^   | MAC_inst_3/n228 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_3/U35/ZN               |   v   | MAC_inst_3/n147 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_3/ac_sum_old_reg_2_/D  |   v   | MAC_inst_3/n147 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_3/ac_sum_old_reg_2_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin MAC_inst_2/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_6_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/ac_sum_old_reg_6_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_6_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_6_/QN |   ^   | MAC_inst_2/n233 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_2/U31/A2               |   ^   | MAC_inst_2/n233 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_2/U31/ZN               |   v   | MAC_inst_2/n152 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_2/ac_sum_old_reg_6_/D  |   v   | MAC_inst_2/n152 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_2/ac_sum_old_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin MAC_inst_2/ac_sum_old_reg_2_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_2_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/ac_sum_old_reg_2_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_2_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_2_/QN |   ^   | MAC_inst_2/n229 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_2/U35/A2               |   ^   | MAC_inst_2/n229 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_2/U35/ZN               |   v   | MAC_inst_2/n148 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_2/ac_sum_old_reg_2_/D  |   v   | MAC_inst_2/n148 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_2/ac_sum_old_reg_2_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin MAC_inst_1/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_8_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/ac_sum_old_reg_8_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_8_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_8_/QN |   ^   | MAC_inst_1/n12  | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_1/U29/A2               |   ^   | MAC_inst_1/n12  | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_1/U29/ZN               |   v   | MAC_inst_1/n104 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_1/ac_sum_old_reg_8_/D  |   v   | MAC_inst_1/n104 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_1/ac_sum_old_reg_8_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin MAC_inst_1/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_5_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/ac_sum_old_reg_5_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_5_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_5_/QN |   ^   | MAC_inst_1/n15  | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_1/U32/A2               |   ^   | MAC_inst_1/n15  | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_1/U32/ZN               |   v   | MAC_inst_1/n107 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_1/ac_sum_old_reg_5_/D  |   v   | MAC_inst_1/n107 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_1/ac_sum_old_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin MAC_inst_1/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_4_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/ac_sum_old_reg_4_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_4_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_4_/QN |   ^   | MAC_inst_1/n16  | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_1/U33/A2               |   ^   | MAC_inst_1/n16  | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_1/U33/ZN               |   v   | MAC_inst_1/n108 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_1/ac_sum_old_reg_4_/D  |   v   | MAC_inst_1/n108 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_1/ac_sum_old_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin MAC_inst_1/ac_sum_old_reg_3_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_3_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/ac_sum_old_reg_3_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_3_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_3_/QN |   ^   | MAC_inst_1/n17  | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_1/U34/A2               |   ^   | MAC_inst_1/n17  | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_1/U34/ZN               |   v   | MAC_inst_1/n109 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_1/ac_sum_old_reg_3_/D  |   v   | MAC_inst_1/n109 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_1/ac_sum_old_reg_3_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin MAC_inst_2/ac_sum_old_reg_3_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_3_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/ac_sum_old_reg_3_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_3_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_3_/QN |   ^   | MAC_inst_2/n230 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_2/U34/A2               |   ^   | MAC_inst_2/n230 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_2/U34/ZN               |   v   | MAC_inst_2/n149 | OAI22_X1 | 0.009 |   0.049 |    0.003 | 
     | MAC_inst_2/ac_sum_old_reg_3_/D  |   v   | MAC_inst_2/n149 | DFF_X1   | 0.000 |   0.049 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_2/ac_sum_old_reg_3_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin MAC_inst_3/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_9_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/ac_sum_old_reg_9_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_9_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_9_/QN |   ^   | MAC_inst_3/n235 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_3/U28/A2               |   ^   | MAC_inst_3/n235 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_3/U28/ZN               |   v   | MAC_inst_3/n154 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_3/ac_sum_old_reg_9_/D  |   v   | MAC_inst_3/n154 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_3/ac_sum_old_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin MAC_inst_2/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_4_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/ac_sum_old_reg_4_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_4_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_4_/QN |   ^   | MAC_inst_2/n231 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_2/U33/A2               |   ^   | MAC_inst_2/n231 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_2/U33/ZN               |   v   | MAC_inst_2/n150 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_2/ac_sum_old_reg_4_/D  |   v   | MAC_inst_2/n150 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_2/ac_sum_old_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin MAC_inst_4/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_8_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/ac_sum_old_reg_8_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_8_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_8_/QN |   ^   | MAC_inst_4/n234 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_4/U29/A2               |   ^   | MAC_inst_4/n234 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_4/U29/ZN               |   v   | MAC_inst_4/n153 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_4/ac_sum_old_reg_8_/D  |   v   | MAC_inst_4/n153 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_4/ac_sum_old_reg_8_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin MAC_inst_4/ac_sum_old_reg_3_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_3_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/ac_sum_old_reg_3_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_3_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_3_/QN |   ^   | MAC_inst_4/n229 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_4/U34/A2               |   ^   | MAC_inst_4/n229 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_4/U34/ZN               |   v   | MAC_inst_4/n148 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_4/ac_sum_old_reg_3_/D  |   v   | MAC_inst_4/n148 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_4/ac_sum_old_reg_3_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin MAC_inst_3/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_8_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/ac_sum_old_reg_8_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_8_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_8_/QN |   ^   | MAC_inst_3/n234 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_3/U29/A2               |   ^   | MAC_inst_3/n234 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_3/U29/ZN               |   v   | MAC_inst_3/n153 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_3/ac_sum_old_reg_8_/D  |   v   | MAC_inst_3/n153 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_3/ac_sum_old_reg_8_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin MAC_inst_1/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_6_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/ac_sum_old_reg_6_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_6_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_6_/QN |   ^   | MAC_inst_1/n14  | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_1/U31/A2               |   ^   | MAC_inst_1/n14  | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_1/U31/ZN               |   v   | MAC_inst_1/n106 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_1/ac_sum_old_reg_6_/D  |   v   | MAC_inst_1/n106 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_1/ac_sum_old_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin data_out_reg_7_/CK 
Endpoint:   data_out_reg_7_/D  (v) checked with  leading edge of 'clk'
Beginpoint: data_out_reg_7_/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -0.047 | 
     | data_out_reg_7_/CK |   ^   | clk   | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | data_out_reg_7_/QN |   ^   | n212  | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | U448/A2            |   ^   | n212  | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | U448/ZN            |   v   | N280  | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | data_out_reg_7_/D  |   v   | N280  | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clk                |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | data_out_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +--------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin MAC_inst_4/ac_sum_old_reg_2_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_2_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/ac_sum_old_reg_2_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_2_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_2_/QN |   ^   | MAC_inst_4/n228 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_4/U35/A2               |   ^   | MAC_inst_4/n228 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_4/U35/ZN               |   v   | MAC_inst_4/n147 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_4/ac_sum_old_reg_2_/D  |   v   | MAC_inst_4/n147 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_4/ac_sum_old_reg_2_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin MAC_inst_3/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_5_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/ac_sum_old_reg_5_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_5_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_5_/QN |   ^   | MAC_inst_3/n231 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_3/U32/A2               |   ^   | MAC_inst_3/n231 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_3/U32/ZN               |   v   | MAC_inst_3/n150 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_3/ac_sum_old_reg_5_/D  |   v   | MAC_inst_3/n150 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_3/ac_sum_old_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin MAC_inst_2/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_7_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/ac_sum_old_reg_7_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_7_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_7_/QN |   ^   | MAC_inst_2/n234 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_2/U30/A2               |   ^   | MAC_inst_2/n234 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_2/U30/ZN               |   v   | MAC_inst_2/n153 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_2/ac_sum_old_reg_7_/D  |   v   | MAC_inst_2/n153 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_2/ac_sum_old_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin CONFIG_inst/h_15_reg_5_/CK 
Endpoint:   CONFIG_inst/h_15_reg_5_/D  (v) checked with  leading edge of 'clk'
Beginpoint: CONFIG_inst/h_15_reg_5_/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net        |   Cell   | Delay | Arrival | Required | 
     |                            |       |                  |          |       |  Time   |   Time   | 
     |----------------------------+-------+------------------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk              |          |       |   0.000 |   -0.047 | 
     | CONFIG_inst/h_15_reg_5_/CK |   ^   | clk              | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | CONFIG_inst/h_15_reg_5_/QN |   ^   | CONFIG_inst/n127 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | CONFIG_inst/U87/A2         |   ^   | CONFIG_inst/n127 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | CONFIG_inst/U87/ZN         |   v   | CONFIG_inst/n154 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | CONFIG_inst/h_15_reg_5_/D  |   v   | CONFIG_inst/n154 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                        |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | CONFIG_inst/h_15_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin MAC_inst_4/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_5_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/ac_sum_old_reg_5_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_5_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_5_/QN |   ^   | MAC_inst_4/n231 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_4/U32/A2               |   ^   | MAC_inst_4/n231 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_4/U32/ZN               |   v   | MAC_inst_4/n150 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_4/ac_sum_old_reg_5_/D  |   v   | MAC_inst_4/n150 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_4/ac_sum_old_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin MAC_inst_4/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_4_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/ac_sum_old_reg_4_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_4_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_4_/QN |   ^   | MAC_inst_4/n230 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_4/U33/A2               |   ^   | MAC_inst_4/n230 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_4/U33/ZN               |   v   | MAC_inst_4/n149 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_4/ac_sum_old_reg_4_/D  |   v   | MAC_inst_4/n149 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_4/ac_sum_old_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin MAC_inst_4/ac_sum_old_reg_1_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_1_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/ac_sum_old_reg_1_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_1_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_1_/QN |   ^   | MAC_inst_4/n227 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_4/U36/A2               |   ^   | MAC_inst_4/n227 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_4/U36/ZN               |   v   | MAC_inst_4/n146 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_4/ac_sum_old_reg_1_/D  |   v   | MAC_inst_4/n146 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_4/ac_sum_old_reg_1_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin MAC_inst_3/ac_sum_old_reg_3_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_3_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/ac_sum_old_reg_3_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_3_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_3_/QN |   ^   | MAC_inst_3/n229 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_3/U34/A2               |   ^   | MAC_inst_3/n229 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_3/U34/ZN               |   v   | MAC_inst_3/n148 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_3/ac_sum_old_reg_3_/D  |   v   | MAC_inst_3/n148 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_3/ac_sum_old_reg_3_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin MAC_inst_1/ac_sum_old_reg_0_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_0_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/ac_sum_old_reg_0_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_0_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_0_/QN |   ^   | MAC_inst_1/n20  | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_1/U37/A2               |   ^   | MAC_inst_1/n20  | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_1/U37/ZN               |   v   | MAC_inst_1/n112 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_1/ac_sum_old_reg_0_/D  |   v   | MAC_inst_1/n112 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_1/ac_sum_old_reg_0_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin MAC_inst_2/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_5_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/ac_sum_old_reg_5_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_5_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_5_/QN |   ^   | MAC_inst_2/n232 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_2/U32/A2               |   ^   | MAC_inst_2/n232 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_2/U32/ZN               |   v   | MAC_inst_2/n151 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_2/ac_sum_old_reg_5_/D  |   v   | MAC_inst_2/n151 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_2/ac_sum_old_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin MAC_inst_3/ac_sum_old_reg_0_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_0_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/ac_sum_old_reg_0_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_0_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_0_/QN |   ^   | MAC_inst_3/n226 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_3/U37/A2               |   ^   | MAC_inst_3/n226 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_3/U37/ZN               |   v   | MAC_inst_3/n145 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_3/ac_sum_old_reg_0_/D  |   v   | MAC_inst_3/n145 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_3/ac_sum_old_reg_0_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin MAC_inst_2/ac_sum_old_reg_0_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_0_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/ac_sum_old_reg_0_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_0_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_0_/QN |   ^   | MAC_inst_2/n227 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_2/U37/A2               |   ^   | MAC_inst_2/n227 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_2/U37/ZN               |   v   | MAC_inst_2/n146 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_2/ac_sum_old_reg_0_/D  |   v   | MAC_inst_2/n146 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_2/ac_sum_old_reg_0_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin MAC_inst_1/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_7_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/ac_sum_old_reg_7_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_7_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_7_/QN |   ^   | MAC_inst_1/n13  | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_1/U30/A2               |   ^   | MAC_inst_1/n13  | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_1/U30/ZN               |   v   | MAC_inst_1/n105 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_1/ac_sum_old_reg_7_/D  |   v   | MAC_inst_1/n105 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_1/ac_sum_old_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin MAC_inst_1/ac_sum_old_reg_2_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_2_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/ac_sum_old_reg_2_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_2_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_2_/QN |   ^   | MAC_inst_1/n18  | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_1/U35/A2               |   ^   | MAC_inst_1/n18  | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_1/U35/ZN               |   v   | MAC_inst_1/n110 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_1/ac_sum_old_reg_2_/D  |   v   | MAC_inst_1/n110 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_1/ac_sum_old_reg_2_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin MAC_inst_4/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_7_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/ac_sum_old_reg_7_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_7_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_7_/QN |   ^   | MAC_inst_4/n233 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_4/U30/A2               |   ^   | MAC_inst_4/n233 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_4/U30/ZN               |   v   | MAC_inst_4/n152 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_4/ac_sum_old_reg_7_/D  |   v   | MAC_inst_4/n152 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_4/ac_sum_old_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin MAC_inst_3/ac_sum_old_reg_1_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_1_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/ac_sum_old_reg_1_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_1_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_3/ac_sum_old_reg_1_/QN |   ^   | MAC_inst_3/n227 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_3/U36/A2               |   ^   | MAC_inst_3/n227 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_3/U36/ZN               |   v   | MAC_inst_3/n146 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_3/ac_sum_old_reg_1_/D  |   v   | MAC_inst_3/n146 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_3/ac_sum_old_reg_1_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin MAC_inst_4/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_6_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/ac_sum_old_reg_6_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_6_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_4/ac_sum_old_reg_6_/QN |   ^   | MAC_inst_4/n232 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_4/U31/A2               |   ^   | MAC_inst_4/n232 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_4/U31/ZN               |   v   | MAC_inst_4/n151 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_4/ac_sum_old_reg_6_/D  |   v   | MAC_inst_4/n151 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_4/ac_sum_old_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin MAC_inst_2/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_9_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/ac_sum_old_reg_9_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_9_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_2/ac_sum_old_reg_9_/QN |   ^   | MAC_inst_2/n236 | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_2/U28/A2               |   ^   | MAC_inst_2/n236 | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_2/U28/ZN               |   v   | MAC_inst_2/n155 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_2/ac_sum_old_reg_9_/D  |   v   | MAC_inst_2/n155 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_2/ac_sum_old_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin MAC_inst_1/ac_sum_old_reg_1_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_1_/D  (v) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/ac_sum_old_reg_1_/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.050
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                 |       |                 |          |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                             |   ^   | clk             |          |       |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_1_/CK |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |   -0.047 | 
     | MAC_inst_1/ac_sum_old_reg_1_/QN |   ^   | MAC_inst_1/n19  | DFF_X1   | 0.041 |   0.041 |   -0.006 | 
     | MAC_inst_1/U36/A2               |   ^   | MAC_inst_1/n19  | OAI22_X1 | 0.000 |   0.041 |   -0.006 | 
     | MAC_inst_1/U36/ZN               |   v   | MAC_inst_1/n111 | OAI22_X1 | 0.009 |   0.050 |    0.003 | 
     | MAC_inst_1/ac_sum_old_reg_1_/D  |   v   | MAC_inst_1/n111 | DFF_X1   | 0.000 |   0.050 |    0.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |    0.047 | 
     | MAC_inst_1/ac_sum_old_reg_1_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sum_1_1_reg_9_/CK 
Endpoint:   sum_1_1_reg_9_/D  (v) checked with  leading edge of 'clk'
Beginpoint: sum_1_1_reg_9_/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.051
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | clk               |   ^   | clk   |          |       |   0.000 |   -0.048 | 
     | sum_1_1_reg_9_/CK |   ^   | clk   | DFF_X1   | 0.000 |   0.000 |   -0.048 | 
     | sum_1_1_reg_9_/QN |   ^   | n194  | DFF_X1   | 0.041 |   0.041 |   -0.008 | 
     | U515/B2           |   ^   | n194  | OAI21_X1 | 0.000 |   0.041 |   -0.008 | 
     | U515/ZN           |   v   | N152  | OAI21_X1 | 0.010 |   0.051 |    0.003 | 
     | sum_1_1_reg_9_/D  |   v   | N152  | DFF_X1   | 0.000 |   0.051 |    0.003 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                   |       |       |        |       |  Time   |   Time   | 
     |-------------------+-------+-------+--------+-------+---------+----------| 
     | clk               |   ^   | clk   |        |       |   0.000 |    0.048 | 
     | sum_1_1_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.048 | 
     +-------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin data_15_reg_5_/CK 
Endpoint:   data_15_reg_5_/D  (v) checked with  leading edge of 'clk'
Beginpoint: data_15_reg_5_/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.051
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | clk               |   ^   | clk   |          |       |   0.000 |   -0.048 | 
     | data_15_reg_5_/CK |   ^   | clk   | DFF_X1   | 0.000 |   0.000 |   -0.048 | 
     | data_15_reg_5_/QN |   ^   | n180  | DFF_X1   | 0.041 |   0.041 |   -0.008 | 
     | U457/B2           |   ^   | n180  | OAI22_X1 | 0.000 |   0.041 |   -0.008 | 
     | U457/ZN           |   v   | N135  | OAI22_X1 | 0.010 |   0.051 |    0.003 | 
     | data_15_reg_5_/D  |   v   | N135  | DFF_X1   | 0.000 |   0.051 |    0.003 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                   |       |       |        |       |  Time   |   Time   | 
     |-------------------+-------+-------+--------+-------+---------+----------| 
     | clk               |   ^   | clk   |        |       |   0.000 |    0.048 | 
     | data_15_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.048 | 
     +-------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sum_4_4_reg_10_/CK 
Endpoint:   sum_4_4_reg_10_/D  (v) checked with  leading edge of 'clk'
Beginpoint: sum_4_4_reg_10_/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.051
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -0.048 | 
     | sum_4_4_reg_10_/CK |   ^   | clk   | DFF_X1   | 0.000 |   0.000 |   -0.048 | 
     | sum_4_4_reg_10_/QN |   ^   | n196  | DFF_X1   | 0.041 |   0.041 |   -0.008 | 
     | U513/B2            |   ^   | n196  | OAI21_X1 | 0.000 |   0.041 |   -0.008 | 
     | U513/ZN            |   v   | N189  | OAI21_X1 | 0.010 |   0.051 |    0.003 | 
     | sum_4_4_reg_10_/D  |   v   | N189  | DFF_X1   | 0.000 |   0.051 |    0.003 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clk                |   ^   | clk   |        |       |   0.000 |    0.048 | 
     | sum_4_4_reg_10_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.048 | 
     +--------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sum_2_2_reg_10_/CK 
Endpoint:   sum_2_2_reg_10_/D  (v) checked with  leading edge of 'clk'
Beginpoint: sum_2_2_reg_10_/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.051
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -0.048 | 
     | sum_2_2_reg_10_/CK |   ^   | clk   | DFF_X1   | 0.000 |   0.000 |   -0.048 | 
     | sum_2_2_reg_10_/QN |   ^   | n190  | DFF_X1   | 0.041 |   0.041 |   -0.008 | 
     | U519/B2            |   ^   | n190  | OAI21_X1 | 0.000 |   0.041 |   -0.008 | 
     | U519/ZN            |   v   | N165  | OAI21_X1 | 0.010 |   0.051 |    0.003 | 
     | sum_2_2_reg_10_/D  |   v   | N165  | DFF_X1   | 0.000 |   0.051 |    0.003 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clk                |   ^   | clk   |        |       |   0.000 |    0.048 | 
     | sum_2_2_reg_10_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.048 | 
     +--------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin overflow_flag_reg_0_/CK 
Endpoint:   overflow_flag_reg_0_/D  (v) checked with  leading edge of 'clk'
Beginpoint: overflow_flag_reg_0_/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.051
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                         |       |       |          |       |  Time   |   Time   | 
     |-------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                     |   ^   | clk   |          |       |   0.000 |   -0.048 | 
     | overflow_flag_reg_0_/CK |   ^   | clk   | DFF_X1   | 0.000 |   0.000 |   -0.048 | 
     | overflow_flag_reg_0_/QN |   ^   | n211  | DFF_X1   | 0.041 |   0.041 |   -0.007 | 
     | U415/B2                 |   ^   | n211  | OAI21_X1 | 0.000 |   0.041 |   -0.007 | 
     | U415/ZN                 |   v   | N281  | OAI21_X1 | 0.010 |   0.051 |    0.003 | 
     | overflow_flag_reg_0_/D  |   v   | N281  | DFF_X1   | 0.000 |   0.051 |    0.003 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                     |   ^   | clk   |        |       |   0.000 |    0.048 | 
     | overflow_flag_reg_0_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.048 | 
     +-------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sum_4_4_reg_9_/CK 
Endpoint:   sum_4_4_reg_9_/D  (v) checked with  leading edge of 'clk'
Beginpoint: sum_4_4_reg_9_/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_fast
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.051
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | clk               |   ^   | clk   |          |       |   0.000 |   -0.048 | 
     | sum_4_4_reg_9_/CK |   ^   | clk   | DFF_X1   | 0.000 |   0.000 |   -0.048 | 
     | sum_4_4_reg_9_/QN |   ^   | n197  | DFF_X1   | 0.041 |   0.041 |   -0.008 | 
     | U512/B2           |   ^   | n197  | OAI21_X1 | 0.000 |   0.041 |   -0.008 | 
     | U512/ZN           |   v   | N188  | OAI21_X1 | 0.011 |   0.051 |    0.003 | 
     | sum_4_4_reg_9_/D  |   v   | N188  | DFF_X1   | 0.000 |   0.051 |    0.003 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                   |       |       |        |       |  Time   |   Time   | 
     |-------------------+-------+-------+--------+-------+---------+----------| 
     | clk               |   ^   | clk   |        |       |   0.000 |    0.048 | 
     | sum_4_4_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |    0.048 | 
     +-------------------------------------------------------------------------+ 

