INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/计算机组成原理实验/experiment3/booth/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/计算机组成原理实验/experiment3/booth/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-3380] identifier 'test_cnt2_end' is used before its declaration [E:/study/计算机组成原理实验/experiment3/booth/testbench.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/计算机组成原理实验/experiment3/booth/booth.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
