// Seed: 4247432993
macromodule module_0 (
    input tri0 id_0,
    input wor id_1,
    output wor id_2,
    output tri id_3,
    input tri id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 id_7
);
  wire id_9;
  ;
  logic [(  -1 'b0 ) : 1] id_10;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output tri id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    input uwire id_7,
    output supply0 id_8,
    input tri1 id_9,
    input tri id_10,
    input uwire id_11
);
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_8,
      id_11,
      id_9,
      id_7,
      id_10
  );
  assign modCall_1.id_4 = 0;
endmodule
