HDL/*
!HDL/*.srcs/
!HDL/*.xpr
FunSimForHDL/*
!FunSimForHDL/*.mpf
!FunSimForHDL/*.mti
!FunSimForHDL/*.do
*.pyc
HDL/RowsGenerator.srcs/sources_1/ip/Fifo8xWidthRows/*
!HDL/RowsGenerator.srcs/sources_1/ip/Fifo8xWidthRows/Fifo8xWidthRows.xci
!HDL/RowsGenerator.srcs/sources_1/ip/Fifo8xWidthRows/Fifo8xWidthRows_funcsim.v
HDL/RowsGenerator.srcs/sources_1/ip/Fifo1xWidthRows/*
!HDL/RowsGenerator.srcs/sources_1/ip/Fifo1xWidthRows/Fifo1xWidthRows.xci
HDL/RowsGenerator.srcs/sources_1/ip/Fifo4xWidthRows/*
!HDL/RowsGenerator.srcs/sources_1/ip/Fifo4xWidthRows/Fifo4xWidthRows.xci
HDL/RowsGenerator.srcs/sources_1/ip/Fifo12xWidthRows/*
!HDL/RowsGenerator.srcs/sources_1/ip/Fifo12xWidthRows/Fifo12xWidthRows.xci
SimResCheck/*
!SimResCheck/*.py