Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\FPGAcode\stop_watch\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "F:\FPGAcode\stop_watch\watch.v" into library work
Parsing module <watch>.
Analyzing Verilog file "F:\FPGAcode\stop_watch\seven_seg_driver.v" into library work
Parsing module <seven_seg_driver>.
Analyzing Verilog file "F:\FPGAcode\stop_watch\display_driver.v" into library work
Parsing module <display_driver>.
Analyzing Verilog file "F:\FPGAcode\stop_watch\decoder_38.v" into library work
Parsing module <decoder_38>.
Analyzing Verilog file "F:\FPGAcode\stop_watch\clk_divider.v" into library work
Parsing module <clk_divider>.
Analyzing Verilog file "F:\FPGAcode\stop_watch\alarm.v" into library work
Parsing module <alarm>.
Analyzing Verilog file "F:\FPGAcode\stop_watch\top_module.v" into library work
Parsing module <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_module>.

Elaborating module <clk_divider>.

Elaborating module <watch>.

Elaborating module <counter>.
WARNING:HDLCompiler:1127 - "F:\FPGAcode\stop_watch\watch.v" Line 65: Assignment to clk4 ignored, since the identifier is never used

Elaborating module <display_driver>.
WARNING:HDLCompiler:413 - "F:\FPGAcode\stop_watch\display_driver.v" Line 71: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <decoder_38>.

Elaborating module <seven_seg_driver>.

Elaborating module <alarm>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "F:\FPGAcode\stop_watch\top_module.v".
    Summary:
	no macro.
Unit <top_module> synthesized.

Synthesizing Unit <clk_divider>.
    Related source file is "F:\FPGAcode\stop_watch\clk_divider.v".
        delay = 1000000
    Found 1-bit register for signal <clk_divd>.
    Found 32-bit register for signal <count2>.
    Found 1-bit register for signal <clk_refresh>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_2_o_add_3_OUT> created at line 49.
    Found 32-bit adder for signal <count2[31]_GND_2_o_add_8_OUT> created at line 57.
    Found 32-bit comparator greater for signal <n0000> created at line 45
    Found 32-bit comparator greater for signal <n0008> created at line 53
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <clk_divider> synthesized.

Synthesizing Unit <watch>.
    Related source file is "F:\FPGAcode\stop_watch\watch.v".
INFO:Xst:3210 - "F:\FPGAcode\stop_watch\watch.v" line 60: Output port <clk_> of the instance <watch4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <watch> synthesized.

Synthesizing Unit <counter>.
    Related source file is "F:\FPGAcode\stop_watch\counter.v".
    Found 1-bit register for signal <clk_>.
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <num<3>>.
    Found 1-bit register for signal <num<2>>.
    Found 1-bit register for signal <num<1>>.
    Found 1-bit register for signal <num<0>>.
    Found 4-bit adder for signal <num[3]_GND_4_o_add_4_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <display_driver>.
    Related source file is "F:\FPGAcode\stop_watch\display_driver.v".
    Found 4-bit register for signal <num>.
    Found 2-bit register for signal <pos>.
    Found 1-bit register for signal <point>.
    Found 2-bit adder for signal <pos[1]_GND_5_o_add_3_OUT> created at line 71.
    Found 4x1-bit Read Only RAM for signal <pos[1]_GND_5_o_Mux_1_o>
    Found 4-bit 4-to-1 multiplexer for signal <pos[1]_num4[3]_wide_mux_2_OUT> created at line 52.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <display_driver> synthesized.

Synthesizing Unit <decoder_38>.
    Related source file is "F:\FPGAcode\stop_watch\decoder_38.v".
    Found 4x8-bit Read Only RAM for signal <sel>
    Summary:
	inferred   1 RAM(s).
Unit <decoder_38> synthesized.

Synthesizing Unit <seven_seg_driver>.
    Related source file is "F:\FPGAcode\stop_watch\seven_seg_driver.v".
    Found 8-bit 12-to-1 multiplexer for signal <seg> created at line 45.
    Summary:
	inferred   1 Multiplexer(s).
Unit <seven_seg_driver> synthesized.

Synthesizing Unit <alarm>.
    Related source file is "F:\FPGAcode\stop_watch\alarm.v".
    Found 11-bit register for signal <count>.
    Found 1-bit register for signal <LED>.
    Found 11-bit adder for signal <_n0027> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <alarm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port Read Only RAM                     : 1
 4x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 8
 11-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 4
# Registers                                            : 33
 1-bit register                                        : 28
 11-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 16
 11-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 8
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_divider>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk_divider> synthesized (advanced).

Synthesizing (advanced) Unit <decoder_38>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sel> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pos>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sel>           |          |
    -----------------------------------------------------------------------
Unit <decoder_38> synthesized (advanced).

Synthesizing (advanced) Unit <display_driver>.
The following registers are absorbed into counter <pos>: 1 register on signal <pos>.
INFO:Xst:3231 - The small RAM <Mram_pos[1]_GND_5_o_Mux_1_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pos>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <display_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port distributed Read Only RAM         : 1
 4x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 5
 11-bit adder                                          : 1
 4-bit adder                                           : 4
# Counters                                             : 3
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Registers                                            : 43
 Flip-Flops                                            : 43
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 16
 11-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    num_3 in unit <counter>
    num_0 in unit <counter>
    num_1 in unit <counter>
    num_2 in unit <counter>


Optimizing unit <top_module> ...

Optimizing unit <clk_divider> ...

Optimizing unit <counter> ...

Optimizing unit <alarm> ...

Optimizing unit <display_driver> ...
WARNING:Xst:2677 - Node <stop_watch/watch4/clk_> of sequential type is unconnected in block <top_module>.
WARNING:Xst:1293 - FF/Latch <alr/count_10> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alr/count_9> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alr/count_8> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alr/count_7> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 120
 Flip-Flops                                            : 120

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 340
#      GND                         : 1
#      INV                         : 8
#      LUT2                        : 43
#      LUT3                        : 57
#      LUT4                        : 15
#      LUT5                        : 53
#      LUT6                        : 23
#      MUXCY                       : 75
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 136
#      FD                          : 79
#      FDC                         : 16
#      FDE                         : 2
#      FDP                         : 16
#      FDR                         : 7
#      LDC                         : 16
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 18
#      IBUF                        : 1
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             136  out of  126800     0%  
 Number of Slice LUTs:                  199  out of  63400     0%  
    Number used as Logic:               199  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    215
   Number with an unused Flip Flop:      79  out of    215    36%  
   Number with an unused LUT:            16  out of    215     7%  
   Number of fully used LUT-FF pairs:   120  out of    215    55%  
   Number of unique control sets:        55

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+-------------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)               | Load  |
---------------------------------------------------------------------------------+-------------------------------------+-------+
CLK                                                                              | BUFGP                               | 66    |
PAUSE                                                                            | BUFGP                               | 4     |
stop_watch/watch2/clk_                                                           | NONE(stop_watch/watch3/clk_)        | 9     |
stop_watch/watch1/clk_                                                           | NONE(stop_watch/watch2/clk_)        | 9     |
divd/clk_divd                                                                    | NONE(alr/count_6)                   | 17    |
divd/clk_refresh                                                                 | NONE(ddriver/pos_1)                 | 7     |
stop_watch/watch4/reset_num[3]_AND_1_o(stop_watch/watch4/reset_num[3]_AND_1_o1:O)| NONE(*)(stop_watch/watch4/num_3_LDC)| 1     |
stop_watch/watch3/clk_                                                           | NONE(stop_watch/watch4/num_3_C_3)   | 8     |
stop_watch/watch4/reset_num[0]_AND_7_o(stop_watch/watch4/reset_num[0]_AND_7_o1:O)| NONE(*)(stop_watch/watch4/num_0_LDC)| 1     |
stop_watch/watch4/reset_num[1]_AND_5_o(stop_watch/watch4/reset_num[1]_AND_5_o1:O)| NONE(*)(stop_watch/watch4/num_1_LDC)| 1     |
stop_watch/watch4/reset_num[2]_AND_3_o(stop_watch/watch4/reset_num[2]_AND_3_o1:O)| NONE(*)(stop_watch/watch4/num_2_LDC)| 1     |
stop_watch/watch3/reset_num[3]_AND_1_o(stop_watch/watch3/reset_num[3]_AND_1_o1:O)| NONE(*)(stop_watch/watch3/num_3_LDC)| 1     |
stop_watch/watch3/reset_num[0]_AND_7_o(stop_watch/watch3/reset_num[0]_AND_7_o1:O)| NONE(*)(stop_watch/watch3/num_0_LDC)| 1     |
stop_watch/watch3/reset_num[1]_AND_5_o(stop_watch/watch3/reset_num[1]_AND_5_o1:O)| NONE(*)(stop_watch/watch3/num_1_LDC)| 1     |
stop_watch/watch3/reset_num[2]_AND_3_o(stop_watch/watch3/reset_num[2]_AND_3_o1:O)| NONE(*)(stop_watch/watch3/num_2_LDC)| 1     |
stop_watch/watch2/reset_num[3]_AND_1_o(stop_watch/watch2/reset_num[3]_AND_1_o1:O)| NONE(*)(stop_watch/watch2/num_3_LDC)| 1     |
stop_watch/watch2/reset_num[0]_AND_7_o(stop_watch/watch2/reset_num[0]_AND_7_o1:O)| NONE(*)(stop_watch/watch2/num_0_LDC)| 1     |
stop_watch/watch2/reset_num[1]_AND_5_o(stop_watch/watch2/reset_num[1]_AND_5_o1:O)| NONE(*)(stop_watch/watch2/num_1_LDC)| 1     |
stop_watch/watch2/reset_num[2]_AND_3_o(stop_watch/watch2/reset_num[2]_AND_3_o1:O)| NONE(*)(stop_watch/watch2/num_2_LDC)| 1     |
stop_watch/watch1/reset_num[3]_AND_1_o(stop_watch/watch1/reset_num[3]_AND_1_o1:O)| NONE(*)(stop_watch/watch1/num_3_LDC)| 1     |
stop_watch/watch1/reset_num[0]_AND_7_o(stop_watch/watch1/reset_num[0]_AND_7_o1:O)| NONE(*)(stop_watch/watch1/num_0_LDC)| 1     |
stop_watch/watch1/reset_num[1]_AND_5_o(stop_watch/watch1/reset_num[1]_AND_5_o1:O)| NONE(*)(stop_watch/watch1/num_1_LDC)| 1     |
stop_watch/watch1/reset_num[2]_AND_3_o(stop_watch/watch1/reset_num[2]_AND_3_o1:O)| NONE(*)(stop_watch/watch1/num_2_LDC)| 1     |
---------------------------------------------------------------------------------+-------------------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.764ns (Maximum Frequency: 265.683MHz)
   Minimum input arrival time before clock: 1.394ns
   Maximum output required time after clock: 1.326ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.764ns (frequency: 265.683MHz)
  Total number of paths / destination ports: 59402 / 66
-------------------------------------------------------------------------
Delay:               3.764ns (Levels of Logic = 40)
  Source:            divd/count_5 (FF)
  Destination:       divd/count_31 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: divd/count_5 to divd/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.688  divd/count_5 (divd/count_5)
     LUT5:I0->O            1   0.097   0.000  divd/Mcompar_n0000_lut<0> (divd/Mcompar_n0000_lut<0>)
     MUXCY:S->O            1   0.353   0.000  divd/Mcompar_n0000_cy<0> (divd/Mcompar_n0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcompar_n0000_cy<1> (divd/Mcompar_n0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcompar_n0000_cy<2> (divd/Mcompar_n0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcompar_n0000_cy<3> (divd/Mcompar_n0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcompar_n0000_cy<4> (divd/Mcompar_n0000_cy<4>)
     MUXCY:CI->O          34   0.253   0.402  divd/Mcompar_n0000_cy<5> (divd/Mcompar_n0000_cy<5>)
     LUT3:I2->O            1   0.097   0.000  divd/Mcount_count_lut<0> (divd/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.353   0.000  divd/Mcount_count_cy<0> (divd/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<1> (divd/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<2> (divd/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<3> (divd/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<4> (divd/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<5> (divd/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<6> (divd/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<7> (divd/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<8> (divd/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<9> (divd/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<10> (divd/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<11> (divd/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<12> (divd/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<13> (divd/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<14> (divd/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<15> (divd/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<16> (divd/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<17> (divd/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<18> (divd/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<19> (divd/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<20> (divd/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<21> (divd/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<22> (divd/Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<23> (divd/Mcount_count_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<24> (divd/Mcount_count_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<25> (divd/Mcount_count_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<26> (divd/Mcount_count_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<27> (divd/Mcount_count_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<28> (divd/Mcount_count_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  divd/Mcount_count_cy<29> (divd/Mcount_count_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  divd/Mcount_count_cy<30> (divd/Mcount_count_cy<30>)
     XORCY:CI->O           1   0.370   0.000  divd/Mcount_count_xor<31> (divd/Mcount_count41)
     FD:D                      0.008          divd/count_31
    ----------------------------------------
    Total                      3.764ns (2.674ns logic, 1.090ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PAUSE'
  Clock period: 1.082ns (frequency: 924.300MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.082ns (Levels of Logic = 1)
  Source:            stop_watch/watch3/reset (FF)
  Destination:       stop_watch/watch3/reset (FF)
  Source Clock:      PAUSE rising
  Destination Clock: PAUSE rising

  Data Path: stop_watch/watch3/reset to stop_watch/watch3/reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.361   0.321  stop_watch/watch3/reset (stop_watch/watch3/reset)
     INV:I->O              1   0.113   0.279  stop_watch/watch3/reset_INV_3_o1_INV_0 (stop_watch/watch3/reset_INV_3_o)
     FD:D                      0.008          stop_watch/watch3/reset
    ----------------------------------------
    Total                      1.082ns (0.482ns logic, 0.600ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch2/clk_'
  Clock period: 2.030ns (frequency: 492.684MHz)
  Total number of paths / destination ports: 73 / 18
-------------------------------------------------------------------------
Delay:               2.030ns (Levels of Logic = 2)
  Source:            stop_watch/watch3/num_0_C_0 (FF)
  Destination:       stop_watch/watch3/clk_ (FF)
  Source Clock:      stop_watch/watch2/clk_ rising
  Destination Clock: stop_watch/watch2/clk_ rising

  Data Path: stop_watch/watch3/num_0_C_0 to stop_watch/watch3/clk_
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.361   0.398  stop_watch/watch3/num_0_C_0 (stop_watch/watch3/num_0_C_0)
     LUT3:I1->O            5   0.097   0.702  stop_watch/watch3/num_01 (stop_watch/watch3/num_0)
     LUT6:I1->O            1   0.097   0.279  stop_watch/watch3/_n0048_inv1 (stop_watch/watch3/_n0048_inv)
     FDE:CE                    0.095          stop_watch/watch3/clk_
    ----------------------------------------
    Total                      2.030ns (0.650ns logic, 1.380ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch1/clk_'
  Clock period: 2.030ns (frequency: 492.684MHz)
  Total number of paths / destination ports: 73 / 18
-------------------------------------------------------------------------
Delay:               2.030ns (Levels of Logic = 2)
  Source:            stop_watch/watch2/num_0_C_0 (FF)
  Destination:       stop_watch/watch2/clk_ (FF)
  Source Clock:      stop_watch/watch1/clk_ rising
  Destination Clock: stop_watch/watch1/clk_ rising

  Data Path: stop_watch/watch2/num_0_C_0 to stop_watch/watch2/clk_
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.361   0.398  stop_watch/watch2/num_0_C_0 (stop_watch/watch2/num_0_C_0)
     LUT3:I1->O            5   0.097   0.702  stop_watch/watch2/num_01 (stop_watch/watch2/num_0)
     LUT6:I1->O            1   0.097   0.279  stop_watch/watch2/_n0048_inv1 (stop_watch/watch2/_n0048_inv)
     FDE:CE                    0.095          stop_watch/watch2/clk_
    ----------------------------------------
    Total                      2.030ns (0.650ns logic, 1.380ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divd/clk_divd'
  Clock period: 2.613ns (frequency: 382.746MHz)
  Total number of paths / destination ports: 312 / 32
-------------------------------------------------------------------------
Delay:               2.613ns (Levels of Logic = 3)
  Source:            stop_watch/watch1/num_3_C_3 (FF)
  Destination:       alr/count_6 (FF)
  Source Clock:      divd/clk_divd rising
  Destination Clock: divd/clk_divd rising

  Data Path: stop_watch/watch1/num_3_C_3 to alr/count_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.361   0.393  stop_watch/watch1/num_3_C_3 (stop_watch/watch1/num_3_C_3)
     LUT3:I1->O            4   0.097   0.570  stop_watch/watch1/num_31 (stop_watch/watch1/num_3)
     LUT6:I2->O           10   0.097   0.337  alr/num1[3]_num4[3]_AND_11_o3 (alr/num1[3]_num4[3]_AND_11_o)
     LUT6:I5->O            8   0.097   0.311  alr/_n0050<0> (alr/_n0050)
     FDR:R                     0.349          alr/count_0
    ----------------------------------------
    Total                      2.613ns (1.001ns logic, 1.612ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divd/clk_refresh'
  Clock period: 1.206ns (frequency: 829.531MHz)
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Delay:               1.206ns (Levels of Logic = 1)
  Source:            ddriver/pos_0 (FF)
  Destination:       ddriver/num_3 (FF)
  Source Clock:      divd/clk_refresh rising
  Destination Clock: divd/clk_refresh rising

  Data Path: ddriver/pos_0 to ddriver/num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.361   0.740  ddriver/pos_0 (ddriver/pos_0)
     LUT6:I0->O            1   0.097   0.000  ddriver/Mmux_pos[1]_num4[3]_wide_mux_2_OUT41 (ddriver/pos[1]_num4[3]_wide_mux_2_OUT<3>)
     FD:D                      0.008          ddriver/num_3
    ----------------------------------------
    Total                      1.206ns (0.466ns logic, 0.740ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch4/reset_num[3]_AND_1_o'
  Clock period: 1.772ns (frequency: 564.398MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.772ns (Levels of Logic = 1)
  Source:            stop_watch/watch4/num_3_LDC (LATCH)
  Destination:       stop_watch/watch4/num_3_LDC (LATCH)
  Source Clock:      stop_watch/watch4/reset_num[3]_AND_1_o falling
  Destination Clock: stop_watch/watch4/reset_num[3]_AND_1_o falling

  Data Path: stop_watch/watch4/num_3_LDC to stop_watch/watch4/num_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.570  stop_watch/watch4/num_3_LDC (stop_watch/watch4/num_3_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch4/reset_num[3]_AND_2_o1 (stop_watch/watch4/reset_num[3]_AND_2_o)
     LDC:CLR                   0.349          stop_watch/watch4/num_3_LDC
    ----------------------------------------
    Total                      1.772ns (0.918ns logic, 0.854ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch3/clk_'
  Clock period: 1.621ns (frequency: 617.017MHz)
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Delay:               1.621ns (Levels of Logic = 1)
  Source:            stop_watch/watch4/num_0_P_0 (FF)
  Destination:       stop_watch/watch4/num_0_C_0 (FF)
  Source Clock:      stop_watch/watch3/clk_ rising
  Destination Clock: stop_watch/watch3/clk_ rising

  Data Path: stop_watch/watch4/num_0_P_0 to stop_watch/watch4/num_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   0.361   0.530  stop_watch/watch4/num_0_P_0 (stop_watch/watch4/num_0_P_0)
     LUT5:I2->O            2   0.097   0.283  stop_watch/watch4/reset_num[0]_AND_8_o1 (stop_watch/watch4/reset_num[0]_AND_8_o)
     FDC:CLR                   0.349          stop_watch/watch4/num_0_C_0
    ----------------------------------------
    Total                      1.621ns (0.807ns logic, 0.814ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch4/reset_num[0]_AND_7_o'
  Clock period: 1.777ns (frequency: 562.841MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.777ns (Levels of Logic = 1)
  Source:            stop_watch/watch4/num_0_LDC (LATCH)
  Destination:       stop_watch/watch4/num_0_LDC (LATCH)
  Source Clock:      stop_watch/watch4/reset_num[0]_AND_7_o falling
  Destination Clock: stop_watch/watch4/reset_num[0]_AND_7_o falling

  Data Path: stop_watch/watch4/num_0_LDC to stop_watch/watch4/num_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.575  stop_watch/watch4/num_0_LDC (stop_watch/watch4/num_0_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch4/reset_num[0]_AND_8_o1 (stop_watch/watch4/reset_num[0]_AND_8_o)
     LDC:CLR                   0.349          stop_watch/watch4/num_0_LDC
    ----------------------------------------
    Total                      1.777ns (0.918ns logic, 0.859ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch4/reset_num[1]_AND_5_o'
  Clock period: 1.768ns (frequency: 565.739MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.768ns (Levels of Logic = 1)
  Source:            stop_watch/watch4/num_1_LDC (LATCH)
  Destination:       stop_watch/watch4/num_1_LDC (LATCH)
  Source Clock:      stop_watch/watch4/reset_num[1]_AND_5_o falling
  Destination Clock: stop_watch/watch4/reset_num[1]_AND_5_o falling

  Data Path: stop_watch/watch4/num_1_LDC to stop_watch/watch4/num_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.566  stop_watch/watch4/num_1_LDC (stop_watch/watch4/num_1_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch4/reset_num[1]_AND_6_o1 (stop_watch/watch4/reset_num[1]_AND_6_o)
     LDC:CLR                   0.349          stop_watch/watch4/num_1_LDC
    ----------------------------------------
    Total                      1.768ns (0.918ns logic, 0.850ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch4/reset_num[2]_AND_3_o'
  Clock period: 1.772ns (frequency: 564.398MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.772ns (Levels of Logic = 1)
  Source:            stop_watch/watch4/num_2_LDC (LATCH)
  Destination:       stop_watch/watch4/num_2_LDC (LATCH)
  Source Clock:      stop_watch/watch4/reset_num[2]_AND_3_o falling
  Destination Clock: stop_watch/watch4/reset_num[2]_AND_3_o falling

  Data Path: stop_watch/watch4/num_2_LDC to stop_watch/watch4/num_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.570  stop_watch/watch4/num_2_LDC (stop_watch/watch4/num_2_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch4/reset_num[2]_AND_4_o1 (stop_watch/watch4/reset_num[2]_AND_4_o)
     LDC:CLR                   0.349          stop_watch/watch4/num_2_LDC
    ----------------------------------------
    Total                      1.772ns (0.918ns logic, 0.854ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch3/reset_num[3]_AND_1_o'
  Clock period: 1.772ns (frequency: 564.398MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.772ns (Levels of Logic = 1)
  Source:            stop_watch/watch3/num_3_LDC (LATCH)
  Destination:       stop_watch/watch3/num_3_LDC (LATCH)
  Source Clock:      stop_watch/watch3/reset_num[3]_AND_1_o falling
  Destination Clock: stop_watch/watch3/reset_num[3]_AND_1_o falling

  Data Path: stop_watch/watch3/num_3_LDC to stop_watch/watch3/num_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.570  stop_watch/watch3/num_3_LDC (stop_watch/watch3/num_3_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch3/reset_num[3]_AND_2_o1 (stop_watch/watch3/reset_num[3]_AND_2_o)
     LDC:CLR                   0.349          stop_watch/watch3/num_3_LDC
    ----------------------------------------
    Total                      1.772ns (0.918ns logic, 0.854ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch3/reset_num[0]_AND_7_o'
  Clock period: 1.777ns (frequency: 562.841MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.777ns (Levels of Logic = 1)
  Source:            stop_watch/watch3/num_0_LDC (LATCH)
  Destination:       stop_watch/watch3/num_0_LDC (LATCH)
  Source Clock:      stop_watch/watch3/reset_num[0]_AND_7_o falling
  Destination Clock: stop_watch/watch3/reset_num[0]_AND_7_o falling

  Data Path: stop_watch/watch3/num_0_LDC to stop_watch/watch3/num_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.575  stop_watch/watch3/num_0_LDC (stop_watch/watch3/num_0_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch3/reset_num[0]_AND_8_o1 (stop_watch/watch3/reset_num[0]_AND_8_o)
     LDC:CLR                   0.349          stop_watch/watch3/num_0_LDC
    ----------------------------------------
    Total                      1.777ns (0.918ns logic, 0.859ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch3/reset_num[1]_AND_5_o'
  Clock period: 1.768ns (frequency: 565.739MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.768ns (Levels of Logic = 1)
  Source:            stop_watch/watch3/num_1_LDC (LATCH)
  Destination:       stop_watch/watch3/num_1_LDC (LATCH)
  Source Clock:      stop_watch/watch3/reset_num[1]_AND_5_o falling
  Destination Clock: stop_watch/watch3/reset_num[1]_AND_5_o falling

  Data Path: stop_watch/watch3/num_1_LDC to stop_watch/watch3/num_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.566  stop_watch/watch3/num_1_LDC (stop_watch/watch3/num_1_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch3/reset_num[1]_AND_6_o1 (stop_watch/watch3/reset_num[1]_AND_6_o)
     LDC:CLR                   0.349          stop_watch/watch3/num_1_LDC
    ----------------------------------------
    Total                      1.768ns (0.918ns logic, 0.850ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch3/reset_num[2]_AND_3_o'
  Clock period: 1.772ns (frequency: 564.398MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.772ns (Levels of Logic = 1)
  Source:            stop_watch/watch3/num_2_LDC (LATCH)
  Destination:       stop_watch/watch3/num_2_LDC (LATCH)
  Source Clock:      stop_watch/watch3/reset_num[2]_AND_3_o falling
  Destination Clock: stop_watch/watch3/reset_num[2]_AND_3_o falling

  Data Path: stop_watch/watch3/num_2_LDC to stop_watch/watch3/num_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.570  stop_watch/watch3/num_2_LDC (stop_watch/watch3/num_2_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch3/reset_num[2]_AND_4_o1 (stop_watch/watch3/reset_num[2]_AND_4_o)
     LDC:CLR                   0.349          stop_watch/watch3/num_2_LDC
    ----------------------------------------
    Total                      1.772ns (0.918ns logic, 0.854ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch2/reset_num[3]_AND_1_o'
  Clock period: 1.772ns (frequency: 564.398MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.772ns (Levels of Logic = 1)
  Source:            stop_watch/watch2/num_3_LDC (LATCH)
  Destination:       stop_watch/watch2/num_3_LDC (LATCH)
  Source Clock:      stop_watch/watch2/reset_num[3]_AND_1_o falling
  Destination Clock: stop_watch/watch2/reset_num[3]_AND_1_o falling

  Data Path: stop_watch/watch2/num_3_LDC to stop_watch/watch2/num_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.570  stop_watch/watch2/num_3_LDC (stop_watch/watch2/num_3_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch2/reset_num[3]_AND_2_o1 (stop_watch/watch2/reset_num[3]_AND_2_o)
     LDC:CLR                   0.349          stop_watch/watch2/num_3_LDC
    ----------------------------------------
    Total                      1.772ns (0.918ns logic, 0.854ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch2/reset_num[0]_AND_7_o'
  Clock period: 1.777ns (frequency: 562.841MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.777ns (Levels of Logic = 1)
  Source:            stop_watch/watch2/num_0_LDC (LATCH)
  Destination:       stop_watch/watch2/num_0_LDC (LATCH)
  Source Clock:      stop_watch/watch2/reset_num[0]_AND_7_o falling
  Destination Clock: stop_watch/watch2/reset_num[0]_AND_7_o falling

  Data Path: stop_watch/watch2/num_0_LDC to stop_watch/watch2/num_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.575  stop_watch/watch2/num_0_LDC (stop_watch/watch2/num_0_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch2/reset_num[0]_AND_8_o1 (stop_watch/watch2/reset_num[0]_AND_8_o)
     LDC:CLR                   0.349          stop_watch/watch2/num_0_LDC
    ----------------------------------------
    Total                      1.777ns (0.918ns logic, 0.859ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch2/reset_num[1]_AND_5_o'
  Clock period: 1.768ns (frequency: 565.739MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.768ns (Levels of Logic = 1)
  Source:            stop_watch/watch2/num_1_LDC (LATCH)
  Destination:       stop_watch/watch2/num_1_LDC (LATCH)
  Source Clock:      stop_watch/watch2/reset_num[1]_AND_5_o falling
  Destination Clock: stop_watch/watch2/reset_num[1]_AND_5_o falling

  Data Path: stop_watch/watch2/num_1_LDC to stop_watch/watch2/num_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.566  stop_watch/watch2/num_1_LDC (stop_watch/watch2/num_1_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch2/reset_num[1]_AND_6_o1 (stop_watch/watch2/reset_num[1]_AND_6_o)
     LDC:CLR                   0.349          stop_watch/watch2/num_1_LDC
    ----------------------------------------
    Total                      1.768ns (0.918ns logic, 0.850ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch2/reset_num[2]_AND_3_o'
  Clock period: 1.772ns (frequency: 564.398MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.772ns (Levels of Logic = 1)
  Source:            stop_watch/watch2/num_2_LDC (LATCH)
  Destination:       stop_watch/watch2/num_2_LDC (LATCH)
  Source Clock:      stop_watch/watch2/reset_num[2]_AND_3_o falling
  Destination Clock: stop_watch/watch2/reset_num[2]_AND_3_o falling

  Data Path: stop_watch/watch2/num_2_LDC to stop_watch/watch2/num_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.570  stop_watch/watch2/num_2_LDC (stop_watch/watch2/num_2_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch2/reset_num[2]_AND_4_o1 (stop_watch/watch2/reset_num[2]_AND_4_o)
     LDC:CLR                   0.349          stop_watch/watch2/num_2_LDC
    ----------------------------------------
    Total                      1.772ns (0.918ns logic, 0.854ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch1/reset_num[3]_AND_1_o'
  Clock period: 1.772ns (frequency: 564.398MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.772ns (Levels of Logic = 1)
  Source:            stop_watch/watch1/num_3_LDC (LATCH)
  Destination:       stop_watch/watch1/num_3_LDC (LATCH)
  Source Clock:      stop_watch/watch1/reset_num[3]_AND_1_o falling
  Destination Clock: stop_watch/watch1/reset_num[3]_AND_1_o falling

  Data Path: stop_watch/watch1/num_3_LDC to stop_watch/watch1/num_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.570  stop_watch/watch1/num_3_LDC (stop_watch/watch1/num_3_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch1/reset_num[3]_AND_2_o1 (stop_watch/watch1/reset_num[3]_AND_2_o)
     LDC:CLR                   0.349          stop_watch/watch1/num_3_LDC
    ----------------------------------------
    Total                      1.772ns (0.918ns logic, 0.854ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch1/reset_num[0]_AND_7_o'
  Clock period: 1.777ns (frequency: 562.841MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.777ns (Levels of Logic = 1)
  Source:            stop_watch/watch1/num_0_LDC (LATCH)
  Destination:       stop_watch/watch1/num_0_LDC (LATCH)
  Source Clock:      stop_watch/watch1/reset_num[0]_AND_7_o falling
  Destination Clock: stop_watch/watch1/reset_num[0]_AND_7_o falling

  Data Path: stop_watch/watch1/num_0_LDC to stop_watch/watch1/num_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.575  stop_watch/watch1/num_0_LDC (stop_watch/watch1/num_0_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch1/reset_num[0]_AND_8_o1 (stop_watch/watch1/reset_num[0]_AND_8_o)
     LDC:CLR                   0.349          stop_watch/watch1/num_0_LDC
    ----------------------------------------
    Total                      1.777ns (0.918ns logic, 0.859ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch1/reset_num[1]_AND_5_o'
  Clock period: 1.772ns (frequency: 564.398MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.772ns (Levels of Logic = 1)
  Source:            stop_watch/watch1/num_1_LDC (LATCH)
  Destination:       stop_watch/watch1/num_1_LDC (LATCH)
  Source Clock:      stop_watch/watch1/reset_num[1]_AND_5_o falling
  Destination Clock: stop_watch/watch1/reset_num[1]_AND_5_o falling

  Data Path: stop_watch/watch1/num_1_LDC to stop_watch/watch1/num_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.570  stop_watch/watch1/num_1_LDC (stop_watch/watch1/num_1_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch1/reset_num[1]_AND_6_o1 (stop_watch/watch1/reset_num[1]_AND_6_o)
     LDC:CLR                   0.349          stop_watch/watch1/num_1_LDC
    ----------------------------------------
    Total                      1.772ns (0.918ns logic, 0.854ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stop_watch/watch1/reset_num[2]_AND_3_o'
  Clock period: 1.772ns (frequency: 564.398MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.772ns (Levels of Logic = 1)
  Source:            stop_watch/watch1/num_2_LDC (LATCH)
  Destination:       stop_watch/watch1/num_2_LDC (LATCH)
  Source Clock:      stop_watch/watch1/reset_num[2]_AND_3_o falling
  Destination Clock: stop_watch/watch1/reset_num[2]_AND_3_o falling

  Data Path: stop_watch/watch1/num_2_LDC to stop_watch/watch1/num_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.570  stop_watch/watch1/num_2_LDC (stop_watch/watch1/num_2_LDC)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch1/reset_num[2]_AND_4_o1 (stop_watch/watch1/reset_num[2]_AND_4_o)
     LDC:CLR                   0.349          stop_watch/watch1/num_2_LDC
    ----------------------------------------
    Total                      1.772ns (0.918ns logic, 0.854ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch2/clk_'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.394ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch3/num_3_P_3 (FF)
  Destination Clock: stop_watch/watch2/clk_ rising

  Data Path: CLR to stop_watch/watch3/num_3_P_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.664  CLR_IBUF (CLR_IBUF)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch3/reset_num[0]_AND_7_o1 (stop_watch/watch3/reset_num[0]_AND_7_o)
     FDP:PRE                   0.349          stop_watch/watch3/num_0_P_0
    ----------------------------------------
    Total                      1.394ns (0.447ns logic, 0.947ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch1/clk_'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.394ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch2/num_3_P_3 (FF)
  Destination Clock: stop_watch/watch1/clk_ rising

  Data Path: CLR to stop_watch/watch2/num_3_P_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.664  CLR_IBUF (CLR_IBUF)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch2/reset_num[0]_AND_7_o1 (stop_watch/watch2/reset_num[0]_AND_7_o)
     FDP:PRE                   0.349          stop_watch/watch2/num_0_P_0
    ----------------------------------------
    Total                      1.394ns (0.447ns logic, 0.947ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divd/clk_divd'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.394ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch1/num_3_P_3 (FF)
  Destination Clock: divd/clk_divd rising

  Data Path: CLR to stop_watch/watch1/num_3_P_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.664  CLR_IBUF (CLR_IBUF)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch1/reset_num[0]_AND_7_o1 (stop_watch/watch1/reset_num[0]_AND_7_o)
     FDP:PRE                   0.349          stop_watch/watch1/num_0_P_0
    ----------------------------------------
    Total                      1.394ns (0.447ns logic, 0.947ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch4/reset_num[3]_AND_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch4/num_3_LDC (LATCH)
  Destination Clock: stop_watch/watch4/reset_num[3]_AND_1_o falling

  Data Path: CLR to stop_watch/watch4/num_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch4/reset_num[3]_AND_2_o1 (stop_watch/watch4/reset_num[3]_AND_2_o)
     LDC:CLR                   0.349          stop_watch/watch4/num_3_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch3/clk_'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.394ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch4/num_3_P_3 (FF)
  Destination Clock: stop_watch/watch3/clk_ rising

  Data Path: CLR to stop_watch/watch4/num_3_P_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.664  CLR_IBUF (CLR_IBUF)
     LUT5:I1->O            2   0.097   0.283  stop_watch/watch4/reset_num[0]_AND_7_o1 (stop_watch/watch4/reset_num[0]_AND_7_o)
     FDP:PRE                   0.349          stop_watch/watch4/num_0_P_0
    ----------------------------------------
    Total                      1.394ns (0.447ns logic, 0.947ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch4/reset_num[0]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch4/num_0_LDC (LATCH)
  Destination Clock: stop_watch/watch4/reset_num[0]_AND_7_o falling

  Data Path: CLR to stop_watch/watch4/num_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch4/reset_num[0]_AND_8_o1 (stop_watch/watch4/reset_num[0]_AND_8_o)
     LDC:CLR                   0.349          stop_watch/watch4/num_0_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch4/reset_num[1]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch4/num_1_LDC (LATCH)
  Destination Clock: stop_watch/watch4/reset_num[1]_AND_5_o falling

  Data Path: CLR to stop_watch/watch4/num_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch4/reset_num[1]_AND_6_o1 (stop_watch/watch4/reset_num[1]_AND_6_o)
     LDC:CLR                   0.349          stop_watch/watch4/num_1_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch4/reset_num[2]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch4/num_2_LDC (LATCH)
  Destination Clock: stop_watch/watch4/reset_num[2]_AND_3_o falling

  Data Path: CLR to stop_watch/watch4/num_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch4/reset_num[2]_AND_4_o1 (stop_watch/watch4/reset_num[2]_AND_4_o)
     LDC:CLR                   0.349          stop_watch/watch4/num_2_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch3/reset_num[3]_AND_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch3/num_3_LDC (LATCH)
  Destination Clock: stop_watch/watch3/reset_num[3]_AND_1_o falling

  Data Path: CLR to stop_watch/watch3/num_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch3/reset_num[3]_AND_2_o1 (stop_watch/watch3/reset_num[3]_AND_2_o)
     LDC:CLR                   0.349          stop_watch/watch3/num_3_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch3/reset_num[0]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch3/num_0_LDC (LATCH)
  Destination Clock: stop_watch/watch3/reset_num[0]_AND_7_o falling

  Data Path: CLR to stop_watch/watch3/num_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch3/reset_num[0]_AND_8_o1 (stop_watch/watch3/reset_num[0]_AND_8_o)
     LDC:CLR                   0.349          stop_watch/watch3/num_0_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch3/reset_num[1]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch3/num_1_LDC (LATCH)
  Destination Clock: stop_watch/watch3/reset_num[1]_AND_5_o falling

  Data Path: CLR to stop_watch/watch3/num_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch3/reset_num[1]_AND_6_o1 (stop_watch/watch3/reset_num[1]_AND_6_o)
     LDC:CLR                   0.349          stop_watch/watch3/num_1_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch3/reset_num[2]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch3/num_2_LDC (LATCH)
  Destination Clock: stop_watch/watch3/reset_num[2]_AND_3_o falling

  Data Path: CLR to stop_watch/watch3/num_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch3/reset_num[2]_AND_4_o1 (stop_watch/watch3/reset_num[2]_AND_4_o)
     LDC:CLR                   0.349          stop_watch/watch3/num_2_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch2/reset_num[3]_AND_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch2/num_3_LDC (LATCH)
  Destination Clock: stop_watch/watch2/reset_num[3]_AND_1_o falling

  Data Path: CLR to stop_watch/watch2/num_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch2/reset_num[3]_AND_2_o1 (stop_watch/watch2/reset_num[3]_AND_2_o)
     LDC:CLR                   0.349          stop_watch/watch2/num_3_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch2/reset_num[0]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch2/num_0_LDC (LATCH)
  Destination Clock: stop_watch/watch2/reset_num[0]_AND_7_o falling

  Data Path: CLR to stop_watch/watch2/num_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch2/reset_num[0]_AND_8_o1 (stop_watch/watch2/reset_num[0]_AND_8_o)
     LDC:CLR                   0.349          stop_watch/watch2/num_0_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch2/reset_num[1]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch2/num_1_LDC (LATCH)
  Destination Clock: stop_watch/watch2/reset_num[1]_AND_5_o falling

  Data Path: CLR to stop_watch/watch2/num_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch2/reset_num[1]_AND_6_o1 (stop_watch/watch2/reset_num[1]_AND_6_o)
     LDC:CLR                   0.349          stop_watch/watch2/num_1_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch2/reset_num[2]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch2/num_2_LDC (LATCH)
  Destination Clock: stop_watch/watch2/reset_num[2]_AND_3_o falling

  Data Path: CLR to stop_watch/watch2/num_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch2/reset_num[2]_AND_4_o1 (stop_watch/watch2/reset_num[2]_AND_4_o)
     LDC:CLR                   0.349          stop_watch/watch2/num_2_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch1/reset_num[3]_AND_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch1/num_3_LDC (LATCH)
  Destination Clock: stop_watch/watch1/reset_num[3]_AND_1_o falling

  Data Path: CLR to stop_watch/watch1/num_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch1/reset_num[3]_AND_2_o1 (stop_watch/watch1/reset_num[3]_AND_2_o)
     LDC:CLR                   0.349          stop_watch/watch1/num_3_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch1/reset_num[0]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch1/num_0_LDC (LATCH)
  Destination Clock: stop_watch/watch1/reset_num[0]_AND_7_o falling

  Data Path: CLR to stop_watch/watch1/num_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch1/reset_num[0]_AND_8_o1 (stop_watch/watch1/reset_num[0]_AND_8_o)
     LDC:CLR                   0.349          stop_watch/watch1/num_0_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch1/reset_num[1]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch1/num_1_LDC (LATCH)
  Destination Clock: stop_watch/watch1/reset_num[1]_AND_5_o falling

  Data Path: CLR to stop_watch/watch1/num_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch1/reset_num[1]_AND_6_o1 (stop_watch/watch1/reset_num[1]_AND_6_o)
     LDC:CLR                   0.349          stop_watch/watch1/num_1_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_watch/watch1/reset_num[2]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       stop_watch/watch1/num_2_LDC (LATCH)
  Destination Clock: stop_watch/watch1/reset_num[2]_AND_3_o falling

  Data Path: CLR to stop_watch/watch1/num_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.403  CLR_IBUF (CLR_IBUF)
     LUT5:I4->O            2   0.097   0.283  stop_watch/watch1/reset_num[2]_AND_4_o1 (stop_watch/watch1/reset_num[2]_AND_4_o)
     LDC:CLR                   0.349          stop_watch/watch1/num_2_LDC
    ----------------------------------------
    Total                      1.133ns (0.447ns logic, 0.686ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divd/clk_refresh'
  Total number of paths / destination ports: 40 / 12
-------------------------------------------------------------------------
Offset:              1.326ns (Levels of Logic = 2)
  Source:            ddriver/num_3 (FF)
  Destination:       out_display<7> (PAD)
  Source Clock:      divd/clk_refresh rising

  Data Path: ddriver/num_3 to out_display<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.361   0.589  ddriver/num_3 (ddriver/num_3)
     LUT4:I0->O            1   0.097   0.279  ssd/Mmux_seg81 (out_display_7_OBUF)
     OBUF:I->O                 0.000          out_display_7_OBUF (out_display<7>)
    ----------------------------------------
    Total                      1.326ns (0.458ns logic, 0.868ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divd/clk_divd'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            alr/LED (FF)
  Destination:       LED (PAD)
  Source Clock:      divd/clk_divd rising

  Data Path: alr/LED to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  alr/LED (alr/LED)
     OBUF:I->O                 0.000          LED_OBUF (LED)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.764|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PAUSE
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PAUSE          |    1.082|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divd/clk_divd
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |    1.815|         |         |         |
divd/clk_divd                         |    2.613|         |         |         |
stop_watch/watch1/clk_                |    3.408|         |         |         |
stop_watch/watch1/reset_num[0]_AND_7_o|         |    2.604|         |         |
stop_watch/watch1/reset_num[1]_AND_5_o|         |    2.684|         |         |
stop_watch/watch1/reset_num[2]_AND_3_o|         |    2.816|         |         |
stop_watch/watch1/reset_num[3]_AND_1_o|         |    2.856|         |         |
stop_watch/watch2/clk_                |    4.148|         |         |         |
stop_watch/watch2/reset_num[0]_AND_7_o|         |    3.611|         |         |
stop_watch/watch2/reset_num[1]_AND_5_o|         |    3.651|         |         |
stop_watch/watch2/reset_num[2]_AND_3_o|         |    3.390|         |         |
stop_watch/watch2/reset_num[3]_AND_1_o|         |    2.983|         |         |
stop_watch/watch3/clk_                |    4.321|         |         |         |
stop_watch/watch3/reset_num[0]_AND_7_o|         |    4.391|         |         |
stop_watch/watch3/reset_num[1]_AND_5_o|         |    4.170|         |         |
stop_watch/watch3/reset_num[2]_AND_3_o|         |    3.788|         |         |
stop_watch/watch3/reset_num[3]_AND_1_o|         |    3.469|         |         |
stop_watch/watch4/reset_num[0]_AND_7_o|         |    4.558|         |         |
stop_watch/watch4/reset_num[1]_AND_5_o|         |    4.564|         |         |
stop_watch/watch4/reset_num[2]_AND_3_o|         |    4.426|         |         |
stop_watch/watch4/reset_num[3]_AND_1_o|         |    4.245|         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock divd/clk_refresh
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
divd/clk_divd                         |    1.359|         |         |         |
divd/clk_refresh                      |    1.206|         |         |         |
stop_watch/watch1/clk_                |    1.536|         |         |         |
stop_watch/watch1/reset_num[0]_AND_7_o|         |    1.602|         |         |
stop_watch/watch1/reset_num[1]_AND_5_o|         |    1.598|         |         |
stop_watch/watch1/reset_num[2]_AND_3_o|         |    1.598|         |         |
stop_watch/watch1/reset_num[3]_AND_1_o|         |    1.593|         |         |
stop_watch/watch2/clk_                |    1.275|         |         |         |
stop_watch/watch2/reset_num[0]_AND_7_o|         |    1.779|         |         |
stop_watch/watch2/reset_num[1]_AND_5_o|         |    1.775|         |         |
stop_watch/watch2/reset_num[2]_AND_3_o|         |    1.775|         |         |
stop_watch/watch2/reset_num[3]_AND_1_o|         |    1.770|         |         |
stop_watch/watch3/clk_                |    1.487|         |         |         |
stop_watch/watch3/reset_num[0]_AND_7_o|         |    1.518|         |         |
stop_watch/watch3/reset_num[1]_AND_5_o|         |    1.514|         |         |
stop_watch/watch3/reset_num[2]_AND_3_o|         |    1.513|         |         |
stop_watch/watch3/reset_num[3]_AND_1_o|         |    1.509|         |         |
stop_watch/watch4/reset_num[0]_AND_7_o|         |    1.730|         |         |
stop_watch/watch4/reset_num[1]_AND_5_o|         |    1.725|         |         |
stop_watch/watch4/reset_num[2]_AND_3_o|         |    1.725|         |         |
stop_watch/watch4/reset_num[3]_AND_1_o|         |    1.720|         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch1/clk_
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |    1.815|         |         |         |
stop_watch/watch1/clk_                |    2.030|         |         |         |
stop_watch/watch2/reset_num[0]_AND_7_o|         |    2.273|         |         |
stop_watch/watch2/reset_num[1]_AND_5_o|         |    2.141|         |         |
stop_watch/watch2/reset_num[2]_AND_3_o|         |    1.964|         |         |
stop_watch/watch2/reset_num[3]_AND_1_o|         |    1.875|         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch1/reset_num[0]_AND_7_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.815|         |
divd/clk_divd                         |         |         |    1.621|         |
stop_watch/watch1/reset_num[0]_AND_7_o|         |         |    1.777|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch1/reset_num[1]_AND_5_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.815|         |
divd/clk_divd                         |         |         |    1.616|         |
stop_watch/watch1/reset_num[1]_AND_5_o|         |         |    1.772|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch1/reset_num[2]_AND_3_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.815|         |
divd/clk_divd                         |         |         |    1.616|         |
stop_watch/watch1/reset_num[2]_AND_3_o|         |         |    1.772|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch1/reset_num[3]_AND_1_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.815|         |
divd/clk_divd                         |         |         |    1.616|         |
stop_watch/watch1/reset_num[3]_AND_1_o|         |         |    1.772|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch2/clk_
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |    1.815|         |         |         |
stop_watch/watch2/clk_                |    2.030|         |         |         |
stop_watch/watch3/reset_num[0]_AND_7_o|         |    2.273|         |         |
stop_watch/watch3/reset_num[1]_AND_5_o|         |    2.141|         |         |
stop_watch/watch3/reset_num[2]_AND_3_o|         |    1.964|         |         |
stop_watch/watch3/reset_num[3]_AND_1_o|         |    1.875|         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch2/reset_num[0]_AND_7_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.815|         |
stop_watch/watch1/clk_                |         |         |    1.621|         |
stop_watch/watch2/reset_num[0]_AND_7_o|         |         |    1.777|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch2/reset_num[1]_AND_5_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.815|         |
stop_watch/watch1/clk_                |         |         |    1.612|         |
stop_watch/watch2/reset_num[1]_AND_5_o|         |         |    1.768|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch2/reset_num[2]_AND_3_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.815|         |
stop_watch/watch1/clk_                |         |         |    1.616|         |
stop_watch/watch2/reset_num[2]_AND_3_o|         |         |    1.772|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch2/reset_num[3]_AND_1_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.815|         |
stop_watch/watch1/clk_                |         |         |    1.616|         |
stop_watch/watch2/reset_num[3]_AND_1_o|         |         |    1.772|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch3/clk_
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |    1.811|         |         |         |
stop_watch/watch3/clk_                |    1.621|         |         |         |
stop_watch/watch4/reset_num[0]_AND_7_o|         |    1.777|         |         |
stop_watch/watch4/reset_num[1]_AND_5_o|         |    1.768|         |         |
stop_watch/watch4/reset_num[2]_AND_3_o|         |    1.772|         |         |
stop_watch/watch4/reset_num[3]_AND_1_o|         |    1.772|         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch3/reset_num[0]_AND_7_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.815|         |
stop_watch/watch2/clk_                |         |         |    1.621|         |
stop_watch/watch3/reset_num[0]_AND_7_o|         |         |    1.777|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch3/reset_num[1]_AND_5_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.815|         |
stop_watch/watch2/clk_                |         |         |    1.612|         |
stop_watch/watch3/reset_num[1]_AND_5_o|         |         |    1.768|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch3/reset_num[2]_AND_3_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.815|         |
stop_watch/watch2/clk_                |         |         |    1.616|         |
stop_watch/watch3/reset_num[2]_AND_3_o|         |         |    1.772|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch3/reset_num[3]_AND_1_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.815|         |
stop_watch/watch2/clk_                |         |         |    1.616|         |
stop_watch/watch3/reset_num[3]_AND_1_o|         |         |    1.772|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch4/reset_num[0]_AND_7_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.811|         |
stop_watch/watch3/clk_                |         |         |    1.621|         |
stop_watch/watch4/reset_num[0]_AND_7_o|         |         |    1.777|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch4/reset_num[1]_AND_5_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.811|         |
stop_watch/watch3/clk_                |         |         |    1.612|         |
stop_watch/watch4/reset_num[1]_AND_5_o|         |         |    1.768|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch4/reset_num[2]_AND_3_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.811|         |
stop_watch/watch3/clk_                |         |         |    1.616|         |
stop_watch/watch4/reset_num[2]_AND_3_o|         |         |    1.772|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stop_watch/watch4/reset_num[3]_AND_1_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
PAUSE                                 |         |         |    1.811|         |
stop_watch/watch3/clk_                |         |         |    1.616|         |
stop_watch/watch4/reset_num[3]_AND_1_o|         |         |    1.772|         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.42 secs
 
--> 

Total memory usage is 4681492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    4 (   0 filtered)

