{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 20:04:23 2008 " "Info: Processing started: Wed Feb 06 20:04:23 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DreamTangle_HDL -c DreamTangle_HDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DreamTangle_HDL -c DreamTangle_HDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lib/USB_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lib/USB_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_FIFO " "Info: Found entity 1: USB_FIFO" {  } { { "Lib/USB_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Lib/USB_FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lib/BoolField.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lib/BoolField.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoolField " "Info: Found entity 1: BoolField" {  } { { "Lib/BoolField.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Lib/BoolField.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "Source/Video/command.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "Source/Video/control_interface.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/control_interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/DIV.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/DIV.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Info: Found entity 1: DIV" {  } { { "Source/Video/DIV.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/DIV.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/I2C_AV_Config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/I2C_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/ITU_656_Decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/ITU_656_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ITU_656_Decoder " "Info: Found entity 1: ITU_656_Decoder" {  } { { "Source/Video/ITU_656_Decoder.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/ITU_656_Decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/Line.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/Line.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line " "Info: Found entity 1: Line" {  } { { "Source/Video/Line.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Line.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/Line_Buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Info: Found entity 1: Line_Buffer" {  } { { "Source/Video/Line_Buffer.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Line_Buffer.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/MAC_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/MAC_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Info: Found entity 1: MAC_3" {  } { { "Source/Video/MAC_3.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/MAC_3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Source/Video/Reset_Delay.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Source/Video/sdr_data_path.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "Source/Video/sdr_data_path.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/sdr_data_path.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/Sdram_Control_4Port.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Info: Found entity 1: Sdram_Control_4Port" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/Sdram_PLL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/Sdram_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Info: Found entity 1: Sdram_PLL" {  } { { "Source/Video/Sdram_PLL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/Sdram_RD_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Info: Found entity 1: Sdram_RD_FIFO" {  } { { "Source/Video/Sdram_RD_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_RD_FIFO.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/Sdram_WR_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Info: Found entity 1: Sdram_WR_FIFO" {  } { { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/TD_Detect.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/TD_Detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TD_Detect " "Info: Found entity 1: TD_Detect" {  } { { "Source/Video/TD_Detect.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/TD_Detect.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/VGA_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/VGA_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Info: Found entity 1: VGA_Ctrl" {  } { { "Source/Video/VGA_Ctrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lib/PLL_Sys.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lib/PLL_Sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Sys " "Info: Found entity 1: PLL_Sys" {  } { { "Lib/PLL_Sys.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Lib/PLL_Sys.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(137) " "Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(137): truncated literal to match 17 bits" {  } { { "Source/Video/YCbCr2RGB.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/YCbCr2RGB.v" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(138) " "Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(138): truncated literal to match 17 bits" {  } { { "Source/Video/YCbCr2RGB.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/YCbCr2RGB.v" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/YCbCr2RGB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/YCbCr2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Info: Found entity 1: YCbCr2RGB" {  } { { "Source/Video/YCbCr2RGB.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/YCbCr2RGB.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/YUV422_to_444.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/YUV422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Info: Found entity 1: YUV422_to_444" {  } { { "Source/Video/YUV422_to_444.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/YUV422_to_444.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/Cell.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/Cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cell " "Info: Found entity 1: Cell" {  } { { "Source/Video/Cell.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Cell.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/USBCtrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/USBCtrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB " "Info: Found entity 1: USB" {  } { { "Source/USBCtrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Video/Video.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Video/Video.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video " "Info: Found entity 1: Video" {  } { { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 55 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/SSHLEDMDCtrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/SSHLEDMDCtrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSHLEDMDCtrl " "Info: Found entity 1: SSHLEDMDCtrl" {  } { { "Source/SSHLEDMDCtrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/SSHLEDMDCtrl.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/tbClk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/tbClk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbClk " "Info: Found entity 1: tbClk" {  } { { "Source/tbClk.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/tbClk.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/tbDreamTangle_HDL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/tbDreamTangle_HDL.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbDreamTangle_HDL " "Info: Found entity 1: tbDreamTangle_HDL" {  } { { "Source/tbDreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/tbDreamTangle_HDL.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ISP1362Ctrl.v(83) " "Warning (10273): Verilog HDL warning at ISP1362Ctrl.v(83): extended using \"x\" or \"z\"" {  } { { "Source/ISP1362Ctrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/ISP1362Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/ISP1362Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362Ctrl " "Info: Found entity 1: ISP1362Ctrl" {  } { { "Source/ISP1362Ctrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/DreamTangle_HDL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/DreamTangle_HDL.v" { { "Info" "ISGN_ENTITY_NAME" "1 DreamTangle_HDL " "Info: Found entity 1: DreamTangle_HDL" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Debounce.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Info: Found entity 1: Debounce" {  } { { "Source/Debounce.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Debounce.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/POR_Dly.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/POR_Dly.v" { { "Info" "ISGN_ENTITY_NAME" "1 POR_Dly " "Info: Found entity 1: POR_Dly" {  } { { "Source/POR_Dly.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/POR_Dly.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DreamTangle_HDL " "Info: Elaborating entity \"DreamTangle_HDL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DreamTangle_HDL.v(209) " "Warning (10230): Verilog HDL assignment warning at DreamTangle_HDL.v(209): truncated value with size 32 to match size of target (10)" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[17\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[17\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[16\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[16\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[15\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[15\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[14\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[14\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[13\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[13\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[12\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[12\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[11\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[11\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[10\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[10\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[9\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[9\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[8\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[8\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[7\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[7\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[6\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[6\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[5\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[5\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[4\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[4\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[3\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[3\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[2\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[2\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[1\] DreamTangle_HDL.v(19) " "Warning (10034): Output port \"oLEDR\[1\]\" at DreamTangle_HDL.v(19) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oUSB_DREQ1 DreamTangle_HDL.v(48) " "Warning (10034): Output port \"oUSB_DREQ1\" at DreamTangle_HDL.v(48) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oUSB_DREQ2 DreamTangle_HDL.v(49) " "Warning (10034): Output port \"oUSB_DREQ2\" at DreamTangle_HDL.v(49) has no driver" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Sys PLL_Sys:PLL_Sys0 " "Info: Elaborating entity \"PLL_Sys\" for hierarchy \"PLL_Sys:PLL_Sys0\"" {  } { { "Source/DreamTangle_HDL.v" "PLL_Sys0" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_Sys:PLL_Sys0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\"" {  } { { "Lib/PLL_Sys.v" "altpll_component" { Text "C:/s/DreamTangle/DreamTangle_HDL/Lib/PLL_Sys.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Sys:PLL_Sys0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\"" {  } { { "Lib/PLL_Sys.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Lib/PLL_Sys.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSHLEDMDCtrl SSHLEDMDCtrl:gSSHLEDMDCtrl\[0\].Digit " "Info: Elaborating entity \"SSHLEDMDCtrl\" for hierarchy \"SSHLEDMDCtrl:gSSHLEDMDCtrl\[0\].Digit\"" {  } { { "Source/DreamTangle_HDL.v" "gSSHLEDMDCtrl\[0\].Digit" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POR_Dly POR_Dly:POR_Dly0 " "Info: Elaborating entity \"POR_Dly\" for hierarchy \"POR_Dly:POR_Dly0\"" {  } { { "Source/DreamTangle_HDL.v" "POR_Dly0" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video Video:Video0 " "Info: Elaborating entity \"Video\" for hierarchy \"Video:Video0\"" {  } { { "Source/DreamTangle_HDL.v" "Video0" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer Video:Video0\|Line_Buffer:u10 " "Info: Elaborating entity \"Line_Buffer\" for hierarchy \"Video:Video0\|Line_Buffer:u10\"" {  } { { "Source/Video/Video.v" "u10" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/altshift_taps.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altshift_taps.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift_taps " "Info: Found entity 1: altshift_taps" {  } { { "altshift_taps.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altshift_taps.tdf" 45 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Video:Video0\|Line_Buffer:u10\|altshift_taps:altshift_taps_component " "Info: Elaborating entity \"altshift_taps\" for hierarchy \"Video:Video0\|Line_Buffer:u10\|altshift_taps:altshift_taps_component\"" {  } { { "Source/Video/Line_Buffer.v" "altshift_taps_component" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Line_Buffer.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Video:Video0\|Line_Buffer:u10\|altshift_taps:altshift_taps_component " "Info: Elaborated megafunction instantiation \"Video:Video0\|Line_Buffer:u10\|altshift_taps:altshift_taps_component\"" {  } { { "Source/Video/Line_Buffer.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Line_Buffer.v" 59 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rin.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_rin.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rin " "Info: Found entity 1: shift_taps_rin" {  } { { "db/shift_taps_rin.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/shift_taps_rin.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_rin Video:Video0\|Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_rin:auto_generated " "Info: Elaborating entity \"shift_taps_rin\" for hierarchy \"Video:Video0\|Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_rin:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altshift_taps.tdf" 101 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1j81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j81 " "Info: Found entity 1: altsyncram_1j81" {  } { { "db/altsyncram_1j81.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_1j81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1j81 Video:Video0\|Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_rin:auto_generated\|altsyncram_1j81:altsyncram2 " "Info: Elaborating entity \"altsyncram_1j81\" for hierarchy \"Video:Video0\|Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_rin:auto_generated\|altsyncram_1j81:altsyncram2\"" {  } { { "db/shift_taps_rin.tdf" "altsyncram2" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/shift_taps_rin.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hpf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_hpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hpf " "Info: Found entity 1: cntr_hpf" {  } { { "db/cntr_hpf.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/cntr_hpf.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hpf Video:Video0\|Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_rin:auto_generated\|cntr_hpf:cntr1 " "Info: Elaborating entity \"cntr_hpf\" for hierarchy \"Video:Video0\|Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_rin:auto_generated\|cntr_hpf:cntr1\"" {  } { { "db/shift_taps_rin.tdf" "cntr1" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/shift_taps_rin.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config Video:Video0\|I2C_AV_Config:u1 " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"Video:Video0\|I2C_AV_Config:u1\"" {  } { { "Source/Video/Video.v" "u1" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(109) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(109): truncated value with size 32 to match size of target (6)" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\"" {  } { { "Source/Video/I2C_AV_Config.v" "u0" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TD_Detect Video:Video0\|TD_Detect:u2 " "Info: Elaborating entity \"TD_Detect\" for hierarchy \"Video:Video0\|TD_Detect:u2\"" {  } { { "Source/Video/Video.v" "u2" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Video:Video0\|Reset_Delay:u3 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Video:Video0\|Reset_Delay:u3\"" {  } { { "Source/Video/Video.v" "u3" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "Source/Video/Reset_Delay.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ITU_656_Decoder Video:Video0\|ITU_656_Decoder:u4 " "Info: Elaborating entity \"ITU_656_Decoder\" for hierarchy \"Video:Video0\|ITU_656_Decoder:u4\"" {  } { { "Source/Video/Video.v" "u4" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 ITU_656_Decoder.v(46) " "Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(46): truncated value with size 18 to match size of target (10)" {  } { { "Source/Video/ITU_656_Decoder.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/ITU_656_Decoder.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ITU_656_Decoder.v(126) " "Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(126): truncated value with size 32 to match size of target (10)" {  } { { "Source/Video/ITU_656_Decoder.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/ITU_656_Decoder.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV Video:Video0\|DIV:u5 " "Info: Elaborating entity \"DIV\" for hierarchy \"Video:Video0\|DIV:u5\"" {  } { { "Source/Video/Video.v" "u5" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component " "Info: Elaborating entity \"lpm_divide\" for hierarchy \"Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\"" {  } { { "Source/Video/DIV.v" "lpm_divide_component" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/DIV.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component " "Info: Elaborated megafunction instantiation \"Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\"" {  } { { "Source/Video/DIV.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/DIV.v" 63 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h6t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h6t " "Info: Found entity 1: lpm_divide_h6t" {  } { { "db/lpm_divide_h6t.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/lpm_divide_h6t.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_h6t Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated " "Info: Elaborating entity \"lpm_divide_h6t\" for hierarchy \"Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7li.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7li " "Info: Found entity 1: sign_div_unsign_7li" {  } { { "db/sign_div_unsign_7li.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/sign_div_unsign_7li.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_7li Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider " "Info: Elaborating entity \"sign_div_unsign_7li\" for hierarchy \"Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\"" {  } { { "db/lpm_divide_h6t.tdf" "divider" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/lpm_divide_h6t.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_bqg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_bqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_bqg " "Info: Found entity 1: alt_u_div_bqg" {  } { { "db/alt_u_div_bqg.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_bqg Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider " "Info: Elaborating entity \"alt_u_div_bqg\" for hierarchy \"Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\"" {  } { { "db/sign_div_unsign_7li.tdf" "divider" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/sign_div_unsign_7li.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|add_sub_lkc:add_sub_0 " "Info: Elaborating entity \"add_sub_lkc\" for hierarchy \"Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_bqg.tdf" "add_sub_0" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|add_sub_mkc:add_sub_1 " "Info: Elaborating entity \"add_sub_mkc\" for hierarchy \"Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_bqg.tdf" "add_sub_1" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Video:Video0\|Sdram_Control_4Port:u6 " "Info: Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\"" {  } { { "Source/Video/Video.v" "u6" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(378) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(378): truncated value with size 32 to match size of target (10)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(421) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(421): truncated value with size 32 to match size of target (23)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(423) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(423): truncated value with size 32 to match size of target (23)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(424) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(424): truncated value with size 32 to match size of target (23)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(425) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(425): truncated value with size 32 to match size of target (23)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(426) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(426): truncated value with size 32 to match size of target (23)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(427) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(427): truncated value with size 32 to match size of target (23)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(416) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(416): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(416) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(416): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(416) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(416): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(416) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(416): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(416) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(416)" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Info: Elaborating entity \"Sdram_PLL\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "sdram_pll1" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Source/Video/Sdram_PLL.v" "altpll_component" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_PLL.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Source/Video/Sdram_PLL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_PLL.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1 " "Info: Elaborating entity \"control_interface\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "control1" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 217 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Source/Video/control_interface.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Source/Video/control_interface.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Source/Video/control_interface.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Video:Video0\|Sdram_Control_4Port:u6\|command:command1 " "Info: Elaborating entity \"command\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "command1" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Source/Video/command.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Source/Video/command.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Source/Video/command.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Video:Video0\|Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Info: Elaborating entity \"sdr_data_path\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "data_path1" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Source/Video/sdr_data_path.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1 " "Info: Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/dcfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/dcfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo " "Info: Found entity 1: dcfifo" {  } { { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 107 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Source/Video/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hlk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_hlk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hlk1 " "Info: Found entity 1: dcfifo_hlk1" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hlk1 Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated " "Info: Elaborating entity \"dcfifo_hlk1\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Info: Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_hlk1.tdf" "rdptr_g_gray2bin" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Info: Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_o96.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_o96\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_hlk1.tdf" "rdptr_g1p" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Info: Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_hlk1.tdf" "wrptr_g1p" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Info: Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_egc\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_hlk1.tdf" "wrptr_gp" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q631.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q631.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q631 " "Info: Found entity 1: altsyncram_q631" {  } { { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q631 Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram " "Info: Elaborating entity \"altsyncram_q631\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\"" {  } { { "db/dcfifo_hlk1.tdf" "fifo_ram" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1g1 " "Info: Found entity 1: altsyncram_k1g1" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1g1 Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3 " "Info: Elaborating entity \"altsyncram_k1g1\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\"" {  } { { "db/altsyncram_q631.tdf" "altsyncram3" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_mcc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_mcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_mcc " "Info: Found entity 1: dffpipe_mcc" {  } { { "db/dffpipe_mcc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_mcc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_mcc Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_mcc:rdaclr " "Info: Elaborating entity \"dffpipe_mcc\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_mcc:rdaclr\"" {  } { { "db/dcfifo_hlk1.tdf" "rdaclr" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_hlk1.tdf" "rs_brp" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info: Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_hlk1.tdf" "rs_dgwp" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7 " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe7" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Info: Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_hlk1.tdf" "ws_dgrp" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe10" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1 " "Info: Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "read_fifo1" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 298 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YUV422_to_444 Video:Video0\|YUV422_to_444:u7 " "Info: Elaborating entity \"YUV422_to_444\" for hierarchy \"Video:Video0\|YUV422_to_444:u7\"" {  } { { "Source/Video/Video.v" "u7" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 281 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCbCr2RGB Video:Video0\|YCbCr2RGB:u8 " "Info: Elaborating entity \"YCbCr2RGB\" for hierarchy \"Video:Video0\|YCbCr2RGB:u8\"" {  } { { "Source/Video/Video.v" "u8" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(111) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(111): truncated value with size 32 to match size of target (20)" {  } { { "Source/Video/YCbCr2RGB.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/YCbCr2RGB.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(112) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(112): truncated value with size 32 to match size of target (20)" {  } { { "Source/Video/YCbCr2RGB.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/YCbCr2RGB.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(113) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20)" {  } { { "Source/Video/YCbCr2RGB.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/YCbCr2RGB.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_3 Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0 " "Info: Elaborating entity \"MAC_3\" for hierarchy \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\"" {  } { { "Source/Video/YCbCr2RGB.v" "u0" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/YCbCr2RGB.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/altmult_add.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altmult_add.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altmult_add " "Info: Found entity 1: altmult_add" {  } { { "altmult_add.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altmult_add.tdf" 360 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info: Elaborating entity \"altmult_add\" for hierarchy \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "Source/Video/MAC_3.v" "ALTMULT_ADD_component" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/MAC_3.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info: Elaborated megafunction instantiation \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "Source/Video/MAC_3.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/MAC_3.v" 118 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4f74.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_4f74.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4f74 " "Info: Found entity 1: mult_add_4f74" {  } { { "db/mult_add_4f74.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/mult_add_4f74.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4f74 Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated " "Info: Elaborating entity \"mult_add_4f74\" for hierarchy \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ob91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ob91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ob91 " "Info: Found entity 1: ded_mult_ob91" {  } { { "db/ded_mult_ob91.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/ded_mult_ob91.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ob91 Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1 " "Info: Elaborating entity \"ded_mult_ob91\" for hierarchy \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\"" {  } { { "db/mult_add_4f74.tdf" "ded_mult1" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/mult_add_4f74.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Info: Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|dffpipe_b3c:pre_result " "Info: Elaborating entity \"dffpipe_b3c\" for hierarchy \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_ob91.tdf" "pre_result" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/ded_mult_ob91.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl Video:Video0\|VGA_Ctrl:u9 " "Info: Elaborating entity \"VGA_Ctrl\" for hierarchy \"Video:Video0\|VGA_Ctrl:u9\"" {  } { { "Source/Video/Video.v" "u9" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 319 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Ctrl.v(67) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22)" {  } { { "Source/Video/VGA_Ctrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(70) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11)" {  } { { "Source/Video/VGA_Ctrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(71) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11)" {  } { { "Source/Video/VGA_Ctrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_FIFO USB_FIFO:USB_FIFO0 " "Info: Elaborating entity \"USB_FIFO\" for hierarchy \"USB_FIFO:USB_FIFO0\"" {  } { { "Source/DreamTangle_HDL.v" "USB_FIFO0" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/scfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/scfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Info: Found entity 1: scfifo" {  } { { "scfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/scfifo.tdf" 236 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo USB_FIFO:USB_FIFO0\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\"" {  } { { "Lib/USB_FIFO.v" "scfifo_component" { Text "C:/s/DreamTangle/DreamTangle_HDL/Lib/USB_FIFO.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "USB_FIFO:USB_FIFO0\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\"" {  } { { "Lib/USB_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Lib/USB_FIFO.v" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kh31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_kh31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kh31 " "Info: Found entity 1: scfifo_kh31" {  } { { "db/scfifo_kh31.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/scfifo_kh31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kh31 USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated " "Info: Elaborating entity \"scfifo_kh31\" for hierarchy \"USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_nn31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_nn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_nn31 " "Info: Found entity 1: a_dpfifo_nn31" {  } { { "db/a_dpfifo_nn31.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_dpfifo_nn31.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_nn31 USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo " "Info: Elaborating entity \"a_dpfifo_nn31\" for hierarchy \"USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\"" {  } { { "db/scfifo_kh31.tdf" "dpfifo" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/scfifo_kh31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3e1 " "Info: Found entity 1: altsyncram_i3e1" {  } { { "db/altsyncram_i3e1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_i3e1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3e1 USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|altsyncram_i3e1:FIFOram " "Info: Elaborating entity \"altsyncram_i3e1\" for hierarchy \"USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|altsyncram_i3e1:FIFOram\"" {  } { { "db/a_dpfifo_nn31.tdf" "FIFOram" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_dpfifo_nn31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tqi1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tqi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tqi1 " "Info: Found entity 1: altsyncram_tqi1" {  } { { "db/altsyncram_tqi1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_tqi1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tqi1 USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|altsyncram_i3e1:FIFOram\|altsyncram_tqi1:altsyncram1 " "Info: Elaborating entity \"altsyncram_tqi1\" for hierarchy \"USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|altsyncram_i3e1:FIFOram\|altsyncram_tqi1:altsyncram1\"" {  } { { "db/altsyncram_i3e1.tdf" "altsyncram1" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_i3e1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p6b " "Info: Found entity 1: cntr_p6b" {  } { { "db/cntr_p6b.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/cntr_p6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p6b USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|cntr_p6b:rd_ptr_msb " "Info: Elaborating entity \"cntr_p6b\" for hierarchy \"USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|cntr_p6b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_nn31.tdf" "rd_ptr_msb" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_dpfifo_nn31.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_677.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_677 " "Info: Found entity 1: cntr_677" {  } { { "db/cntr_677.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/cntr_677.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_677 USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|cntr_677:usedw_counter " "Info: Elaborating entity \"cntr_677\" for hierarchy \"USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|cntr_677:usedw_counter\"" {  } { { "db/a_dpfifo_nn31.tdf" "usedw_counter" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_dpfifo_nn31.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_q6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q6b " "Info: Found entity 1: cntr_q6b" {  } { { "db/cntr_q6b.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/cntr_q6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q6b USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|cntr_q6b:wr_ptr " "Info: Elaborating entity \"cntr_q6b\" for hierarchy \"USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|cntr_q6b:wr_ptr\"" {  } { { "db/a_dpfifo_nn31.tdf" "wr_ptr" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_dpfifo_nn31.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:Debounce00 " "Info: Elaborating entity \"Debounce\" for hierarchy \"Debounce:Debounce00\"" {  } { { "Source/DreamTangle_HDL.v" "Debounce00" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB USB:USB0 " "Info: Elaborating entity \"USB\" for hierarchy \"USB:USB0\"" {  } { { "Source/DreamTangle_HDL.v" "USB0" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 315 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_EP0IS USBCtrl.v(79) " "Warning (10036): Verilog HDL or VHDL warning at USBCtrl.v(79): object \"_EP0IS\" assigned a value but never read" {  } { { "Source/USBCtrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_EP1IS USBCtrl.v(80) " "Warning (10036): Verilog HDL or VHDL warning at USBCtrl.v(80): object \"_EP1IS\" assigned a value but never read" {  } { { "Source/USBCtrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2085_UNCONVERTED" "USBCtrl.v(427) " "Warning (10763): Verilog HDL warning at USBCtrl.v(427): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" {  } { { "Source/USBCtrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 427 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2085_UNCONVERTED" "USBCtrl.v(444) " "Warning (10763): Verilog HDL warning at USBCtrl.v(444): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" {  } { { "Source/USBCtrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 444 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2085_UNCONVERTED" "USBCtrl.v(451) " "Warning (10763): Verilog HDL warning at USBCtrl.v(451): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" {  } { { "Source/USBCtrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 451 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2085_UNCONVERTED" "USBCtrl.v(166) " "Warning (10763): Verilog HDL warning at USBCtrl.v(166): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" {  } { { "Source/USBCtrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 166 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362Ctrl USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0 " "Info: Elaborating entity \"ISP1362Ctrl\" for hierarchy \"USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\"" {  } { { "Source/USBCtrl.v" "ISP1362Ctrl0" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2085_UNCONVERTED" "ISP1362Ctrl.v(98) " "Warning (10763): Verilog HDL warning at ISP1362Ctrl.v(98): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" {  } { { "Source/ISP1362Ctrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 98 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" 0 0 "" 0}
{ "Warning" "WVRFX_SV_1019_UNCONVERTED" "ISP1362Ctrl.v(98) " "Warning (10829): SystemVerilog warning at ISP1362Ctrl.v(98): unique case statement has overlapping case items" {  } { { "Source/ISP1362Ctrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 98 0 0 } }  } 0 10829 "SystemVerilog warning at %1!s!: unique case statement has overlapping case items" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "iCnt USB0 6 7 " "Warning (12010): Port \"iCnt\" on the entity instantiation of \"USB0\" is connected to a signal of width 6. The formal width of the signal in the module is 7.  Extra bits will be driven by GND." {  } { { "Source/DreamTangle_HDL.v" "USB0" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 315 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw USB_FIFO0 10 12 " "Warning (12030): Port \"usedw\" on the entity instantiation of \"USB_FIFO0\" is connected to a signal of width 10. The formal width of the signal in the module is 12.  Extra bits will be left dangling without any fanout logic." {  } { { "Source/DreamTangle_HDL.v" "USB_FIFO0" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 207 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iX u7 11 10 " "Warning (12020): Port \"iX\" on the entity instantiation of \"u7\" is connected to a signal of width 11. The formal width of the signal in the module is 10.  Extra bits will be ignored." {  } { { "Source/Video/Video.v" "u7" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 281 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "rdusedw read_fifo2 16 9 " "Warning (12030): Port \"rdusedw\" on the entity instantiation of \"read_fifo2\" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic." {  } { { "Source/Video/Sdram_Control_4Port.v" "read_fifo2" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 312 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "wrusedw read_fifo2 16 9 " "Warning (12030): Port \"wrusedw\" on the entity instantiation of \"read_fifo2\" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic." {  } { { "Source/Video/Sdram_Control_4Port.v" "read_fifo2" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 312 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "rdusedw read_fifo1 16 9 " "Warning (12030): Port \"rdusedw\" on the entity instantiation of \"read_fifo1\" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic." {  } { { "Source/Video/Sdram_Control_4Port.v" "read_fifo1" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 298 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "wrusedw read_fifo1 16 9 " "Warning (12030): Port \"wrusedw\" on the entity instantiation of \"read_fifo1\" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic." {  } { { "Source/Video/Sdram_Control_4Port.v" "read_fifo1" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 298 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "rdusedw write_fifo2 16 9 " "Warning (12030): Port \"rdusedw\" on the entity instantiation of \"write_fifo2\" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic." {  } { { "Source/Video/Sdram_Control_4Port.v" "write_fifo2" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "wrusedw write_fifo2 16 9 " "Warning (12030): Port \"wrusedw\" on the entity instantiation of \"write_fifo2\" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic." {  } { { "Source/Video/Sdram_Control_4Port.v" "write_fifo2" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "rdusedw write_fifo1 16 9 " "Warning (12030): Port \"rdusedw\" on the entity instantiation of \"write_fifo1\" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic." {  } { { "Source/Video/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 267 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "wrusedw write_fifo1 16 9 " "Warning (12030): Port \"wrusedw\" on the entity instantiation of \"write_fifo1\" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic." {  } { { "Source/Video/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 267 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "CMD control1 2 3 " "Warning (12010): Port \"CMD\" on the entity instantiation of \"control1\" is connected to a signal of width 2. The formal width of the signal in the module is 3.  Extra bits will be driven by GND." {  } { { "Source/Video/Sdram_Control_4Port.v" "control1" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 217 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "CS_N u6 1 2 " "Warning (12030): Port \"CS_N\" on the entity instantiation of \"u6\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  Extra bits will be left dangling without any fanout logic." {  } { { "Source/Video/Video.v" "u6" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD1_ADDR u6 32 23 " "Warning (12020): Port \"RD1_ADDR\" on the entity instantiation of \"u6\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "Source/Video/Video.v" "u6" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD1_MAX_ADDR u6 32 23 " "Warning (12020): Port \"RD1_MAX_ADDR\" on the entity instantiation of \"u6\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "Source/Video/Video.v" "u6" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD2_ADDR u6 32 23 " "Warning (12020): Port \"RD2_ADDR\" on the entity instantiation of \"u6\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "Source/Video/Video.v" "u6" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD2_MAX_ADDR u6 32 23 " "Warning (12020): Port \"RD2_MAX_ADDR\" on the entity instantiation of \"u6\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "Source/Video/Video.v" "u6" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR1_ADDR u6 32 23 " "Warning (12020): Port \"WR1_ADDR\" on the entity instantiation of \"u6\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "Source/Video/Video.v" "u6" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR1_MAX_ADDR u6 32 23 " "Warning (12020): Port \"WR1_MAX_ADDR\" on the entity instantiation of \"u6\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "Source/Video/Video.v" "u6" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "_SSHLEDMDCtrlD\[2\] data_in GND " "Warning (14130): Reduced register \"_SSHLEDMDCtrlD\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "_SSHLEDMDCtrlD\[1\] data_in GND " "Warning (14130): Reduced register \"_SSHLEDMDCtrlD\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "_SSHLEDMDCtrlD\[7\] data_in GND " "Warning (14130): Reduced register \"_SSHLEDMDCtrlD\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "_SSHLEDMDCtrlD\[8\] data_in GND " "Warning (14130): Reduced register \"_SSHLEDMDCtrlD\[8\]\" with stuck data_in port to stuck value GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "_SSHLEDMDCtrlD\[11\] data_in GND " "Warning (14130): Reduced register \"_SSHLEDMDCtrlD\[11\]\" with stuck data_in port to stuck value GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "_SSHLEDMDCtrlD\[13\] data_in GND " "Warning (14130): Reduced register \"_SSHLEDMDCtrlD\[13\]\" with stuck data_in port to stuck value GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "_SSHLEDMDCtrlD\[15\] data_in GND " "Warning (14130): Reduced register \"_SSHLEDMDCtrlD\[15\]\" with stuck data_in port to stuck value GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[8\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[8\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[7\] High " "Info: Power-up level of register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[7\] data_in VCC " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[6\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[5\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[4\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[3\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[2\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[1\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[0\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_LENGTH\[0\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[8\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[8\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[7\] High " "Info: Power-up level of register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[7\] data_in VCC " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[6\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[5\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[4\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[3\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[2\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[1\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[0\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_LENGTH\[0\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[8\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[8\]\" register due to stuck clock or clock enable" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[8\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[7\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[7\]\" register due to stuck clock or clock enable" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[7\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[6\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[6\]\" register due to stuck clock or clock enable" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[6\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[5\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[5\]\" register due to stuck clock or clock enable" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[5\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[4\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[4\]\" register due to stuck clock or clock enable" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[4\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[3\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[3\]\" register due to stuck clock or clock enable" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[3\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[2\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[2\]\" register due to stuck clock or clock enable" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[2\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[1\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[1\]\" register due to stuck clock or clock enable" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[1\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[0\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[0\]\" register due to stuck clock or clock enable" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[0\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_LENGTH\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[8\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[8\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[7\] High " "Info: Power-up level of register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[7\] data_in VCC " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[6\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[5\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[4\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[3\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[2\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[1\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[0\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_LENGTH\[0\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[9\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[9\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[9\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[9\]\" with stuck clock port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[8\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[8\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[8\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[8\]\" with stuck clock port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[7\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[7\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[7\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[7\]\" with stuck clock port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[6\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[6\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[6\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[6\]\" with stuck clock port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[5\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[5\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[5\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[5\]\" with stuck clock port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[4\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[4\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[4\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[4\]\" with stuck clock port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[3\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[3\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[3\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[3\]\" with stuck clock port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[2\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[2\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[2\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[2\]\" with stuck clock port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[1\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[1\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[1\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[1\]\" with stuck clock port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[0\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[0\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[0\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|delayed_wrptr_g\[0\]\" with stuck clock port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 65 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[9\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[9\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[8\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[8\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[7\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[7\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[6\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[6\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[5\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[5\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[4\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[4\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[3\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[3\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[2\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[1\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[0\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe8a\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[9\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[9\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 33 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[8\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[8\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 33 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[7\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[7\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 33 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[6\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[6\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 33 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[5\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[5\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 33 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[4\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[4\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 33 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[3\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[3\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 33 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[2\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 33 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[1\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 33 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[0\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe7\|dffe9a\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf" 33 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[9\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[9\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\] High " "Info: Power-up level of register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "db/dffpipe_mcc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_mcc.tdf" 32 8 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\] data_in VCC " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "db/dffpipe_mcc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_mcc.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[9\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[9\]\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[9\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[9\]\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\]\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\]\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[7\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[7\]\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[7\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[7\]\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[6\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[6\]\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[6\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[6\]\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[5\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[5\]\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[5\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[5\]\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\]\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\]\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[3\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[3\]\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[3\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[3\]\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[2\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[2\]\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[2\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[2\]\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[1\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[1\]\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[1\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[1\]\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[0\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[0\]\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[0\] clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[0\]\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|parity_ff " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|parity_ff\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 91 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|parity_ff clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_egc:wrptr_gp\|parity_ff\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf" 91 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 90 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 clock VCC " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" with stuck clock port to stuck value VCC" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 90 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 94 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 94 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 95 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 95 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 96 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 96 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 97 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 97 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 98 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 98 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 99 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 99 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 100 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 100 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 101 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 101 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 102 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 clock GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" with stuck clock port to stuck value GND" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 102 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" register due to stuck clock or clock enable" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 103 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff clock VCC " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" with stuck clock port to stuck value VCC" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf" 103 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|CKE High " "Info: Power-up level of register \"Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|CKE\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/Video/command.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 48 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|CKE data_in VCC " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|CKE\" with stuck data_in port to stuck value VCC" {  } { { "Source/Video/command.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 48 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFDenominator\[3\] data_in VCC " "Warning (14130): Reduced register \"Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFDenominator\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "db/alt_u_div_bqg.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 39 16 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFDenominator\[0\] data_in VCC " "Warning (14130): Reduced register \"Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFDenominator\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "db/alt_u_div_bqg.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 39 16 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Video:Video0\|Sdram_Control_4Port:u6\|CKE High " "Info: Power-up level of register \"Video:Video0\|Sdram_Control_4Port:u6\|CKE\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 109 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|CKE data_in VCC " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|CKE\" with stuck data_in port to stuck value VCC" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 109 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[8\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[8\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[7\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[7\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[6\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[6\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[5\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[5\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[4\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[4\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[3\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[3\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[2\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[1\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[0\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "479 " "Info: Ignored 479 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "479 " "Info: Ignored 479 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[23\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[23\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 114 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[19\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[19\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 114 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[17\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[17\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 114 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[16\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[16\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 114 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[23\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[23\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 98 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[19\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[19\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 98 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[17\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[17\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 98 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[16\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[16\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 98 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFDenominator\[1\] Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFDenominator\[2\] " "Info: Duplicate register \"Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFDenominator\[1\]\" merged to single register \"Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFDenominator\[2\]\"" {  } { { "db/alt_u_div_bqg.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 39 16 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "_SSHLEDMDCtrlD\[14\] _SSHLEDMDCtrlD\[12\] " "Info: Duplicate register \"_SSHLEDMDCtrlD\[14\]\" merged to single register \"_SSHLEDMDCtrlD\[12\]\"" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "_SSHLEDMDCtrlD\[12\] _SSHLEDMDCtrlD\[10\] " "Info: Duplicate register \"_SSHLEDMDCtrlD\[12\]\" merged to single register \"_SSHLEDMDCtrlD\[10\]\"" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "_SSHLEDMDCtrlD\[10\] _SSHLEDMDCtrlD\[9\] " "Info: Duplicate register \"_SSHLEDMDCtrlD\[10\]\" merged to single register \"_SSHLEDMDCtrlD\[9\]\"" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "_SSHLEDMDCtrlD\[9\] _SSHLEDMDCtrlD\[3\] " "Info: Duplicate register \"_SSHLEDMDCtrlD\[9\]\" merged to single register \"_SSHLEDMDCtrlD\[3\]\"" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "_SSHLEDMDCtrlD\[3\] _SSHLEDMDCtrlD\[4\] " "Info: Duplicate register \"_SSHLEDMDCtrlD\[3\]\" merged to single register \"_SSHLEDMDCtrlD\[4\]\"" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "_SSHLEDMDCtrlD\[4\] _SSHLEDMDCtrlD\[5\] " "Info: Duplicate register \"_SSHLEDMDCtrlD\[4\]\" merged to single register \"_SSHLEDMDCtrlD\[5\]\"" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "_SSHLEDMDCtrlD\[5\] _SSHLEDMDCtrlD\[6\] " "Info: Duplicate register \"_SSHLEDMDCtrlD\[5\]\" merged to single register \"_SSHLEDMDCtrlD\[6\]\"" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 317 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe56 Video:Video0\|YCbCr2RGB:u8\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe56 " "Info: Duplicate register \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe56\" merged to single register \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe56\"" {  } { { "db/mult_add_4f74.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/mult_add_4f74.tdf" 237 2 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|YCbCr2RGB:u8\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe56 Video:Video0\|YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe56 " "Info: Duplicate register \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe56\" merged to single register \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe56\"" {  } { { "db/mult_add_4f74.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/mult_add_4f74.tdf" 237 2 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[4\] Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[4\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[1\] Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[1\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[5\] Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[5\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[0\] Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[0\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[2\] Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[2\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[3\] Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[3\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[21\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[21\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[20\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[20\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[14\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[14\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[1\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[1\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[19\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[19\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[5\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[5\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[18\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[18\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[11\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[11\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[2\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[2\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[0\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[0\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[15\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[15\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[9\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[9\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[4\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[4\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[13\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[13\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[6\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[6\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[17\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[17\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[7\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[7\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[8\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[8\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[12\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[12\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[16\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[16\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[3\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[3\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[10\] Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[10\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[4\] Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[4\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[2\] Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[2\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[1\] Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[1\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[5\] Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[5\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[0\] Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[0\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[3\] Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[3\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[2\] Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[2\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[4\] Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[4\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[3\] Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[3\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[5\] Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[5\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[0\] Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[0\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[1\] Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[1\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[6\] Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[6\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[5\] Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[5\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[4\] Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[4\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[3\] Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[3\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[2\] Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[2\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[1\] Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[1\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[0\] Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[0\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|DQM\[1\] Video:Video0\|Sdram_Control_4Port:u6\|DQM\[0\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|DQM\[1\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|DQM\[0\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 314 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[4\] Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[4\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[3\] Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[3\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[2\] Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[2\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[5\] Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[5\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[0\] Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[0\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[1\] Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[1\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\]\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[4\] Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[4\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\]\"" {  } { { "Source/Video/control_interface.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/control_interface.v" 92 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[3\] Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[3\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\]\"" {  } { { "Source/Video/control_interface.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/control_interface.v" 92 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[2\] Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[2\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\]\"" {  } { { "Source/Video/control_interface.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/control_interface.v" 92 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[5\] Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[5\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\]\"" {  } { { "Source/Video/control_interface.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/control_interface.v" 92 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[0\] Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[0\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\]\"" {  } { { "Source/Video/control_interface.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/control_interface.v" 92 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[1\] Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\] " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[1\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\]\"" {  } { { "Source/Video/control_interface.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/control_interface.v" 92 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR1_ADDR\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rWR2_ADDR\[22\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD1_ADDR\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|rRD2_ADDR\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 487 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[8\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|control_interface:control1\|SADDR\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/control_interface.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/control_interface.v" 92 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|WR_MASK\[1\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|WR_MASK\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[9\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[9\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[9\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[8\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[8\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[8\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[7\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[7\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[7\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[6\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[6\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[6\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[5\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[5\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[5\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[4\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[4\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[4\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[3\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[3\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[3\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[2\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[2\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[2\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[1\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[1\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[1\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[0\] " "Warning (14110): No clock transition on \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[0\]\" register due to stuck clock or clock enable" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[0\] clock_enable GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|rdptr_g\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 70 9 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[8\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[8\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[7\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[7\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[6\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[6\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[5\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[5\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[4\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[4\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[3\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[3\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[2\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[1\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[0\] data_in GND " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "Video:Video0\|Sdram_Control_4Port:u6\|WR_MASK\[0\] Video:Video0\|Sdram_Control_4Port:u6\|mWR " "Info: Duplicate register \"Video:Video0\|Sdram_Control_4Port:u6\|WR_MASK\[0\]\" merged to single register \"Video:Video0\|Sdram_Control_4Port:u6\|mWR\"" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[21\] Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[22\] " "Info: Duplicate register \"Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[21\]\" merged to single register \"Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[22\]\", power-up level changed" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 114 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[20\] Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[22\] " "Info: Duplicate register \"Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[20\]\" merged to single register \"Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[22\]\", power-up level changed" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 114 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[18\] Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[22\] " "Info: Duplicate register \"Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[18\]\" merged to single register \"Video:Video0\|I2C_AV_Config:u1\|mI2C_DATA\[22\]\", power-up level changed" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 114 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[21\] Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[22\] " "Info: Duplicate register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[21\]\" merged to single register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[22\]\", power-up level changed" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[20\] Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[22\] " "Info: Duplicate register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[20\]\" merged to single register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[22\]\", power-up level changed" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[18\] Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[22\] " "Info: Duplicate register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[18\]\" merged to single register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD\[22\]\", power-up level changed" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "Video:Video0\|I2C_AV_Config:u1\|Ram0 " "Info: RAM logic \"Video:Video0\|I2C_AV_Config:u1\|Ram0\" uninferred due to asynchronous read logic" {  } { { "Source/Video/I2C_AV_Config.v" "Ram0" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 120 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" uninferred due to asynchronous read logic" 0 0 "" 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[7\] High " "Info: Power-up level of register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[7\] data_in VCC " "Warning (14130): Reduced register \"Video:Video0\|Sdram_Control_4Port:u6\|mLENGTH\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DreamTangle_HDL\|Video:Video0\|I2C_AV_Config:u1\|mSetup_ST 3 " "Info: State machine \"\|DreamTangle_HDL\|Video:Video0\|I2C_AV_Config:u1\|mSetup_ST\" contains 3 states" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DreamTangle_HDL\|Video:Video0\|I2C_AV_Config:u1\|mSetup_ST " "Info: Selected Auto state machine encoding method for state machine \"\|DreamTangle_HDL\|Video:Video0\|I2C_AV_Config:u1\|mSetup_ST\"" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DreamTangle_HDL\|Video:Video0\|I2C_AV_Config:u1\|mSetup_ST " "Info: Encoding result for state machine \"\|DreamTangle_HDL\|Video:Video0\|I2C_AV_Config:u1\|mSetup_ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Video:Video0\|I2C_AV_Config:u1\|mSetup_ST.0000 " "Info: Encoded state bit \"Video:Video0\|I2C_AV_Config:u1\|mSetup_ST.0000\"" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Video:Video0\|I2C_AV_Config:u1\|mSetup_ST.0010 " "Info: Encoded state bit \"Video:Video0\|I2C_AV_Config:u1\|mSetup_ST.0010\"" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Video:Video0\|I2C_AV_Config:u1\|mSetup_ST.0001 " "Info: Encoded state bit \"Video:Video0\|I2C_AV_Config:u1\|mSetup_ST.0001\"" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DreamTangle_HDL\|Video:Video0\|I2C_AV_Config:u1\|mSetup_ST.0000 000 " "Info: State \"\|DreamTangle_HDL\|Video:Video0\|I2C_AV_Config:u1\|mSetup_ST.0000\" uses code string \"000\"" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DreamTangle_HDL\|Video:Video0\|I2C_AV_Config:u1\|mSetup_ST.0001 101 " "Info: State \"\|DreamTangle_HDL\|Video:Video0\|I2C_AV_Config:u1\|mSetup_ST.0001\" uses code string \"101\"" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DreamTangle_HDL\|Video:Video0\|I2C_AV_Config:u1\|mSetup_ST.0010 110 " "Info: State \"\|DreamTangle_HDL\|Video:Video0\|I2C_AV_Config:u1\|mSetup_ST.0010\" uses code string \"110\"" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "Video:Video0\|I2C_AV_Config:u1\|Ram0~37 " "Info: Inferred altsyncram megafunction from the following design logic: \"Video:Video0\|I2C_AV_Config:u1\|Ram0~37\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Info: Parameter WIDTHAD_A set to 6" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Info: Parameter NUMWORDS_A set to 64" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE DreamTangle_HDL0.rtl.mif " "Info: Parameter INIT_FILE set to DreamTangle_HDL0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0}  } { { "Source/Video/I2C_AV_Config.v" "Ram0~37" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 120 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Source/DreamTangle_HDL.v" "Div0" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 209 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Video:Video0\|I2C_AV_Config:u1\|altsyncram:Ram0_rtl_0 " "Info: Elaborated megafunction instantiation \"Video:Video0\|I2C_AV_Config:u1\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i801.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i801 " "Info: Found entity 1: altsyncram_i801" {  } { { "db/altsyncram_i801.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_i801.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 209 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Info: Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info: Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/sign_div_unsign_olh.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Info: Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/alt_u_div_e2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgc " "Info: Found entity 1: add_sub_lgc" {  } { { "db/add_sub_lgc.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/add_sub_lgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 187 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 187 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 72 -1 0 } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 33 -1 0 } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 34 -1 0 } } { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 63 -1 0 } } { "Source/Video/I2C_Controller.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 68 -1 0 } } { "db/alt_u_div_bqg.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 39 16 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Info: Performing gate-level register retiming" {  } {  } 0 0 "Performing gate-level register retiming" 0 0 "" 0}
{ "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "461 " "Info: Not allowed to move 461 registers" { { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "35 " "Info: Not allowed to move at least 35 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_OUTPUT_DETAILS" "33 " "Info: Not allowed to move at least 33 registers because they feed output pins directly" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed output pins directly" 0 0 "" 0} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "314 " "Info: Not allowed to move at least 314 registers because they are fed by registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "71 " "Info: Not allowed to move at least 71 registers because they feed registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "8 " "Info: Not allowed to move at least 8 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0}  } {  } 0 0 "Not allowed to move %1!d! registers" 0 0 "" 0}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "3 " "Info: Quartus II software applied gate-level register retiming to 3 clock domains" { { "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 2 0 355 " "Info: Quartus II software applied gate-level register retiming to clock \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\": created 2 new registers, removed 0 registers, left 355 registers untouched" {  } {  } 0 0 "Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0} { "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "iClk27 26 13 192 " "Info: Quartus II software applied gate-level register retiming to clock \"iClk27\": created 26 new registers, removed 13 registers, left 192 registers untouched" {  } {  } 0 0 "Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0} { "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "iTD_CLK 6 1 112 " "Info: Quartus II software applied gate-level register retiming to clock \"iTD_CLK\": created 6 new registers, removed 1 registers, left 112 registers untouched" {  } {  } 0 0 "Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0}  } {  } 0 0 "Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[1\] GND " "Warning (13410): Pin \"oLEDR\[1\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[2\] GND " "Warning (13410): Pin \"oLEDR\[2\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Warning (13410): Pin \"oLEDR\[3\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Warning (13410): Pin \"oLEDR\[4\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Warning (13410): Pin \"oLEDR\[5\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Warning (13410): Pin \"oLEDR\[6\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Warning (13410): Pin \"oLEDR\[7\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Warning (13410): Pin \"oLEDR\[8\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Warning (13410): Pin \"oLEDR\[9\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Warning (13410): Pin \"oLEDR\[10\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[11\] GND " "Warning (13410): Pin \"oLEDR\[11\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Warning (13410): Pin \"oLEDR\[12\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Warning (13410): Pin \"oLEDR\[13\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Warning (13410): Pin \"oLEDR\[14\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Warning (13410): Pin \"oLEDR\[15\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[16\] GND " "Warning (13410): Pin \"oLEDR\[16\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[17\] GND " "Warning (13410): Pin \"oLEDR\[17\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[0\] GND " "Warning (13410): Pin \"oHex7\[0\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[1\] GND " "Warning (13410): Pin \"oHex7\[1\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[2\] GND " "Warning (13410): Pin \"oHex7\[2\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[3\] GND " "Warning (13410): Pin \"oHex7\[3\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[4\] GND " "Warning (13410): Pin \"oHex7\[4\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[5\] GND " "Warning (13410): Pin \"oHex7\[5\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[6\] VCC " "Warning (13410): Pin \"oHex7\[6\]\" stuck at VCC" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[0\] GND " "Warning (13410): Pin \"oHex6\[0\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[1\] GND " "Warning (13410): Pin \"oHex6\[1\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[2\] GND " "Warning (13410): Pin \"oHex6\[2\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[3\] GND " "Warning (13410): Pin \"oHex6\[3\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[4\] GND " "Warning (13410): Pin \"oHex6\[4\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[5\] GND " "Warning (13410): Pin \"oHex6\[5\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[6\] VCC " "Warning (13410): Pin \"oHex6\[6\]\" stuck at VCC" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[0\] GND " "Warning (13410): Pin \"oHex5\[0\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[1\] GND " "Warning (13410): Pin \"oHex5\[1\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[2\] GND " "Warning (13410): Pin \"oHex5\[2\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[3\] GND " "Warning (13410): Pin \"oHex5\[3\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[4\] GND " "Warning (13410): Pin \"oHex5\[4\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[5\] GND " "Warning (13410): Pin \"oHex5\[5\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[6\] VCC " "Warning (13410): Pin \"oHex5\[6\]\" stuck at VCC" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[0\] GND " "Warning (13410): Pin \"oHex4\[0\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[1\] GND " "Warning (13410): Pin \"oHex4\[1\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[2\] GND " "Warning (13410): Pin \"oHex4\[2\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[3\] GND " "Warning (13410): Pin \"oHex4\[3\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[4\] GND " "Warning (13410): Pin \"oHex4\[4\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[5\] GND " "Warning (13410): Pin \"oHex4\[5\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[6\] VCC " "Warning (13410): Pin \"oHex4\[6\]\" stuck at VCC" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex3\[0\] GND " "Warning (13410): Pin \"oHex3\[0\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex3\[2\] GND " "Warning (13410): Pin \"oHex3\[2\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex3\[3\] GND " "Warning (13410): Pin \"oHex3\[3\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex3\[5\] GND " "Warning (13410): Pin \"oHex3\[5\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex2\[0\] GND " "Warning (13410): Pin \"oHex2\[0\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex2\[2\] GND " "Warning (13410): Pin \"oHex2\[2\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex2\[3\] GND " "Warning (13410): Pin \"oHex2\[3\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex2\[4\] GND " "Warning (13410): Pin \"oHex2\[4\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex2\[5\] GND " "Warning (13410): Pin \"oHex2\[5\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex1\[0\] GND " "Warning (13410): Pin \"oHex1\[0\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex1\[1\] GND " "Warning (13410): Pin \"oHex1\[1\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex1\[2\] GND " "Warning (13410): Pin \"oHex1\[2\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex1\[6\] VCC " "Warning (13410): Pin \"oHex1\[6\]\" stuck at VCC" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex0\[1\] GND " "Warning (13410): Pin \"oHex0\[1\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex0\[2\] GND " "Warning (13410): Pin \"oHex0\[2\]\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oUSB_OTG_DP1 VCC " "Warning (13410): Pin \"oUSB_OTG_DP1\" stuck at VCC" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oUSB_OTG_DM1 GND " "Warning (13410): Pin \"oUSB_OTG_DM1\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oUSB_A\[1\] VCC " "Warning (13410): Pin \"oUSB_A\[1\]\" stuck at VCC" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oUSB_RESET_ VCC " "Warning (13410): Pin \"oUSB_RESET_\" stuck at VCC" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oUSB_DREQ1 GND " "Warning (13410): Pin \"oUSB_DREQ1\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oUSB_DREQ2 GND " "Warning (13410): Pin \"oUSB_DREQ2\" stuck at GND" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSDRAM_CKE VCC " "Warning (13410): Pin \"oSDRAM_CKE\" stuck at VCC" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_SYNC VCC " "Warning (13410): Pin \"oVGA_SYNC\" stuck at VCC" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 1 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 79 " "Info: 79 registers lost all their fanouts during netlist optimizations. The first 79 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[9\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[9\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[8\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[8\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[7\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[7\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[6\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[6\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[5\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[5\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[4\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[4\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[3\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[3\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[2\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[2\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[1\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[1\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[0\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe12a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[0\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe10\|dffe11a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe57 " "Info: Register \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe57\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|YCbCr2RGB:u8\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe57 " "Info: Register \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe57\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe57 " "Info: Register \"Video:Video0\|YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|dffe57\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[9\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_brp\|dffe6a\[9\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_brp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[9\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_brp\|dffe6a\[9\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_brp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[9\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[9\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[9\] " "Info: Register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|I2C_AV_Config:u1\|mSetup_ST~89 " "Info: Register \"Video:Video0\|I2C_AV_Config:u1\|mSetup_ST~89\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|I2C_AV_Config:u1\|mSetup_ST~90 " "Info: Register \"Video:Video0\|I2C_AV_Config:u1\|mSetup_ST~90\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_Y " "Info: Register \"_Y\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_FIFO_D\[0\] " "Info: Register \"_FIFO_D\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_FIFO_D\[1\] " "Info: Register \"_FIFO_D\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_FIFO_D\[2\] " "Info: Register \"_FIFO_D\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_FIFO_D\[3\] " "Info: Register \"_FIFO_D\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_FIFO_D\[4\] " "Info: Register \"_FIFO_D\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_FIFO_D\[5\] " "Info: Register \"_FIFO_D\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_FIFO_D\[6\] " "Info: Register \"_FIFO_D\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_FIFO_D\[7\] " "Info: Register \"_FIFO_D\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_FIFO_D\[8\] " "Info: Register \"_FIFO_D\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_FIFO_D\[9\] " "Info: Register \"_FIFO_D\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_FIFO_D\[14\] " "Info: Register \"_FIFO_D\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "POR_Dly:POR_Dly0\|_Cnt\[0\] " "Info: Register \"POR_Dly:POR_Dly0\|_Cnt\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video:Video0\|ITU_656_Decoder:u4\|Data_Valid " "Info: Register \"Video:Video0\|ITU_656_Decoder:u4\|Data_Valid\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/s/DreamTangle/DreamTangle_HDL/DreamTangle_HDL.map.smsg " "Info: Generated suppressed messages file C:/s/DreamTangle/DreamTangle_HDL/DreamTangle_HDL.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a0\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a1\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a2\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a3\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a4\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a5\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a6\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a7\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a8\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a9\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a10\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a11\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a12\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a13\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a14\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|altsyncram_q631:fifo_ram\|altsyncram_k1g1:altsyncram3\|ram_block4a15\" has port clk1 that is stuck at GND" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf" 38 2 0 } } { "db/altsyncram_q631.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf" 40 2 0 } } { "db/dcfifo_hlk1.tdf" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Source/Video/Sdram_WR_FIFO.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v" 89 0 0 } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 281 0 0 } } { "Source/Video/Video.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 269 0 0 } } { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 188 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has port %2!s! that is stuck at %3!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iButton_\[1\] " "Warning (15610): No output dependent on input pin \"iButton_\[1\]\"" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iUSB_INT1 " "Warning (15610): No output dependent on input pin \"iUSB_INT1\"" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iUSB_DACK1_ " "Warning (15610): No output dependent on input pin \"iUSB_DACK1_\"" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iUSB_DACK2_ " "Warning (15610): No output dependent on input pin \"iUSB_DACK2_\"" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3075 " "Info: Implemented 3075 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Info: Implemented 39 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "143 " "Info: Implemented 143 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Info: Implemented 33 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "2712 " "Info: Implemented 2712 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Info: Implemented 128 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info: Implemented 2 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Info: Implemented 18 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 282 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 282 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Allocated 168 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 06 20:05:16 2008 " "Info: Processing ended: Wed Feb 06 20:05:16 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Info: Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
