###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19333   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12886   # Number of read row buffer hits
num_read_cmds                  =        19333   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6457   # Number of ACT commands
num_pre_cmds                   =         6445   # Number of PRE commands
num_ondemand_pres              =         2038   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2825577   # Cyles of rank active rank.0
rank_active_cycles.1           =      2189063   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7174423   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7810937   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17928   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          229   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           37   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           27   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           24   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1049   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5510   # Read request latency (cycles)
read_latency[40-59]            =         4076   # Read request latency (cycles)
read_latency[60-79]            =         2456   # Read request latency (cycles)
read_latency[80-99]            =         1190   # Read request latency (cycles)
read_latency[100-119]          =          951   # Read request latency (cycles)
read_latency[120-139]          =          648   # Read request latency (cycles)
read_latency[140-159]          =          429   # Read request latency (cycles)
read_latency[160-179]          =          367   # Read request latency (cycles)
read_latency[180-199]          =          285   # Read request latency (cycles)
read_latency[200-]             =         3421   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.79507e+07   # Read energy
act_energy                     =  1.76664e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.44372e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74925e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.76316e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.36598e+09   # Active standby energy rank.1
average_read_latency           =      152.098   # Average read request latency (cycles)
average_interarrival           =      517.189   # Average request interarrival latency (cycles)
total_energy                   =  1.11224e+10   # Total energy (pJ)
average_power                  =      1112.24   # Average power (mW)
average_bandwidth              =     0.164975   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        17381   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12864   # Number of read row buffer hits
num_read_cmds                  =        17381   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4521   # Number of ACT commands
num_pre_cmds                   =         4505   # Number of PRE commands
num_ondemand_pres              =           47   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2398263   # Cyles of rank active rank.0
rank_active_cycles.1           =      2360161   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7601737   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7639839   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        15997   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          213   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           63   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           30   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           20   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           15   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1011   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6063   # Read request latency (cycles)
read_latency[40-59]            =         4281   # Read request latency (cycles)
read_latency[60-79]            =         1876   # Read request latency (cycles)
read_latency[80-99]            =         1051   # Read request latency (cycles)
read_latency[100-119]          =          651   # Read request latency (cycles)
read_latency[120-139]          =          435   # Read request latency (cycles)
read_latency[140-159]          =          349   # Read request latency (cycles)
read_latency[160-179]          =          237   # Read request latency (cycles)
read_latency[180-199]          =          249   # Read request latency (cycles)
read_latency[200-]             =         2189   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.00802e+07   # Read energy
act_energy                     =  1.23695e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.64883e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.66712e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.49652e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.47274e+09   # Active standby energy rank.1
average_read_latency           =      101.494   # Average read request latency (cycles)
average_interarrival           =      575.273   # Average request interarrival latency (cycles)
total_energy                   =  1.10723e+10   # Total energy (pJ)
average_power                  =      1107.23   # Average power (mW)
average_bandwidth              =     0.148318   # Average bandwidth
