{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 22:21:38 2010 " "Info: Processing started: Tue Mar 09 22:21:38 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VotingMachine -c VotingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VotingMachine -c VotingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register VotingControl:inst\|v1_count\[0\] register VotingControl:inst\|h_count\[26\] 22.26 MHz 44.92 ns Internal " "Info: Clock \"clk\" has Internal fmax of 22.26 MHz between source register \"VotingControl:inst\|v1_count\[0\]\" and destination register \"VotingControl:inst\|h_count\[26\]\" (period= 44.92 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "44.705 ns + Longest register register " "Info: + Longest register to register delay is 44.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VotingControl:inst\|v1_count\[0\] 1 REG LCFF_X46_Y17_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y17_N1; Fanout = 2; REG Node = 'VotingControl:inst\|v1_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VotingControl:inst|v1_count[0] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.393 ns) 0.693 ns VotingControl:inst\|Add1~1 2 COMB LCCOMB_X46_Y17_N0 2 " "Info: 2: + IC(0.300 ns) + CELL(0.393 ns) = 0.693 ns; Loc. = LCCOMB_X46_Y17_N0; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { VotingControl:inst|v1_count[0] VotingControl:inst|Add1~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.103 ns VotingControl:inst\|Add1~2 3 COMB LCCOMB_X46_Y17_N2 3 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.103 ns; Loc. = LCCOMB_X46_Y17_N2; Fanout = 3; COMB Node = 'VotingControl:inst\|Add1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|Add1~1 VotingControl:inst|Add1~2 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.414 ns) 1.981 ns VotingControl:inst\|LessThan1~3 4 COMB LCCOMB_X47_Y17_N2 1 " "Info: 4: + IC(0.464 ns) + CELL(0.414 ns) = 1.981 ns; Loc. = LCCOMB_X47_Y17_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { VotingControl:inst|Add1~2 VotingControl:inst|LessThan1~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.052 ns VotingControl:inst\|LessThan1~5 5 COMB LCCOMB_X47_Y17_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.052 ns; Loc. = LCCOMB_X47_Y17_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~3 VotingControl:inst|LessThan1~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.123 ns VotingControl:inst\|LessThan1~7 6 COMB LCCOMB_X47_Y17_N6 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.123 ns; Loc. = LCCOMB_X47_Y17_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~5 VotingControl:inst|LessThan1~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.194 ns VotingControl:inst\|LessThan1~9 7 COMB LCCOMB_X47_Y17_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.194 ns; Loc. = LCCOMB_X47_Y17_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~7 VotingControl:inst|LessThan1~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.265 ns VotingControl:inst\|LessThan1~11 8 COMB LCCOMB_X47_Y17_N10 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.265 ns; Loc. = LCCOMB_X47_Y17_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~9 VotingControl:inst|LessThan1~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.336 ns VotingControl:inst\|LessThan1~13 9 COMB LCCOMB_X47_Y17_N12 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.336 ns; Loc. = LCCOMB_X47_Y17_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~11 VotingControl:inst|LessThan1~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.495 ns VotingControl:inst\|LessThan1~15 10 COMB LCCOMB_X47_Y17_N14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 2.495 ns; Loc. = LCCOMB_X47_Y17_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan1~13 VotingControl:inst|LessThan1~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.566 ns VotingControl:inst\|LessThan1~17 11 COMB LCCOMB_X47_Y17_N16 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.566 ns; Loc. = LCCOMB_X47_Y17_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~15 VotingControl:inst|LessThan1~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.637 ns VotingControl:inst\|LessThan1~19 12 COMB LCCOMB_X47_Y17_N18 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.637 ns; Loc. = LCCOMB_X47_Y17_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~17 VotingControl:inst|LessThan1~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.708 ns VotingControl:inst\|LessThan1~21 13 COMB LCCOMB_X47_Y17_N20 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.708 ns; Loc. = LCCOMB_X47_Y17_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~19 VotingControl:inst|LessThan1~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.779 ns VotingControl:inst\|LessThan1~23 14 COMB LCCOMB_X47_Y17_N22 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.779 ns; Loc. = LCCOMB_X47_Y17_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~21 VotingControl:inst|LessThan1~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.850 ns VotingControl:inst\|LessThan1~25 15 COMB LCCOMB_X47_Y17_N24 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.850 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~23 VotingControl:inst|LessThan1~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.921 ns VotingControl:inst\|LessThan1~27 16 COMB LCCOMB_X47_Y17_N26 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.921 ns; Loc. = LCCOMB_X47_Y17_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~25 VotingControl:inst|LessThan1~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.992 ns VotingControl:inst\|LessThan1~29 17 COMB LCCOMB_X47_Y17_N28 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.992 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~27 VotingControl:inst|LessThan1~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.138 ns VotingControl:inst\|LessThan1~31 18 COMB LCCOMB_X47_Y17_N30 1 " "Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 3.138 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan1~29 VotingControl:inst|LessThan1~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.209 ns VotingControl:inst\|LessThan1~33 19 COMB LCCOMB_X47_Y16_N0 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.209 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~31 VotingControl:inst|LessThan1~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.280 ns VotingControl:inst\|LessThan1~35 20 COMB LCCOMB_X47_Y16_N2 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.280 ns; Loc. = LCCOMB_X47_Y16_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~33 VotingControl:inst|LessThan1~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.351 ns VotingControl:inst\|LessThan1~37 21 COMB LCCOMB_X47_Y16_N4 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.351 ns; Loc. = LCCOMB_X47_Y16_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~35 VotingControl:inst|LessThan1~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.422 ns VotingControl:inst\|LessThan1~39 22 COMB LCCOMB_X47_Y16_N6 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.422 ns; Loc. = LCCOMB_X47_Y16_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~37 VotingControl:inst|LessThan1~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.493 ns VotingControl:inst\|LessThan1~41 23 COMB LCCOMB_X47_Y16_N8 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.493 ns; Loc. = LCCOMB_X47_Y16_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~39 VotingControl:inst|LessThan1~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.564 ns VotingControl:inst\|LessThan1~43 24 COMB LCCOMB_X47_Y16_N10 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.564 ns; Loc. = LCCOMB_X47_Y16_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~41 VotingControl:inst|LessThan1~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.635 ns VotingControl:inst\|LessThan1~45 25 COMB LCCOMB_X47_Y16_N12 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.635 ns; Loc. = LCCOMB_X47_Y16_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~43 VotingControl:inst|LessThan1~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.794 ns VotingControl:inst\|LessThan1~47 26 COMB LCCOMB_X47_Y16_N14 1 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 3.794 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan1~45 VotingControl:inst|LessThan1~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.865 ns VotingControl:inst\|LessThan1~49 27 COMB LCCOMB_X47_Y16_N16 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.865 ns; Loc. = LCCOMB_X47_Y16_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~47 VotingControl:inst|LessThan1~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.936 ns VotingControl:inst\|LessThan1~51 28 COMB LCCOMB_X47_Y16_N18 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.936 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~49 VotingControl:inst|LessThan1~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.007 ns VotingControl:inst\|LessThan1~53 29 COMB LCCOMB_X47_Y16_N20 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.007 ns; Loc. = LCCOMB_X47_Y16_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~51 VotingControl:inst|LessThan1~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.078 ns VotingControl:inst\|LessThan1~55 30 COMB LCCOMB_X47_Y16_N22 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 4.078 ns; Loc. = LCCOMB_X47_Y16_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~53 VotingControl:inst|LessThan1~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.149 ns VotingControl:inst\|LessThan1~57 31 COMB LCCOMB_X47_Y16_N24 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.149 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~55 VotingControl:inst|LessThan1~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.220 ns VotingControl:inst\|LessThan1~59 32 COMB LCCOMB_X47_Y16_N26 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.220 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~57 VotingControl:inst|LessThan1~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.291 ns VotingControl:inst\|LessThan1~61 33 COMB LCCOMB_X47_Y16_N28 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 4.291 ns; Loc. = LCCOMB_X47_Y16_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~59 VotingControl:inst|LessThan1~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.701 ns VotingControl:inst\|LessThan1~62 34 COMB LCCOMB_X47_Y16_N30 33 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 4.701 ns; Loc. = LCCOMB_X47_Y16_N30; Fanout = 33; COMB Node = 'VotingControl:inst\|LessThan1~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan1~61 VotingControl:inst|LessThan1~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.150 ns) 5.853 ns VotingControl:inst\|h_count~63 35 COMB LCCOMB_X45_Y19_N8 2 " "Info: 35: + IC(1.002 ns) + CELL(0.150 ns) = 5.853 ns; Loc. = LCCOMB_X45_Y19_N8; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { VotingControl:inst|LessThan1~62 VotingControl:inst|h_count~63 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.393 ns) 7.231 ns VotingControl:inst\|LessThan2~1 36 COMB LCCOMB_X49_Y18_N0 1 " "Info: 36: + IC(0.985 ns) + CELL(0.393 ns) = 7.231 ns; Loc. = LCCOMB_X49_Y18_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { VotingControl:inst|h_count~63 VotingControl:inst|LessThan2~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.302 ns VotingControl:inst\|LessThan2~3 37 COMB LCCOMB_X49_Y18_N2 1 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 7.302 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~1 VotingControl:inst|LessThan2~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.373 ns VotingControl:inst\|LessThan2~5 38 COMB LCCOMB_X49_Y18_N4 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 7.373 ns; Loc. = LCCOMB_X49_Y18_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~3 VotingControl:inst|LessThan2~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.444 ns VotingControl:inst\|LessThan2~7 39 COMB LCCOMB_X49_Y18_N6 1 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 7.444 ns; Loc. = LCCOMB_X49_Y18_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~5 VotingControl:inst|LessThan2~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.515 ns VotingControl:inst\|LessThan2~9 40 COMB LCCOMB_X49_Y18_N8 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 7.515 ns; Loc. = LCCOMB_X49_Y18_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~7 VotingControl:inst|LessThan2~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.586 ns VotingControl:inst\|LessThan2~11 41 COMB LCCOMB_X49_Y18_N10 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 7.586 ns; Loc. = LCCOMB_X49_Y18_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.657 ns VotingControl:inst\|LessThan2~13 42 COMB LCCOMB_X49_Y18_N12 1 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 7.657 ns; Loc. = LCCOMB_X49_Y18_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.816 ns VotingControl:inst\|LessThan2~15 43 COMB LCCOMB_X49_Y18_N14 1 " "Info: 43: + IC(0.000 ns) + CELL(0.159 ns) = 7.816 ns; Loc. = LCCOMB_X49_Y18_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.887 ns VotingControl:inst\|LessThan2~17 44 COMB LCCOMB_X49_Y18_N16 1 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 7.887 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.958 ns VotingControl:inst\|LessThan2~19 45 COMB LCCOMB_X49_Y18_N18 1 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 7.958 ns; Loc. = LCCOMB_X49_Y18_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.029 ns VotingControl:inst\|LessThan2~21 46 COMB LCCOMB_X49_Y18_N20 1 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 8.029 ns; Loc. = LCCOMB_X49_Y18_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.100 ns VotingControl:inst\|LessThan2~23 47 COMB LCCOMB_X49_Y18_N22 1 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 8.100 ns; Loc. = LCCOMB_X49_Y18_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.171 ns VotingControl:inst\|LessThan2~25 48 COMB LCCOMB_X49_Y18_N24 1 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 8.171 ns; Loc. = LCCOMB_X49_Y18_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.242 ns VotingControl:inst\|LessThan2~27 49 COMB LCCOMB_X49_Y18_N26 1 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 8.242 ns; Loc. = LCCOMB_X49_Y18_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.313 ns VotingControl:inst\|LessThan2~29 50 COMB LCCOMB_X49_Y18_N28 1 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 8.313 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.459 ns VotingControl:inst\|LessThan2~31 51 COMB LCCOMB_X49_Y18_N30 1 " "Info: 51: + IC(0.000 ns) + CELL(0.146 ns) = 8.459 ns; Loc. = LCCOMB_X49_Y18_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.530 ns VotingControl:inst\|LessThan2~33 52 COMB LCCOMB_X49_Y17_N0 1 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 8.530 ns; Loc. = LCCOMB_X49_Y17_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.601 ns VotingControl:inst\|LessThan2~35 53 COMB LCCOMB_X49_Y17_N2 1 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 8.601 ns; Loc. = LCCOMB_X49_Y17_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.672 ns VotingControl:inst\|LessThan2~37 54 COMB LCCOMB_X49_Y17_N4 1 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 8.672 ns; Loc. = LCCOMB_X49_Y17_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.743 ns VotingControl:inst\|LessThan2~39 55 COMB LCCOMB_X49_Y17_N6 1 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 8.743 ns; Loc. = LCCOMB_X49_Y17_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.814 ns VotingControl:inst\|LessThan2~41 56 COMB LCCOMB_X49_Y17_N8 1 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 8.814 ns; Loc. = LCCOMB_X49_Y17_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.885 ns VotingControl:inst\|LessThan2~43 57 COMB LCCOMB_X49_Y17_N10 1 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 8.885 ns; Loc. = LCCOMB_X49_Y17_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.956 ns VotingControl:inst\|LessThan2~45 58 COMB LCCOMB_X49_Y17_N12 1 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 8.956 ns; Loc. = LCCOMB_X49_Y17_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.115 ns VotingControl:inst\|LessThan2~47 59 COMB LCCOMB_X49_Y17_N14 1 " "Info: 59: + IC(0.000 ns) + CELL(0.159 ns) = 9.115 ns; Loc. = LCCOMB_X49_Y17_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.186 ns VotingControl:inst\|LessThan2~49 60 COMB LCCOMB_X49_Y17_N16 1 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 9.186 ns; Loc. = LCCOMB_X49_Y17_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.257 ns VotingControl:inst\|LessThan2~51 61 COMB LCCOMB_X49_Y17_N18 1 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 9.257 ns; Loc. = LCCOMB_X49_Y17_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.328 ns VotingControl:inst\|LessThan2~53 62 COMB LCCOMB_X49_Y17_N20 1 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 9.328 ns; Loc. = LCCOMB_X49_Y17_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.399 ns VotingControl:inst\|LessThan2~55 63 COMB LCCOMB_X49_Y17_N22 1 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 9.399 ns; Loc. = LCCOMB_X49_Y17_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.470 ns VotingControl:inst\|LessThan2~57 64 COMB LCCOMB_X49_Y17_N24 1 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 9.470 ns; Loc. = LCCOMB_X49_Y17_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.541 ns VotingControl:inst\|LessThan2~59 65 COMB LCCOMB_X49_Y17_N26 1 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 9.541 ns; Loc. = LCCOMB_X49_Y17_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.612 ns VotingControl:inst\|LessThan2~61 66 COMB LCCOMB_X49_Y17_N28 1 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 9.612 ns; Loc. = LCCOMB_X49_Y17_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.022 ns VotingControl:inst\|LessThan2~62 67 COMB LCCOMB_X49_Y17_N30 34 " "Info: 67: + IC(0.000 ns) + CELL(0.410 ns) = 10.022 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 34; COMB Node = 'VotingControl:inst\|LessThan2~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.150 ns) 11.232 ns VotingControl:inst\|h_count~95 68 COMB LCCOMB_X45_Y19_N2 2 " "Info: 68: + IC(1.060 ns) + CELL(0.150 ns) = 11.232 ns; Loc. = LCCOMB_X45_Y19_N2; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~95'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~95 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.393 ns) 12.814 ns VotingControl:inst\|LessThan3~1 69 COMB LCCOMB_X50_Y20_N0 1 " "Info: 69: + IC(1.189 ns) + CELL(0.393 ns) = 12.814 ns; Loc. = LCCOMB_X50_Y20_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { VotingControl:inst|h_count~95 VotingControl:inst|LessThan3~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.885 ns VotingControl:inst\|LessThan3~3 70 COMB LCCOMB_X50_Y20_N2 1 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 12.885 ns; Loc. = LCCOMB_X50_Y20_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~1 VotingControl:inst|LessThan3~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.956 ns VotingControl:inst\|LessThan3~5 71 COMB LCCOMB_X50_Y20_N4 1 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 12.956 ns; Loc. = LCCOMB_X50_Y20_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.027 ns VotingControl:inst\|LessThan3~7 72 COMB LCCOMB_X50_Y20_N6 1 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 13.027 ns; Loc. = LCCOMB_X50_Y20_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.098 ns VotingControl:inst\|LessThan3~9 73 COMB LCCOMB_X50_Y20_N8 1 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 13.098 ns; Loc. = LCCOMB_X50_Y20_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.169 ns VotingControl:inst\|LessThan3~11 74 COMB LCCOMB_X50_Y20_N10 1 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 13.169 ns; Loc. = LCCOMB_X50_Y20_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.240 ns VotingControl:inst\|LessThan3~13 75 COMB LCCOMB_X50_Y20_N12 1 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 13.240 ns; Loc. = LCCOMB_X50_Y20_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.399 ns VotingControl:inst\|LessThan3~15 76 COMB LCCOMB_X50_Y20_N14 1 " "Info: 76: + IC(0.000 ns) + CELL(0.159 ns) = 13.399 ns; Loc. = LCCOMB_X50_Y20_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.470 ns VotingControl:inst\|LessThan3~17 77 COMB LCCOMB_X50_Y20_N16 1 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 13.470 ns; Loc. = LCCOMB_X50_Y20_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.541 ns VotingControl:inst\|LessThan3~19 78 COMB LCCOMB_X50_Y20_N18 1 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 13.541 ns; Loc. = LCCOMB_X50_Y20_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.612 ns VotingControl:inst\|LessThan3~21 79 COMB LCCOMB_X50_Y20_N20 1 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 13.612 ns; Loc. = LCCOMB_X50_Y20_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.683 ns VotingControl:inst\|LessThan3~23 80 COMB LCCOMB_X50_Y20_N22 1 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 13.683 ns; Loc. = LCCOMB_X50_Y20_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.754 ns VotingControl:inst\|LessThan3~25 81 COMB LCCOMB_X50_Y20_N24 1 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 13.754 ns; Loc. = LCCOMB_X50_Y20_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.825 ns VotingControl:inst\|LessThan3~27 82 COMB LCCOMB_X50_Y20_N26 1 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 13.825 ns; Loc. = LCCOMB_X50_Y20_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.896 ns VotingControl:inst\|LessThan3~29 83 COMB LCCOMB_X50_Y20_N28 1 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 13.896 ns; Loc. = LCCOMB_X50_Y20_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 14.042 ns VotingControl:inst\|LessThan3~31 84 COMB LCCOMB_X50_Y20_N30 1 " "Info: 84: + IC(0.000 ns) + CELL(0.146 ns) = 14.042 ns; Loc. = LCCOMB_X50_Y20_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.113 ns VotingControl:inst\|LessThan3~33 85 COMB LCCOMB_X50_Y19_N0 1 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 14.113 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.184 ns VotingControl:inst\|LessThan3~35 86 COMB LCCOMB_X50_Y19_N2 1 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 14.184 ns; Loc. = LCCOMB_X50_Y19_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.255 ns VotingControl:inst\|LessThan3~37 87 COMB LCCOMB_X50_Y19_N4 1 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 14.255 ns; Loc. = LCCOMB_X50_Y19_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.326 ns VotingControl:inst\|LessThan3~39 88 COMB LCCOMB_X50_Y19_N6 1 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 14.326 ns; Loc. = LCCOMB_X50_Y19_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.397 ns VotingControl:inst\|LessThan3~41 89 COMB LCCOMB_X50_Y19_N8 1 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 14.397 ns; Loc. = LCCOMB_X50_Y19_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.468 ns VotingControl:inst\|LessThan3~43 90 COMB LCCOMB_X50_Y19_N10 1 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 14.468 ns; Loc. = LCCOMB_X50_Y19_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.539 ns VotingControl:inst\|LessThan3~45 91 COMB LCCOMB_X50_Y19_N12 1 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 14.539 ns; Loc. = LCCOMB_X50_Y19_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.698 ns VotingControl:inst\|LessThan3~47 92 COMB LCCOMB_X50_Y19_N14 1 " "Info: 92: + IC(0.000 ns) + CELL(0.159 ns) = 14.698 ns; Loc. = LCCOMB_X50_Y19_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.769 ns VotingControl:inst\|LessThan3~49 93 COMB LCCOMB_X50_Y19_N16 1 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 14.769 ns; Loc. = LCCOMB_X50_Y19_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.840 ns VotingControl:inst\|LessThan3~51 94 COMB LCCOMB_X50_Y19_N18 1 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 14.840 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.911 ns VotingControl:inst\|LessThan3~53 95 COMB LCCOMB_X50_Y19_N20 1 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 14.911 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.982 ns VotingControl:inst\|LessThan3~55 96 COMB LCCOMB_X50_Y19_N22 1 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 14.982 ns; Loc. = LCCOMB_X50_Y19_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.053 ns VotingControl:inst\|LessThan3~57 97 COMB LCCOMB_X50_Y19_N24 1 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 15.053 ns; Loc. = LCCOMB_X50_Y19_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.124 ns VotingControl:inst\|LessThan3~59 98 COMB LCCOMB_X50_Y19_N26 1 " "Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 15.124 ns; Loc. = LCCOMB_X50_Y19_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.195 ns VotingControl:inst\|LessThan3~61 99 COMB LCCOMB_X50_Y19_N28 1 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 15.195 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.605 ns VotingControl:inst\|LessThan3~62 100 COMB LCCOMB_X50_Y19_N30 35 " "Info: 100: + IC(0.000 ns) + CELL(0.410 ns) = 15.605 ns; Loc. = LCCOMB_X50_Y19_N30; Fanout = 35; COMB Node = 'VotingControl:inst\|LessThan3~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.150 ns) 16.710 ns VotingControl:inst\|h_count~127 101 COMB LCCOMB_X45_Y19_N28 2 " "Info: 101: + IC(0.955 ns) + CELL(0.150 ns) = 16.710 ns; Loc. = LCCOMB_X45_Y19_N28; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.393 ns) 18.091 ns VotingControl:inst\|LessThan4~1 102 COMB LCCOMB_X49_Y21_N0 1 " "Info: 102: + IC(0.988 ns) + CELL(0.393 ns) = 18.091 ns; Loc. = LCCOMB_X49_Y21_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.162 ns VotingControl:inst\|LessThan4~3 103 COMB LCCOMB_X49_Y21_N2 1 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 18.162 ns; Loc. = LCCOMB_X49_Y21_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.233 ns VotingControl:inst\|LessThan4~5 104 COMB LCCOMB_X49_Y21_N4 1 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 18.233 ns; Loc. = LCCOMB_X49_Y21_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.304 ns VotingControl:inst\|LessThan4~7 105 COMB LCCOMB_X49_Y21_N6 1 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 18.304 ns; Loc. = LCCOMB_X49_Y21_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.375 ns VotingControl:inst\|LessThan4~9 106 COMB LCCOMB_X49_Y21_N8 1 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 18.375 ns; Loc. = LCCOMB_X49_Y21_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.446 ns VotingControl:inst\|LessThan4~11 107 COMB LCCOMB_X49_Y21_N10 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 18.446 ns; Loc. = LCCOMB_X49_Y21_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.517 ns VotingControl:inst\|LessThan4~13 108 COMB LCCOMB_X49_Y21_N12 1 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 18.517 ns; Loc. = LCCOMB_X49_Y21_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 18.676 ns VotingControl:inst\|LessThan4~15 109 COMB LCCOMB_X49_Y21_N14 1 " "Info: 109: + IC(0.000 ns) + CELL(0.159 ns) = 18.676 ns; Loc. = LCCOMB_X49_Y21_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.747 ns VotingControl:inst\|LessThan4~17 110 COMB LCCOMB_X49_Y21_N16 1 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 18.747 ns; Loc. = LCCOMB_X49_Y21_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.818 ns VotingControl:inst\|LessThan4~19 111 COMB LCCOMB_X49_Y21_N18 1 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 18.818 ns; Loc. = LCCOMB_X49_Y21_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.889 ns VotingControl:inst\|LessThan4~21 112 COMB LCCOMB_X49_Y21_N20 1 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 18.889 ns; Loc. = LCCOMB_X49_Y21_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.960 ns VotingControl:inst\|LessThan4~23 113 COMB LCCOMB_X49_Y21_N22 1 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 18.960 ns; Loc. = LCCOMB_X49_Y21_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.031 ns VotingControl:inst\|LessThan4~25 114 COMB LCCOMB_X49_Y21_N24 1 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 19.031 ns; Loc. = LCCOMB_X49_Y21_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.102 ns VotingControl:inst\|LessThan4~27 115 COMB LCCOMB_X49_Y21_N26 1 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 19.102 ns; Loc. = LCCOMB_X49_Y21_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.173 ns VotingControl:inst\|LessThan4~29 116 COMB LCCOMB_X49_Y21_N28 1 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 19.173 ns; Loc. = LCCOMB_X49_Y21_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 19.319 ns VotingControl:inst\|LessThan4~31 117 COMB LCCOMB_X49_Y21_N30 1 " "Info: 117: + IC(0.000 ns) + CELL(0.146 ns) = 19.319 ns; Loc. = LCCOMB_X49_Y21_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.390 ns VotingControl:inst\|LessThan4~33 118 COMB LCCOMB_X49_Y20_N0 1 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 19.390 ns; Loc. = LCCOMB_X49_Y20_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.461 ns VotingControl:inst\|LessThan4~35 119 COMB LCCOMB_X49_Y20_N2 1 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 19.461 ns; Loc. = LCCOMB_X49_Y20_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.532 ns VotingControl:inst\|LessThan4~37 120 COMB LCCOMB_X49_Y20_N4 1 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 19.532 ns; Loc. = LCCOMB_X49_Y20_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.603 ns VotingControl:inst\|LessThan4~39 121 COMB LCCOMB_X49_Y20_N6 1 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 19.603 ns; Loc. = LCCOMB_X49_Y20_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.674 ns VotingControl:inst\|LessThan4~41 122 COMB LCCOMB_X49_Y20_N8 1 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 19.674 ns; Loc. = LCCOMB_X49_Y20_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.745 ns VotingControl:inst\|LessThan4~43 123 COMB LCCOMB_X49_Y20_N10 1 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 19.745 ns; Loc. = LCCOMB_X49_Y20_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.816 ns VotingControl:inst\|LessThan4~45 124 COMB LCCOMB_X49_Y20_N12 1 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 19.816 ns; Loc. = LCCOMB_X49_Y20_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 19.975 ns VotingControl:inst\|LessThan4~47 125 COMB LCCOMB_X49_Y20_N14 1 " "Info: 125: + IC(0.000 ns) + CELL(0.159 ns) = 19.975 ns; Loc. = LCCOMB_X49_Y20_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.046 ns VotingControl:inst\|LessThan4~49 126 COMB LCCOMB_X49_Y20_N16 1 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 20.046 ns; Loc. = LCCOMB_X49_Y20_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.117 ns VotingControl:inst\|LessThan4~51 127 COMB LCCOMB_X49_Y20_N18 1 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 20.117 ns; Loc. = LCCOMB_X49_Y20_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.188 ns VotingControl:inst\|LessThan4~53 128 COMB LCCOMB_X49_Y20_N20 1 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 20.188 ns; Loc. = LCCOMB_X49_Y20_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.259 ns VotingControl:inst\|LessThan4~55 129 COMB LCCOMB_X49_Y20_N22 1 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 20.259 ns; Loc. = LCCOMB_X49_Y20_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.330 ns VotingControl:inst\|LessThan4~57 130 COMB LCCOMB_X49_Y20_N24 1 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 20.330 ns; Loc. = LCCOMB_X49_Y20_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.401 ns VotingControl:inst\|LessThan4~59 131 COMB LCCOMB_X49_Y20_N26 1 " "Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 20.401 ns; Loc. = LCCOMB_X49_Y20_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.472 ns VotingControl:inst\|LessThan4~61 132 COMB LCCOMB_X49_Y20_N28 1 " "Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 20.472 ns; Loc. = LCCOMB_X49_Y20_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.882 ns VotingControl:inst\|LessThan4~62 133 COMB LCCOMB_X49_Y20_N30 35 " "Info: 133: + IC(0.000 ns) + CELL(0.410 ns) = 20.882 ns; Loc. = LCCOMB_X49_Y20_N30; Fanout = 35; COMB Node = 'VotingControl:inst\|LessThan4~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.150 ns) 22.084 ns VotingControl:inst\|h_count~159 134 COMB LCCOMB_X45_Y19_N6 2 " "Info: 134: + IC(1.052 ns) + CELL(0.150 ns) = 22.084 ns; Loc. = LCCOMB_X45_Y19_N6; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~159'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.393 ns) 23.460 ns VotingControl:inst\|LessThan5~1 135 COMB LCCOMB_X49_Y23_N0 1 " "Info: 135: + IC(0.983 ns) + CELL(0.393 ns) = 23.460 ns; Loc. = LCCOMB_X49_Y23_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.531 ns VotingControl:inst\|LessThan5~3 136 COMB LCCOMB_X49_Y23_N2 1 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 23.531 ns; Loc. = LCCOMB_X49_Y23_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.602 ns VotingControl:inst\|LessThan5~5 137 COMB LCCOMB_X49_Y23_N4 1 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 23.602 ns; Loc. = LCCOMB_X49_Y23_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.673 ns VotingControl:inst\|LessThan5~7 138 COMB LCCOMB_X49_Y23_N6 1 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 23.673 ns; Loc. = LCCOMB_X49_Y23_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.744 ns VotingControl:inst\|LessThan5~9 139 COMB LCCOMB_X49_Y23_N8 1 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 23.744 ns; Loc. = LCCOMB_X49_Y23_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.815 ns VotingControl:inst\|LessThan5~11 140 COMB LCCOMB_X49_Y23_N10 1 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 23.815 ns; Loc. = LCCOMB_X49_Y23_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.886 ns VotingControl:inst\|LessThan5~13 141 COMB LCCOMB_X49_Y23_N12 1 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 23.886 ns; Loc. = LCCOMB_X49_Y23_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 24.045 ns VotingControl:inst\|LessThan5~15 142 COMB LCCOMB_X49_Y23_N14 1 " "Info: 142: + IC(0.000 ns) + CELL(0.159 ns) = 24.045 ns; Loc. = LCCOMB_X49_Y23_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.116 ns VotingControl:inst\|LessThan5~17 143 COMB LCCOMB_X49_Y23_N16 1 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 24.116 ns; Loc. = LCCOMB_X49_Y23_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.187 ns VotingControl:inst\|LessThan5~19 144 COMB LCCOMB_X49_Y23_N18 1 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 24.187 ns; Loc. = LCCOMB_X49_Y23_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.258 ns VotingControl:inst\|LessThan5~21 145 COMB LCCOMB_X49_Y23_N20 1 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 24.258 ns; Loc. = LCCOMB_X49_Y23_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.329 ns VotingControl:inst\|LessThan5~23 146 COMB LCCOMB_X49_Y23_N22 1 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 24.329 ns; Loc. = LCCOMB_X49_Y23_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.400 ns VotingControl:inst\|LessThan5~25 147 COMB LCCOMB_X49_Y23_N24 1 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 24.400 ns; Loc. = LCCOMB_X49_Y23_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.471 ns VotingControl:inst\|LessThan5~27 148 COMB LCCOMB_X49_Y23_N26 1 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 24.471 ns; Loc. = LCCOMB_X49_Y23_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.542 ns VotingControl:inst\|LessThan5~29 149 COMB LCCOMB_X49_Y23_N28 1 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 24.542 ns; Loc. = LCCOMB_X49_Y23_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 24.688 ns VotingControl:inst\|LessThan5~31 150 COMB LCCOMB_X49_Y23_N30 1 " "Info: 150: + IC(0.000 ns) + CELL(0.146 ns) = 24.688 ns; Loc. = LCCOMB_X49_Y23_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.759 ns VotingControl:inst\|LessThan5~33 151 COMB LCCOMB_X49_Y22_N0 1 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 24.759 ns; Loc. = LCCOMB_X49_Y22_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.830 ns VotingControl:inst\|LessThan5~35 152 COMB LCCOMB_X49_Y22_N2 1 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 24.830 ns; Loc. = LCCOMB_X49_Y22_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.901 ns VotingControl:inst\|LessThan5~37 153 COMB LCCOMB_X49_Y22_N4 1 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 24.901 ns; Loc. = LCCOMB_X49_Y22_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.972 ns VotingControl:inst\|LessThan5~39 154 COMB LCCOMB_X49_Y22_N6 1 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 24.972 ns; Loc. = LCCOMB_X49_Y22_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.043 ns VotingControl:inst\|LessThan5~41 155 COMB LCCOMB_X49_Y22_N8 1 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 25.043 ns; Loc. = LCCOMB_X49_Y22_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.114 ns VotingControl:inst\|LessThan5~43 156 COMB LCCOMB_X49_Y22_N10 1 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 25.114 ns; Loc. = LCCOMB_X49_Y22_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.185 ns VotingControl:inst\|LessThan5~45 157 COMB LCCOMB_X49_Y22_N12 1 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 25.185 ns; Loc. = LCCOMB_X49_Y22_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 25.344 ns VotingControl:inst\|LessThan5~47 158 COMB LCCOMB_X49_Y22_N14 1 " "Info: 158: + IC(0.000 ns) + CELL(0.159 ns) = 25.344 ns; Loc. = LCCOMB_X49_Y22_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.415 ns VotingControl:inst\|LessThan5~49 159 COMB LCCOMB_X49_Y22_N16 1 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 25.415 ns; Loc. = LCCOMB_X49_Y22_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.486 ns VotingControl:inst\|LessThan5~51 160 COMB LCCOMB_X49_Y22_N18 1 " "Info: 160: + IC(0.000 ns) + CELL(0.071 ns) = 25.486 ns; Loc. = LCCOMB_X49_Y22_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.557 ns VotingControl:inst\|LessThan5~53 161 COMB LCCOMB_X49_Y22_N20 1 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 25.557 ns; Loc. = LCCOMB_X49_Y22_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.628 ns VotingControl:inst\|LessThan5~55 162 COMB LCCOMB_X49_Y22_N22 1 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 25.628 ns; Loc. = LCCOMB_X49_Y22_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.699 ns VotingControl:inst\|LessThan5~57 163 COMB LCCOMB_X49_Y22_N24 1 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 25.699 ns; Loc. = LCCOMB_X49_Y22_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.770 ns VotingControl:inst\|LessThan5~59 164 COMB LCCOMB_X49_Y22_N26 1 " "Info: 164: + IC(0.000 ns) + CELL(0.071 ns) = 25.770 ns; Loc. = LCCOMB_X49_Y22_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.841 ns VotingControl:inst\|LessThan5~61 165 COMB LCCOMB_X49_Y22_N28 1 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 25.841 ns; Loc. = LCCOMB_X49_Y22_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 26.251 ns VotingControl:inst\|LessThan5~62 166 COMB LCCOMB_X49_Y22_N30 37 " "Info: 166: + IC(0.000 ns) + CELL(0.410 ns) = 26.251 ns; Loc. = LCCOMB_X49_Y22_N30; Fanout = 37; COMB Node = 'VotingControl:inst\|LessThan5~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.150 ns) 27.498 ns VotingControl:inst\|h_count~191 167 COMB LCCOMB_X45_Y19_N16 2 " "Info: 167: + IC(1.097 ns) + CELL(0.150 ns) = 27.498 ns; Loc. = LCCOMB_X45_Y19_N16; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~191'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.393 ns) 28.576 ns VotingControl:inst\|LessThan6~1 168 COMB LCCOMB_X47_Y19_N0 1 " "Info: 168: + IC(0.685 ns) + CELL(0.393 ns) = 28.576 ns; Loc. = LCCOMB_X47_Y19_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.647 ns VotingControl:inst\|LessThan6~3 169 COMB LCCOMB_X47_Y19_N2 1 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 28.647 ns; Loc. = LCCOMB_X47_Y19_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.718 ns VotingControl:inst\|LessThan6~5 170 COMB LCCOMB_X47_Y19_N4 1 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 28.718 ns; Loc. = LCCOMB_X47_Y19_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.789 ns VotingControl:inst\|LessThan6~7 171 COMB LCCOMB_X47_Y19_N6 1 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 28.789 ns; Loc. = LCCOMB_X47_Y19_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.860 ns VotingControl:inst\|LessThan6~9 172 COMB LCCOMB_X47_Y19_N8 1 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 28.860 ns; Loc. = LCCOMB_X47_Y19_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.931 ns VotingControl:inst\|LessThan6~11 173 COMB LCCOMB_X47_Y19_N10 1 " "Info: 173: + IC(0.000 ns) + CELL(0.071 ns) = 28.931 ns; Loc. = LCCOMB_X47_Y19_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.002 ns VotingControl:inst\|LessThan6~13 174 COMB LCCOMB_X47_Y19_N12 1 " "Info: 174: + IC(0.000 ns) + CELL(0.071 ns) = 29.002 ns; Loc. = LCCOMB_X47_Y19_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 29.161 ns VotingControl:inst\|LessThan6~15 175 COMB LCCOMB_X47_Y19_N14 1 " "Info: 175: + IC(0.000 ns) + CELL(0.159 ns) = 29.161 ns; Loc. = LCCOMB_X47_Y19_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.232 ns VotingControl:inst\|LessThan6~17 176 COMB LCCOMB_X47_Y19_N16 1 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 29.232 ns; Loc. = LCCOMB_X47_Y19_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.303 ns VotingControl:inst\|LessThan6~19 177 COMB LCCOMB_X47_Y19_N18 1 " "Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 29.303 ns; Loc. = LCCOMB_X47_Y19_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.374 ns VotingControl:inst\|LessThan6~21 178 COMB LCCOMB_X47_Y19_N20 1 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 29.374 ns; Loc. = LCCOMB_X47_Y19_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.445 ns VotingControl:inst\|LessThan6~23 179 COMB LCCOMB_X47_Y19_N22 1 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 29.445 ns; Loc. = LCCOMB_X47_Y19_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.516 ns VotingControl:inst\|LessThan6~25 180 COMB LCCOMB_X47_Y19_N24 1 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 29.516 ns; Loc. = LCCOMB_X47_Y19_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.587 ns VotingControl:inst\|LessThan6~27 181 COMB LCCOMB_X47_Y19_N26 1 " "Info: 181: + IC(0.000 ns) + CELL(0.071 ns) = 29.587 ns; Loc. = LCCOMB_X47_Y19_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.658 ns VotingControl:inst\|LessThan6~29 182 COMB LCCOMB_X47_Y19_N28 1 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 29.658 ns; Loc. = LCCOMB_X47_Y19_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 29.804 ns VotingControl:inst\|LessThan6~31 183 COMB LCCOMB_X47_Y19_N30 1 " "Info: 183: + IC(0.000 ns) + CELL(0.146 ns) = 29.804 ns; Loc. = LCCOMB_X47_Y19_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.875 ns VotingControl:inst\|LessThan6~33 184 COMB LCCOMB_X47_Y18_N0 1 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 29.875 ns; Loc. = LCCOMB_X47_Y18_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.946 ns VotingControl:inst\|LessThan6~35 185 COMB LCCOMB_X47_Y18_N2 1 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 29.946 ns; Loc. = LCCOMB_X47_Y18_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.017 ns VotingControl:inst\|LessThan6~37 186 COMB LCCOMB_X47_Y18_N4 1 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 30.017 ns; Loc. = LCCOMB_X47_Y18_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.088 ns VotingControl:inst\|LessThan6~39 187 COMB LCCOMB_X47_Y18_N6 1 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 30.088 ns; Loc. = LCCOMB_X47_Y18_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.159 ns VotingControl:inst\|LessThan6~41 188 COMB LCCOMB_X47_Y18_N8 1 " "Info: 188: + IC(0.000 ns) + CELL(0.071 ns) = 30.159 ns; Loc. = LCCOMB_X47_Y18_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.230 ns VotingControl:inst\|LessThan6~43 189 COMB LCCOMB_X47_Y18_N10 1 " "Info: 189: + IC(0.000 ns) + CELL(0.071 ns) = 30.230 ns; Loc. = LCCOMB_X47_Y18_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.301 ns VotingControl:inst\|LessThan6~45 190 COMB LCCOMB_X47_Y18_N12 1 " "Info: 190: + IC(0.000 ns) + CELL(0.071 ns) = 30.301 ns; Loc. = LCCOMB_X47_Y18_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 30.460 ns VotingControl:inst\|LessThan6~47 191 COMB LCCOMB_X47_Y18_N14 1 " "Info: 191: + IC(0.000 ns) + CELL(0.159 ns) = 30.460 ns; Loc. = LCCOMB_X47_Y18_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.531 ns VotingControl:inst\|LessThan6~49 192 COMB LCCOMB_X47_Y18_N16 1 " "Info: 192: + IC(0.000 ns) + CELL(0.071 ns) = 30.531 ns; Loc. = LCCOMB_X47_Y18_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.602 ns VotingControl:inst\|LessThan6~51 193 COMB LCCOMB_X47_Y18_N18 1 " "Info: 193: + IC(0.000 ns) + CELL(0.071 ns) = 30.602 ns; Loc. = LCCOMB_X47_Y18_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.673 ns VotingControl:inst\|LessThan6~53 194 COMB LCCOMB_X47_Y18_N20 1 " "Info: 194: + IC(0.000 ns) + CELL(0.071 ns) = 30.673 ns; Loc. = LCCOMB_X47_Y18_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.744 ns VotingControl:inst\|LessThan6~55 195 COMB LCCOMB_X47_Y18_N22 1 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 30.744 ns; Loc. = LCCOMB_X47_Y18_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.815 ns VotingControl:inst\|LessThan6~57 196 COMB LCCOMB_X47_Y18_N24 1 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 30.815 ns; Loc. = LCCOMB_X47_Y18_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.886 ns VotingControl:inst\|LessThan6~59 197 COMB LCCOMB_X47_Y18_N26 1 " "Info: 197: + IC(0.000 ns) + CELL(0.071 ns) = 30.886 ns; Loc. = LCCOMB_X47_Y18_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.957 ns VotingControl:inst\|LessThan6~61 198 COMB LCCOMB_X47_Y18_N28 1 " "Info: 198: + IC(0.000 ns) + CELL(0.071 ns) = 30.957 ns; Loc. = LCCOMB_X47_Y18_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 31.367 ns VotingControl:inst\|LessThan6~62 199 COMB LCCOMB_X47_Y18_N30 38 " "Info: 199: + IC(0.000 ns) + CELL(0.410 ns) = 31.367 ns; Loc. = LCCOMB_X47_Y18_N30; Fanout = 38; COMB Node = 'VotingControl:inst\|LessThan6~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.150 ns) 32.533 ns VotingControl:inst\|h_count~220 200 COMB LCCOMB_X49_Y19_N24 2 " "Info: 200: + IC(1.016 ns) + CELL(0.150 ns) = 32.533 ns; Loc. = LCCOMB_X49_Y19_N24; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~220'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~220 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.393 ns) 33.911 ns VotingControl:inst\|LessThan7~7 201 COMB LCCOMB_X47_Y23_N6 1 " "Info: 201: + IC(0.985 ns) + CELL(0.393 ns) = 33.911 ns; Loc. = LCCOMB_X47_Y23_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { VotingControl:inst|h_count~220 VotingControl:inst|LessThan7~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.982 ns VotingControl:inst\|LessThan7~9 202 COMB LCCOMB_X47_Y23_N8 1 " "Info: 202: + IC(0.000 ns) + CELL(0.071 ns) = 33.982 ns; Loc. = LCCOMB_X47_Y23_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~7 VotingControl:inst|LessThan7~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.053 ns VotingControl:inst\|LessThan7~11 203 COMB LCCOMB_X47_Y23_N10 1 " "Info: 203: + IC(0.000 ns) + CELL(0.071 ns) = 34.053 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.124 ns VotingControl:inst\|LessThan7~13 204 COMB LCCOMB_X47_Y23_N12 1 " "Info: 204: + IC(0.000 ns) + CELL(0.071 ns) = 34.124 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 34.283 ns VotingControl:inst\|LessThan7~15 205 COMB LCCOMB_X47_Y23_N14 1 " "Info: 205: + IC(0.000 ns) + CELL(0.159 ns) = 34.283 ns; Loc. = LCCOMB_X47_Y23_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.354 ns VotingControl:inst\|LessThan7~17 206 COMB LCCOMB_X47_Y23_N16 1 " "Info: 206: + IC(0.000 ns) + CELL(0.071 ns) = 34.354 ns; Loc. = LCCOMB_X47_Y23_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.425 ns VotingControl:inst\|LessThan7~19 207 COMB LCCOMB_X47_Y23_N18 1 " "Info: 207: + IC(0.000 ns) + CELL(0.071 ns) = 34.425 ns; Loc. = LCCOMB_X47_Y23_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.496 ns VotingControl:inst\|LessThan7~21 208 COMB LCCOMB_X47_Y23_N20 1 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 34.496 ns; Loc. = LCCOMB_X47_Y23_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.567 ns VotingControl:inst\|LessThan7~23 209 COMB LCCOMB_X47_Y23_N22 1 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 34.567 ns; Loc. = LCCOMB_X47_Y23_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.638 ns VotingControl:inst\|LessThan7~25 210 COMB LCCOMB_X47_Y23_N24 1 " "Info: 210: + IC(0.000 ns) + CELL(0.071 ns) = 34.638 ns; Loc. = LCCOMB_X47_Y23_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.709 ns VotingControl:inst\|LessThan7~27 211 COMB LCCOMB_X47_Y23_N26 1 " "Info: 211: + IC(0.000 ns) + CELL(0.071 ns) = 34.709 ns; Loc. = LCCOMB_X47_Y23_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.780 ns VotingControl:inst\|LessThan7~29 212 COMB LCCOMB_X47_Y23_N28 1 " "Info: 212: + IC(0.000 ns) + CELL(0.071 ns) = 34.780 ns; Loc. = LCCOMB_X47_Y23_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 34.926 ns VotingControl:inst\|LessThan7~31 213 COMB LCCOMB_X47_Y23_N30 1 " "Info: 213: + IC(0.000 ns) + CELL(0.146 ns) = 34.926 ns; Loc. = LCCOMB_X47_Y23_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.997 ns VotingControl:inst\|LessThan7~33 214 COMB LCCOMB_X47_Y22_N0 1 " "Info: 214: + IC(0.000 ns) + CELL(0.071 ns) = 34.997 ns; Loc. = LCCOMB_X47_Y22_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.068 ns VotingControl:inst\|LessThan7~35 215 COMB LCCOMB_X47_Y22_N2 1 " "Info: 215: + IC(0.000 ns) + CELL(0.071 ns) = 35.068 ns; Loc. = LCCOMB_X47_Y22_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.139 ns VotingControl:inst\|LessThan7~37 216 COMB LCCOMB_X47_Y22_N4 1 " "Info: 216: + IC(0.000 ns) + CELL(0.071 ns) = 35.139 ns; Loc. = LCCOMB_X47_Y22_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.210 ns VotingControl:inst\|LessThan7~39 217 COMB LCCOMB_X47_Y22_N6 1 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 35.210 ns; Loc. = LCCOMB_X47_Y22_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.281 ns VotingControl:inst\|LessThan7~41 218 COMB LCCOMB_X47_Y22_N8 1 " "Info: 218: + IC(0.000 ns) + CELL(0.071 ns) = 35.281 ns; Loc. = LCCOMB_X47_Y22_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.352 ns VotingControl:inst\|LessThan7~43 219 COMB LCCOMB_X47_Y22_N10 1 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 35.352 ns; Loc. = LCCOMB_X47_Y22_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.423 ns VotingControl:inst\|LessThan7~45 220 COMB LCCOMB_X47_Y22_N12 1 " "Info: 220: + IC(0.000 ns) + CELL(0.071 ns) = 35.423 ns; Loc. = LCCOMB_X47_Y22_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 35.582 ns VotingControl:inst\|LessThan7~47 221 COMB LCCOMB_X47_Y22_N14 1 " "Info: 221: + IC(0.000 ns) + CELL(0.159 ns) = 35.582 ns; Loc. = LCCOMB_X47_Y22_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.653 ns VotingControl:inst\|LessThan7~49 222 COMB LCCOMB_X47_Y22_N16 1 " "Info: 222: + IC(0.000 ns) + CELL(0.071 ns) = 35.653 ns; Loc. = LCCOMB_X47_Y22_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.724 ns VotingControl:inst\|LessThan7~51 223 COMB LCCOMB_X47_Y22_N18 1 " "Info: 223: + IC(0.000 ns) + CELL(0.071 ns) = 35.724 ns; Loc. = LCCOMB_X47_Y22_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.795 ns VotingControl:inst\|LessThan7~53 224 COMB LCCOMB_X47_Y22_N20 1 " "Info: 224: + IC(0.000 ns) + CELL(0.071 ns) = 35.795 ns; Loc. = LCCOMB_X47_Y22_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.866 ns VotingControl:inst\|LessThan7~55 225 COMB LCCOMB_X47_Y22_N22 1 " "Info: 225: + IC(0.000 ns) + CELL(0.071 ns) = 35.866 ns; Loc. = LCCOMB_X47_Y22_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.937 ns VotingControl:inst\|LessThan7~57 226 COMB LCCOMB_X47_Y22_N24 1 " "Info: 226: + IC(0.000 ns) + CELL(0.071 ns) = 35.937 ns; Loc. = LCCOMB_X47_Y22_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.008 ns VotingControl:inst\|LessThan7~59 227 COMB LCCOMB_X47_Y22_N26 1 " "Info: 227: + IC(0.000 ns) + CELL(0.071 ns) = 36.008 ns; Loc. = LCCOMB_X47_Y22_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.079 ns VotingControl:inst\|LessThan7~61 228 COMB LCCOMB_X47_Y22_N28 1 " "Info: 228: + IC(0.000 ns) + CELL(0.071 ns) = 36.079 ns; Loc. = LCCOMB_X47_Y22_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 36.489 ns VotingControl:inst\|LessThan7~62 229 COMB LCCOMB_X47_Y22_N30 10 " "Info: 229: + IC(0.000 ns) + CELL(0.410 ns) = 36.489 ns; Loc. = LCCOMB_X47_Y22_N30; Fanout = 10; COMB Node = 'VotingControl:inst\|LessThan7~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.275 ns) 37.551 ns VotingControl:inst\|currHighState~0 230 COMB LCCOMB_X47_Y21_N0 31 " "Info: 230: + IC(0.787 ns) + CELL(0.275 ns) = 37.551 ns; Loc. = LCCOMB_X47_Y21_N0; Fanout = 31; COMB Node = 'VotingControl:inst\|currHighState~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.275 ns) 38.651 ns VotingControl:inst\|h_count\[10\]~29 231 COMB LCCOMB_X48_Y17_N18 2 " "Info: 231: + IC(0.825 ns) + CELL(0.275 ns) = 38.651 ns; Loc. = LCCOMB_X48_Y17_N18; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count\[10\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { VotingControl:inst|currHighState~0 VotingControl:inst|h_count[10]~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.393 ns) 40.067 ns VotingControl:inst\|LessThan8~21 232 COMB LCCOMB_X46_Y21_N20 1 " "Info: 232: + IC(1.023 ns) + CELL(0.393 ns) = 40.067 ns; Loc. = LCCOMB_X46_Y21_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { VotingControl:inst|h_count[10]~29 VotingControl:inst|LessThan8~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.138 ns VotingControl:inst\|LessThan8~23 233 COMB LCCOMB_X46_Y21_N22 1 " "Info: 233: + IC(0.000 ns) + CELL(0.071 ns) = 40.138 ns; Loc. = LCCOMB_X46_Y21_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~21 VotingControl:inst|LessThan8~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.209 ns VotingControl:inst\|LessThan8~25 234 COMB LCCOMB_X46_Y21_N24 1 " "Info: 234: + IC(0.000 ns) + CELL(0.071 ns) = 40.209 ns; Loc. = LCCOMB_X46_Y21_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~23 VotingControl:inst|LessThan8~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.280 ns VotingControl:inst\|LessThan8~27 235 COMB LCCOMB_X46_Y21_N26 1 " "Info: 235: + IC(0.000 ns) + CELL(0.071 ns) = 40.280 ns; Loc. = LCCOMB_X46_Y21_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.351 ns VotingControl:inst\|LessThan8~29 236 COMB LCCOMB_X46_Y21_N28 1 " "Info: 236: + IC(0.000 ns) + CELL(0.071 ns) = 40.351 ns; Loc. = LCCOMB_X46_Y21_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 40.497 ns VotingControl:inst\|LessThan8~31 237 COMB LCCOMB_X46_Y21_N30 1 " "Info: 237: + IC(0.000 ns) + CELL(0.146 ns) = 40.497 ns; Loc. = LCCOMB_X46_Y21_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.568 ns VotingControl:inst\|LessThan8~33 238 COMB LCCOMB_X46_Y20_N0 1 " "Info: 238: + IC(0.000 ns) + CELL(0.071 ns) = 40.568 ns; Loc. = LCCOMB_X46_Y20_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.639 ns VotingControl:inst\|LessThan8~35 239 COMB LCCOMB_X46_Y20_N2 1 " "Info: 239: + IC(0.000 ns) + CELL(0.071 ns) = 40.639 ns; Loc. = LCCOMB_X46_Y20_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.710 ns VotingControl:inst\|LessThan8~37 240 COMB LCCOMB_X46_Y20_N4 1 " "Info: 240: + IC(0.000 ns) + CELL(0.071 ns) = 40.710 ns; Loc. = LCCOMB_X46_Y20_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.781 ns VotingControl:inst\|LessThan8~39 241 COMB LCCOMB_X46_Y20_N6 1 " "Info: 241: + IC(0.000 ns) + CELL(0.071 ns) = 40.781 ns; Loc. = LCCOMB_X46_Y20_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.852 ns VotingControl:inst\|LessThan8~41 242 COMB LCCOMB_X46_Y20_N8 1 " "Info: 242: + IC(0.000 ns) + CELL(0.071 ns) = 40.852 ns; Loc. = LCCOMB_X46_Y20_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.923 ns VotingControl:inst\|LessThan8~43 243 COMB LCCOMB_X46_Y20_N10 1 " "Info: 243: + IC(0.000 ns) + CELL(0.071 ns) = 40.923 ns; Loc. = LCCOMB_X46_Y20_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.994 ns VotingControl:inst\|LessThan8~45 244 COMB LCCOMB_X46_Y20_N12 1 " "Info: 244: + IC(0.000 ns) + CELL(0.071 ns) = 40.994 ns; Loc. = LCCOMB_X46_Y20_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 41.153 ns VotingControl:inst\|LessThan8~47 245 COMB LCCOMB_X46_Y20_N14 1 " "Info: 245: + IC(0.000 ns) + CELL(0.159 ns) = 41.153 ns; Loc. = LCCOMB_X46_Y20_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.224 ns VotingControl:inst\|LessThan8~49 246 COMB LCCOMB_X46_Y20_N16 1 " "Info: 246: + IC(0.000 ns) + CELL(0.071 ns) = 41.224 ns; Loc. = LCCOMB_X46_Y20_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.295 ns VotingControl:inst\|LessThan8~51 247 COMB LCCOMB_X46_Y20_N18 1 " "Info: 247: + IC(0.000 ns) + CELL(0.071 ns) = 41.295 ns; Loc. = LCCOMB_X46_Y20_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.366 ns VotingControl:inst\|LessThan8~53 248 COMB LCCOMB_X46_Y20_N20 1 " "Info: 248: + IC(0.000 ns) + CELL(0.071 ns) = 41.366 ns; Loc. = LCCOMB_X46_Y20_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.437 ns VotingControl:inst\|LessThan8~55 249 COMB LCCOMB_X46_Y20_N22 1 " "Info: 249: + IC(0.000 ns) + CELL(0.071 ns) = 41.437 ns; Loc. = LCCOMB_X46_Y20_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.508 ns VotingControl:inst\|LessThan8~57 250 COMB LCCOMB_X46_Y20_N24 1 " "Info: 250: + IC(0.000 ns) + CELL(0.071 ns) = 41.508 ns; Loc. = LCCOMB_X46_Y20_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.579 ns VotingControl:inst\|LessThan8~59 251 COMB LCCOMB_X46_Y20_N26 1 " "Info: 251: + IC(0.000 ns) + CELL(0.071 ns) = 41.579 ns; Loc. = LCCOMB_X46_Y20_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.650 ns VotingControl:inst\|LessThan8~61 252 COMB LCCOMB_X46_Y20_N28 1 " "Info: 252: + IC(0.000 ns) + CELL(0.071 ns) = 41.650 ns; Loc. = LCCOMB_X46_Y20_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 42.060 ns VotingControl:inst\|LessThan8~62 253 COMB LCCOMB_X46_Y20_N30 10 " "Info: 253: + IC(0.000 ns) + CELL(0.410 ns) = 42.060 ns; Loc. = LCCOMB_X46_Y20_N30; Fanout = 10; COMB Node = 'VotingControl:inst\|LessThan8~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.150 ns) 42.956 ns VotingControl:inst\|currHighState~1 254 COMB LCCOMB_X47_Y21_N6 31 " "Info: 254: + IC(0.746 ns) + CELL(0.150 ns) = 42.956 ns; Loc. = LCCOMB_X47_Y21_N6; Fanout = 31; COMB Node = 'VotingControl:inst\|currHighState~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.659 ns) 44.705 ns VotingControl:inst\|h_count\[26\] 255 REG LCFF_X48_Y16_N1 2 " "Info: 255: + IC(1.090 ns) + CELL(0.659 ns) = 44.705 ns; Loc. = LCFF_X48_Y16_N1; Fanout = 2; REG Node = 'VotingControl:inst\|h_count\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { VotingControl:inst|currHighState~1 VotingControl:inst|h_count[26] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.473 ns ( 61.45 % ) " "Info: Total cell delay = 27.473 ns ( 61.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.232 ns ( 38.55 % ) " "Info: Total interconnect delay = 17.232 ns ( 38.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "44.705 ns" { VotingControl:inst|v1_count[0] VotingControl:inst|Add1~1 VotingControl:inst|Add1~2 VotingControl:inst|LessThan1~3 VotingControl:inst|LessThan1~5 VotingControl:inst|LessThan1~7 VotingControl:inst|LessThan1~9 VotingControl:inst|LessThan1~11 VotingControl:inst|LessThan1~13 VotingControl:inst|LessThan1~15 VotingControl:inst|LessThan1~17 VotingControl:inst|LessThan1~19 VotingControl:inst|LessThan1~21 VotingControl:inst|LessThan1~23 VotingControl:inst|LessThan1~25 VotingControl:inst|LessThan1~27 VotingControl:inst|LessThan1~29 VotingControl:inst|LessThan1~31 VotingControl:inst|LessThan1~33 VotingControl:inst|LessThan1~35 VotingControl:inst|LessThan1~37 VotingControl:inst|LessThan1~39 VotingControl:inst|LessThan1~41 VotingControl:inst|LessThan1~43 VotingControl:inst|LessThan1~45 VotingControl:inst|LessThan1~47 VotingControl:inst|LessThan1~49 VotingControl:inst|LessThan1~51 VotingControl:inst|LessThan1~53 VotingControl:inst|LessThan1~55 VotingControl:inst|LessThan1~57 VotingControl:inst|LessThan1~59 VotingControl:inst|LessThan1~61 VotingControl:inst|LessThan1~62 VotingControl:inst|h_count~63 VotingControl:inst|LessThan2~1 VotingControl:inst|LessThan2~3 VotingControl:inst|LessThan2~5 VotingControl:inst|LessThan2~7 VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~95 VotingControl:inst|LessThan3~1 VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~220 VotingControl:inst|LessThan7~7 VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 VotingControl:inst|h_count[10]~29 VotingControl:inst|LessThan8~21 VotingControl:inst|LessThan8~23 VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~1 VotingControl:inst|h_count[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "44.705 ns" { VotingControl:inst|v1_count[0] {} VotingControl:inst|Add1~1 {} VotingControl:inst|Add1~2 {} VotingControl:inst|LessThan1~3 {} VotingControl:inst|LessThan1~5 {} VotingControl:inst|LessThan1~7 {} VotingControl:inst|LessThan1~9 {} VotingControl:inst|LessThan1~11 {} VotingControl:inst|LessThan1~13 {} VotingControl:inst|LessThan1~15 {} VotingControl:inst|LessThan1~17 {} VotingControl:inst|LessThan1~19 {} VotingControl:inst|LessThan1~21 {} VotingControl:inst|LessThan1~23 {} VotingControl:inst|LessThan1~25 {} VotingControl:inst|LessThan1~27 {} VotingControl:inst|LessThan1~29 {} VotingControl:inst|LessThan1~31 {} VotingControl:inst|LessThan1~33 {} VotingControl:inst|LessThan1~35 {} VotingControl:inst|LessThan1~37 {} VotingControl:inst|LessThan1~39 {} VotingControl:inst|LessThan1~41 {} VotingControl:inst|LessThan1~43 {} VotingControl:inst|LessThan1~45 {} VotingControl:inst|LessThan1~47 {} VotingControl:inst|LessThan1~49 {} VotingControl:inst|LessThan1~51 {} VotingControl:inst|LessThan1~53 {} VotingControl:inst|LessThan1~55 {} VotingControl:inst|LessThan1~57 {} VotingControl:inst|LessThan1~59 {} VotingControl:inst|LessThan1~61 {} VotingControl:inst|LessThan1~62 {} VotingControl:inst|h_count~63 {} VotingControl:inst|LessThan2~1 {} VotingControl:inst|LessThan2~3 {} VotingControl:inst|LessThan2~5 {} VotingControl:inst|LessThan2~7 {} VotingControl:inst|LessThan2~9 {} VotingControl:inst|LessThan2~11 {} VotingControl:inst|LessThan2~13 {} VotingControl:inst|LessThan2~15 {} VotingControl:inst|LessThan2~17 {} VotingControl:inst|LessThan2~19 {} VotingControl:inst|LessThan2~21 {} VotingControl:inst|LessThan2~23 {} VotingControl:inst|LessThan2~25 {} VotingControl:inst|LessThan2~27 {} VotingControl:inst|LessThan2~29 {} VotingControl:inst|LessThan2~31 {} VotingControl:inst|LessThan2~33 {} VotingControl:inst|LessThan2~35 {} VotingControl:inst|LessThan2~37 {} VotingControl:inst|LessThan2~39 {} VotingControl:inst|LessThan2~41 {} VotingControl:inst|LessThan2~43 {} VotingControl:inst|LessThan2~45 {} VotingControl:inst|LessThan2~47 {} VotingControl:inst|LessThan2~49 {} VotingControl:inst|LessThan2~51 {} VotingControl:inst|LessThan2~53 {} VotingControl:inst|LessThan2~55 {} VotingControl:inst|LessThan2~57 {} VotingControl:inst|LessThan2~59 {} VotingControl:inst|LessThan2~61 {} VotingControl:inst|LessThan2~62 {} VotingControl:inst|h_count~95 {} VotingControl:inst|LessThan3~1 {} VotingControl:inst|LessThan3~3 {} VotingControl:inst|LessThan3~5 {} VotingControl:inst|LessThan3~7 {} VotingControl:inst|LessThan3~9 {} VotingControl:inst|LessThan3~11 {} VotingControl:inst|LessThan3~13 {} VotingControl:inst|LessThan3~15 {} VotingControl:inst|LessThan3~17 {} VotingControl:inst|LessThan3~19 {} VotingControl:inst|LessThan3~21 {} VotingControl:inst|LessThan3~23 {} VotingControl:inst|LessThan3~25 {} VotingControl:inst|LessThan3~27 {} VotingControl:inst|LessThan3~29 {} VotingControl:inst|LessThan3~31 {} VotingControl:inst|LessThan3~33 {} VotingControl:inst|LessThan3~35 {} VotingControl:inst|LessThan3~37 {} VotingControl:inst|LessThan3~39 {} VotingControl:inst|LessThan3~41 {} VotingControl:inst|LessThan3~43 {} VotingControl:inst|LessThan3~45 {} VotingControl:inst|LessThan3~47 {} VotingControl:inst|LessThan3~49 {} VotingControl:inst|LessThan3~51 {} VotingControl:inst|LessThan3~53 {} VotingControl:inst|LessThan3~55 {} VotingControl:inst|LessThan3~57 {} VotingControl:inst|LessThan3~59 {} VotingControl:inst|LessThan3~61 {} VotingControl:inst|LessThan3~62 {} VotingControl:inst|h_count~127 {} VotingControl:inst|LessThan4~1 {} VotingControl:inst|LessThan4~3 {} VotingControl:inst|LessThan4~5 {} VotingControl:inst|LessThan4~7 {} VotingControl:inst|LessThan4~9 {} VotingControl:inst|LessThan4~11 {} VotingControl:inst|LessThan4~13 {} VotingControl:inst|LessThan4~15 {} VotingControl:inst|LessThan4~17 {} VotingControl:inst|LessThan4~19 {} VotingControl:inst|LessThan4~21 {} VotingControl:inst|LessThan4~23 {} VotingControl:inst|LessThan4~25 {} VotingControl:inst|LessThan4~27 {} VotingControl:inst|LessThan4~29 {} VotingControl:inst|LessThan4~31 {} VotingControl:inst|LessThan4~33 {} VotingControl:inst|LessThan4~35 {} VotingControl:inst|LessThan4~37 {} VotingControl:inst|LessThan4~39 {} VotingControl:inst|LessThan4~41 {} VotingControl:inst|LessThan4~43 {} VotingControl:inst|LessThan4~45 {} VotingControl:inst|LessThan4~47 {} VotingControl:inst|LessThan4~49 {} VotingControl:inst|LessThan4~51 {} VotingControl:inst|LessThan4~53 {} VotingControl:inst|LessThan4~55 {} VotingControl:inst|LessThan4~57 {} VotingControl:inst|LessThan4~59 {} VotingControl:inst|LessThan4~61 {} VotingControl:inst|LessThan4~62 {} VotingControl:inst|h_count~159 {} VotingControl:inst|LessThan5~1 {} VotingControl:inst|LessThan5~3 {} VotingControl:inst|LessThan5~5 {} VotingControl:inst|LessThan5~7 {} VotingControl:inst|LessThan5~9 {} VotingControl:inst|LessThan5~11 {} VotingControl:inst|LessThan5~13 {} VotingControl:inst|LessThan5~15 {} VotingControl:inst|LessThan5~17 {} VotingControl:inst|LessThan5~19 {} VotingControl:inst|LessThan5~21 {} VotingControl:inst|LessThan5~23 {} VotingControl:inst|LessThan5~25 {} VotingControl:inst|LessThan5~27 {} VotingControl:inst|LessThan5~29 {} VotingControl:inst|LessThan5~31 {} VotingControl:inst|LessThan5~33 {} VotingControl:inst|LessThan5~35 {} VotingControl:inst|LessThan5~37 {} VotingControl:inst|LessThan5~39 {} VotingControl:inst|LessThan5~41 {} VotingControl:inst|LessThan5~43 {} VotingControl:inst|LessThan5~45 {} VotingControl:inst|LessThan5~47 {} VotingControl:inst|LessThan5~49 {} VotingControl:inst|LessThan5~51 {} VotingControl:inst|LessThan5~53 {} VotingControl:inst|LessThan5~55 {} VotingControl:inst|LessThan5~57 {} VotingControl:inst|LessThan5~59 {} VotingControl:inst|LessThan5~61 {} VotingControl:inst|LessThan5~62 {} VotingControl:inst|h_count~191 {} VotingControl:inst|LessThan6~1 {} VotingControl:inst|LessThan6~3 {} VotingControl:inst|LessThan6~5 {} VotingControl:inst|LessThan6~7 {} VotingControl:inst|LessThan6~9 {} VotingControl:inst|LessThan6~11 {} VotingControl:inst|LessThan6~13 {} VotingControl:inst|LessThan6~15 {} VotingControl:inst|LessThan6~17 {} VotingControl:inst|LessThan6~19 {} VotingControl:inst|LessThan6~21 {} VotingControl:inst|LessThan6~23 {} VotingControl:inst|LessThan6~25 {} VotingControl:inst|LessThan6~27 {} VotingControl:inst|LessThan6~29 {} VotingControl:inst|LessThan6~31 {} VotingControl:inst|LessThan6~33 {} VotingControl:inst|LessThan6~35 {} VotingControl:inst|LessThan6~37 {} VotingControl:inst|LessThan6~39 {} VotingControl:inst|LessThan6~41 {} VotingControl:inst|LessThan6~43 {} VotingControl:inst|LessThan6~45 {} VotingControl:inst|LessThan6~47 {} VotingControl:inst|LessThan6~49 {} VotingControl:inst|LessThan6~51 {} VotingControl:inst|LessThan6~53 {} VotingControl:inst|LessThan6~55 {} VotingControl:inst|LessThan6~57 {} VotingControl:inst|LessThan6~59 {} VotingControl:inst|LessThan6~61 {} VotingControl:inst|LessThan6~62 {} VotingControl:inst|h_count~220 {} VotingControl:inst|LessThan7~7 {} VotingControl:inst|LessThan7~9 {} VotingControl:inst|LessThan7~11 {} VotingControl:inst|LessThan7~13 {} VotingControl:inst|LessThan7~15 {} VotingControl:inst|LessThan7~17 {} VotingControl:inst|LessThan7~19 {} VotingControl:inst|LessThan7~21 {} VotingControl:inst|LessThan7~23 {} VotingControl:inst|LessThan7~25 {} VotingControl:inst|LessThan7~27 {} VotingControl:inst|LessThan7~29 {} VotingControl:inst|LessThan7~31 {} VotingControl:inst|LessThan7~33 {} VotingControl:inst|LessThan7~35 {} VotingControl:inst|LessThan7~37 {} VotingControl:inst|LessThan7~39 {} VotingControl:inst|LessThan7~41 {} VotingControl:inst|LessThan7~43 {} VotingControl:inst|LessThan7~45 {} VotingControl:inst|LessThan7~47 {} VotingControl:inst|LessThan7~49 {} VotingControl:inst|LessThan7~51 {} VotingControl:inst|LessThan7~53 {} VotingControl:inst|LessThan7~55 {} VotingControl:inst|LessThan7~57 {} VotingControl:inst|LessThan7~59 {} VotingControl:inst|LessThan7~61 {} VotingControl:inst|LessThan7~62 {} VotingControl:inst|currHighState~0 {} VotingControl:inst|h_count[10]~29 {} VotingControl:inst|LessThan8~21 {} VotingControl:inst|LessThan8~23 {} VotingControl:inst|LessThan8~25 {} VotingControl:inst|LessThan8~27 {} VotingControl:inst|LessThan8~29 {} VotingControl:inst|LessThan8~31 {} VotingControl:inst|LessThan8~33 {} VotingControl:inst|LessThan8~35 {} VotingControl:inst|LessThan8~37 {} VotingControl:inst|LessThan8~39 {} VotingControl:inst|LessThan8~41 {} VotingControl:inst|LessThan8~43 {} VotingControl:inst|LessThan8~45 {} VotingControl:inst|LessThan8~47 {} VotingControl:inst|LessThan8~49 {} VotingControl:inst|LessThan8~51 {} VotingControl:inst|LessThan8~53 {} VotingControl:inst|LessThan8~55 {} VotingControl:inst|LessThan8~57 {} VotingControl:inst|LessThan8~59 {} VotingControl:inst|LessThan8~61 {} VotingControl:inst|LessThan8~62 {} VotingControl:inst|currHighState~1 {} VotingControl:inst|h_count[26] {} } { 0.000ns 0.300ns 0.000ns 0.464ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.002ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.060ns 1.189ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.955ns 0.988ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.052ns 0.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.097ns 0.685ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.016ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.787ns 0.825ns 1.023ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.746ns 1.090ns } { 0.000ns 0.393ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 337 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 337; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns VotingControl:inst\|h_count\[26\] 3 REG LCFF_X48_Y16_N1 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X48_Y16_N1; Fanout = 2; REG Node = 'VotingControl:inst\|h_count\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl VotingControl:inst|h_count[26] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl VotingControl:inst|h_count[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[26] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 337 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 337; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns VotingControl:inst\|v1_count\[0\] 3 REG LCFF_X46_Y17_N1 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X46_Y17_N1; Fanout = 2; REG Node = 'VotingControl:inst\|v1_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl VotingControl:inst|v1_count[0] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl VotingControl:inst|v1_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|v1_count[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl VotingControl:inst|h_count[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[26] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl VotingControl:inst|v1_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|v1_count[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "44.705 ns" { VotingControl:inst|v1_count[0] VotingControl:inst|Add1~1 VotingControl:inst|Add1~2 VotingControl:inst|LessThan1~3 VotingControl:inst|LessThan1~5 VotingControl:inst|LessThan1~7 VotingControl:inst|LessThan1~9 VotingControl:inst|LessThan1~11 VotingControl:inst|LessThan1~13 VotingControl:inst|LessThan1~15 VotingControl:inst|LessThan1~17 VotingControl:inst|LessThan1~19 VotingControl:inst|LessThan1~21 VotingControl:inst|LessThan1~23 VotingControl:inst|LessThan1~25 VotingControl:inst|LessThan1~27 VotingControl:inst|LessThan1~29 VotingControl:inst|LessThan1~31 VotingControl:inst|LessThan1~33 VotingControl:inst|LessThan1~35 VotingControl:inst|LessThan1~37 VotingControl:inst|LessThan1~39 VotingControl:inst|LessThan1~41 VotingControl:inst|LessThan1~43 VotingControl:inst|LessThan1~45 VotingControl:inst|LessThan1~47 VotingControl:inst|LessThan1~49 VotingControl:inst|LessThan1~51 VotingControl:inst|LessThan1~53 VotingControl:inst|LessThan1~55 VotingControl:inst|LessThan1~57 VotingControl:inst|LessThan1~59 VotingControl:inst|LessThan1~61 VotingControl:inst|LessThan1~62 VotingControl:inst|h_count~63 VotingControl:inst|LessThan2~1 VotingControl:inst|LessThan2~3 VotingControl:inst|LessThan2~5 VotingControl:inst|LessThan2~7 VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~95 VotingControl:inst|LessThan3~1 VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~220 VotingControl:inst|LessThan7~7 VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 VotingControl:inst|h_count[10]~29 VotingControl:inst|LessThan8~21 VotingControl:inst|LessThan8~23 VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~1 VotingControl:inst|h_count[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "44.705 ns" { VotingControl:inst|v1_count[0] {} VotingControl:inst|Add1~1 {} VotingControl:inst|Add1~2 {} VotingControl:inst|LessThan1~3 {} VotingControl:inst|LessThan1~5 {} VotingControl:inst|LessThan1~7 {} VotingControl:inst|LessThan1~9 {} VotingControl:inst|LessThan1~11 {} VotingControl:inst|LessThan1~13 {} VotingControl:inst|LessThan1~15 {} VotingControl:inst|LessThan1~17 {} VotingControl:inst|LessThan1~19 {} VotingControl:inst|LessThan1~21 {} VotingControl:inst|LessThan1~23 {} VotingControl:inst|LessThan1~25 {} VotingControl:inst|LessThan1~27 {} VotingControl:inst|LessThan1~29 {} VotingControl:inst|LessThan1~31 {} VotingControl:inst|LessThan1~33 {} VotingControl:inst|LessThan1~35 {} VotingControl:inst|LessThan1~37 {} VotingControl:inst|LessThan1~39 {} VotingControl:inst|LessThan1~41 {} VotingControl:inst|LessThan1~43 {} VotingControl:inst|LessThan1~45 {} VotingControl:inst|LessThan1~47 {} VotingControl:inst|LessThan1~49 {} VotingControl:inst|LessThan1~51 {} VotingControl:inst|LessThan1~53 {} VotingControl:inst|LessThan1~55 {} VotingControl:inst|LessThan1~57 {} VotingControl:inst|LessThan1~59 {} VotingControl:inst|LessThan1~61 {} VotingControl:inst|LessThan1~62 {} VotingControl:inst|h_count~63 {} VotingControl:inst|LessThan2~1 {} VotingControl:inst|LessThan2~3 {} VotingControl:inst|LessThan2~5 {} VotingControl:inst|LessThan2~7 {} VotingControl:inst|LessThan2~9 {} VotingControl:inst|LessThan2~11 {} VotingControl:inst|LessThan2~13 {} VotingControl:inst|LessThan2~15 {} VotingControl:inst|LessThan2~17 {} VotingControl:inst|LessThan2~19 {} VotingControl:inst|LessThan2~21 {} VotingControl:inst|LessThan2~23 {} VotingControl:inst|LessThan2~25 {} VotingControl:inst|LessThan2~27 {} VotingControl:inst|LessThan2~29 {} VotingControl:inst|LessThan2~31 {} VotingControl:inst|LessThan2~33 {} VotingControl:inst|LessThan2~35 {} VotingControl:inst|LessThan2~37 {} VotingControl:inst|LessThan2~39 {} VotingControl:inst|LessThan2~41 {} VotingControl:inst|LessThan2~43 {} VotingControl:inst|LessThan2~45 {} VotingControl:inst|LessThan2~47 {} VotingControl:inst|LessThan2~49 {} VotingControl:inst|LessThan2~51 {} VotingControl:inst|LessThan2~53 {} VotingControl:inst|LessThan2~55 {} VotingControl:inst|LessThan2~57 {} VotingControl:inst|LessThan2~59 {} VotingControl:inst|LessThan2~61 {} VotingControl:inst|LessThan2~62 {} VotingControl:inst|h_count~95 {} VotingControl:inst|LessThan3~1 {} VotingControl:inst|LessThan3~3 {} VotingControl:inst|LessThan3~5 {} VotingControl:inst|LessThan3~7 {} VotingControl:inst|LessThan3~9 {} VotingControl:inst|LessThan3~11 {} VotingControl:inst|LessThan3~13 {} VotingControl:inst|LessThan3~15 {} VotingControl:inst|LessThan3~17 {} VotingControl:inst|LessThan3~19 {} VotingControl:inst|LessThan3~21 {} VotingControl:inst|LessThan3~23 {} VotingControl:inst|LessThan3~25 {} VotingControl:inst|LessThan3~27 {} VotingControl:inst|LessThan3~29 {} VotingControl:inst|LessThan3~31 {} VotingControl:inst|LessThan3~33 {} VotingControl:inst|LessThan3~35 {} VotingControl:inst|LessThan3~37 {} VotingControl:inst|LessThan3~39 {} VotingControl:inst|LessThan3~41 {} VotingControl:inst|LessThan3~43 {} VotingControl:inst|LessThan3~45 {} VotingControl:inst|LessThan3~47 {} VotingControl:inst|LessThan3~49 {} VotingControl:inst|LessThan3~51 {} VotingControl:inst|LessThan3~53 {} VotingControl:inst|LessThan3~55 {} VotingControl:inst|LessThan3~57 {} VotingControl:inst|LessThan3~59 {} VotingControl:inst|LessThan3~61 {} VotingControl:inst|LessThan3~62 {} VotingControl:inst|h_count~127 {} VotingControl:inst|LessThan4~1 {} VotingControl:inst|LessThan4~3 {} VotingControl:inst|LessThan4~5 {} VotingControl:inst|LessThan4~7 {} VotingControl:inst|LessThan4~9 {} VotingControl:inst|LessThan4~11 {} VotingControl:inst|LessThan4~13 {} VotingControl:inst|LessThan4~15 {} VotingControl:inst|LessThan4~17 {} VotingControl:inst|LessThan4~19 {} VotingControl:inst|LessThan4~21 {} VotingControl:inst|LessThan4~23 {} VotingControl:inst|LessThan4~25 {} VotingControl:inst|LessThan4~27 {} VotingControl:inst|LessThan4~29 {} VotingControl:inst|LessThan4~31 {} VotingControl:inst|LessThan4~33 {} VotingControl:inst|LessThan4~35 {} VotingControl:inst|LessThan4~37 {} VotingControl:inst|LessThan4~39 {} VotingControl:inst|LessThan4~41 {} VotingControl:inst|LessThan4~43 {} VotingControl:inst|LessThan4~45 {} VotingControl:inst|LessThan4~47 {} VotingControl:inst|LessThan4~49 {} VotingControl:inst|LessThan4~51 {} VotingControl:inst|LessThan4~53 {} VotingControl:inst|LessThan4~55 {} VotingControl:inst|LessThan4~57 {} VotingControl:inst|LessThan4~59 {} VotingControl:inst|LessThan4~61 {} VotingControl:inst|LessThan4~62 {} VotingControl:inst|h_count~159 {} VotingControl:inst|LessThan5~1 {} VotingControl:inst|LessThan5~3 {} VotingControl:inst|LessThan5~5 {} VotingControl:inst|LessThan5~7 {} VotingControl:inst|LessThan5~9 {} VotingControl:inst|LessThan5~11 {} VotingControl:inst|LessThan5~13 {} VotingControl:inst|LessThan5~15 {} VotingControl:inst|LessThan5~17 {} VotingControl:inst|LessThan5~19 {} VotingControl:inst|LessThan5~21 {} VotingControl:inst|LessThan5~23 {} VotingControl:inst|LessThan5~25 {} VotingControl:inst|LessThan5~27 {} VotingControl:inst|LessThan5~29 {} VotingControl:inst|LessThan5~31 {} VotingControl:inst|LessThan5~33 {} VotingControl:inst|LessThan5~35 {} VotingControl:inst|LessThan5~37 {} VotingControl:inst|LessThan5~39 {} VotingControl:inst|LessThan5~41 {} VotingControl:inst|LessThan5~43 {} VotingControl:inst|LessThan5~45 {} VotingControl:inst|LessThan5~47 {} VotingControl:inst|LessThan5~49 {} VotingControl:inst|LessThan5~51 {} VotingControl:inst|LessThan5~53 {} VotingControl:inst|LessThan5~55 {} VotingControl:inst|LessThan5~57 {} VotingControl:inst|LessThan5~59 {} VotingControl:inst|LessThan5~61 {} VotingControl:inst|LessThan5~62 {} VotingControl:inst|h_count~191 {} VotingControl:inst|LessThan6~1 {} VotingControl:inst|LessThan6~3 {} VotingControl:inst|LessThan6~5 {} VotingControl:inst|LessThan6~7 {} VotingControl:inst|LessThan6~9 {} VotingControl:inst|LessThan6~11 {} VotingControl:inst|LessThan6~13 {} VotingControl:inst|LessThan6~15 {} VotingControl:inst|LessThan6~17 {} VotingControl:inst|LessThan6~19 {} VotingControl:inst|LessThan6~21 {} VotingControl:inst|LessThan6~23 {} VotingControl:inst|LessThan6~25 {} VotingControl:inst|LessThan6~27 {} VotingControl:inst|LessThan6~29 {} VotingControl:inst|LessThan6~31 {} VotingControl:inst|LessThan6~33 {} VotingControl:inst|LessThan6~35 {} VotingControl:inst|LessThan6~37 {} VotingControl:inst|LessThan6~39 {} VotingControl:inst|LessThan6~41 {} VotingControl:inst|LessThan6~43 {} VotingControl:inst|LessThan6~45 {} VotingControl:inst|LessThan6~47 {} VotingControl:inst|LessThan6~49 {} VotingControl:inst|LessThan6~51 {} VotingControl:inst|LessThan6~53 {} VotingControl:inst|LessThan6~55 {} VotingControl:inst|LessThan6~57 {} VotingControl:inst|LessThan6~59 {} VotingControl:inst|LessThan6~61 {} VotingControl:inst|LessThan6~62 {} VotingControl:inst|h_count~220 {} VotingControl:inst|LessThan7~7 {} VotingControl:inst|LessThan7~9 {} VotingControl:inst|LessThan7~11 {} VotingControl:inst|LessThan7~13 {} VotingControl:inst|LessThan7~15 {} VotingControl:inst|LessThan7~17 {} VotingControl:inst|LessThan7~19 {} VotingControl:inst|LessThan7~21 {} VotingControl:inst|LessThan7~23 {} VotingControl:inst|LessThan7~25 {} VotingControl:inst|LessThan7~27 {} VotingControl:inst|LessThan7~29 {} VotingControl:inst|LessThan7~31 {} VotingControl:inst|LessThan7~33 {} VotingControl:inst|LessThan7~35 {} VotingControl:inst|LessThan7~37 {} VotingControl:inst|LessThan7~39 {} VotingControl:inst|LessThan7~41 {} VotingControl:inst|LessThan7~43 {} VotingControl:inst|LessThan7~45 {} VotingControl:inst|LessThan7~47 {} VotingControl:inst|LessThan7~49 {} VotingControl:inst|LessThan7~51 {} VotingControl:inst|LessThan7~53 {} VotingControl:inst|LessThan7~55 {} VotingControl:inst|LessThan7~57 {} VotingControl:inst|LessThan7~59 {} VotingControl:inst|LessThan7~61 {} VotingControl:inst|LessThan7~62 {} VotingControl:inst|currHighState~0 {} VotingControl:inst|h_count[10]~29 {} VotingControl:inst|LessThan8~21 {} VotingControl:inst|LessThan8~23 {} VotingControl:inst|LessThan8~25 {} VotingControl:inst|LessThan8~27 {} VotingControl:inst|LessThan8~29 {} VotingControl:inst|LessThan8~31 {} VotingControl:inst|LessThan8~33 {} VotingControl:inst|LessThan8~35 {} VotingControl:inst|LessThan8~37 {} VotingControl:inst|LessThan8~39 {} VotingControl:inst|LessThan8~41 {} VotingControl:inst|LessThan8~43 {} VotingControl:inst|LessThan8~45 {} VotingControl:inst|LessThan8~47 {} VotingControl:inst|LessThan8~49 {} VotingControl:inst|LessThan8~51 {} VotingControl:inst|LessThan8~53 {} VotingControl:inst|LessThan8~55 {} VotingControl:inst|LessThan8~57 {} VotingControl:inst|LessThan8~59 {} VotingControl:inst|LessThan8~61 {} VotingControl:inst|LessThan8~62 {} VotingControl:inst|currHighState~1 {} VotingControl:inst|h_count[26] {} } { 0.000ns 0.300ns 0.000ns 0.464ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.002ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.060ns 1.189ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.955ns 0.988ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.052ns 0.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.097ns 0.685ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.016ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.787ns 0.825ns 1.023ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.746ns 1.090ns } { 0.000ns 0.393ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.659ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl VotingControl:inst|h_count[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[26] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl VotingControl:inst|v1_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|v1_count[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VotingControl:inst\|h_count\[26\] input\[3\] clk 46.466 ns register " "Info: tsu for register \"VotingControl:inst\|h_count\[26\]\" (data pin = \"input\[3\]\", clock pin = \"clk\") is 46.466 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "49.182 ns + Longest pin register " "Info: + Longest pin to register delay is 49.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns input\[3\] 1 PIN PIN_AF19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF19; Fanout = 3; PIN Node = 'input\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 32 200 176 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.945 ns) + CELL(0.275 ns) 7.070 ns VotingControl:inst\|Equal2~0 2 COMB LCCOMB_X50_Y23_N10 4 " "Info: 2: + IC(5.945 ns) + CELL(0.275 ns) = 7.070 ns; Loc. = LCCOMB_X50_Y23_N10; Fanout = 4; COMB Node = 'VotingControl:inst\|Equal2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.220 ns" { input[3] VotingControl:inst|Equal2~0 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.275 ns) 7.820 ns VotingControl:inst\|Equal2~1 3 COMB LCCOMB_X50_Y23_N20 36 " "Info: 3: + IC(0.475 ns) + CELL(0.275 ns) = 7.820 ns; Loc. = LCCOMB_X50_Y23_N20; Fanout = 36; COMB Node = 'VotingControl:inst\|Equal2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { VotingControl:inst|Equal2~0 VotingControl:inst|Equal2~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.438 ns) 10.330 ns VotingControl:inst\|h_count~63 4 COMB LCCOMB_X45_Y19_N8 2 " "Info: 4: + IC(2.072 ns) + CELL(0.438 ns) = 10.330 ns; Loc. = LCCOMB_X45_Y19_N8; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { VotingControl:inst|Equal2~1 VotingControl:inst|h_count~63 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.393 ns) 11.708 ns VotingControl:inst\|LessThan2~1 5 COMB LCCOMB_X49_Y18_N0 1 " "Info: 5: + IC(0.985 ns) + CELL(0.393 ns) = 11.708 ns; Loc. = LCCOMB_X49_Y18_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { VotingControl:inst|h_count~63 VotingControl:inst|LessThan2~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.779 ns VotingControl:inst\|LessThan2~3 6 COMB LCCOMB_X49_Y18_N2 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 11.779 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~1 VotingControl:inst|LessThan2~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.850 ns VotingControl:inst\|LessThan2~5 7 COMB LCCOMB_X49_Y18_N4 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 11.850 ns; Loc. = LCCOMB_X49_Y18_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~3 VotingControl:inst|LessThan2~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.921 ns VotingControl:inst\|LessThan2~7 8 COMB LCCOMB_X49_Y18_N6 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 11.921 ns; Loc. = LCCOMB_X49_Y18_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~5 VotingControl:inst|LessThan2~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.992 ns VotingControl:inst\|LessThan2~9 9 COMB LCCOMB_X49_Y18_N8 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 11.992 ns; Loc. = LCCOMB_X49_Y18_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~7 VotingControl:inst|LessThan2~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.063 ns VotingControl:inst\|LessThan2~11 10 COMB LCCOMB_X49_Y18_N10 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 12.063 ns; Loc. = LCCOMB_X49_Y18_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.134 ns VotingControl:inst\|LessThan2~13 11 COMB LCCOMB_X49_Y18_N12 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 12.134 ns; Loc. = LCCOMB_X49_Y18_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 12.293 ns VotingControl:inst\|LessThan2~15 12 COMB LCCOMB_X49_Y18_N14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 12.293 ns; Loc. = LCCOMB_X49_Y18_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.364 ns VotingControl:inst\|LessThan2~17 13 COMB LCCOMB_X49_Y18_N16 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 12.364 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.435 ns VotingControl:inst\|LessThan2~19 14 COMB LCCOMB_X49_Y18_N18 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 12.435 ns; Loc. = LCCOMB_X49_Y18_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.506 ns VotingControl:inst\|LessThan2~21 15 COMB LCCOMB_X49_Y18_N20 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 12.506 ns; Loc. = LCCOMB_X49_Y18_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.577 ns VotingControl:inst\|LessThan2~23 16 COMB LCCOMB_X49_Y18_N22 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 12.577 ns; Loc. = LCCOMB_X49_Y18_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.648 ns VotingControl:inst\|LessThan2~25 17 COMB LCCOMB_X49_Y18_N24 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 12.648 ns; Loc. = LCCOMB_X49_Y18_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.719 ns VotingControl:inst\|LessThan2~27 18 COMB LCCOMB_X49_Y18_N26 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 12.719 ns; Loc. = LCCOMB_X49_Y18_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.790 ns VotingControl:inst\|LessThan2~29 19 COMB LCCOMB_X49_Y18_N28 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 12.790 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 12.936 ns VotingControl:inst\|LessThan2~31 20 COMB LCCOMB_X49_Y18_N30 1 " "Info: 20: + IC(0.000 ns) + CELL(0.146 ns) = 12.936 ns; Loc. = LCCOMB_X49_Y18_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.007 ns VotingControl:inst\|LessThan2~33 21 COMB LCCOMB_X49_Y17_N0 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 13.007 ns; Loc. = LCCOMB_X49_Y17_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.078 ns VotingControl:inst\|LessThan2~35 22 COMB LCCOMB_X49_Y17_N2 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 13.078 ns; Loc. = LCCOMB_X49_Y17_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.149 ns VotingControl:inst\|LessThan2~37 23 COMB LCCOMB_X49_Y17_N4 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 13.149 ns; Loc. = LCCOMB_X49_Y17_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.220 ns VotingControl:inst\|LessThan2~39 24 COMB LCCOMB_X49_Y17_N6 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 13.220 ns; Loc. = LCCOMB_X49_Y17_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.291 ns VotingControl:inst\|LessThan2~41 25 COMB LCCOMB_X49_Y17_N8 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 13.291 ns; Loc. = LCCOMB_X49_Y17_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.362 ns VotingControl:inst\|LessThan2~43 26 COMB LCCOMB_X49_Y17_N10 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 13.362 ns; Loc. = LCCOMB_X49_Y17_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.433 ns VotingControl:inst\|LessThan2~45 27 COMB LCCOMB_X49_Y17_N12 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 13.433 ns; Loc. = LCCOMB_X49_Y17_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.592 ns VotingControl:inst\|LessThan2~47 28 COMB LCCOMB_X49_Y17_N14 1 " "Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 13.592 ns; Loc. = LCCOMB_X49_Y17_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.663 ns VotingControl:inst\|LessThan2~49 29 COMB LCCOMB_X49_Y17_N16 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 13.663 ns; Loc. = LCCOMB_X49_Y17_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.734 ns VotingControl:inst\|LessThan2~51 30 COMB LCCOMB_X49_Y17_N18 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 13.734 ns; Loc. = LCCOMB_X49_Y17_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.805 ns VotingControl:inst\|LessThan2~53 31 COMB LCCOMB_X49_Y17_N20 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 13.805 ns; Loc. = LCCOMB_X49_Y17_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.876 ns VotingControl:inst\|LessThan2~55 32 COMB LCCOMB_X49_Y17_N22 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 13.876 ns; Loc. = LCCOMB_X49_Y17_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.947 ns VotingControl:inst\|LessThan2~57 33 COMB LCCOMB_X49_Y17_N24 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 13.947 ns; Loc. = LCCOMB_X49_Y17_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.018 ns VotingControl:inst\|LessThan2~59 34 COMB LCCOMB_X49_Y17_N26 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 14.018 ns; Loc. = LCCOMB_X49_Y17_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.089 ns VotingControl:inst\|LessThan2~61 35 COMB LCCOMB_X49_Y17_N28 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 14.089 ns; Loc. = LCCOMB_X49_Y17_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.499 ns VotingControl:inst\|LessThan2~62 36 COMB LCCOMB_X49_Y17_N30 34 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 14.499 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 34; COMB Node = 'VotingControl:inst\|LessThan2~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.150 ns) 15.709 ns VotingControl:inst\|h_count~95 37 COMB LCCOMB_X45_Y19_N2 2 " "Info: 37: + IC(1.060 ns) + CELL(0.150 ns) = 15.709 ns; Loc. = LCCOMB_X45_Y19_N2; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~95'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~95 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.393 ns) 17.291 ns VotingControl:inst\|LessThan3~1 38 COMB LCCOMB_X50_Y20_N0 1 " "Info: 38: + IC(1.189 ns) + CELL(0.393 ns) = 17.291 ns; Loc. = LCCOMB_X50_Y20_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { VotingControl:inst|h_count~95 VotingControl:inst|LessThan3~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.362 ns VotingControl:inst\|LessThan3~3 39 COMB LCCOMB_X50_Y20_N2 1 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 17.362 ns; Loc. = LCCOMB_X50_Y20_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~1 VotingControl:inst|LessThan3~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.433 ns VotingControl:inst\|LessThan3~5 40 COMB LCCOMB_X50_Y20_N4 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 17.433 ns; Loc. = LCCOMB_X50_Y20_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.504 ns VotingControl:inst\|LessThan3~7 41 COMB LCCOMB_X50_Y20_N6 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 17.504 ns; Loc. = LCCOMB_X50_Y20_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.575 ns VotingControl:inst\|LessThan3~9 42 COMB LCCOMB_X50_Y20_N8 1 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 17.575 ns; Loc. = LCCOMB_X50_Y20_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.646 ns VotingControl:inst\|LessThan3~11 43 COMB LCCOMB_X50_Y20_N10 1 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 17.646 ns; Loc. = LCCOMB_X50_Y20_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.717 ns VotingControl:inst\|LessThan3~13 44 COMB LCCOMB_X50_Y20_N12 1 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 17.717 ns; Loc. = LCCOMB_X50_Y20_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 17.876 ns VotingControl:inst\|LessThan3~15 45 COMB LCCOMB_X50_Y20_N14 1 " "Info: 45: + IC(0.000 ns) + CELL(0.159 ns) = 17.876 ns; Loc. = LCCOMB_X50_Y20_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.947 ns VotingControl:inst\|LessThan3~17 46 COMB LCCOMB_X50_Y20_N16 1 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 17.947 ns; Loc. = LCCOMB_X50_Y20_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.018 ns VotingControl:inst\|LessThan3~19 47 COMB LCCOMB_X50_Y20_N18 1 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 18.018 ns; Loc. = LCCOMB_X50_Y20_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.089 ns VotingControl:inst\|LessThan3~21 48 COMB LCCOMB_X50_Y20_N20 1 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 18.089 ns; Loc. = LCCOMB_X50_Y20_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.160 ns VotingControl:inst\|LessThan3~23 49 COMB LCCOMB_X50_Y20_N22 1 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 18.160 ns; Loc. = LCCOMB_X50_Y20_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.231 ns VotingControl:inst\|LessThan3~25 50 COMB LCCOMB_X50_Y20_N24 1 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 18.231 ns; Loc. = LCCOMB_X50_Y20_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.302 ns VotingControl:inst\|LessThan3~27 51 COMB LCCOMB_X50_Y20_N26 1 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 18.302 ns; Loc. = LCCOMB_X50_Y20_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.373 ns VotingControl:inst\|LessThan3~29 52 COMB LCCOMB_X50_Y20_N28 1 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 18.373 ns; Loc. = LCCOMB_X50_Y20_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 18.519 ns VotingControl:inst\|LessThan3~31 53 COMB LCCOMB_X50_Y20_N30 1 " "Info: 53: + IC(0.000 ns) + CELL(0.146 ns) = 18.519 ns; Loc. = LCCOMB_X50_Y20_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.590 ns VotingControl:inst\|LessThan3~33 54 COMB LCCOMB_X50_Y19_N0 1 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 18.590 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.661 ns VotingControl:inst\|LessThan3~35 55 COMB LCCOMB_X50_Y19_N2 1 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 18.661 ns; Loc. = LCCOMB_X50_Y19_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.732 ns VotingControl:inst\|LessThan3~37 56 COMB LCCOMB_X50_Y19_N4 1 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 18.732 ns; Loc. = LCCOMB_X50_Y19_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.803 ns VotingControl:inst\|LessThan3~39 57 COMB LCCOMB_X50_Y19_N6 1 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 18.803 ns; Loc. = LCCOMB_X50_Y19_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.874 ns VotingControl:inst\|LessThan3~41 58 COMB LCCOMB_X50_Y19_N8 1 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 18.874 ns; Loc. = LCCOMB_X50_Y19_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.945 ns VotingControl:inst\|LessThan3~43 59 COMB LCCOMB_X50_Y19_N10 1 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 18.945 ns; Loc. = LCCOMB_X50_Y19_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.016 ns VotingControl:inst\|LessThan3~45 60 COMB LCCOMB_X50_Y19_N12 1 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 19.016 ns; Loc. = LCCOMB_X50_Y19_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 19.175 ns VotingControl:inst\|LessThan3~47 61 COMB LCCOMB_X50_Y19_N14 1 " "Info: 61: + IC(0.000 ns) + CELL(0.159 ns) = 19.175 ns; Loc. = LCCOMB_X50_Y19_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.246 ns VotingControl:inst\|LessThan3~49 62 COMB LCCOMB_X50_Y19_N16 1 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 19.246 ns; Loc. = LCCOMB_X50_Y19_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.317 ns VotingControl:inst\|LessThan3~51 63 COMB LCCOMB_X50_Y19_N18 1 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 19.317 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.388 ns VotingControl:inst\|LessThan3~53 64 COMB LCCOMB_X50_Y19_N20 1 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 19.388 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.459 ns VotingControl:inst\|LessThan3~55 65 COMB LCCOMB_X50_Y19_N22 1 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 19.459 ns; Loc. = LCCOMB_X50_Y19_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.530 ns VotingControl:inst\|LessThan3~57 66 COMB LCCOMB_X50_Y19_N24 1 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 19.530 ns; Loc. = LCCOMB_X50_Y19_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.601 ns VotingControl:inst\|LessThan3~59 67 COMB LCCOMB_X50_Y19_N26 1 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 19.601 ns; Loc. = LCCOMB_X50_Y19_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.672 ns VotingControl:inst\|LessThan3~61 68 COMB LCCOMB_X50_Y19_N28 1 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 19.672 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.082 ns VotingControl:inst\|LessThan3~62 69 COMB LCCOMB_X50_Y19_N30 35 " "Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 20.082 ns; Loc. = LCCOMB_X50_Y19_N30; Fanout = 35; COMB Node = 'VotingControl:inst\|LessThan3~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.150 ns) 21.187 ns VotingControl:inst\|h_count~127 70 COMB LCCOMB_X45_Y19_N28 2 " "Info: 70: + IC(0.955 ns) + CELL(0.150 ns) = 21.187 ns; Loc. = LCCOMB_X45_Y19_N28; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.393 ns) 22.568 ns VotingControl:inst\|LessThan4~1 71 COMB LCCOMB_X49_Y21_N0 1 " "Info: 71: + IC(0.988 ns) + CELL(0.393 ns) = 22.568 ns; Loc. = LCCOMB_X49_Y21_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.639 ns VotingControl:inst\|LessThan4~3 72 COMB LCCOMB_X49_Y21_N2 1 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 22.639 ns; Loc. = LCCOMB_X49_Y21_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.710 ns VotingControl:inst\|LessThan4~5 73 COMB LCCOMB_X49_Y21_N4 1 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 22.710 ns; Loc. = LCCOMB_X49_Y21_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.781 ns VotingControl:inst\|LessThan4~7 74 COMB LCCOMB_X49_Y21_N6 1 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 22.781 ns; Loc. = LCCOMB_X49_Y21_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.852 ns VotingControl:inst\|LessThan4~9 75 COMB LCCOMB_X49_Y21_N8 1 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 22.852 ns; Loc. = LCCOMB_X49_Y21_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.923 ns VotingControl:inst\|LessThan4~11 76 COMB LCCOMB_X49_Y21_N10 1 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 22.923 ns; Loc. = LCCOMB_X49_Y21_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.994 ns VotingControl:inst\|LessThan4~13 77 COMB LCCOMB_X49_Y21_N12 1 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 22.994 ns; Loc. = LCCOMB_X49_Y21_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 23.153 ns VotingControl:inst\|LessThan4~15 78 COMB LCCOMB_X49_Y21_N14 1 " "Info: 78: + IC(0.000 ns) + CELL(0.159 ns) = 23.153 ns; Loc. = LCCOMB_X49_Y21_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.224 ns VotingControl:inst\|LessThan4~17 79 COMB LCCOMB_X49_Y21_N16 1 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 23.224 ns; Loc. = LCCOMB_X49_Y21_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.295 ns VotingControl:inst\|LessThan4~19 80 COMB LCCOMB_X49_Y21_N18 1 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 23.295 ns; Loc. = LCCOMB_X49_Y21_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.366 ns VotingControl:inst\|LessThan4~21 81 COMB LCCOMB_X49_Y21_N20 1 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 23.366 ns; Loc. = LCCOMB_X49_Y21_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.437 ns VotingControl:inst\|LessThan4~23 82 COMB LCCOMB_X49_Y21_N22 1 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 23.437 ns; Loc. = LCCOMB_X49_Y21_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.508 ns VotingControl:inst\|LessThan4~25 83 COMB LCCOMB_X49_Y21_N24 1 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 23.508 ns; Loc. = LCCOMB_X49_Y21_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.579 ns VotingControl:inst\|LessThan4~27 84 COMB LCCOMB_X49_Y21_N26 1 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 23.579 ns; Loc. = LCCOMB_X49_Y21_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.650 ns VotingControl:inst\|LessThan4~29 85 COMB LCCOMB_X49_Y21_N28 1 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 23.650 ns; Loc. = LCCOMB_X49_Y21_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 23.796 ns VotingControl:inst\|LessThan4~31 86 COMB LCCOMB_X49_Y21_N30 1 " "Info: 86: + IC(0.000 ns) + CELL(0.146 ns) = 23.796 ns; Loc. = LCCOMB_X49_Y21_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.867 ns VotingControl:inst\|LessThan4~33 87 COMB LCCOMB_X49_Y20_N0 1 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 23.867 ns; Loc. = LCCOMB_X49_Y20_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.938 ns VotingControl:inst\|LessThan4~35 88 COMB LCCOMB_X49_Y20_N2 1 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 23.938 ns; Loc. = LCCOMB_X49_Y20_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.009 ns VotingControl:inst\|LessThan4~37 89 COMB LCCOMB_X49_Y20_N4 1 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 24.009 ns; Loc. = LCCOMB_X49_Y20_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.080 ns VotingControl:inst\|LessThan4~39 90 COMB LCCOMB_X49_Y20_N6 1 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 24.080 ns; Loc. = LCCOMB_X49_Y20_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.151 ns VotingControl:inst\|LessThan4~41 91 COMB LCCOMB_X49_Y20_N8 1 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 24.151 ns; Loc. = LCCOMB_X49_Y20_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.222 ns VotingControl:inst\|LessThan4~43 92 COMB LCCOMB_X49_Y20_N10 1 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 24.222 ns; Loc. = LCCOMB_X49_Y20_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.293 ns VotingControl:inst\|LessThan4~45 93 COMB LCCOMB_X49_Y20_N12 1 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 24.293 ns; Loc. = LCCOMB_X49_Y20_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 24.452 ns VotingControl:inst\|LessThan4~47 94 COMB LCCOMB_X49_Y20_N14 1 " "Info: 94: + IC(0.000 ns) + CELL(0.159 ns) = 24.452 ns; Loc. = LCCOMB_X49_Y20_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.523 ns VotingControl:inst\|LessThan4~49 95 COMB LCCOMB_X49_Y20_N16 1 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 24.523 ns; Loc. = LCCOMB_X49_Y20_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.594 ns VotingControl:inst\|LessThan4~51 96 COMB LCCOMB_X49_Y20_N18 1 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 24.594 ns; Loc. = LCCOMB_X49_Y20_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.665 ns VotingControl:inst\|LessThan4~53 97 COMB LCCOMB_X49_Y20_N20 1 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 24.665 ns; Loc. = LCCOMB_X49_Y20_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.736 ns VotingControl:inst\|LessThan4~55 98 COMB LCCOMB_X49_Y20_N22 1 " "Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 24.736 ns; Loc. = LCCOMB_X49_Y20_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.807 ns VotingControl:inst\|LessThan4~57 99 COMB LCCOMB_X49_Y20_N24 1 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 24.807 ns; Loc. = LCCOMB_X49_Y20_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.878 ns VotingControl:inst\|LessThan4~59 100 COMB LCCOMB_X49_Y20_N26 1 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 24.878 ns; Loc. = LCCOMB_X49_Y20_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.949 ns VotingControl:inst\|LessThan4~61 101 COMB LCCOMB_X49_Y20_N28 1 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 24.949 ns; Loc. = LCCOMB_X49_Y20_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 25.359 ns VotingControl:inst\|LessThan4~62 102 COMB LCCOMB_X49_Y20_N30 35 " "Info: 102: + IC(0.000 ns) + CELL(0.410 ns) = 25.359 ns; Loc. = LCCOMB_X49_Y20_N30; Fanout = 35; COMB Node = 'VotingControl:inst\|LessThan4~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.150 ns) 26.561 ns VotingControl:inst\|h_count~159 103 COMB LCCOMB_X45_Y19_N6 2 " "Info: 103: + IC(1.052 ns) + CELL(0.150 ns) = 26.561 ns; Loc. = LCCOMB_X45_Y19_N6; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~159'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.393 ns) 27.937 ns VotingControl:inst\|LessThan5~1 104 COMB LCCOMB_X49_Y23_N0 1 " "Info: 104: + IC(0.983 ns) + CELL(0.393 ns) = 27.937 ns; Loc. = LCCOMB_X49_Y23_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.008 ns VotingControl:inst\|LessThan5~3 105 COMB LCCOMB_X49_Y23_N2 1 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 28.008 ns; Loc. = LCCOMB_X49_Y23_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.079 ns VotingControl:inst\|LessThan5~5 106 COMB LCCOMB_X49_Y23_N4 1 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 28.079 ns; Loc. = LCCOMB_X49_Y23_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.150 ns VotingControl:inst\|LessThan5~7 107 COMB LCCOMB_X49_Y23_N6 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 28.150 ns; Loc. = LCCOMB_X49_Y23_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.221 ns VotingControl:inst\|LessThan5~9 108 COMB LCCOMB_X49_Y23_N8 1 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 28.221 ns; Loc. = LCCOMB_X49_Y23_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.292 ns VotingControl:inst\|LessThan5~11 109 COMB LCCOMB_X49_Y23_N10 1 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 28.292 ns; Loc. = LCCOMB_X49_Y23_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.363 ns VotingControl:inst\|LessThan5~13 110 COMB LCCOMB_X49_Y23_N12 1 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 28.363 ns; Loc. = LCCOMB_X49_Y23_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 28.522 ns VotingControl:inst\|LessThan5~15 111 COMB LCCOMB_X49_Y23_N14 1 " "Info: 111: + IC(0.000 ns) + CELL(0.159 ns) = 28.522 ns; Loc. = LCCOMB_X49_Y23_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.593 ns VotingControl:inst\|LessThan5~17 112 COMB LCCOMB_X49_Y23_N16 1 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 28.593 ns; Loc. = LCCOMB_X49_Y23_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.664 ns VotingControl:inst\|LessThan5~19 113 COMB LCCOMB_X49_Y23_N18 1 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 28.664 ns; Loc. = LCCOMB_X49_Y23_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.735 ns VotingControl:inst\|LessThan5~21 114 COMB LCCOMB_X49_Y23_N20 1 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 28.735 ns; Loc. = LCCOMB_X49_Y23_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.806 ns VotingControl:inst\|LessThan5~23 115 COMB LCCOMB_X49_Y23_N22 1 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 28.806 ns; Loc. = LCCOMB_X49_Y23_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.877 ns VotingControl:inst\|LessThan5~25 116 COMB LCCOMB_X49_Y23_N24 1 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 28.877 ns; Loc. = LCCOMB_X49_Y23_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.948 ns VotingControl:inst\|LessThan5~27 117 COMB LCCOMB_X49_Y23_N26 1 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 28.948 ns; Loc. = LCCOMB_X49_Y23_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.019 ns VotingControl:inst\|LessThan5~29 118 COMB LCCOMB_X49_Y23_N28 1 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 29.019 ns; Loc. = LCCOMB_X49_Y23_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 29.165 ns VotingControl:inst\|LessThan5~31 119 COMB LCCOMB_X49_Y23_N30 1 " "Info: 119: + IC(0.000 ns) + CELL(0.146 ns) = 29.165 ns; Loc. = LCCOMB_X49_Y23_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.236 ns VotingControl:inst\|LessThan5~33 120 COMB LCCOMB_X49_Y22_N0 1 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 29.236 ns; Loc. = LCCOMB_X49_Y22_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.307 ns VotingControl:inst\|LessThan5~35 121 COMB LCCOMB_X49_Y22_N2 1 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 29.307 ns; Loc. = LCCOMB_X49_Y22_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.378 ns VotingControl:inst\|LessThan5~37 122 COMB LCCOMB_X49_Y22_N4 1 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 29.378 ns; Loc. = LCCOMB_X49_Y22_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.449 ns VotingControl:inst\|LessThan5~39 123 COMB LCCOMB_X49_Y22_N6 1 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 29.449 ns; Loc. = LCCOMB_X49_Y22_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.520 ns VotingControl:inst\|LessThan5~41 124 COMB LCCOMB_X49_Y22_N8 1 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 29.520 ns; Loc. = LCCOMB_X49_Y22_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.591 ns VotingControl:inst\|LessThan5~43 125 COMB LCCOMB_X49_Y22_N10 1 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 29.591 ns; Loc. = LCCOMB_X49_Y22_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.662 ns VotingControl:inst\|LessThan5~45 126 COMB LCCOMB_X49_Y22_N12 1 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 29.662 ns; Loc. = LCCOMB_X49_Y22_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 29.821 ns VotingControl:inst\|LessThan5~47 127 COMB LCCOMB_X49_Y22_N14 1 " "Info: 127: + IC(0.000 ns) + CELL(0.159 ns) = 29.821 ns; Loc. = LCCOMB_X49_Y22_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.892 ns VotingControl:inst\|LessThan5~49 128 COMB LCCOMB_X49_Y22_N16 1 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 29.892 ns; Loc. = LCCOMB_X49_Y22_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.963 ns VotingControl:inst\|LessThan5~51 129 COMB LCCOMB_X49_Y22_N18 1 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 29.963 ns; Loc. = LCCOMB_X49_Y22_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.034 ns VotingControl:inst\|LessThan5~53 130 COMB LCCOMB_X49_Y22_N20 1 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 30.034 ns; Loc. = LCCOMB_X49_Y22_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.105 ns VotingControl:inst\|LessThan5~55 131 COMB LCCOMB_X49_Y22_N22 1 " "Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 30.105 ns; Loc. = LCCOMB_X49_Y22_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.176 ns VotingControl:inst\|LessThan5~57 132 COMB LCCOMB_X49_Y22_N24 1 " "Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 30.176 ns; Loc. = LCCOMB_X49_Y22_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.247 ns VotingControl:inst\|LessThan5~59 133 COMB LCCOMB_X49_Y22_N26 1 " "Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 30.247 ns; Loc. = LCCOMB_X49_Y22_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.318 ns VotingControl:inst\|LessThan5~61 134 COMB LCCOMB_X49_Y22_N28 1 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 30.318 ns; Loc. = LCCOMB_X49_Y22_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 30.728 ns VotingControl:inst\|LessThan5~62 135 COMB LCCOMB_X49_Y22_N30 37 " "Info: 135: + IC(0.000 ns) + CELL(0.410 ns) = 30.728 ns; Loc. = LCCOMB_X49_Y22_N30; Fanout = 37; COMB Node = 'VotingControl:inst\|LessThan5~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.150 ns) 31.975 ns VotingControl:inst\|h_count~191 136 COMB LCCOMB_X45_Y19_N16 2 " "Info: 136: + IC(1.097 ns) + CELL(0.150 ns) = 31.975 ns; Loc. = LCCOMB_X45_Y19_N16; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~191'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.393 ns) 33.053 ns VotingControl:inst\|LessThan6~1 137 COMB LCCOMB_X47_Y19_N0 1 " "Info: 137: + IC(0.685 ns) + CELL(0.393 ns) = 33.053 ns; Loc. = LCCOMB_X47_Y19_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.124 ns VotingControl:inst\|LessThan6~3 138 COMB LCCOMB_X47_Y19_N2 1 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 33.124 ns; Loc. = LCCOMB_X47_Y19_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.195 ns VotingControl:inst\|LessThan6~5 139 COMB LCCOMB_X47_Y19_N4 1 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 33.195 ns; Loc. = LCCOMB_X47_Y19_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.266 ns VotingControl:inst\|LessThan6~7 140 COMB LCCOMB_X47_Y19_N6 1 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 33.266 ns; Loc. = LCCOMB_X47_Y19_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.337 ns VotingControl:inst\|LessThan6~9 141 COMB LCCOMB_X47_Y19_N8 1 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 33.337 ns; Loc. = LCCOMB_X47_Y19_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.408 ns VotingControl:inst\|LessThan6~11 142 COMB LCCOMB_X47_Y19_N10 1 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 33.408 ns; Loc. = LCCOMB_X47_Y19_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.479 ns VotingControl:inst\|LessThan6~13 143 COMB LCCOMB_X47_Y19_N12 1 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 33.479 ns; Loc. = LCCOMB_X47_Y19_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 33.638 ns VotingControl:inst\|LessThan6~15 144 COMB LCCOMB_X47_Y19_N14 1 " "Info: 144: + IC(0.000 ns) + CELL(0.159 ns) = 33.638 ns; Loc. = LCCOMB_X47_Y19_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.709 ns VotingControl:inst\|LessThan6~17 145 COMB LCCOMB_X47_Y19_N16 1 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 33.709 ns; Loc. = LCCOMB_X47_Y19_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.780 ns VotingControl:inst\|LessThan6~19 146 COMB LCCOMB_X47_Y19_N18 1 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 33.780 ns; Loc. = LCCOMB_X47_Y19_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.851 ns VotingControl:inst\|LessThan6~21 147 COMB LCCOMB_X47_Y19_N20 1 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 33.851 ns; Loc. = LCCOMB_X47_Y19_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.922 ns VotingControl:inst\|LessThan6~23 148 COMB LCCOMB_X47_Y19_N22 1 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 33.922 ns; Loc. = LCCOMB_X47_Y19_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.993 ns VotingControl:inst\|LessThan6~25 149 COMB LCCOMB_X47_Y19_N24 1 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 33.993 ns; Loc. = LCCOMB_X47_Y19_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.064 ns VotingControl:inst\|LessThan6~27 150 COMB LCCOMB_X47_Y19_N26 1 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 34.064 ns; Loc. = LCCOMB_X47_Y19_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.135 ns VotingControl:inst\|LessThan6~29 151 COMB LCCOMB_X47_Y19_N28 1 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 34.135 ns; Loc. = LCCOMB_X47_Y19_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 34.281 ns VotingControl:inst\|LessThan6~31 152 COMB LCCOMB_X47_Y19_N30 1 " "Info: 152: + IC(0.000 ns) + CELL(0.146 ns) = 34.281 ns; Loc. = LCCOMB_X47_Y19_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.352 ns VotingControl:inst\|LessThan6~33 153 COMB LCCOMB_X47_Y18_N0 1 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 34.352 ns; Loc. = LCCOMB_X47_Y18_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.423 ns VotingControl:inst\|LessThan6~35 154 COMB LCCOMB_X47_Y18_N2 1 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 34.423 ns; Loc. = LCCOMB_X47_Y18_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.494 ns VotingControl:inst\|LessThan6~37 155 COMB LCCOMB_X47_Y18_N4 1 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 34.494 ns; Loc. = LCCOMB_X47_Y18_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.565 ns VotingControl:inst\|LessThan6~39 156 COMB LCCOMB_X47_Y18_N6 1 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 34.565 ns; Loc. = LCCOMB_X47_Y18_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.636 ns VotingControl:inst\|LessThan6~41 157 COMB LCCOMB_X47_Y18_N8 1 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 34.636 ns; Loc. = LCCOMB_X47_Y18_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.707 ns VotingControl:inst\|LessThan6~43 158 COMB LCCOMB_X47_Y18_N10 1 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 34.707 ns; Loc. = LCCOMB_X47_Y18_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.778 ns VotingControl:inst\|LessThan6~45 159 COMB LCCOMB_X47_Y18_N12 1 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 34.778 ns; Loc. = LCCOMB_X47_Y18_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 34.937 ns VotingControl:inst\|LessThan6~47 160 COMB LCCOMB_X47_Y18_N14 1 " "Info: 160: + IC(0.000 ns) + CELL(0.159 ns) = 34.937 ns; Loc. = LCCOMB_X47_Y18_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.008 ns VotingControl:inst\|LessThan6~49 161 COMB LCCOMB_X47_Y18_N16 1 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 35.008 ns; Loc. = LCCOMB_X47_Y18_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.079 ns VotingControl:inst\|LessThan6~51 162 COMB LCCOMB_X47_Y18_N18 1 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 35.079 ns; Loc. = LCCOMB_X47_Y18_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.150 ns VotingControl:inst\|LessThan6~53 163 COMB LCCOMB_X47_Y18_N20 1 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 35.150 ns; Loc. = LCCOMB_X47_Y18_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.221 ns VotingControl:inst\|LessThan6~55 164 COMB LCCOMB_X47_Y18_N22 1 " "Info: 164: + IC(0.000 ns) + CELL(0.071 ns) = 35.221 ns; Loc. = LCCOMB_X47_Y18_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.292 ns VotingControl:inst\|LessThan6~57 165 COMB LCCOMB_X47_Y18_N24 1 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 35.292 ns; Loc. = LCCOMB_X47_Y18_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.363 ns VotingControl:inst\|LessThan6~59 166 COMB LCCOMB_X47_Y18_N26 1 " "Info: 166: + IC(0.000 ns) + CELL(0.071 ns) = 35.363 ns; Loc. = LCCOMB_X47_Y18_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.434 ns VotingControl:inst\|LessThan6~61 167 COMB LCCOMB_X47_Y18_N28 1 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 35.434 ns; Loc. = LCCOMB_X47_Y18_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 35.844 ns VotingControl:inst\|LessThan6~62 168 COMB LCCOMB_X47_Y18_N30 38 " "Info: 168: + IC(0.000 ns) + CELL(0.410 ns) = 35.844 ns; Loc. = LCCOMB_X47_Y18_N30; Fanout = 38; COMB Node = 'VotingControl:inst\|LessThan6~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.150 ns) 37.010 ns VotingControl:inst\|h_count~220 169 COMB LCCOMB_X49_Y19_N24 2 " "Info: 169: + IC(1.016 ns) + CELL(0.150 ns) = 37.010 ns; Loc. = LCCOMB_X49_Y19_N24; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~220'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~220 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.393 ns) 38.388 ns VotingControl:inst\|LessThan7~7 170 COMB LCCOMB_X47_Y23_N6 1 " "Info: 170: + IC(0.985 ns) + CELL(0.393 ns) = 38.388 ns; Loc. = LCCOMB_X47_Y23_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { VotingControl:inst|h_count~220 VotingControl:inst|LessThan7~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.459 ns VotingControl:inst\|LessThan7~9 171 COMB LCCOMB_X47_Y23_N8 1 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 38.459 ns; Loc. = LCCOMB_X47_Y23_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~7 VotingControl:inst|LessThan7~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.530 ns VotingControl:inst\|LessThan7~11 172 COMB LCCOMB_X47_Y23_N10 1 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 38.530 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.601 ns VotingControl:inst\|LessThan7~13 173 COMB LCCOMB_X47_Y23_N12 1 " "Info: 173: + IC(0.000 ns) + CELL(0.071 ns) = 38.601 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 38.760 ns VotingControl:inst\|LessThan7~15 174 COMB LCCOMB_X47_Y23_N14 1 " "Info: 174: + IC(0.000 ns) + CELL(0.159 ns) = 38.760 ns; Loc. = LCCOMB_X47_Y23_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.831 ns VotingControl:inst\|LessThan7~17 175 COMB LCCOMB_X47_Y23_N16 1 " "Info: 175: + IC(0.000 ns) + CELL(0.071 ns) = 38.831 ns; Loc. = LCCOMB_X47_Y23_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.902 ns VotingControl:inst\|LessThan7~19 176 COMB LCCOMB_X47_Y23_N18 1 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 38.902 ns; Loc. = LCCOMB_X47_Y23_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.973 ns VotingControl:inst\|LessThan7~21 177 COMB LCCOMB_X47_Y23_N20 1 " "Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 38.973 ns; Loc. = LCCOMB_X47_Y23_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.044 ns VotingControl:inst\|LessThan7~23 178 COMB LCCOMB_X47_Y23_N22 1 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 39.044 ns; Loc. = LCCOMB_X47_Y23_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.115 ns VotingControl:inst\|LessThan7~25 179 COMB LCCOMB_X47_Y23_N24 1 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 39.115 ns; Loc. = LCCOMB_X47_Y23_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.186 ns VotingControl:inst\|LessThan7~27 180 COMB LCCOMB_X47_Y23_N26 1 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 39.186 ns; Loc. = LCCOMB_X47_Y23_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.257 ns VotingControl:inst\|LessThan7~29 181 COMB LCCOMB_X47_Y23_N28 1 " "Info: 181: + IC(0.000 ns) + CELL(0.071 ns) = 39.257 ns; Loc. = LCCOMB_X47_Y23_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 39.403 ns VotingControl:inst\|LessThan7~31 182 COMB LCCOMB_X47_Y23_N30 1 " "Info: 182: + IC(0.000 ns) + CELL(0.146 ns) = 39.403 ns; Loc. = LCCOMB_X47_Y23_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.474 ns VotingControl:inst\|LessThan7~33 183 COMB LCCOMB_X47_Y22_N0 1 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 39.474 ns; Loc. = LCCOMB_X47_Y22_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.545 ns VotingControl:inst\|LessThan7~35 184 COMB LCCOMB_X47_Y22_N2 1 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 39.545 ns; Loc. = LCCOMB_X47_Y22_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.616 ns VotingControl:inst\|LessThan7~37 185 COMB LCCOMB_X47_Y22_N4 1 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 39.616 ns; Loc. = LCCOMB_X47_Y22_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.687 ns VotingControl:inst\|LessThan7~39 186 COMB LCCOMB_X47_Y22_N6 1 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 39.687 ns; Loc. = LCCOMB_X47_Y22_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.758 ns VotingControl:inst\|LessThan7~41 187 COMB LCCOMB_X47_Y22_N8 1 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 39.758 ns; Loc. = LCCOMB_X47_Y22_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.829 ns VotingControl:inst\|LessThan7~43 188 COMB LCCOMB_X47_Y22_N10 1 " "Info: 188: + IC(0.000 ns) + CELL(0.071 ns) = 39.829 ns; Loc. = LCCOMB_X47_Y22_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.900 ns VotingControl:inst\|LessThan7~45 189 COMB LCCOMB_X47_Y22_N12 1 " "Info: 189: + IC(0.000 ns) + CELL(0.071 ns) = 39.900 ns; Loc. = LCCOMB_X47_Y22_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 40.059 ns VotingControl:inst\|LessThan7~47 190 COMB LCCOMB_X47_Y22_N14 1 " "Info: 190: + IC(0.000 ns) + CELL(0.159 ns) = 40.059 ns; Loc. = LCCOMB_X47_Y22_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.130 ns VotingControl:inst\|LessThan7~49 191 COMB LCCOMB_X47_Y22_N16 1 " "Info: 191: + IC(0.000 ns) + CELL(0.071 ns) = 40.130 ns; Loc. = LCCOMB_X47_Y22_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.201 ns VotingControl:inst\|LessThan7~51 192 COMB LCCOMB_X47_Y22_N18 1 " "Info: 192: + IC(0.000 ns) + CELL(0.071 ns) = 40.201 ns; Loc. = LCCOMB_X47_Y22_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.272 ns VotingControl:inst\|LessThan7~53 193 COMB LCCOMB_X47_Y22_N20 1 " "Info: 193: + IC(0.000 ns) + CELL(0.071 ns) = 40.272 ns; Loc. = LCCOMB_X47_Y22_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.343 ns VotingControl:inst\|LessThan7~55 194 COMB LCCOMB_X47_Y22_N22 1 " "Info: 194: + IC(0.000 ns) + CELL(0.071 ns) = 40.343 ns; Loc. = LCCOMB_X47_Y22_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.414 ns VotingControl:inst\|LessThan7~57 195 COMB LCCOMB_X47_Y22_N24 1 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 40.414 ns; Loc. = LCCOMB_X47_Y22_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.485 ns VotingControl:inst\|LessThan7~59 196 COMB LCCOMB_X47_Y22_N26 1 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 40.485 ns; Loc. = LCCOMB_X47_Y22_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.556 ns VotingControl:inst\|LessThan7~61 197 COMB LCCOMB_X47_Y22_N28 1 " "Info: 197: + IC(0.000 ns) + CELL(0.071 ns) = 40.556 ns; Loc. = LCCOMB_X47_Y22_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 40.966 ns VotingControl:inst\|LessThan7~62 198 COMB LCCOMB_X47_Y22_N30 10 " "Info: 198: + IC(0.000 ns) + CELL(0.410 ns) = 40.966 ns; Loc. = LCCOMB_X47_Y22_N30; Fanout = 10; COMB Node = 'VotingControl:inst\|LessThan7~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.275 ns) 42.028 ns VotingControl:inst\|currHighState~0 199 COMB LCCOMB_X47_Y21_N0 31 " "Info: 199: + IC(0.787 ns) + CELL(0.275 ns) = 42.028 ns; Loc. = LCCOMB_X47_Y21_N0; Fanout = 31; COMB Node = 'VotingControl:inst\|currHighState~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.275 ns) 43.128 ns VotingControl:inst\|h_count\[10\]~29 200 COMB LCCOMB_X48_Y17_N18 2 " "Info: 200: + IC(0.825 ns) + CELL(0.275 ns) = 43.128 ns; Loc. = LCCOMB_X48_Y17_N18; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count\[10\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { VotingControl:inst|currHighState~0 VotingControl:inst|h_count[10]~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.393 ns) 44.544 ns VotingControl:inst\|LessThan8~21 201 COMB LCCOMB_X46_Y21_N20 1 " "Info: 201: + IC(1.023 ns) + CELL(0.393 ns) = 44.544 ns; Loc. = LCCOMB_X46_Y21_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { VotingControl:inst|h_count[10]~29 VotingControl:inst|LessThan8~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.615 ns VotingControl:inst\|LessThan8~23 202 COMB LCCOMB_X46_Y21_N22 1 " "Info: 202: + IC(0.000 ns) + CELL(0.071 ns) = 44.615 ns; Loc. = LCCOMB_X46_Y21_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~21 VotingControl:inst|LessThan8~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.686 ns VotingControl:inst\|LessThan8~25 203 COMB LCCOMB_X46_Y21_N24 1 " "Info: 203: + IC(0.000 ns) + CELL(0.071 ns) = 44.686 ns; Loc. = LCCOMB_X46_Y21_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~23 VotingControl:inst|LessThan8~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.757 ns VotingControl:inst\|LessThan8~27 204 COMB LCCOMB_X46_Y21_N26 1 " "Info: 204: + IC(0.000 ns) + CELL(0.071 ns) = 44.757 ns; Loc. = LCCOMB_X46_Y21_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.828 ns VotingControl:inst\|LessThan8~29 205 COMB LCCOMB_X46_Y21_N28 1 " "Info: 205: + IC(0.000 ns) + CELL(0.071 ns) = 44.828 ns; Loc. = LCCOMB_X46_Y21_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 44.974 ns VotingControl:inst\|LessThan8~31 206 COMB LCCOMB_X46_Y21_N30 1 " "Info: 206: + IC(0.000 ns) + CELL(0.146 ns) = 44.974 ns; Loc. = LCCOMB_X46_Y21_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.045 ns VotingControl:inst\|LessThan8~33 207 COMB LCCOMB_X46_Y20_N0 1 " "Info: 207: + IC(0.000 ns) + CELL(0.071 ns) = 45.045 ns; Loc. = LCCOMB_X46_Y20_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.116 ns VotingControl:inst\|LessThan8~35 208 COMB LCCOMB_X46_Y20_N2 1 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 45.116 ns; Loc. = LCCOMB_X46_Y20_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.187 ns VotingControl:inst\|LessThan8~37 209 COMB LCCOMB_X46_Y20_N4 1 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 45.187 ns; Loc. = LCCOMB_X46_Y20_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.258 ns VotingControl:inst\|LessThan8~39 210 COMB LCCOMB_X46_Y20_N6 1 " "Info: 210: + IC(0.000 ns) + CELL(0.071 ns) = 45.258 ns; Loc. = LCCOMB_X46_Y20_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.329 ns VotingControl:inst\|LessThan8~41 211 COMB LCCOMB_X46_Y20_N8 1 " "Info: 211: + IC(0.000 ns) + CELL(0.071 ns) = 45.329 ns; Loc. = LCCOMB_X46_Y20_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.400 ns VotingControl:inst\|LessThan8~43 212 COMB LCCOMB_X46_Y20_N10 1 " "Info: 212: + IC(0.000 ns) + CELL(0.071 ns) = 45.400 ns; Loc. = LCCOMB_X46_Y20_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.471 ns VotingControl:inst\|LessThan8~45 213 COMB LCCOMB_X46_Y20_N12 1 " "Info: 213: + IC(0.000 ns) + CELL(0.071 ns) = 45.471 ns; Loc. = LCCOMB_X46_Y20_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 45.630 ns VotingControl:inst\|LessThan8~47 214 COMB LCCOMB_X46_Y20_N14 1 " "Info: 214: + IC(0.000 ns) + CELL(0.159 ns) = 45.630 ns; Loc. = LCCOMB_X46_Y20_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.701 ns VotingControl:inst\|LessThan8~49 215 COMB LCCOMB_X46_Y20_N16 1 " "Info: 215: + IC(0.000 ns) + CELL(0.071 ns) = 45.701 ns; Loc. = LCCOMB_X46_Y20_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.772 ns VotingControl:inst\|LessThan8~51 216 COMB LCCOMB_X46_Y20_N18 1 " "Info: 216: + IC(0.000 ns) + CELL(0.071 ns) = 45.772 ns; Loc. = LCCOMB_X46_Y20_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.843 ns VotingControl:inst\|LessThan8~53 217 COMB LCCOMB_X46_Y20_N20 1 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 45.843 ns; Loc. = LCCOMB_X46_Y20_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.914 ns VotingControl:inst\|LessThan8~55 218 COMB LCCOMB_X46_Y20_N22 1 " "Info: 218: + IC(0.000 ns) + CELL(0.071 ns) = 45.914 ns; Loc. = LCCOMB_X46_Y20_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.985 ns VotingControl:inst\|LessThan8~57 219 COMB LCCOMB_X46_Y20_N24 1 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 45.985 ns; Loc. = LCCOMB_X46_Y20_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.056 ns VotingControl:inst\|LessThan8~59 220 COMB LCCOMB_X46_Y20_N26 1 " "Info: 220: + IC(0.000 ns) + CELL(0.071 ns) = 46.056 ns; Loc. = LCCOMB_X46_Y20_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.127 ns VotingControl:inst\|LessThan8~61 221 COMB LCCOMB_X46_Y20_N28 1 " "Info: 221: + IC(0.000 ns) + CELL(0.071 ns) = 46.127 ns; Loc. = LCCOMB_X46_Y20_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 46.537 ns VotingControl:inst\|LessThan8~62 222 COMB LCCOMB_X46_Y20_N30 10 " "Info: 222: + IC(0.000 ns) + CELL(0.410 ns) = 46.537 ns; Loc. = LCCOMB_X46_Y20_N30; Fanout = 10; COMB Node = 'VotingControl:inst\|LessThan8~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.150 ns) 47.433 ns VotingControl:inst\|currHighState~1 223 COMB LCCOMB_X47_Y21_N6 31 " "Info: 223: + IC(0.746 ns) + CELL(0.150 ns) = 47.433 ns; Loc. = LCCOMB_X47_Y21_N6; Fanout = 31; COMB Node = 'VotingControl:inst\|currHighState~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.659 ns) 49.182 ns VotingControl:inst\|h_count\[26\] 224 REG LCFF_X48_Y16_N1 2 " "Info: 224: + IC(1.090 ns) + CELL(0.659 ns) = 49.182 ns; Loc. = LCFF_X48_Y16_N1; Fanout = 2; REG Node = 'VotingControl:inst\|h_count\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { VotingControl:inst|currHighState~1 VotingControl:inst|h_count[26] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.224 ns ( 51.29 % ) " "Info: Total cell delay = 25.224 ns ( 51.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.958 ns ( 48.71 % ) " "Info: Total interconnect delay = 23.958 ns ( 48.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "49.182 ns" { input[3] VotingControl:inst|Equal2~0 VotingControl:inst|Equal2~1 VotingControl:inst|h_count~63 VotingControl:inst|LessThan2~1 VotingControl:inst|LessThan2~3 VotingControl:inst|LessThan2~5 VotingControl:inst|LessThan2~7 VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~95 VotingControl:inst|LessThan3~1 VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~220 VotingControl:inst|LessThan7~7 VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 VotingControl:inst|h_count[10]~29 VotingControl:inst|LessThan8~21 VotingControl:inst|LessThan8~23 VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~1 VotingControl:inst|h_count[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "49.182 ns" { input[3] {} input[3]~combout {} VotingControl:inst|Equal2~0 {} VotingControl:inst|Equal2~1 {} VotingControl:inst|h_count~63 {} VotingControl:inst|LessThan2~1 {} VotingControl:inst|LessThan2~3 {} VotingControl:inst|LessThan2~5 {} VotingControl:inst|LessThan2~7 {} VotingControl:inst|LessThan2~9 {} VotingControl:inst|LessThan2~11 {} VotingControl:inst|LessThan2~13 {} VotingControl:inst|LessThan2~15 {} VotingControl:inst|LessThan2~17 {} VotingControl:inst|LessThan2~19 {} VotingControl:inst|LessThan2~21 {} VotingControl:inst|LessThan2~23 {} VotingControl:inst|LessThan2~25 {} VotingControl:inst|LessThan2~27 {} VotingControl:inst|LessThan2~29 {} VotingControl:inst|LessThan2~31 {} VotingControl:inst|LessThan2~33 {} VotingControl:inst|LessThan2~35 {} VotingControl:inst|LessThan2~37 {} VotingControl:inst|LessThan2~39 {} VotingControl:inst|LessThan2~41 {} VotingControl:inst|LessThan2~43 {} VotingControl:inst|LessThan2~45 {} VotingControl:inst|LessThan2~47 {} VotingControl:inst|LessThan2~49 {} VotingControl:inst|LessThan2~51 {} VotingControl:inst|LessThan2~53 {} VotingControl:inst|LessThan2~55 {} VotingControl:inst|LessThan2~57 {} VotingControl:inst|LessThan2~59 {} VotingControl:inst|LessThan2~61 {} VotingControl:inst|LessThan2~62 {} VotingControl:inst|h_count~95 {} VotingControl:inst|LessThan3~1 {} VotingControl:inst|LessThan3~3 {} VotingControl:inst|LessThan3~5 {} VotingControl:inst|LessThan3~7 {} VotingControl:inst|LessThan3~9 {} VotingControl:inst|LessThan3~11 {} VotingControl:inst|LessThan3~13 {} VotingControl:inst|LessThan3~15 {} VotingControl:inst|LessThan3~17 {} VotingControl:inst|LessThan3~19 {} VotingControl:inst|LessThan3~21 {} VotingControl:inst|LessThan3~23 {} VotingControl:inst|LessThan3~25 {} VotingControl:inst|LessThan3~27 {} VotingControl:inst|LessThan3~29 {} VotingControl:inst|LessThan3~31 {} VotingControl:inst|LessThan3~33 {} VotingControl:inst|LessThan3~35 {} VotingControl:inst|LessThan3~37 {} VotingControl:inst|LessThan3~39 {} VotingControl:inst|LessThan3~41 {} VotingControl:inst|LessThan3~43 {} VotingControl:inst|LessThan3~45 {} VotingControl:inst|LessThan3~47 {} VotingControl:inst|LessThan3~49 {} VotingControl:inst|LessThan3~51 {} VotingControl:inst|LessThan3~53 {} VotingControl:inst|LessThan3~55 {} VotingControl:inst|LessThan3~57 {} VotingControl:inst|LessThan3~59 {} VotingControl:inst|LessThan3~61 {} VotingControl:inst|LessThan3~62 {} VotingControl:inst|h_count~127 {} VotingControl:inst|LessThan4~1 {} VotingControl:inst|LessThan4~3 {} VotingControl:inst|LessThan4~5 {} VotingControl:inst|LessThan4~7 {} VotingControl:inst|LessThan4~9 {} VotingControl:inst|LessThan4~11 {} VotingControl:inst|LessThan4~13 {} VotingControl:inst|LessThan4~15 {} VotingControl:inst|LessThan4~17 {} VotingControl:inst|LessThan4~19 {} VotingControl:inst|LessThan4~21 {} VotingControl:inst|LessThan4~23 {} VotingControl:inst|LessThan4~25 {} VotingControl:inst|LessThan4~27 {} VotingControl:inst|LessThan4~29 {} VotingControl:inst|LessThan4~31 {} VotingControl:inst|LessThan4~33 {} VotingControl:inst|LessThan4~35 {} VotingControl:inst|LessThan4~37 {} VotingControl:inst|LessThan4~39 {} VotingControl:inst|LessThan4~41 {} VotingControl:inst|LessThan4~43 {} VotingControl:inst|LessThan4~45 {} VotingControl:inst|LessThan4~47 {} VotingControl:inst|LessThan4~49 {} VotingControl:inst|LessThan4~51 {} VotingControl:inst|LessThan4~53 {} VotingControl:inst|LessThan4~55 {} VotingControl:inst|LessThan4~57 {} VotingControl:inst|LessThan4~59 {} VotingControl:inst|LessThan4~61 {} VotingControl:inst|LessThan4~62 {} VotingControl:inst|h_count~159 {} VotingControl:inst|LessThan5~1 {} VotingControl:inst|LessThan5~3 {} VotingControl:inst|LessThan5~5 {} VotingControl:inst|LessThan5~7 {} VotingControl:inst|LessThan5~9 {} VotingControl:inst|LessThan5~11 {} VotingControl:inst|LessThan5~13 {} VotingControl:inst|LessThan5~15 {} VotingControl:inst|LessThan5~17 {} VotingControl:inst|LessThan5~19 {} VotingControl:inst|LessThan5~21 {} VotingControl:inst|LessThan5~23 {} VotingControl:inst|LessThan5~25 {} VotingControl:inst|LessThan5~27 {} VotingControl:inst|LessThan5~29 {} VotingControl:inst|LessThan5~31 {} VotingControl:inst|LessThan5~33 {} VotingControl:inst|LessThan5~35 {} VotingControl:inst|LessThan5~37 {} VotingControl:inst|LessThan5~39 {} VotingControl:inst|LessThan5~41 {} VotingControl:inst|LessThan5~43 {} VotingControl:inst|LessThan5~45 {} VotingControl:inst|LessThan5~47 {} VotingControl:inst|LessThan5~49 {} VotingControl:inst|LessThan5~51 {} VotingControl:inst|LessThan5~53 {} VotingControl:inst|LessThan5~55 {} VotingControl:inst|LessThan5~57 {} VotingControl:inst|LessThan5~59 {} VotingControl:inst|LessThan5~61 {} VotingControl:inst|LessThan5~62 {} VotingControl:inst|h_count~191 {} VotingControl:inst|LessThan6~1 {} VotingControl:inst|LessThan6~3 {} VotingControl:inst|LessThan6~5 {} VotingControl:inst|LessThan6~7 {} VotingControl:inst|LessThan6~9 {} VotingControl:inst|LessThan6~11 {} VotingControl:inst|LessThan6~13 {} VotingControl:inst|LessThan6~15 {} VotingControl:inst|LessThan6~17 {} VotingControl:inst|LessThan6~19 {} VotingControl:inst|LessThan6~21 {} VotingControl:inst|LessThan6~23 {} VotingControl:inst|LessThan6~25 {} VotingControl:inst|LessThan6~27 {} VotingControl:inst|LessThan6~29 {} VotingControl:inst|LessThan6~31 {} VotingControl:inst|LessThan6~33 {} VotingControl:inst|LessThan6~35 {} VotingControl:inst|LessThan6~37 {} VotingControl:inst|LessThan6~39 {} VotingControl:inst|LessThan6~41 {} VotingControl:inst|LessThan6~43 {} VotingControl:inst|LessThan6~45 {} VotingControl:inst|LessThan6~47 {} VotingControl:inst|LessThan6~49 {} VotingControl:inst|LessThan6~51 {} VotingControl:inst|LessThan6~53 {} VotingControl:inst|LessThan6~55 {} VotingControl:inst|LessThan6~57 {} VotingControl:inst|LessThan6~59 {} VotingControl:inst|LessThan6~61 {} VotingControl:inst|LessThan6~62 {} VotingControl:inst|h_count~220 {} VotingControl:inst|LessThan7~7 {} VotingControl:inst|LessThan7~9 {} VotingControl:inst|LessThan7~11 {} VotingControl:inst|LessThan7~13 {} VotingControl:inst|LessThan7~15 {} VotingControl:inst|LessThan7~17 {} VotingControl:inst|LessThan7~19 {} VotingControl:inst|LessThan7~21 {} VotingControl:inst|LessThan7~23 {} VotingControl:inst|LessThan7~25 {} VotingControl:inst|LessThan7~27 {} VotingControl:inst|LessThan7~29 {} VotingControl:inst|LessThan7~31 {} VotingControl:inst|LessThan7~33 {} VotingControl:inst|LessThan7~35 {} VotingControl:inst|LessThan7~37 {} VotingControl:inst|LessThan7~39 {} VotingControl:inst|LessThan7~41 {} VotingControl:inst|LessThan7~43 {} VotingControl:inst|LessThan7~45 {} VotingControl:inst|LessThan7~47 {} VotingControl:inst|LessThan7~49 {} VotingControl:inst|LessThan7~51 {} VotingControl:inst|LessThan7~53 {} VotingControl:inst|LessThan7~55 {} VotingControl:inst|LessThan7~57 {} VotingControl:inst|LessThan7~59 {} VotingControl:inst|LessThan7~61 {} VotingControl:inst|LessThan7~62 {} VotingControl:inst|currHighState~0 {} VotingControl:inst|h_count[10]~29 {} VotingControl:inst|LessThan8~21 {} VotingControl:inst|LessThan8~23 {} VotingControl:inst|LessThan8~25 {} VotingControl:inst|LessThan8~27 {} VotingControl:inst|LessThan8~29 {} VotingControl:inst|LessThan8~31 {} VotingControl:inst|LessThan8~33 {} VotingControl:inst|LessThan8~35 {} VotingControl:inst|LessThan8~37 {} VotingControl:inst|LessThan8~39 {} VotingControl:inst|LessThan8~41 {} VotingControl:inst|LessThan8~43 {} VotingControl:inst|LessThan8~45 {} VotingControl:inst|LessThan8~47 {} VotingControl:inst|LessThan8~49 {} VotingControl:inst|LessThan8~51 {} VotingControl:inst|LessThan8~53 {} VotingControl:inst|LessThan8~55 {} VotingControl:inst|LessThan8~57 {} VotingControl:inst|LessThan8~59 {} VotingControl:inst|LessThan8~61 {} VotingControl:inst|LessThan8~62 {} VotingControl:inst|currHighState~1 {} VotingControl:inst|h_count[26] {} } { 0.000ns 0.000ns 5.945ns 0.475ns 2.072ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.060ns 1.189ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.955ns 0.988ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.052ns 0.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.097ns 0.685ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.016ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.787ns 0.825ns 1.023ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.746ns 1.090ns } { 0.000ns 0.850ns 0.275ns 0.275ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 337 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 337; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns VotingControl:inst\|h_count\[26\] 3 REG LCFF_X48_Y16_N1 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X48_Y16_N1; Fanout = 2; REG Node = 'VotingControl:inst\|h_count\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl VotingControl:inst|h_count[26] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl VotingControl:inst|h_count[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[26] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "49.182 ns" { input[3] VotingControl:inst|Equal2~0 VotingControl:inst|Equal2~1 VotingControl:inst|h_count~63 VotingControl:inst|LessThan2~1 VotingControl:inst|LessThan2~3 VotingControl:inst|LessThan2~5 VotingControl:inst|LessThan2~7 VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~95 VotingControl:inst|LessThan3~1 VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~220 VotingControl:inst|LessThan7~7 VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 VotingControl:inst|h_count[10]~29 VotingControl:inst|LessThan8~21 VotingControl:inst|LessThan8~23 VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~1 VotingControl:inst|h_count[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "49.182 ns" { input[3] {} input[3]~combout {} VotingControl:inst|Equal2~0 {} VotingControl:inst|Equal2~1 {} VotingControl:inst|h_count~63 {} VotingControl:inst|LessThan2~1 {} VotingControl:inst|LessThan2~3 {} VotingControl:inst|LessThan2~5 {} VotingControl:inst|LessThan2~7 {} VotingControl:inst|LessThan2~9 {} VotingControl:inst|LessThan2~11 {} VotingControl:inst|LessThan2~13 {} VotingControl:inst|LessThan2~15 {} VotingControl:inst|LessThan2~17 {} VotingControl:inst|LessThan2~19 {} VotingControl:inst|LessThan2~21 {} VotingControl:inst|LessThan2~23 {} VotingControl:inst|LessThan2~25 {} VotingControl:inst|LessThan2~27 {} VotingControl:inst|LessThan2~29 {} VotingControl:inst|LessThan2~31 {} VotingControl:inst|LessThan2~33 {} VotingControl:inst|LessThan2~35 {} VotingControl:inst|LessThan2~37 {} VotingControl:inst|LessThan2~39 {} VotingControl:inst|LessThan2~41 {} VotingControl:inst|LessThan2~43 {} VotingControl:inst|LessThan2~45 {} VotingControl:inst|LessThan2~47 {} VotingControl:inst|LessThan2~49 {} VotingControl:inst|LessThan2~51 {} VotingControl:inst|LessThan2~53 {} VotingControl:inst|LessThan2~55 {} VotingControl:inst|LessThan2~57 {} VotingControl:inst|LessThan2~59 {} VotingControl:inst|LessThan2~61 {} VotingControl:inst|LessThan2~62 {} VotingControl:inst|h_count~95 {} VotingControl:inst|LessThan3~1 {} VotingControl:inst|LessThan3~3 {} VotingControl:inst|LessThan3~5 {} VotingControl:inst|LessThan3~7 {} VotingControl:inst|LessThan3~9 {} VotingControl:inst|LessThan3~11 {} VotingControl:inst|LessThan3~13 {} VotingControl:inst|LessThan3~15 {} VotingControl:inst|LessThan3~17 {} VotingControl:inst|LessThan3~19 {} VotingControl:inst|LessThan3~21 {} VotingControl:inst|LessThan3~23 {} VotingControl:inst|LessThan3~25 {} VotingControl:inst|LessThan3~27 {} VotingControl:inst|LessThan3~29 {} VotingControl:inst|LessThan3~31 {} VotingControl:inst|LessThan3~33 {} VotingControl:inst|LessThan3~35 {} VotingControl:inst|LessThan3~37 {} VotingControl:inst|LessThan3~39 {} VotingControl:inst|LessThan3~41 {} VotingControl:inst|LessThan3~43 {} VotingControl:inst|LessThan3~45 {} VotingControl:inst|LessThan3~47 {} VotingControl:inst|LessThan3~49 {} VotingControl:inst|LessThan3~51 {} VotingControl:inst|LessThan3~53 {} VotingControl:inst|LessThan3~55 {} VotingControl:inst|LessThan3~57 {} VotingControl:inst|LessThan3~59 {} VotingControl:inst|LessThan3~61 {} VotingControl:inst|LessThan3~62 {} VotingControl:inst|h_count~127 {} VotingControl:inst|LessThan4~1 {} VotingControl:inst|LessThan4~3 {} VotingControl:inst|LessThan4~5 {} VotingControl:inst|LessThan4~7 {} VotingControl:inst|LessThan4~9 {} VotingControl:inst|LessThan4~11 {} VotingControl:inst|LessThan4~13 {} VotingControl:inst|LessThan4~15 {} VotingControl:inst|LessThan4~17 {} VotingControl:inst|LessThan4~19 {} VotingControl:inst|LessThan4~21 {} VotingControl:inst|LessThan4~23 {} VotingControl:inst|LessThan4~25 {} VotingControl:inst|LessThan4~27 {} VotingControl:inst|LessThan4~29 {} VotingControl:inst|LessThan4~31 {} VotingControl:inst|LessThan4~33 {} VotingControl:inst|LessThan4~35 {} VotingControl:inst|LessThan4~37 {} VotingControl:inst|LessThan4~39 {} VotingControl:inst|LessThan4~41 {} VotingControl:inst|LessThan4~43 {} VotingControl:inst|LessThan4~45 {} VotingControl:inst|LessThan4~47 {} VotingControl:inst|LessThan4~49 {} VotingControl:inst|LessThan4~51 {} VotingControl:inst|LessThan4~53 {} VotingControl:inst|LessThan4~55 {} VotingControl:inst|LessThan4~57 {} VotingControl:inst|LessThan4~59 {} VotingControl:inst|LessThan4~61 {} VotingControl:inst|LessThan4~62 {} VotingControl:inst|h_count~159 {} VotingControl:inst|LessThan5~1 {} VotingControl:inst|LessThan5~3 {} VotingControl:inst|LessThan5~5 {} VotingControl:inst|LessThan5~7 {} VotingControl:inst|LessThan5~9 {} VotingControl:inst|LessThan5~11 {} VotingControl:inst|LessThan5~13 {} VotingControl:inst|LessThan5~15 {} VotingControl:inst|LessThan5~17 {} VotingControl:inst|LessThan5~19 {} VotingControl:inst|LessThan5~21 {} VotingControl:inst|LessThan5~23 {} VotingControl:inst|LessThan5~25 {} VotingControl:inst|LessThan5~27 {} VotingControl:inst|LessThan5~29 {} VotingControl:inst|LessThan5~31 {} VotingControl:inst|LessThan5~33 {} VotingControl:inst|LessThan5~35 {} VotingControl:inst|LessThan5~37 {} VotingControl:inst|LessThan5~39 {} VotingControl:inst|LessThan5~41 {} VotingControl:inst|LessThan5~43 {} VotingControl:inst|LessThan5~45 {} VotingControl:inst|LessThan5~47 {} VotingControl:inst|LessThan5~49 {} VotingControl:inst|LessThan5~51 {} VotingControl:inst|LessThan5~53 {} VotingControl:inst|LessThan5~55 {} VotingControl:inst|LessThan5~57 {} VotingControl:inst|LessThan5~59 {} VotingControl:inst|LessThan5~61 {} VotingControl:inst|LessThan5~62 {} VotingControl:inst|h_count~191 {} VotingControl:inst|LessThan6~1 {} VotingControl:inst|LessThan6~3 {} VotingControl:inst|LessThan6~5 {} VotingControl:inst|LessThan6~7 {} VotingControl:inst|LessThan6~9 {} VotingControl:inst|LessThan6~11 {} VotingControl:inst|LessThan6~13 {} VotingControl:inst|LessThan6~15 {} VotingControl:inst|LessThan6~17 {} VotingControl:inst|LessThan6~19 {} VotingControl:inst|LessThan6~21 {} VotingControl:inst|LessThan6~23 {} VotingControl:inst|LessThan6~25 {} VotingControl:inst|LessThan6~27 {} VotingControl:inst|LessThan6~29 {} VotingControl:inst|LessThan6~31 {} VotingControl:inst|LessThan6~33 {} VotingControl:inst|LessThan6~35 {} VotingControl:inst|LessThan6~37 {} VotingControl:inst|LessThan6~39 {} VotingControl:inst|LessThan6~41 {} VotingControl:inst|LessThan6~43 {} VotingControl:inst|LessThan6~45 {} VotingControl:inst|LessThan6~47 {} VotingControl:inst|LessThan6~49 {} VotingControl:inst|LessThan6~51 {} VotingControl:inst|LessThan6~53 {} VotingControl:inst|LessThan6~55 {} VotingControl:inst|LessThan6~57 {} VotingControl:inst|LessThan6~59 {} VotingControl:inst|LessThan6~61 {} VotingControl:inst|LessThan6~62 {} VotingControl:inst|h_count~220 {} VotingControl:inst|LessThan7~7 {} VotingControl:inst|LessThan7~9 {} VotingControl:inst|LessThan7~11 {} VotingControl:inst|LessThan7~13 {} VotingControl:inst|LessThan7~15 {} VotingControl:inst|LessThan7~17 {} VotingControl:inst|LessThan7~19 {} VotingControl:inst|LessThan7~21 {} VotingControl:inst|LessThan7~23 {} VotingControl:inst|LessThan7~25 {} VotingControl:inst|LessThan7~27 {} VotingControl:inst|LessThan7~29 {} VotingControl:inst|LessThan7~31 {} VotingControl:inst|LessThan7~33 {} VotingControl:inst|LessThan7~35 {} VotingControl:inst|LessThan7~37 {} VotingControl:inst|LessThan7~39 {} VotingControl:inst|LessThan7~41 {} VotingControl:inst|LessThan7~43 {} VotingControl:inst|LessThan7~45 {} VotingControl:inst|LessThan7~47 {} VotingControl:inst|LessThan7~49 {} VotingControl:inst|LessThan7~51 {} VotingControl:inst|LessThan7~53 {} VotingControl:inst|LessThan7~55 {} VotingControl:inst|LessThan7~57 {} VotingControl:inst|LessThan7~59 {} VotingControl:inst|LessThan7~61 {} VotingControl:inst|LessThan7~62 {} VotingControl:inst|currHighState~0 {} VotingControl:inst|h_count[10]~29 {} VotingControl:inst|LessThan8~21 {} VotingControl:inst|LessThan8~23 {} VotingControl:inst|LessThan8~25 {} VotingControl:inst|LessThan8~27 {} VotingControl:inst|LessThan8~29 {} VotingControl:inst|LessThan8~31 {} VotingControl:inst|LessThan8~33 {} VotingControl:inst|LessThan8~35 {} VotingControl:inst|LessThan8~37 {} VotingControl:inst|LessThan8~39 {} VotingControl:inst|LessThan8~41 {} VotingControl:inst|LessThan8~43 {} VotingControl:inst|LessThan8~45 {} VotingControl:inst|LessThan8~47 {} VotingControl:inst|LessThan8~49 {} VotingControl:inst|LessThan8~51 {} VotingControl:inst|LessThan8~53 {} VotingControl:inst|LessThan8~55 {} VotingControl:inst|LessThan8~57 {} VotingControl:inst|LessThan8~59 {} VotingControl:inst|LessThan8~61 {} VotingControl:inst|LessThan8~62 {} VotingControl:inst|currHighState~1 {} VotingControl:inst|h_count[26] {} } { 0.000ns 0.000ns 5.945ns 0.475ns 2.072ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.060ns 1.189ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.955ns 0.988ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.052ns 0.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.097ns 0.685ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.016ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.787ns 0.825ns 1.023ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.746ns 1.090ns } { 0.000ns 0.850ns 0.275ns 0.275ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.659ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl VotingControl:inst|h_count[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[26] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[5\] VotingControl:inst\|out\[5\] 8.503 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[5\]\" through register \"VotingControl:inst\|out\[5\]\" is 8.503 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.666 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 337 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 337; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns VotingControl:inst\|out\[5\] 3 REG LCFF_X50_Y22_N21 1 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X50_Y22_N21; Fanout = 1; REG Node = 'VotingControl:inst\|out\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk~clkctrl VotingControl:inst|out[5] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl VotingControl:inst|out[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|out[5] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.587 ns + Longest register pin " "Info: + Longest register to pin delay is 5.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VotingControl:inst\|out\[5\] 1 REG LCFF_X50_Y22_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y22_N21; Fanout = 1; REG Node = 'VotingControl:inst\|out\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VotingControl:inst|out[5] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.819 ns) + CELL(2.768 ns) 5.587 ns output\[5\] 2 PIN PIN_V17 0 " "Info: 2: + IC(2.819 ns) + CELL(2.768 ns) = 5.587 ns; Loc. = PIN_V17; Fanout = 0; PIN Node = 'output\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { VotingControl:inst|out[5] output[5] } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 480 656 176 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.768 ns ( 49.54 % ) " "Info: Total cell delay = 2.768 ns ( 49.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.819 ns ( 50.46 % ) " "Info: Total interconnect delay = 2.819 ns ( 50.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { VotingControl:inst|out[5] output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { VotingControl:inst|out[5] {} output[5] {} } { 0.000ns 2.819ns } { 0.000ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl VotingControl:inst|out[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|out[5] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { VotingControl:inst|out[5] output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { VotingControl:inst|out[5] {} output[5] {} } { 0.000ns 2.819ns } { 0.000ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "VotingControl:inst\|h_count\[6\] input\[6\] clk -1.574 ns register " "Info: th for register \"VotingControl:inst\|h_count\[6\]\" (data pin = \"input\[6\]\", clock pin = \"clk\") is -1.574 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.679 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 337 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 337; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns VotingControl:inst\|h_count\[6\] 3 REG LCFF_X47_Y21_N11 3 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X47_Y21_N11; Fanout = 3; REG Node = 'VotingControl:inst\|h_count\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk~clkctrl VotingControl:inst|h_count[6] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl VotingControl:inst|h_count[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[6] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.519 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns input\[6\] 1 PIN PIN_D13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 7; PIN Node = 'input\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 32 200 176 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.592 ns) + CELL(0.413 ns) 3.984 ns VotingControl:inst\|currHighState~0 2 COMB LCCOMB_X47_Y21_N0 31 " "Info: 2: + IC(2.592 ns) + CELL(0.413 ns) = 3.984 ns; Loc. = LCCOMB_X47_Y21_N0; Fanout = 31; COMB Node = 'VotingControl:inst\|currHighState~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { input[6] VotingControl:inst|currHighState~0 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.150 ns) 4.435 ns VotingControl:inst\|h_count\[6\]~1 3 COMB LCCOMB_X47_Y21_N10 2 " "Info: 3: + IC(0.301 ns) + CELL(0.150 ns) = 4.435 ns; Loc. = LCCOMB_X47_Y21_N10; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.451 ns" { VotingControl:inst|currHighState~0 VotingControl:inst|h_count[6]~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.519 ns VotingControl:inst\|h_count\[6\] 4 REG LCFF_X47_Y21_N11 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.519 ns; Loc. = LCFF_X47_Y21_N11; Fanout = 3; REG Node = 'VotingControl:inst\|h_count\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VotingControl:inst|h_count[6]~1 VotingControl:inst|h_count[6] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 35.98 % ) " "Info: Total cell delay = 1.626 ns ( 35.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.893 ns ( 64.02 % ) " "Info: Total interconnect delay = 2.893 ns ( 64.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.519 ns" { input[6] VotingControl:inst|currHighState~0 VotingControl:inst|h_count[6]~1 VotingControl:inst|h_count[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.519 ns" { input[6] {} input[6]~combout {} VotingControl:inst|currHighState~0 {} VotingControl:inst|h_count[6]~1 {} VotingControl:inst|h_count[6] {} } { 0.000ns 0.000ns 2.592ns 0.301ns 0.000ns } { 0.000ns 0.979ns 0.413ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl VotingControl:inst|h_count[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[6] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.519 ns" { input[6] VotingControl:inst|currHighState~0 VotingControl:inst|h_count[6]~1 VotingControl:inst|h_count[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.519 ns" { input[6] {} input[6]~combout {} VotingControl:inst|currHighState~0 {} VotingControl:inst|h_count[6]~1 {} VotingControl:inst|h_count[6] {} } { 0.000ns 0.000ns 2.592ns 0.301ns 0.000ns } { 0.000ns 0.979ns 0.413ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 22:21:40 2010 " "Info: Processing ended: Tue Mar 09 22:21:40 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
