#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Dec 26 16:52:57 2022
# Process ID: 9788
# Current directory: C:/Users/vikto/Experiments/MicroblazeTest2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5676 C:\Users\vikto\Experiments\MicroblazeTest2\MicroblazeTest2.xpr
# Log file: C:/Users/vikto/Experiments/MicroblazeTest2/vivado.log
# Journal file: C:/Users/vikto/Experiments/MicroblazeTest2\vivado.jou
# Running On: DESKTOP-Q90JH2A, OS: Windows, CPU Frequency: 2594 MHz, CPU Physical cores: 2, Host memory: 8501 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "design_1" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/vikto/Experiments/MicroblazeTest2/design_1_wrapper.xsa
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In0]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_microblaze_0_axi_intc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/vikto/Experiments/MicroblazeTest2/design_1_wrapper.xsa
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property CONFIG.C_OPERATION {not} [get_bd_cells util_vector_logic_0]
disconnect_bd_net /rst_clk_wiz_1_100M_peripheral_aresetn [get_bd_pins Mux8x7Seg_0/RESET]
connect_bd_net [get_bd_pins Mux8x7Seg_0/RESET] [get_bd_pins util_vector_logic_0/Res]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn] [get_bd_pins util_vector_logic_0/Op1]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/vikto/Experiments/MicroblazeTest2/design_1_wrapper.xsa
