
*** Running vivado
    with args -log design_CPU_System_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_CPU_System_lmb_bram_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_CPU_System_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 298.129 ; gain = 87.871
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_lmb_bram_0' [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_lmb_bram_0/synth/design_CPU_System_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_lmb_bram_0' (11#1) [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_lmb_bram_0/synth/design_CPU_System_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 497.410 ; gain = 287.152
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 497.410 ; gain = 287.152
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 622.613 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 622.613 ; gain = 412.355
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 622.613 ; gain = 412.355

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    16|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 622.613 ; gain = 412.355
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 642.328 ; gain = 422.797
