<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICR_TYPER</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICR_TYPER, Redistributor Type Register</h1><p>The GICR_TYPER characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the configuration of this Redistributor.</p>
        <p>This 
        register
       is part of the GIC Redistributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RO</td><td>RO</td><td>RO</td></tr></table><h2>Configuration</h2><p></p>
          <p>A copy of this register is provided for each Redistributor.</p>
        <h2>Attributes</h2>
          <p>GICR_TYPER is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The GICR_TYPER bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Affinity_Value">Affinity_Value</a></td></tr><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#CommonLPIAff">CommonLPIAff</a></td><td class="lr" colspan="16"><a href="#Processor_Number">Processor_Number</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#DPGS">DPGS</a></td><td class="lr" colspan="1"><a href="#Last">Last</a></td><td class="lr" colspan="1"><a href="#DirectLPI">DirectLPI</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#VLPIS">VLPIS</a></td><td class="lr" colspan="1"><a href="#PLPIS">PLPIS</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="Affinity_Value">Affinity_Value, bits [63:32]
                  </h4>
              <p>The identity of the PE associated with this Redistributor.</p>
            
              <p>Bits [63:56] provide Aff3, the Affinity level 3 value for the Redistributor.</p>
            
              <p>Bits [55:48] provide Aff2, the Affinity level 2 value for the Redistributor.</p>
            
              <p>Bits [47:40] provide Aff1, the Affinity level 1 value for the Redistributor.</p>
            
              <p>Bits [39:32] provide Aff0, the Affinity level 0 value for the Redistributor.</p>
            <h4 id="0">
                Bits [31:26]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="CommonLPIAff">CommonLPIAff, bits [25:24]
                  </h4>
              <p>The affinity level at which Redistributors share a LPI Configuration table.</p>
            <table class="valuetable"><tr><th>CommonLPIAff</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>All Redistributors must share an LPI Configuration table.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>All Redistributors with the same Aff3 value must share an LPI Configuration table.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>All Redistributors with the same Aff3.Aff2 value must share an LPI Configuration table.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>All Redistributors with the same Aff3.Aff2.Aff1 value must share an LPI Configuration table.</p>
                </td></tr></table><h4 id="Processor_Number">Processor_Number, bits [23:8]
                  </h4>
              <p>A unique identifier for the PE. When <a href="ext-gits_typer.html">GITS_TYPER</a>.PTA == 0, an ITS uses this field to identify the interrupt target.</p>
            
              <p>When affinity routing is disabled for a Security state, this field indicates which <a href="ext-gicd_itargetsrn.html">GICD_ITARGETSR&lt;n&gt;</a> corresponds to this Redistributor.</p>
            <h4 id="0">
                Bits [7:6]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="DPGS">DPGS, bit [5]
              </h4>
              <p>Sets support for <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.DPG* bits.</p>
            <table class="valuetable"><tr><th>DPGS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p><a href="ext-gicr_ctlr.html">GICR_CTLR</a>.DPG* bits are not supported.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p><a href="ext-gicr_ctlr.html">GICR_CTLR</a>.DPG* bits are supported.</p>
                </td></tr></table><h4 id="Last">Last, bit [4]
              </h4>
              <p>Indicates whether this Redistributor is the highest-numbered Redistributor in a series of contiguous Redistributor pages.</p>
            <table class="valuetable"><tr><th>Last</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This Redistributor is not the highest-numbered Redistributor in a series of contiguous Redistributor pages.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This Redistributor is the highest-numbered Redistributor in a series of contiguous Redistributor pages.</p>
                </td></tr></table><h4 id="DirectLPI">DirectLPI, bit [3]
              </h4>
              <p>Indicates whether this Redistributor supports direct injection of LPIs.</p>
            <table class="valuetable"><tr><th>DirectLPI</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This Redistributor does not support direct injection of LPIs. The <a href="ext-gicr_setlpir.html">GICR_SETLPIR</a>, <a href="ext-gicr_clrlpir.html">GICR_CLRLPIR</a>, <a href="ext-gicr_invlpir.html">GICR_INVLPIR</a>, <a href="ext-gicr_invallr.html">GICR_INVALLR</a>, and <a href="ext-gicr_syncr.html">GICR_SYNCR</a> registers are either not implemented, or have an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This Redistributor supports direct injection of LPIs. The <a href="ext-gicr_setlpir.html">GICR_SETLPIR</a>, <a href="ext-gicr_clrlpir.html">GICR_CLRLPIR</a>, <a href="ext-gicr_invlpir.html">GICR_INVLPIR</a>, <a href="ext-gicr_invallr.html">GICR_INVALLR</a>, and <a href="ext-gicr_syncr.html">GICR_SYNCR</a> registers are implemented.</p>
                </td></tr></table><h4 id="0">
                Bit [2]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="VLPIS">VLPIS, bit [1]
              </h4>
              <p>Indicates whether the GIC implementation supports virtual LPIs and the direct injection of virtual LPIs.</p>
            <table class="valuetable"><tr><th>VLPIS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The implementation does not support virtual LPIs or the direct injection of virtual LPIs.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The implementation supports virtual LPIs and the direct injection of virtual LPIs.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <p>In GICv3 implementations this field is <span class="arm-defined-word">RES0</span>.</p>
              </div>
            <h4 id="PLPIS">PLPIS, bit [0]
              </h4>
              <p>Indicates whether the GIC implementation supports physical LPIs.</p>
            <table class="valuetable"><tr><th>PLPIS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The implementation does not support physical LPIs.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The implementation supports physical LPIs.</p>
                </td></tr></table><h2>Accessing the GICR_TYPER</h2><p>GICR_TYPER can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th></tr><tr><td>GIC Redistributor</td><td>RD_base</td><td><span class="hexnumber">0x0008</span>-<span class="hexnumber">0x000C</span></td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
