{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632784050234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632784050235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 27 20:07:30 2021 " "Processing started: Mon Sep 27 20:07:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632784050235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784050235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computador -c computador " "Command: quartus_map --read_settings_files=on --write_settings_files=off computador -c computador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784050235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632784050636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066781 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_constante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma_constante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_constante-comportamento " "Found design unit 1: soma_constante-comportamento" {  } { { "soma_constante.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/soma_constante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066781 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_constante " "Found entity 1: soma_constante" {  } { { "soma_constante.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/soma_constante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066782 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proxima_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proxima_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proxima_instrucao-arch_name " "Found design unit 1: proxima_instrucao-arch_name" {  } { { "proxima_instrucao.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/proxima_instrucao.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066783 ""} { "Info" "ISGN_ENTITY_NAME" "1 proxima_instrucao " "Found entity 1: proxima_instrucao" {  } { { "proxima_instrucao.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/proxima_instrucao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066784 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/memoriaROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066786 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/memoriaROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066787 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066789 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066789 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-arch_name " "Found design unit 1: decoder-arch_name" {  } { { "decoder.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/decoder.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066790 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file computer_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controls " "Found design unit 1: controls" {  } { { "computer_constants.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computer_constants.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computador-arquitetura " "Found design unit 1: computador-arquitetura" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066794 ""} { "Info" "ISGN_ENTITY_NAME" "1 computador " "Found entity 1: computador" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_desvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_desvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_desvio-arch_name " "Found design unit 1: logica_desvio-arch_name" {  } { { "logica_desvio.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/logica_desvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066795 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_desvio " "Found entity 1: logica_desvio" {  } { { "logica_desvio.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/logica_desvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/flipflopGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066795 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-arch_name " "Found design unit 1: muxGenerico4x1-arch_name" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/muxGenerico4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066796 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066797 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder1-arch_name " "Found design unit 1: decoder1-arch_name" {  } { { "decoder1.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/decoder1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066797 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder1 " "Found entity 1: decoder1" {  } { { "decoder1.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/decoder1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632784066797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784066797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computador " "Elaborating entity \"computador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632784066874 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SAIDA computador.vhd(13) " "VHDL Signal Declaration warning at computador.vhd(13): used implicit default value for signal \"SAIDA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632784066876 "|computador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FLAG_JMP computador.vhd(14) " "VHDL Signal Declaration warning at computador.vhd(14): used implicit default value for signal \"FLAG_JMP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632784066877 "|computador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DEST computador.vhd(15) " "VHDL Signal Declaration warning at computador.vhd(15): used implicit default value for signal \"DEST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632784066877 "|computador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC computador.vhd(16) " "VHDL Signal Declaration warning at computador.vhd(16): used implicit default value for signal \"PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632784066877 "|computador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RST_PC computador.vhd(25) " "VHDL Signal Declaration warning at computador.vhd(25): used implicit default value for signal \"RST_PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632784066877 "|computador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "END_ROM computador.vhd(29) " "Verilog HDL or VHDL warning at computador.vhd(29): object \"END_ROM\" assigned a value but never read" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632784066877 "|computador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BLOCO_0 computador.vhd(33) " "VHDL Signal Declaration warning at computador.vhd(33): used implicit default value for signal \"BLOCO_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632784066877 "|computador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "computador.vhd" "CPU" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066882 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MUX_IN_0 CPU.vhd(32) " "VHDL Signal Declaration warning at CPU.vhd(32): used implicit default value for signal \"MUX_IN_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632784066883 "|computador|CPU:CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instrucoes_decodificador CPU.vhd(34) " "VHDL Signal Declaration warning at CPU.vhd(34): used implicit default value for signal \"instrucoes_decodificador\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632784066883 "|computador|CPU:CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RST_PC CPU.vhd(40) " "VHDL Signal Declaration warning at CPU.vhd(40): used implicit default value for signal \"RST_PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632784066883 "|computador|CPU:CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLK CPU.vhd(42) " "VHDL Signal Declaration warning at CPU.vhd(42): used implicit default value for signal \"CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632784066883 "|computador|CPU:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:REG_A " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:REG_A\"" {  } { { "CPU.vhd" "REG_A" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopGenerico CPU:CPU\|flipflopGenerico:FLAG " "Elaborating entity \"flipflopGenerico\" for hierarchy \"CPU:CPU\|flipflopGenerico:FLAG\"" {  } { { "CPU.vhd" "FLAG" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder CPU:CPU\|decoder:DECODER " "Elaborating entity \"decoder\" for hierarchy \"CPU:CPU\|decoder:DECODER\"" {  } { { "CPU.vhd" "DECODER" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_desvio CPU:CPU\|logica_desvio:LOG_DESVIO " "Elaborating entity \"logica_desvio\" for hierarchy \"CPU:CPU\|logica_desvio:LOG_DESVIO\"" {  } { { "CPU.vhd" "LOG_DESVIO" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proxima_instrucao CPU:CPU\|proxima_instrucao:INSTR " "Elaborating entity \"proxima_instrucao\" for hierarchy \"CPU:CPU\|proxima_instrucao:INSTR\"" {  } { { "CPU.vhd" "INSTR" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/CPU.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|proxima_instrucao:INSTR\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|proxima_instrucao:INSTR\|registradorGenerico:PC\"" {  } { { "proxima_instrucao.vhd" "PC" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/proxima_instrucao.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_constante CPU:CPU\|proxima_instrucao:INSTR\|soma_constante:SOMA_CONST " "Elaborating entity \"soma_constante\" for hierarchy \"CPU:CPU\|proxima_instrucao:INSTR\|soma_constante:SOMA_CONST\"" {  } { { "proxima_instrucao.vhd" "SOMA_CONST" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/proxima_instrucao.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU\|proxima_instrucao:INSTR\|muxGenerico4x1:MUX2 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU\|proxima_instrucao:INSTR\|muxGenerico4x1:MUX2\"" {  } { { "proxima_instrucao.vhd" "MUX2" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/proxima_instrucao.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "computador.vhd" "RAM" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "computador.vhd" "ROM" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder1 decoder1:DECODER " "Elaborating entity \"decoder1\" for hierarchy \"decoder1:DECODER\"" {  } { { "computador.vhd" "DECODER" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784066913 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[0\] GND " "Pin \"SAIDA\[0\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|SAIDA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[1\] GND " "Pin \"SAIDA\[1\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|SAIDA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[2\] GND " "Pin \"SAIDA\[2\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|SAIDA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[3\] GND " "Pin \"SAIDA\[3\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|SAIDA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[4\] GND " "Pin \"SAIDA\[4\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|SAIDA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[5\] GND " "Pin \"SAIDA\[5\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|SAIDA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[6\] GND " "Pin \"SAIDA\[6\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|SAIDA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[7\] GND " "Pin \"SAIDA\[7\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|SAIDA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_JMP\[0\] GND " "Pin \"FLAG_JMP\[0\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|FLAG_JMP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_JMP\[1\] GND " "Pin \"FLAG_JMP\[1\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|FLAG_JMP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEST\[0\] GND " "Pin \"DEST\[0\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|DEST[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEST\[1\] GND " "Pin \"DEST\[1\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|DEST[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEST\[2\] GND " "Pin \"DEST\[2\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|DEST[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEST\[3\] GND " "Pin \"DEST\[3\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|DEST[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEST\[4\] GND " "Pin \"DEST\[4\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|DEST[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEST\[5\] GND " "Pin \"DEST\[5\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|DEST[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEST\[6\] GND " "Pin \"DEST\[6\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|DEST[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEST\[7\] GND " "Pin \"DEST\[7\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|DEST[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEST\[8\] GND " "Pin \"DEST\[8\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|DEST[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[2\] GND " "Pin \"PC\[2\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|PC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[3\] GND " "Pin \"PC\[3\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|PC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[4\] GND " "Pin \"PC\[4\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|PC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[5\] GND " "Pin \"PC\[5\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|PC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[6\] GND " "Pin \"PC\[6\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|PC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[7\] GND " "Pin \"PC\[7\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|PC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[8\] GND " "Pin \"PC\[8\]\" is stuck at GND" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632784067532 "|computador|PC[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632784067532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632784067692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632784067692 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632784067744 "|computador|CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632784067744 "|computador|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632784067744 "|computador|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632784067744 "|computador|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "computador.vhd" "" { Text "/home/leviosa/Documents/Insper/Design de Computadores/descomp/aula_05/computador.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632784067744 "|computador|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632784067744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632784067745 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632784067745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632784067745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632784067759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 27 20:07:47 2021 " "Processing ended: Mon Sep 27 20:07:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632784067759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632784067759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632784067759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632784067759 ""}
