# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../eyeriss_0509.srcs/sources_1/imports/sources/RF.v" \
"../../../../eyeriss_0509.srcs/sources_1/imports/sources/PE_datapath.v" \
"../../../../eyeriss_0509.srcs/sources_1/imports/sources/PE_control.v" \
"../../../../eyeriss_0509.srcs/sources_1/imports/sources/MC.v" \
"../../../../eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v" \
"../../../../eyeriss_0509.srcs/sources_1/imports/sources/fifo.v" \
"../../../../eyeriss_0509.srcs/sources_1/imports/sources/true_dpbram.v" \
"../../../../eyeriss_0509.srcs/sim_1/imports/sources/tb_SPad.v" \
"../../../../eyeriss_0509.srcs/sim_1/imports/sources/tb_MC.v" \
"../../../../eyeriss_0509.srcs/sim_1/imports/sources/tb_PE_control.v" \
"../../../../eyeriss_0509.srcs/sim_1/imports/sources/tb_PE_datapath.v" \
"../../../../eyeriss_0509.srcs/sim_1/imports/sources/tb_PE_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
